Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 9.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.04-p058.
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2009.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.11-s084_1 (64bit) 04/26/2010 12:41 (Linux 2.6)
@(#)CDS: NanoRoute v09.11-s008 NR100226-1806/USR63-UB (database version 2.30, 93.1.1) {superthreading v1.14}
@(#)CDS: CeltIC v09.11-s011_1 (64bit) 03/04/2010 14:24:46 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CTE 09.11-s016_1 (64bit) Apr  8 2010 03:29:23 (Linux 2.6.9-78.0.25.ELlargesmp)
@(#)CDS: CPE v09.11-s023
--- Starting "Encounter v09.11-s084_1" on Tue Mar 10 19:14:47 2015 (mem=59.9M) ---
--- Running on ecegrid-thin6.ecn.purdue.edu (x86_64 w/Linux 2.6.32-504.8.1.el6.x86_64) ---
This version was compiled on Mon Apr 26 12:41:12 PDT 2010.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> loadConfig ./encounter.conf
Reading config file - ./encounter.conf
**WARN: (ENCEXT-1085):	Option 'rda_Input(ui_res_scale)' used in configuration file './encounter.conf' is obsolete. The name will be converted into new format automatically if design is saved and then restored. Alternatively, update the configuration file to use names 'rda_Input(ui_preRoute_res)' and/or 'rda_Input(ui_postRoute_res)' for resistance scale factors to be used at preRoute/postRoute stages of the design . The obsolete name works in this release. But to avoid this warning and to ensure compatibility with future releases, update this option name.

Loading Lef file /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef...
**WARN: (ENCLF-108):	There is no overlap layer defined in any lef file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 2400.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Tue Mar 10 19:16:07 2015
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET cc via 0.150 ;
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET via via2 0.150 ;
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN3 GENERATE
viaInitial ends at Tue Mar 10 19:16:07 2015
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'mapped/lab7_layout_design.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 381.652M, initial mem = 59.902M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=381.7M) ***
Set top cell to lab7_layout_design.
Reading common timing library '/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (ENCTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADVDD' in timing library 'osu05_stdcells'.
**WARN: (ENCTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADGND' in timing library 'osu05_stdcells'.
 read 39 cells in library 'osu05_stdcells' 
*** End library_loading (cpu=0.00min, mem=0.3M, fe_cpu=0.16min, fe_mem=381.9M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell lab7_layout_design ...
*** Netlist is unique.
** info: there are 56 modules.
** info: there are 838 stdCell insts.
** info: there are 18 Pad insts.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 383.438M, initial mem = 59.902M) ***
*info - Done with setDoAssign with 1 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file 'encounter.pt' ...
INFO (CTE): constraints read successfully
*** Read timing constraints (cpu=0:00:00.1 mem=392.4M) ***
Total number of combinational cells: 26
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4 CLKBUF1
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R180
Reading IO assignment file "encounter.io" ...
**Warn: ignored IO file "encounter.io" line 50: Pad: U121 S PADCN
  Reason: unable to determine object from name.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
**WARN: (ENCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
<CMD> floorPlan -r 1.0 0.6 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 404.6M)
Number of Loop : 0
Start delay calculation (mem=404.582M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=408.812M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 408.8M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 67 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=408.9M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=408.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=408.9M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=771 #block=0 (0 floating + 0 preplaced) #ioInst=43 #net=799 #term=2553 #term/net=3.20, #fixedIo=43, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 771 single + 0 double + 0 multi
Total standard cell length = 11.2704 (mm), area = 0.3381 (mm^2)
Average module density = 0.542.
Density for the design = 0.542.
       = stdcell_area 4696 (338112 um^2) / alloc_area 8658 (623376 um^2).
Pin Density = 0.544.
            = total # of pins 2553 / total Instance area 4696.
Iteration  1: Total net bbox = 1.970e+04 (1.36e+04 6.10e+03)
              Est.  stn bbox = 1.970e+04 (1.36e+04 6.10e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 409.2M
Iteration  2: Total net bbox = 1.970e+04 (1.36e+04 6.10e+03)
              Est.  stn bbox = 1.970e+04 (1.36e+04 6.10e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 409.2M
Iteration  3: Total net bbox = 2.024e+04 (1.41e+04 6.16e+03)
              Est.  stn bbox = 2.024e+04 (1.41e+04 6.16e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 409.2M
Iteration  4: Total net bbox = 4.437e+04 (2.37e+04 2.06e+04)
              Est.  stn bbox = 4.437e+04 (2.37e+04 2.06e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 409.2M
Iteration  5: Total net bbox = 5.879e+04 (3.05e+04 2.83e+04)
              Est.  stn bbox = 5.879e+04 (3.05e+04 2.83e+04)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 409.2M
Iteration  6: Total net bbox = 6.457e+04 (3.16e+04 3.29e+04)
              Est.  stn bbox = 6.457e+04 (3.16e+04 3.29e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 409.2M
Iteration  7: Total net bbox = 6.935e+04 (3.50e+04 3.44e+04)
              Est.  stn bbox = 6.935e+04 (3.50e+04 3.44e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 409.2M
Iteration  8: Total net bbox = 7.518e+04 (3.82e+04 3.70e+04)
              Est.  stn bbox = 7.518e+04 (3.82e+04 3.70e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 409.2M
Iteration  9: Total net bbox = 7.730e+04 (3.91e+04 3.83e+04)
              Est.  stn bbox = 9.068e+04 (4.56e+04 4.51e+04)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 409.1M
Iteration 10: Total net bbox = 7.730e+04 (3.91e+04 3.83e+04)
              Est.  stn bbox = 9.068e+04 (4.56e+04 4.51e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 409.1M
Iteration 11: Total net bbox = 8.083e+04 (4.20e+04 3.88e+04)
              Est.  stn bbox = 9.444e+04 (4.87e+04 4.57e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 409.1M
*** cost = 8.083e+04 (4.20e+04 3.88e+04) (cpu for global=0:00:02.0) real=0:00:02.0***
Core Placement runtime cpu: 0:00:01.9 real: 0:00:02.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.1, real=0:00:00.0)
move report: preRPlace moves 220 insts, mean move: 5.95 um, max move: 24.00 um
	max move on inst (I0/LD/T_SR_1/curr_val_reg[3]): (895.20, 351.00) --> (919.20, 351.00)
Placement tweakage begins.
wire length = 8.077e+04 = 4.196e+04 H + 3.880e+04 V
wire length = 7.645e+04 = 3.778e+04 H + 3.867e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 200 insts, mean move: 22.25 um, max move: 60.00 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245): (355.20, 591.00) --> (415.20, 591.00)
move report: rPlace moves 364 insts, mean move: 14.84 um, max move: 60.00 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245): (355.20, 591.00) --> (415.20, 591.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        60.00 um
  inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245) with max move: (355.2, 591) -> (415.2, 591)
  mean    (X+Y) =        14.84 um
Total instances flipped for WireLenOpt: 22
Total instances flipped, including legalization: 256
Total instances moved : 364
*** cpu=0:00:00.1   mem=409.1M  mem(used)=0.0M***
Total net length = 7.614e+04 (3.778e+04 3.836e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:02.2, real=0:00:02.0, mem=409.1M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 9 )
*** Free Virtual Timing Model ...(mem=402.4M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 402.4M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=402.5M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 16
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)

Phase 1a route (0:00:00.0 404.0M):
Est net length = 9.523e+04um = 4.754e+04H + 4.769e+04V
Usage: (23.7%H 37.7%V) = (5.944e+04um 1.110e+05um) = (4822 3699)
Obstruct: 2242 = 1154 (36.2%H) + 1088 (34.1%V)
Overflow: 50 = 0 (0.00% H) + 50 (2.38% V)

Phase 1b route (0:00:00.0 406.5M):
Usage: (23.5%H 37.7%V) = (5.917e+04um 1.110e+05um) = (4800 3699)
Overflow: 48 = 0 (0.00% H) + 48 (2.29% V)

Phase 1c route (0:00:00.0 406.5M):
Usage: (23.5%H 37.7%V) = (5.895e+04um 1.111e+05um) = (4782 3702)
Overflow: 41 = 0 (0.00% H) + 41 (1.94% V)

Phase 1d route (0:00:00.0 406.5M):
Usage: (23.5%H 37.8%V) = (5.906e+04um 1.113e+05um) = (4791 3708)
Overflow: 33 = 0 (0.00% H) + 33 (1.56% V)

Phase 1e route (0:00:00.0 407.2M):
Usage: (23.5%H 37.8%V) = (5.894e+04um 1.113e+05um) = (4781 3709)
Overflow: 32 = 0 (0.00% H) + 32 (1.52% V)

Phase 1f route (0:00:00.0 407.2M):
Usage: (23.5%H 37.9%V) = (5.911e+04um 1.118e+05um) = (4795 3725)
Overflow: 18 = 0 (0.00% H) + 18 (0.86% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	18	 0.86%
--------------------------------------
  0:	0	 0.00%	226	10.74%
  1:	2	 0.10%	290	13.78%
  2:	14	 0.69%	413	19.63%
  3:	105	 5.15%	388	18.44%
  4:	90	 4.42%	253	12.02%
  5:	151	 7.41%	443	21.06%
  6:	234	11.48%	20	 0.95%
  7:	427	20.95%	8	 0.38%
  8:	407	19.97%	7	 0.33%
  9:	276	13.54%	7	 0.33%
 10:	196	 9.62%	31	 1.47%
 13:	2	 0.10%	0	 0.00%
 14:	66	 3.24%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=0.0s 404.7M)


*** After '-updateRemainTrks' operation: 

Usage: (23.5%H 37.9%V) = (5.911e+04um 1.118e+05um) = (4795 3725)
Overflow: 18 = 0 (0.00% H) + 18 (0.86% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	18	 0.86%
--------------------------------------
  0:	0	 0.00%	226	10.74%
  1:	2	 0.10%	290	13.78%
  2:	14	 0.69%	413	19.63%
  3:	105	 5.15%	388	18.44%
  4:	90	 4.42%	253	12.02%
  5:	151	 7.41%	443	21.06%
  6:	234	11.48%	20	 0.95%
  7:	427	20.95%	8	 0.38%
  8:	407	19.97%	7	 0.33%
  9:	276	13.54%	7	 0.33%
 10:	196	 9.62%	31	 1.47%
 13:	2	 0.10%	0	 0.00%
 14:	66	 3.24%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 402.7M) ***


Total length: 9.944e+04um, number of vias: 4731
M1(H) length: 0.000e+00um, number of vias: 2505
M2(V) length: 5.273e+04um, number of vias: 2226
M3(H) length: 4.671e+04um
*** Completed Phase 2 route (0:00:00.1 403.8M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=403.8M) ***
Peak Memory Usage was 402.7M 
*** Finished trialRoute (cpu=0:00:00.1 mem=403.8M) ***

Extraction called for design 'lab7_layout_design' of instances=814 and nets=803 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 403.785M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 410.3M)
Number of Loop : 0
Start delay calculation (mem=410.301M)...
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=410.672M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 410.7M) ***
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:12.6 mem=411.9M) ***
*** Finished delays update (0:00:12.8 mem=411.9M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 411.7M **
*info: Start fixing DRV (Mem = 411.74M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (411.7M)
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 4 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=411.7M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.542389
Start fixing design rules ... (0:00:00.1 411.9M)
Done fixing design rule (0:00:00.2 411.9M)

Summary:
10 buffers added on 10 nets (with 0 driver resized)

Density after buffering = 0.545854
*** Completed dpFixDRCViolation (0:00:00.2 411.9M)

Re-routed 20 nets
Extraction called for design 'lab7_layout_design' of instances=824 and nets=813 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 411.875M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 411.7M)
Number of Loop : 0
Start delay calculation (mem=411.746M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:01.0 mem=411.977M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 412.0M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    6
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 412.08M).
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 412.1M **
*** Starting optFanout (412.1M)
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 4 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=412.1M) ***
Start fixing timing ... (0:00:00.1 412.1M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.1 412.1M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.545854
*** Completed optFanout (0:00:00.2 412.1M)

**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 412.1M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 54.585% **

*** starting 1-st reclaim pass: 646 instances 
*** starting 2-nd reclaim pass: 622 instances 
*** starting 3-rd reclaim pass: 172 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 24 Downsize = 20 **
** Density Change = 1.016% **
** Density after area reclaim = 53.569% **
*** Finished Area Reclaim (0:00:00.4) ***
density before resizing = 53.569%
* summary of transition time violation fixes:
*summary:      4 instances changed cell type
density after resizing = 53.615%
*** Starting trialRoute (mem=412.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)

Phase 1a route (0:00:00.0 413.8M):
Est net length = 9.506e+04um = 4.755e+04H + 4.751e+04V
Usage: (23.6%H 37.4%V) = (5.926e+04um 1.101e+05um) = (4808 3670)
Obstruct: 2242 = 1154 (36.2%H) + 1088 (34.1%V)
Overflow: 50 = 0 (0.00% H) + 50 (2.36% V)

Phase 1b route (0:00:00.0 416.3M):
Usage: (23.5%H 37.4%V) = (5.900e+04um 1.101e+05um) = (4786 3670)
Overflow: 48 = 0 (0.00% H) + 48 (2.29% V)

Phase 1c route (0:00:00.0 416.3M):
Usage: (23.4%H 37.4%V) = (5.876e+04um 1.101e+05um) = (4767 3671)
Overflow: 45 = 0 (0.00% H) + 45 (2.16% V)

Phase 1d route (0:00:00.0 416.3M):
Usage: (23.4%H 37.5%V) = (5.886e+04um 1.104e+05um) = (4775 3678)
Overflow: 37 = 0 (0.00% H) + 37 (1.78% V)

Phase 1e route (0:00:00.0 417.0M):
Usage: (23.4%H 37.5%V) = (5.883e+04um 1.104e+05um) = (4773 3679)
Overflow: 30 = 0 (0.00% H) + 30 (1.43% V)

Phase 1f route (0:00:00.0 417.0M):
Usage: (23.5%H 37.6%V) = (5.901e+04um 1.108e+05um) = (4787 3692)
Overflow: 16 = 0 (0.00% H) + 16 (0.76% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	16	 0.76%
--------------------------------------
  0:	0	 0.00%	242	11.50%
  1:	1	 0.05%	270	12.83%
  2:	14	 0.69%	412	19.58%
  3:	102	 5.00%	382	18.16%
  4:	92	 4.51%	247	11.74%
  5:	151	 7.41%	462	21.96%
  6:	254	12.46%	20	 0.95%
  7:	402	19.73%	8	 0.38%
  8:	404	19.82%	7	 0.33%
  9:	287	14.08%	7	 0.33%
 10:	195	 9.57%	31	 1.47%
 13:	2	 0.10%	0	 0.00%
 14:	66	 3.24%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=0.0s 414.5M)


*** After '-updateRemainTrks' operation: 

Usage: (23.5%H 37.6%V) = (5.901e+04um 1.108e+05um) = (4787 3692)
Overflow: 16 = 0 (0.00% H) + 16 (0.76% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	16	 0.76%
--------------------------------------
  0:	0	 0.00%	242	11.50%
  1:	1	 0.05%	270	12.83%
  2:	14	 0.69%	412	19.58%
  3:	102	 5.00%	382	18.16%
  4:	92	 4.51%	247	11.74%
  5:	151	 7.41%	462	21.96%
  6:	254	12.46%	20	 0.95%
  7:	402	19.73%	8	 0.38%
  8:	404	19.82%	7	 0.33%
  9:	287	14.08%	7	 0.33%
 10:	195	 9.57%	31	 1.47%
 13:	2	 0.10%	0	 0.00%
 14:	66	 3.24%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 412.5M) ***


Total length: 9.913e+04um, number of vias: 4664
M1(H) length: 0.000e+00um, number of vias: 2471
M2(V) length: 5.243e+04um, number of vias: 2193
M3(H) length: 4.669e+04um
*** Completed Phase 2 route (0:00:00.0 412.5M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=412.5M) ***
Peak Memory Usage was 412.5M 
*** Finished trialRoute (cpu=0:00:00.1 mem=412.5M) ***

Extraction called for design 'lab7_layout_design' of instances=800 and nets=790 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 405.785M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 412.3M)
Number of Loop : 0
Start delay calculation (mem=412.301M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=412.531M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 412.5M) ***
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 412.5M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 412.8M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=412.8M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=406.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=406.0M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=757 #block=0 (0 floating + 0 preplaced) #ioInst=43 #net=785 #term=2519 #term/net=3.21, #fixedIo=43, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 757 single + 0 double + 0 multi
Total standard cell length = 11.1408 (mm), area = 0.3342 (mm^2)
Average module density = 0.536.
Density for the design = 0.536.
       = stdcell_area 4642 (334224 um^2) / alloc_area 8658 (623376 um^2).
Pin Density = 0.543.
            = total # of pins 2519 / total Instance area 4642.
Iteration 11: Total net bbox = 8.002e+04 (4.27e+04 3.73e+04)
              Est.  stn bbox = 9.364e+04 (4.94e+04 4.42e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 412.8M
Iteration 12: Total net bbox = 7.984e+04 (4.17e+04 3.81e+04)
              Est.  stn bbox = 9.354e+04 (4.85e+04 4.50e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 412.8M
*** cost = 7.984e+04 (4.17e+04 3.81e+04) (cpu for global=0:00:00.0) real=0:00:00.0***
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.1, real=0:00:00.0)
move report: preRPlace moves 180 insts, mean move: 6.44 um, max move: 40.80 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[0]): (396.00, 861.00) --> (436.80, 861.00)
Placement tweakage begins.
wire length = 7.990e+04 = 4.180e+04 H + 3.810e+04 V
wire length = 7.585e+04 = 3.786e+04 H + 3.799e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 182 insts, mean move: 22.25 um, max move: 62.40 um
	max move on inst (I0/LD/CTRL/U87): (1032.00, 711.00) --> (1094.40, 711.00)
move report: rPlace moves 315 insts, mean move: 15.76 um, max move: 62.40 um
	max move on inst (I0/LD/CTRL/U87): (1032.00, 711.00) --> (1094.40, 711.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        62.40 um
  inst (I0/LD/CTRL/U87) with max move: (1032, 711) -> (1094.4, 711)
  mean    (X+Y) =        15.76 um
Total instances flipped for WireLenOpt: 29
Total instances flipped, including legalization: 287
Total instances moved : 315
*** cpu=0:00:00.1   mem=412.8M  mem(used)=0.0M***
Total net length = 7.558e+04 (3.786e+04 3.772e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:00.4, real=0:00:00.0, mem=412.8M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 9 )
*** Free Virtual Timing Model ...(mem=406.1M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0: 5, real = 0: 0: 6, mem = 406.1M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 757
*info: Unplaced = 0
Placement Density:53.62%(334224/623376)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Mar 10 19:16:14 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg108/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin6.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Opteron 2.60Ghz)

Begin option processing ...
(from .sroute_18960.conf) srouteConnectPowerBump set to false
(from .sroute_18960.conf) routeSpecial set to true
(from .sroute_18960.conf) srouteConnectBlockPin set to false
(from .sroute_18960.conf) srouteFollowCorePinEnd set to 3
(from .sroute_18960.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_18960.conf) sroutePadPinAllPorts set to true
(from .sroute_18960.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 794.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 26 used
Read in 800 components
  757 core components: 0 unplaced, 757 placed, 0 fixed
  39 pad components: 0 unplaced, 0 placed, 39 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 1516 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 2
  Number of Stripe ports routed: 0
  Number of Core ports routed: 54
  Number of Followpin connections: 27
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 801.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 6 via definition ...

sroute post-processing starts at Tue Mar 10 19:16:14 2015
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Mar 10 19:16:14 2015

sroute post-processing starts at Tue Mar 10 19:16:14 2015
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Mar 10 19:16:14 2015

**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.

sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 1.39 megs
sroute: Total Peak Memory used = 407.57 megs
<CMD> trialRoute
*** Starting trialRoute (mem=407.6M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)

Phase 1a route (0:00:00.0 407.9M):
Est net length = 9.482e+04um = 4.767e+04H + 4.715e+04V
Usage: (23.7%H 37.5%V) = (5.960e+04um 1.104e+05um) = (4837 3678)
Obstruct: 2239 = 1154 (36.2%H) + 1085 (34.0%V)
Overflow: 51 = 0 (0.00% H) + 51 (2.44% V)

Phase 1b route (0:00:00.0 410.4M):
Usage: (23.6%H 37.5%V) = (5.939e+04um 1.104e+05um) = (4819 3678)
Overflow: 49 = 0 (0.00% H) + 49 (2.35% V)

Phase 1c route (0:00:00.0 410.4M):
Usage: (23.6%H 37.6%V) = (5.918e+04um 1.105e+05um) = (4802 3684)
Overflow: 40 = 0 (0.00% H) + 40 (1.92% V)

Phase 1d route (0:00:00.0 410.4M):
Usage: (23.6%H 37.6%V) = (5.924e+04um 1.106e+05um) = (4807 3685)
Overflow: 35 = 0 (0.00% H) + 35 (1.68% V)

Phase 1e route (0:00:00.0 411.1M):
Usage: (23.5%H 37.6%V) = (5.913e+04um 1.107e+05um) = (4798 3690)
Overflow: 30 = 0 (0.00% H) + 30 (1.44% V)

Phase 1f route (0:00:00.0 411.1M):
Usage: (23.7%H 37.8%V) = (5.954e+04um 1.114e+05um) = (4832 3712)
Overflow: 11 = 0 (0.00% H) + 11 (0.52% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	11	 0.52%
--------------------------------------
  0:	0	 0.00%	258	12.24%
  1:	3	 0.15%	273	12.96%
  2:	13	 0.64%	408	19.36%
  3:	115	 5.64%	363	17.23%
  4:	86	 4.22%	274	13.00%
  5:	162	 7.95%	448	21.26%
  6:	237	11.63%	21	 1.00%
  7:	413	20.26%	7	 0.33%
  8:	381	18.69%	7	 0.33%
  9:	293	14.38%	7	 0.33%
 10:	199	 9.76%	30	 1.42%
 13:	2	 0.10%	0	 0.00%
 14:	66	 3.24%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=0.0s 408.6M)


*** After '-updateRemainTrks' operation: 

Usage: (23.7%H 37.8%V) = (5.954e+04um 1.114e+05um) = (4832 3712)
Overflow: 11 = 0 (0.00% H) + 11 (0.52% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	11	 0.52%
--------------------------------------
  0:	0	 0.00%	258	12.24%
  1:	3	 0.15%	273	12.96%
  2:	13	 0.64%	408	19.36%
  3:	115	 5.64%	363	17.23%
  4:	86	 4.22%	274	13.00%
  5:	162	 7.95%	448	21.26%
  6:	237	11.63%	21	 1.00%
  7:	413	20.26%	7	 0.33%
  8:	381	18.69%	7	 0.33%
  9:	293	14.38%	7	 0.33%
 10:	199	 9.76%	30	 1.42%
 13:	2	 0.10%	0	 0.00%
 14:	66	 3.24%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 407.6M) ***


Total length: 9.903e+04um, number of vias: 4722
M1(H) length: 0.000e+00um, number of vias: 2471
M2(V) length: 5.213e+04um, number of vias: 2251
M3(H) length: 4.689e+04um
*** Completed Phase 2 route (0:00:00.1 407.6M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=407.6M) ***
Peak Memory Usage was 407.6M 
*** Finished trialRoute (cpu=0:00:00.1 mem=407.6M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=407.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)

Phase 1a route (0:00:00.0 408.2M):
Est net length = 9.482e+04um = 4.767e+04H + 4.715e+04V
Usage: (23.7%H 37.5%V) = (5.960e+04um 1.104e+05um) = (4837 3678)
Obstruct: 2239 = 1154 (36.2%H) + 1085 (34.0%V)
Overflow: 51 = 0 (0.00% H) + 51 (2.44% V)

Phase 1b route (0:00:00.0 410.7M):
Usage: (23.6%H 37.5%V) = (5.939e+04um 1.104e+05um) = (4819 3678)
Overflow: 49 = 0 (0.00% H) + 49 (2.35% V)

Phase 1c route (0:00:00.0 410.7M):
Usage: (23.6%H 37.6%V) = (5.918e+04um 1.105e+05um) = (4802 3684)
Overflow: 40 = 0 (0.00% H) + 40 (1.92% V)

Phase 1d route (0:00:00.0 410.7M):
Usage: (23.6%H 37.6%V) = (5.924e+04um 1.106e+05um) = (4807 3685)
Overflow: 35 = 0 (0.00% H) + 35 (1.68% V)

Phase 1e route (0:00:00.0 411.2M):
Usage: (23.5%H 37.6%V) = (5.913e+04um 1.107e+05um) = (4798 3690)
Overflow: 30 = 0 (0.00% H) + 30 (1.44% V)

Phase 1f route (0:00:00.0 411.2M):
Usage: (23.7%H 37.8%V) = (5.954e+04um 1.114e+05um) = (4832 3712)
Overflow: 11 = 0 (0.00% H) + 11 (0.52% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	11	 0.52%
--------------------------------------
  0:	0	 0.00%	258	12.24%
  1:	3	 0.15%	273	12.96%
  2:	13	 0.64%	408	19.36%
  3:	115	 5.64%	363	17.23%
  4:	86	 4.22%	274	13.00%
  5:	162	 7.95%	448	21.26%
  6:	237	11.63%	21	 1.00%
  7:	413	20.26%	7	 0.33%
  8:	381	18.69%	7	 0.33%
  9:	293	14.38%	7	 0.33%
 10:	199	 9.76%	30	 1.42%
 13:	2	 0.10%	0	 0.00%
 14:	66	 3.24%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=0.0s 408.7M)


*** After '-updateRemainTrks' operation: 

Usage: (23.7%H 37.8%V) = (5.954e+04um 1.114e+05um) = (4832 3712)
Overflow: 11 = 0 (0.00% H) + 11 (0.52% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	11	 0.52%
--------------------------------------
  0:	0	 0.00%	258	12.24%
  1:	3	 0.15%	273	12.96%
  2:	13	 0.64%	408	19.36%
  3:	115	 5.64%	363	17.23%
  4:	86	 4.22%	274	13.00%
  5:	162	 7.95%	448	21.26%
  6:	237	11.63%	21	 1.00%
  7:	413	20.26%	7	 0.33%
  8:	381	18.69%	7	 0.33%
  9:	293	14.38%	7	 0.33%
 10:	199	 9.76%	30	 1.42%
 13:	2	 0.10%	0	 0.00%
 14:	66	 3.24%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 407.6M) ***


Total length: 9.903e+04um, number of vias: 4722
M1(H) length: 0.000e+00um, number of vias: 2471
M2(V) length: 5.213e+04um, number of vias: 2251
M3(H) length: 4.689e+04um
*** Completed Phase 2 route (0:00:00.1 408.6M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=408.6M) ***
Peak Memory Usage was 407.6M 
*** Finished trialRoute (cpu=0:00:00.1 mem=408.6M) ***

Extraction called for design 'lab7_layout_design' of instances=800 and nets=790 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 408.574M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 95.206  | 95.206  | 95.724  | 97.229  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.615%
Routing Overflow: 0.00% H and 0.52% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.58 sec
Total Real time: 1.0 sec
Total Memory Usage: 416.089844 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 416.1M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=416.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=416.1M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 95.206  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.615%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 416.1M **
*info: Start fixing DRV (Mem = 416.09M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 416.09M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=416.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 95.206  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.615%
Routing Overflow: 0.00% H and 0.52% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 416.1M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 416.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 95.206  | 95.206  | 95.724  | 97.229  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.615%
Routing Overflow: 0.00% H and 0.52% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 416.1M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=416.1M) ***
<CMD> specifyClockTree -file encounter.cts
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.00018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [6.66667e-05]
Est. Via Res            : 4(ohm) [4]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=4(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=4(ohm) viaCap=0.563322(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.00018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [6.66667e-05]
Est. Via Res            : 4(ohm) [4]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=4(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=4(ohm) viaCap=0.563322(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=426.1M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 426.098M)

Start to trace clock trees ...
*** Begin Tracer (mem=426.1M) ***
Tracing Clock clk ...
*** End Tracer (mem=427.1M) ***
***** Allocate Obstruction Memory  Finished (MEM: 426.098M)

****** Clock Tree (clk) Structure
Max. Skew           : 300(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 100000(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX1) (BUFX2) (INVX2) (BUFX4) (CLKBUF1) (INVX4) (INVX8) 
Nr. Subtrees                    : 2
Nr. Sinks                       : 135
Nr.          Rising  Sync Pins  : 135
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (U7/YPAD)
Output_Pin: (U7/DI)
Output_Net: (nclk)   
**** CK_START: TopDown Tree Construction for nclk (135-leaf) (mem=426.1M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 2 topdown clustering. 
Trig. Edge Skew=51[749,800] N135 B9 G1 A22(22.5) L[3,3] score=2826 cpu=0:00:01.0 mem=426M 

**** CK_END: TopDown Tree Construction for nclk (cpu=0:00:01.8, real=0:00:02.0, mem=426.1M)



**** CK_START: Update Database (mem=426.1M)
9 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=426.1M)
**** CK_START: Macro Models Generation (mem=426.1M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=426.1M)
SubTree No: 1

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (1-leaf) (1 macro model) (mem=426.1M)

Total 0 topdown clustering. 
Trig. Edge Skew=54[757,811] N1 B0 G2 A0(0.0) L[1,1] score=505 cpu=0:00:00.0 mem=426M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:00.0, real=0:00:00.0, mem=426.1M)



**** CK_START: Update Database (mem=426.1M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=426.1M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.1, real=0:00:00.0)
move report: preRPlace moves 84 insts, mean move: 4.64 um, max move: 32.40 um
	max move on inst (nclk__L2_I1): (837.60, 681.00) --> (840.00, 711.00)
move report: rPlace moves 84 insts, mean move: 4.64 um, max move: 32.40 um
	max move on inst (nclk__L2_I1): (837.60, 681.00) --> (840.00, 711.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        32.40 um
  inst (nclk__L2_I1) with max move: (837.6, 681) -> (840, 711)
  mean    (X+Y) =         4.64 um
Total instances moved : 84
*** cpu=0:00:00.1   mem=420.5M  mem(used)=0.1M***
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 420.477M)
checking logic of clock tree 'clk'...

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]/CLK 814.9(ps)
Min trig. edge delay at sink(R): I0/LD/T_SR_0/curr_val_reg[7]/CLK 761.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 761.7~814.9(ps)        0~100000(ps)        
Fall Phase Delay               : 728.4~783.4(ps)        0~100000(ps)        
Trig. Edge Skew                : 53.2(ps)               300(ps)             
Rise Skew                      : 53.2(ps)               
Fall Skew                      : 55(ps)                 
Max. Rise Buffer Tran.         : 374.4(ps)              400(ps)             
Max. Fall Buffer Tran.         : 375.2(ps)              400(ps)             
Max. Rise Sink Tran.           : 292.8(ps)              400(ps)             
Max. Fall Sink Tran.           : 293.2(ps)              400(ps)             
Min. Rise Buffer Tran.         : 66.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 59.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 276.6(ps)              0(ps)               
Min. Fall Sink Tran.           : 277.5(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]/CLK 814.9(ps)
Min trig. edge delay at sink(R): I0/LD/T_SR_0/curr_val_reg[7]/CLK 761.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 761.7~814.9(ps)        0~100000(ps)        
Fall Phase Delay               : 728.4~783.4(ps)        0~100000(ps)        
Trig. Edge Skew                : 53.2(ps)               300(ps)             
Rise Skew                      : 53.2(ps)               
Fall Skew                      : 55(ps)                 
Max. Rise Buffer Tran.         : 374.4(ps)              400(ps)             
Max. Fall Buffer Tran.         : 375.2(ps)              400(ps)             
Max. Rise Sink Tran.           : 292.8(ps)              400(ps)             
Max. Fall Sink Tran.           : 293.2(ps)              400(ps)             
Min. Rise Buffer Tran.         : 66.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 59.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 276.6(ps)              0(ps)               
Min. Fall Sink Tran.           : 277.5(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'clk' ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=420.5M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=420.5M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]/CLK 814.9(ps)
Min trig. edge delay at sink(R): I0/LD/T_SR_0/curr_val_reg[7]/CLK 761.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 761.7~814.9(ps)        0~100000(ps)        
Fall Phase Delay               : 728.4~783.4(ps)        0~100000(ps)        
Trig. Edge Skew                : 53.2(ps)               300(ps)             
Rise Skew                      : 53.2(ps)               
Fall Skew                      : 55(ps)                 
Max. Rise Buffer Tran.         : 374.4(ps)              400(ps)             
Max. Fall Buffer Tran.         : 375.2(ps)              400(ps)             
Max. Rise Sink Tran.           : 292.8(ps)              400(ps)             
Max. Fall Sink Tran.           : 293.2(ps)              400(ps)             
Min. Rise Buffer Tran.         : 66.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 59.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 276.6(ps)              0(ps)               
Min. Fall Sink Tran.           : 277.5(ps)              0(ps)               


Generating Clock Analysis Report report.ctsrpt ....
Generating Clock Routing Guide cts.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


*** End ckSynthesis (cpu=0:00:02.1, real=0:00:02.0, mem=420.5M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=420.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 421.7M):
Est net length = 9.733e+04um = 4.922e+04H + 4.811e+04V
Usage: (26.4%H 40.7%V) = (6.629e+04um 1.212e+05um) = (5385 4039)
Obstruct: 2238 = 1154 (36.2%H) + 1084 (34.0%V)
Overflow: 78 = 0 (0.00% H) + 78 (3.69% V)

Phase 1b route (0:00:00.0 424.3M):
Usage: (26.3%H 40.7%V) = (6.604e+04um 1.212e+05um) = (5364 4039)
Overflow: 75 = 0 (0.00% H) + 75 (3.56% V)

Phase 1c route (0:00:00.0 424.3M):
Usage: (26.2%H 40.8%V) = (6.585e+04um 1.213e+05um) = (5348 4044)
Overflow: 64 = 0 (0.00% H) + 64 (3.04% V)

Phase 1d route (0:00:00.0 424.3M):
Usage: (26.3%H 40.8%V) = (6.595e+04um 1.215e+05um) = (5356 4049)
Overflow: 57 = 0 (0.00% H) + 57 (2.71% V)

Phase 1e route (0:00:00.0 424.9M):
Usage: (26.2%H 40.9%V) = (6.589e+04um 1.218e+05um) = (5351 4058)
Overflow: 50 = 0 (0.00% H) + 50 (2.39% V)

Phase 1f route (0:00:00.0 424.9M):
Usage: (26.5%H 41.2%V) = (6.644e+04um 1.225e+05um) = (5397 4083)
Overflow: 27 = 0 (0.00% H) + 27 (1.28% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.24%
 -1:	0	 0.00%	20	 0.95%
--------------------------------------
  0:	4	 0.20%	310	14.71%
  1:	10	 0.49%	295	13.99%
  2:	35	 1.72%	370	17.55%
  3:	141	 6.92%	339	16.08%
  4:	115	 5.64%	247	11.72%
  5:	161	 7.90%	451	21.39%
  6:	256	12.56%	21	 1.00%
  7:	438	21.49%	7	 0.33%
  8:	309	15.16%	16	 0.76%
  9:	223	10.94%	5	 0.24%
 10:	210	10.30%	22	 1.04%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=0.0s 422.4M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (26.5%H 41.2%V) = (6.644e+04um 1.225e+05um) = (5397 4083)
Overflow: 27 = 0 (0.00% H) + 27 (1.28% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.24%
 -1:	0	 0.00%	20	 0.95%
--------------------------------------
  0:	4	 0.20%	310	14.71%
  1:	10	 0.49%	295	13.99%
  2:	35	 1.72%	370	17.55%
  3:	141	 6.92%	339	16.08%
  4:	115	 5.64%	247	11.72%
  5:	161	 7.90%	451	21.39%
  6:	256	12.56%	21	 1.00%
  7:	438	21.49%	7	 0.33%
  8:	309	15.16%	16	 0.76%
  9:	223	10.94%	5	 0.24%
 10:	210	10.30%	22	 1.04%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 420.5M) ***


Total length: 1.018e+05um, number of vias: 4789
M1(H) length: 0.000e+00um, number of vias: 2489
M2(V) length: 5.333e+04um, number of vias: 2300
M3(H) length: 4.850e+04um
*** Completed Phase 2 route (0:00:00.1 420.5M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=420.5M) ***
Peak Memory Usage was 420.5M 
*** Finished trialRoute (cpu=0:00:00.1 mem=420.5M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=420.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 421.7M):
Est net length = 9.733e+04um = 4.922e+04H + 4.811e+04V
Usage: (26.4%H 40.7%V) = (6.629e+04um 1.212e+05um) = (5385 4039)
Obstruct: 2238 = 1154 (36.2%H) + 1084 (34.0%V)
Overflow: 78 = 0 (0.00% H) + 78 (3.69% V)

Phase 1b route (0:00:00.0 424.3M):
Usage: (26.3%H 40.7%V) = (6.604e+04um 1.212e+05um) = (5364 4039)
Overflow: 75 = 0 (0.00% H) + 75 (3.56% V)

Phase 1c route (0:00:00.0 424.3M):
Usage: (26.2%H 40.8%V) = (6.585e+04um 1.213e+05um) = (5348 4044)
Overflow: 64 = 0 (0.00% H) + 64 (3.04% V)

Phase 1d route (0:00:00.0 424.3M):
Usage: (26.3%H 40.8%V) = (6.595e+04um 1.215e+05um) = (5356 4049)
Overflow: 57 = 0 (0.00% H) + 57 (2.71% V)

Phase 1e route (0:00:00.0 424.9M):
Usage: (26.2%H 40.9%V) = (6.589e+04um 1.218e+05um) = (5351 4058)
Overflow: 50 = 0 (0.00% H) + 50 (2.39% V)

Phase 1f route (0:00:00.0 424.9M):
Usage: (26.5%H 41.2%V) = (6.644e+04um 1.225e+05um) = (5397 4083)
Overflow: 27 = 0 (0.00% H) + 27 (1.28% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.24%
 -1:	0	 0.00%	20	 0.95%
--------------------------------------
  0:	4	 0.20%	310	14.71%
  1:	10	 0.49%	295	13.99%
  2:	35	 1.72%	370	17.55%
  3:	141	 6.92%	339	16.08%
  4:	115	 5.64%	247	11.72%
  5:	161	 7.90%	451	21.39%
  6:	256	12.56%	21	 1.00%
  7:	438	21.49%	7	 0.33%
  8:	309	15.16%	16	 0.76%
  9:	223	10.94%	5	 0.24%
 10:	210	10.30%	22	 1.04%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.1s real=0.0s 422.4M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (26.5%H 41.2%V) = (6.644e+04um 1.225e+05um) = (5397 4083)
Overflow: 27 = 0 (0.00% H) + 27 (1.28% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.24%
 -1:	0	 0.00%	20	 0.95%
--------------------------------------
  0:	4	 0.20%	310	14.71%
  1:	10	 0.49%	295	13.99%
  2:	35	 1.72%	370	17.55%
  3:	141	 6.92%	339	16.08%
  4:	115	 5.64%	247	11.72%
  5:	161	 7.90%	451	21.39%
  6:	256	12.56%	21	 1.00%
  7:	438	21.49%	7	 0.33%
  8:	309	15.16%	16	 0.76%
  9:	223	10.94%	5	 0.24%
 10:	210	10.30%	22	 1.04%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 420.5M) ***


Total length: 1.018e+05um, number of vias: 4789
M1(H) length: 0.000e+00um, number of vias: 2489
M2(V) length: 5.333e+04um, number of vias: 2300
M3(H) length: 4.850e+04um
*** Completed Phase 2 route (0:00:00.1 420.5M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=420.5M) ***
Peak Memory Usage was 420.5M 
*** Finished trialRoute (cpu=0:00:00.1 mem=420.5M) ***

Extraction called for design 'lab7_layout_design' of instances=809 and nets=799 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 420.477M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 92.203  | 92.203  | 93.609  | 96.346  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.135%
Routing Overflow: 0.00% H and 1.28% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.59 sec
Total Real time: 1.0 sec
Total Memory Usage: 427.222656 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=809 and nets=799 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 427.223M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 420.5M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=421.5M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=421.5M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:00:19.5, mem=421.5M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 428.0M)
Number of Loop : 0
Start delay calculation (mem=427.996M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=428.227M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 428.2M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : 0.000 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.2, REAL=0:00:01.0, totSessionCpu=0:00:19.7, mem=428.5M)
*** Hold timing met, No need to fix hold violation 
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=421.5M  mem(used)=0.1M***
Ripped up 0 affected routes.
Total net length = 8.364e+04 (4.201e+04 4.163e+04) (ext = 0.000e+00)
default core: bins with density >  0.75 =    0 % ( 0 / 9 )
*** Starting trialRoute (mem=421.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 422.8M):
Est net length = 9.733e+04um = 4.922e+04H + 4.811e+04V
Usage: (26.4%H 40.7%V) = (6.629e+04um 1.212e+05um) = (5385 4039)
Obstruct: 2238 = 1154 (36.2%H) + 1084 (34.0%V)
Overflow: 78 = 0 (0.00% H) + 78 (3.69% V)

Phase 1b route (0:00:00.0 425.3M):
Usage: (26.3%H 40.7%V) = (6.604e+04um 1.212e+05um) = (5364 4039)
Overflow: 75 = 0 (0.00% H) + 75 (3.56% V)

Phase 1c route (0:00:00.0 425.3M):
Usage: (26.2%H 40.8%V) = (6.585e+04um 1.213e+05um) = (5348 4044)
Overflow: 64 = 0 (0.00% H) + 64 (3.04% V)

Phase 1d route (0:00:00.0 425.3M):
Usage: (26.3%H 40.8%V) = (6.595e+04um 1.215e+05um) = (5356 4049)
Overflow: 57 = 0 (0.00% H) + 57 (2.71% V)

Phase 1e route (0:00:00.0 426.0M):
Usage: (26.2%H 40.9%V) = (6.589e+04um 1.218e+05um) = (5351 4058)
Overflow: 50 = 0 (0.00% H) + 50 (2.39% V)

Phase 1f route (0:00:00.0 426.0M):
Usage: (26.5%H 41.2%V) = (6.644e+04um 1.225e+05um) = (5397 4083)
Overflow: 27 = 0 (0.00% H) + 27 (1.28% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.24%
 -1:	0	 0.00%	20	 0.95%
--------------------------------------
  0:	4	 0.20%	310	14.71%
  1:	10	 0.49%	295	13.99%
  2:	35	 1.72%	370	17.55%
  3:	141	 6.92%	339	16.08%
  4:	115	 5.64%	247	11.72%
  5:	161	 7.90%	451	21.39%
  6:	256	12.56%	21	 1.00%
  7:	438	21.49%	7	 0.33%
  8:	309	15.16%	16	 0.76%
  9:	223	10.94%	5	 0.24%
 10:	210	10.30%	22	 1.04%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=0.0s 423.5M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (26.5%H 41.2%V) = (6.644e+04um 1.225e+05um) = (5397 4083)
Overflow: 27 = 0 (0.00% H) + 27 (1.28% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.24%
 -1:	0	 0.00%	20	 0.95%
--------------------------------------
  0:	4	 0.20%	310	14.71%
  1:	10	 0.49%	295	13.99%
  2:	35	 1.72%	370	17.55%
  3:	141	 6.92%	339	16.08%
  4:	115	 5.64%	247	11.72%
  5:	161	 7.90%	451	21.39%
  6:	256	12.56%	21	 1.00%
  7:	438	21.49%	7	 0.33%
  8:	309	15.16%	16	 0.76%
  9:	223	10.94%	5	 0.24%
 10:	210	10.30%	22	 1.04%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 421.5M) ***


Total length: 1.018e+05um, number of vias: 4789
M1(H) length: 0.000e+00um, number of vias: 2489
M2(V) length: 5.333e+04um, number of vias: 2300
M3(H) length: 4.850e+04um
*** Completed Phase 2 route (0:00:00.1 421.5M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=421.5M) ***
Peak Memory Usage was 421.5M 
*** Finished trialRoute (cpu=0:00:00.1 mem=421.5M) ***

Extraction called for design 'lab7_layout_design' of instances=809 and nets=799 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 421.543M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 428.1M)
Number of Loop : 0
Start delay calculation (mem=428.059M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=428.289M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 428.3M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 428.3M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 428.3M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.572  | 91.572  | 93.086  | 96.243  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.031  |  0.458  |  0.031  |  3.463  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.135%
Routing Overflow: 0.00% H and 1.28% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 421.5M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 421.5M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=421.6M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=421.6M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 91.572  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.135%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 428.3M **
*** Starting optimizing excluded clock nets MEM= 428.3M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 428.3M) ***
*** Starting optimizing excluded clock nets MEM= 428.3M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 428.3M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 428.3M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.572  | 91.572  | 93.086  | 96.243  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.135%
Routing Overflow: 0.00% H and 1.28% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 428.3M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...

Total number of adjacent register pair is 1398.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]/CLK 820(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]/CLK 781.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 781.8~820(ps)          0~100000(ps)        
Fall Phase Delay               : 744.7~783.8(ps)        0~100000(ps)        
Trig. Edge Skew                : 38.2(ps)               300(ps)             
Rise Skew                      : 38.2(ps)               
Fall Skew                      : 39.1(ps)               
Max. Rise Buffer Tran.         : 411.2(ps)              400(ps)             
Max. Fall Buffer Tran.         : 414(ps)                400(ps)             
Max. Rise Sink Tran.           : 374.6(ps)              400(ps)             
Max. Fall Sink Tran.           : 374.9(ps)              400(ps)             
Min. Rise Buffer Tran.         : 82.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 74.9(ps)               0(ps)               
Min. Rise Sink Tran.           : 314.7(ps)              0(ps)               
Min. Fall Sink Tran.           : 315.6(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 1398                   

Max. Local Skew                : 31.1(ps)               
  I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]/CLK(R)->
  I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=430.3M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 3971 filler insts (cell FILL / prefix FILLER).
*INFO: Total 3971 filler insts added - prefix FILLER (CPU: 0:00:00.1).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Mar 10 19:16:23 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg108/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin6.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Opteron 2.60Ghz)

Begin option processing ...
(from .sroute_18960.conf) srouteConnectPowerBump set to false
(from .sroute_18960.conf) routeSpecial set to true
(from .sroute_18960.conf) srouteFollowCorePinEnd set to 3
(from .sroute_18960.conf) srouteFollowPadPin set to true
(from .sroute_18960.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_18960.conf) sroutePadPinAllPorts set to true
(from .sroute_18960.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 819.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 28 used
Read in 4780 components
  4737 core components: 0 unplaced, 4593 placed, 144 fixed
  39 pad components: 0 unplaced, 0 placed, 39 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 9476 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 825.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 6 via definition ...


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.03 megs
sroute: Total Peak Memory used = 431.34 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Mar 10 19:16:23 2015
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 431.00 (Mb)
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Mar 10 19:16:24 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Mar 10 19:16:24 2015
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        1444      86.91%
#  Metal 2        V        1444      57.20%
#  Metal 3        H        1444      63.43%
#  ------------------------------------------
#  Total                   4332      69.18%
#
#  11 nets (1.38%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 448.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 449.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 449.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 449.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 449.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      3(0.49%)      3(0.49%)      1(0.16%)   (1.13%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      3(0.20%)      3(0.20%)      1(0.07%)   (0.47%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#
#Complete Global Routing.
#Total wire length = 106665 um.
#Total half perimeter of net bounding box = 83171 um.
#Total wire length on LAYER metal1 = 39 um.
#Total wire length on LAYER metal2 = 54327 um.
#Total wire length on LAYER metal3 = 52299 um.
#Total number of vias = 3495
#Up-Via Summary (total 3495):
#           
#-----------------------
#  Metal 1         2040
#  Metal 2         1455
#-----------------------
#                  3495 
#
#Max overcon = 3 tracks.
#Total overcon = 0.47%.
#Worst layer Gcell overcon rate = 1.13%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 2.00 (Mb)
#Total memory = 449.00 (Mb)
#Peak memory = 481.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 452.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 452.00 (Mb)
#Complete Detail Routing.
#Total wire length = 108063 um.
#Total half perimeter of net bounding box = 83171 um.
#Total wire length on LAYER metal1 = 10649 um.
#Total wire length on LAYER metal2 = 55063 um.
#Total wire length on LAYER metal3 = 42351 um.
#Total number of vias = 4811
#Up-Via Summary (total 4811):
#           
#-----------------------
#  Metal 1         2635
#  Metal 2         2176
#-----------------------
#                  4811 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 1.00 (Mb)
#Total memory = 450.00 (Mb)
#Peak memory = 481.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:05
#Increased memory = 10.00 (Mb)
#Total memory = 441.00 (Mb)
#Peak memory = 481.00 (Mb)
#Number of warnings = 20
#Total number of warnings = 20
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar 10 19:16:28 2015
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=4780 and nets=799 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_3Z08c8_18960.rcdb.d  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 441.7M)
Creating parasitic data file './lab7_layout_design_3Z08c8_18960.rcdb.d/header.seq' for storing RC.
Extracted 10.0278% (CPU Time= 0:00:00.0  MEM= 445.7M)
Extracted 20.0371% (CPU Time= 0:00:00.0  MEM= 445.7M)
Extracted 30.0278% (CPU Time= 0:00:00.0  MEM= 445.7M)
Extracted 40.0371% (CPU Time= 0:00:00.0  MEM= 445.7M)
Extracted 50.0278% (CPU Time= 0:00:00.1  MEM= 445.7M)
Extracted 60.0371% (CPU Time= 0:00:00.1  MEM= 445.7M)
Extracted 70.0278% (CPU Time= 0:00:00.1  MEM= 445.7M)
Extracted 80.0371% (CPU Time= 0:00:00.1  MEM= 445.7M)
Extracted 90.0278% (CPU Time= 0:00:00.1  MEM= 445.7M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 445.7M)
Nr. Extracted Resistors     : 10226
Nr. Extracted Ground Cap.   : 10985
Nr. Extracted Coupling Cap. : 25132
Opening parasitic data file './lab7_layout_design_3Z08c8_18960.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 445.7M)
Creating parasitic data file './lab7_layout_design_3Z08c8_18960.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './lab7_layout_design_3Z08c8_18960.rcdb.d/header.seq'. 794 times net's RC data read were performed.
Opening parasitic data file './lab7_layout_design_3Z08c8_18960.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 441.703M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 441.7M **
Info: DRVs not fixed with -incr option
#Created 41 library cell signatures
#Created 799 NETS and 0 SPECIALNETS signatures
#Created 4781 instance signatures
Begin checking placement ...
*info: Placed = 4593
*info: Unplaced = 0
Placement Density:100.00%(623376/623376)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'lab7_layout_design' of instances=4780 and nets=799 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_3Z08c8_18960.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 451.9M)
Creating parasitic data file './lab7_layout_design_3Z08c8_18960.rcdb.d/header.seq' for storing RC.
Extracted 10.0278% (CPU Time= 0:00:00.0  MEM= 455.9M)
Extracted 20.0371% (CPU Time= 0:00:00.0  MEM= 455.9M)
Extracted 30.0278% (CPU Time= 0:00:00.0  MEM= 455.9M)
Extracted 40.0371% (CPU Time= 0:00:00.0  MEM= 455.9M)
Extracted 50.0278% (CPU Time= 0:00:00.1  MEM= 455.9M)
Extracted 60.0371% (CPU Time= 0:00:00.1  MEM= 455.9M)
Extracted 70.0278% (CPU Time= 0:00:00.1  MEM= 455.9M)
Extracted 80.0371% (CPU Time= 0:00:00.1  MEM= 455.9M)
Extracted 90.0278% (CPU Time= 0:00:00.1  MEM= 455.9M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 455.9M)
Nr. Extracted Resistors     : 10226
Nr. Extracted Ground Cap.   : 10985
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_3Z08c8_18960.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 451.973M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 458.5M)
Number of Loop : 0
Start delay calculation (mem=458.488M)...
delayCal using detail RC...
Opening parasitic data file './lab7_layout_design_3Z08c8_18960.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 463.5M)
Closing parasitic data file './lab7_layout_design_3Z08c8_18960.rcdb.d/header.seq'. 794 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=459.723M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 459.7M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 91.754  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 459.8M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 459.8M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.754  | 91.754  | 93.054  | 96.306  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 459.8M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Mar 10 19:16:30 2015

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1500.0000, 1500.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets

VC Elapsed Time: 0:00:00.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Mar 10 19:16:30 2015
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 1.000M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 459.8) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.6  MEM: 19.1M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                           4780

Ports/Pins                             0

Nets                                5472
    metal layer metal1              1261
    metal layer metal2              2970
    metal layer metal3              1241

    Via Instances                   4811

Special Nets                          93
    metal layer metal1                88
    metal layer metal2                 5

    Via Instances                     63

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  18
    metal layer metal1                 2
    metal layer metal3                16


Blockages                              0


Custom Text                            0


Custom Box                             0

Output for cells
**WARN: The GDSII cell 'PADVDD' is empty.
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADOUT' is empty.
**WARN: The GDSII cell 'PADINC' is empty.
**WARN: The GDSII cell 'PADGND' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X2' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX8' is empty.
**WARN: The GDSII cell 'INVX4' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'NOR3X1' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X2' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (ENCOGDS-1176):	There are 28 empty cells. Check encounter.log# for the details.
  It's propably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './lab7_layout_design_3Z08c8_18960.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.1  MEM= 481.0M)
Closing parasitic data file './lab7_layout_design_3Z08c8_18960.rcdb.d/header.seq'. 794 times net's RC data read were performed.
<CMD> fit
<CMD> verifyConnectivity -type all -noWeakConnect -noUnroutedNet -connLoop -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Mar 10 19:21:29 2015

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1500.0000, 1500.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets

VC Elapsed Time: 0:00:00.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Mar 10 19:21:29 2015
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 1.000M)

<CMD> verifyConnectivity -type all -geomLoop -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Mar 10 19:22:13 2015

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1500.0000, 1500.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets

VC Elapsed Time: 0:00:01.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Mar 10 19:22:14 2015
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 1.000M)

<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 2.0 0.6 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Flip instance nclk__L2_I6 to match row orient.
Flip instance nclk__L2_I5 to match row orient.
Flip instance nclk__L2_I4 to match row orient.
Flip instance nclk__L2_I3 to match row orient.
Flip instance nclk__L2_I2 to match row orient.
Flip instance nclk__L2_I0 to match row orient.
Flip instance nclk__L1_I0 to match row orient.
Flip instance I0/LD/OCTRL/d_minus_reg_reg to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[3] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[1] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[0] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[7] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[5] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[1] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2] to match row orient.
Flip instance I0/LD/TIM/curr_state_reg[0] to match row orient.
Flip instance I0/LD/CTRL/bit_cnt_reg[1] to match row orient.
Flip instance I0/LD/CTRL/bit_cnt_reg[2] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[3] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[1] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[2] to match row orient.
Flip instance nclk__L2_I7 to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 478.8M)
Number of Loop : 0
Start delay calculation (mem=478.777M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:01.0 mem=479.008M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 479.0M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 10 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=479.0M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=479.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=479.0M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=4727 #block=0 (0 floating + 0 preplaced) #ioInst=43 #net=784 #term=2517 #term/net=3.21, #fixedIo=43, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 4727 single + 0 double + 0 multi
Total standard cell length = 20.7072 (mm), area = 0.6212 (mm^2)
Average module density = 0.642.
Density for the design = 0.642.
       = stdcell_area 8628 (621216 um^2) / alloc_area 13430 (966953 um^2).
Pin Density = 0.292.
            = total # of pins 2517 / total Instance area 8628.
Identified 3971 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 9.901e+04 (3.55e+04 6.35e+04)
              Est.  stn bbox = 9.901e+04 (3.55e+04 6.35e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 479.6M
Iteration  2: Total net bbox = 9.901e+04 (3.55e+04 6.35e+04)
              Est.  stn bbox = 9.901e+04 (3.55e+04 6.35e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 479.6M
Iteration  3: Total net bbox = 9.901e+04 (3.55e+04 6.35e+04)
              Est.  stn bbox = 9.901e+04 (3.55e+04 6.35e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 479.6M
Iteration  4: Total net bbox = 9.901e+04 (3.55e+04 6.35e+04)
              Est.  stn bbox = 9.901e+04 (3.55e+04 6.35e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 479.6M
Iteration  5: Total net bbox = 8.026e+04 (2.85e+04 5.17e+04)
              Est.  stn bbox = 8.026e+04 (2.85e+04 5.17e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 479.6M
Iteration  6: Total net bbox = 7.882e+04 (2.77e+04 5.11e+04)
              Est.  stn bbox = 7.882e+04 (2.77e+04 5.11e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 479.6M
Iteration  7: Total net bbox = 9.006e+04 (3.16e+04 5.84e+04)
              Est.  stn bbox = 1.079e+05 (3.74e+04 7.05e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 479.0M
Iteration  8: Total net bbox = 9.006e+04 (3.16e+04 5.84e+04)
              Est.  stn bbox = 1.079e+05 (3.74e+04 7.05e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 479.0M
Iteration  9: Total net bbox = 8.789e+04 (3.23e+04 5.56e+04)
              Est.  stn bbox = 8.789e+04 (3.23e+04 5.56e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 479.6M
Iteration 10: Total net bbox = 1.014e+05 (3.65e+04 6.49e+04)
              Est.  stn bbox = 1.205e+05 (4.28e+04 7.77e+04)
              cpu = 0:00:01.3 real = 0:00:02.0 mem = 479.0M
Iteration 11: Total net bbox = 1.014e+05 (3.65e+04 6.49e+04)
              Est.  stn bbox = 1.205e+05 (4.28e+04 7.77e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 479.0M
Iteration 12: Total net bbox = 1.030e+05 (3.66e+04 6.64e+04)
              Est.  stn bbox = 1.222e+05 (4.30e+04 7.92e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 479.0M
*** cost = 1.030e+05 (3.66e+04 6.64e+04) (cpu for global=0:00:01.9) real=0:00:02.0***
Core Placement runtime cpu: 0:00:01.4 real: 0:00:02.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.9, real=0:00:01.0)
move report: preRPlace moves 1239 insts, mean move: 8.54 um, max move: 39.60 um
	max move on inst (FILLER_84): (904.80, 1671.00) --> (914.40, 1701.00)
Placement tweakage begins.
wire length = 1.031e+05 = 3.681e+04 H + 6.625e+04 V
wire length = 9.804e+04 = 3.191e+04 H + 6.613e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 916 insts, mean move: 13.10 um, max move: 54.00 um
	max move on inst (I0/LD/CTRL/U38): (854.40, 1221.00) --> (878.40, 1191.00)
move report: rPlace moves 1970 insts, mean move: 11.19 um, max move: 54.00 um
	max move on inst (I0/LD/CTRL/U38): (854.40, 1221.00) --> (878.40, 1191.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        54.00 um
  inst (I0/LD/CTRL/U38) with max move: (854.4, 1221) -> (878.4, 1191)
  mean    (X+Y) =        10.50 um
Total instances flipped for WireLenOpt: 12
Total instances flipped, including legalization: 141
Total instances moved : 395
*** cpu=0:00:01.2   mem=479.1M  mem(used)=0.1M***
Total net length = 9.748e+04 (3.190e+04 6.558e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:03.3, real=0:00:03.0, mem=479.0M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 15 )
*** Free Virtual Timing Model ...(mem=472.3M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 472.3M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=472.3M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 2140500)
coreBox:    (350400 351000) (1150050 1791000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 473.7M):
Est net length = 1.205e+05um = 4.613e+04H + 7.439e+04V
Usage: (14.0%H 19.9%V) = (6.274e+04um 1.452e+05um) = (5093 4838)
Obstruct: 2122 = 1096 (22.5%H) + 1026 (21.1%V)
Overflow: 90 = 0 (0.00% H) + 90 (2.33% V)

Phase 1b route (0:00:00.0 476.2M):
Usage: (13.9%H 19.9%V) = (6.249e+04um 1.452e+05um) = (5073 4838)
Overflow: 87 = 0 (0.00% H) + 87 (2.26% V)

Phase 1c route (0:00:00.0 476.2M):
Usage: (13.9%H 19.9%V) = (6.223e+04um 1.454e+05um) = (5051 4845)
Overflow: 73 = 0 (0.00% H) + 73 (1.90% V)

Phase 1d route (0:00:00.0 476.2M):
Usage: (13.9%H 19.9%V) = (6.234e+04um 1.456e+05um) = (5060 4853)
Overflow: 63 = 0 (0.00% H) + 63 (1.65% V)

Phase 1e route (0:00:00.0 476.8M):
Usage: (13.9%H 20.0%V) = (6.242e+04um 1.459e+05um) = (5067 4861)
Overflow: 46 = 0 (0.00% H) + 46 (1.21% V)

Phase 1f route (0:00:00.0 476.8M):
Usage: (14.0%H 20.0%V) = (6.281e+04um 1.463e+05um) = (5099 4875)
Overflow: 31 = 0 (0.00% H) + 31 (0.80% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.10%
 -1:	0	 0.00%	25	 0.65%
--------------------------------------
  0:	0	 0.00%	277	 7.22%
  1:	108	 2.87%	319	 8.31%
  2:	38	 1.01%	366	 9.54%
  3:	102	 2.71%	528	13.76%
  4:	40	 1.06%	636	16.57%
  5:	92	 2.44%	1312	34.18%
  6:	246	 6.53%	55	 1.43%
  7:	504	13.38%	11	 0.29%
  8:	591	15.68%	21	 0.55%
  9:	707	18.76%	7	 0.18%
 10:	1188	31.53%	31	 0.81%
 11:	0	 0.00%	2	 0.05%
 12:	0	 0.00%	2	 0.05%
 14:	76	 2.02%	0	 0.00%
 15:	76	 2.02%	0	 0.00%
 16:	0	 0.00%	4	 0.10%
 17:	0	 0.00%	4	 0.10%
 18:	0	 0.00%	3	 0.08%
 19:	0	 0.00%	7	 0.18%
 20:	0	 0.00%	224	 5.84%


Global route (cpu=0.0s real=0.0s 474.3M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (14.0%H 20.0%V) = (6.281e+04um 1.463e+05um) = (5099 4875)
Overflow: 31 = 0 (0.00% H) + 31 (0.80% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.10%
 -1:	0	 0.00%	25	 0.65%
--------------------------------------
  0:	0	 0.00%	277	 7.22%
  1:	108	 2.87%	319	 8.31%
  2:	38	 1.01%	366	 9.54%
  3:	102	 2.71%	528	13.76%
  4:	40	 1.06%	636	16.57%
  5:	92	 2.44%	1312	34.18%
  6:	246	 6.53%	55	 1.43%
  7:	504	13.38%	11	 0.29%
  8:	591	15.68%	21	 0.55%
  9:	707	18.76%	7	 0.18%
 10:	1188	31.53%	31	 0.81%
 11:	0	 0.00%	2	 0.05%
 12:	0	 0.00%	2	 0.05%
 14:	76	 2.02%	0	 0.00%
 15:	76	 2.02%	0	 0.00%
 16:	0	 0.00%	4	 0.10%
 17:	0	 0.00%	4	 0.10%
 18:	0	 0.00%	3	 0.08%
 19:	0	 0.00%	7	 0.18%
 20:	0	 0.00%	224	 5.84%



*** Completed Phase 1 route (0:00:00.1 472.4M) ***


Total length: 1.232e+05um, number of vias: 4500
M1(H) length: 0.000e+00um, number of vias: 2469
M2(V) length: 7.836e+04um, number of vias: 2031
M3(H) length: 4.485e+04um
*** Completed Phase 2 route (0:00:00.1 472.4M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=472.4M) ***
Peak Memory Usage was 472.4M 
*** Finished trialRoute (cpu=0:00:00.1 mem=472.4M) ***

Extraction called for design 'lab7_layout_design' of instances=4770 and nets=789 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 472.375M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 478.9M)
Number of Loop : 0
Start delay calculation (mem=478.891M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:01.0 mem=479.121M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 479.1M) ***
*info: Start fixing DRV (Mem = 479.18M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (479.2M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=479.2M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.539790
Start fixing design rules ... (0:00:00.1 479.2M)
Done fixing design rule (0:00:00.2 479.2M)

Summary:
21 buffers added on 20 nets (with 2 drivers resized)

Density after buffering = 0.543794
*** Completed dpFixDRCViolation (0:00:00.3 479.2M)

Re-routed 43 nets
Extraction called for design 'lab7_layout_design' of instances=4791 and nets=810 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 479.219M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 479.0M)
Number of Loop : 0
Start delay calculation (mem=478.988M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=479.219M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 479.2M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    10
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:01, Mem = 479.22M).
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 479.2M **
*** Starting optFanout (479.2M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=479.2M) ***
Start fixing timing ... (0:00:00.1 479.2M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.1 479.2M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.543794
*** Completed optFanout (0:00:00.2 479.2M)

**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 479.2M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 54.379% **

*** starting 1-st reclaim pass: 633 instances 
*** starting 2-nd reclaim pass: 623 instances 


** Area Reclaim Summary: Buffer Deletion = 10 Declone = 0 Downsize = 0 **
** Density Change = 0.188% **
** Density after area reclaim = 54.192% **
*** Finished Area Reclaim (0:00:00.3) ***
density before resizing = 54.192%
density after resizing = 54.192%
*** Starting trialRoute (mem=479.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 2140500)
coreBox:    (350400 351000) (1150050 1791000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 480.5M):
Est net length = 1.207e+05um = 4.612e+04H + 7.460e+04V
Usage: (14.0%H 20.0%V) = (6.273e+04um 1.460e+05um) = (5093 4866)
Obstruct: 2122 = 1096 (22.5%H) + 1026 (21.1%V)
Overflow: 92 = 0 (0.00% H) + 92 (2.39% V)

Phase 1b route (0:00:00.0 483.0M):
Usage: (13.9%H 20.0%V) = (6.250e+04um 1.460e+05um) = (5074 4866)
Overflow: 89 = 0 (0.00% H) + 89 (2.31% V)

Phase 1c route (0:00:00.0 483.0M):
Usage: (13.9%H 20.0%V) = (6.225e+04um 1.462e+05um) = (5053 4873)
Overflow: 75 = 0 (0.00% H) + 75 (1.96% V)

Phase 1d route (0:00:00.0 483.0M):
Usage: (13.9%H 20.0%V) = (6.236e+04um 1.465e+05um) = (5062 4882)
Overflow: 65 = 0 (0.00% H) + 65 (1.68% V)

Phase 1e route (0:00:00.0 483.7M):
Usage: (13.9%H 20.1%V) = (6.247e+04um 1.467e+05um) = (5071 4890)
Overflow: 45 = 0 (0.00% H) + 45 (1.19% V)

Phase 1f route (0:00:00.0 483.7M):
Usage: (14.0%H 20.1%V) = (6.287e+04um 1.471e+05um) = (5104 4904)
Overflow: 30 = 0 (0.00% H) + 30 (0.77% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.10%
 -1:	0	 0.00%	24	 0.63%
--------------------------------------
  0:	0	 0.00%	285	 7.43%
  1:	108	 2.87%	317	 8.26%
  2:	35	 0.93%	367	 9.56%
  3:	103	 2.73%	525	13.68%
  4:	44	 1.17%	638	16.62%
  5:	98	 2.60%	1306	34.03%
  6:	243	 6.45%	56	 1.46%
  7:	505	13.40%	11	 0.29%
  8:	574	15.23%	21	 0.55%
  9:	718	19.06%	7	 0.18%
 10:	1188	31.53%	31	 0.81%
 11:	0	 0.00%	2	 0.05%
 12:	0	 0.00%	2	 0.05%
 14:	76	 2.02%	0	 0.00%
 15:	76	 2.02%	0	 0.00%
 16:	0	 0.00%	4	 0.10%
 17:	0	 0.00%	4	 0.10%
 18:	0	 0.00%	3	 0.08%
 19:	0	 0.00%	7	 0.18%
 20:	0	 0.00%	224	 5.84%


Global route (cpu=0.1s real=0.0s 481.2M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (14.0%H 20.1%V) = (6.287e+04um 1.471e+05um) = (5104 4904)
Overflow: 30 = 0 (0.00% H) + 30 (0.77% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.10%
 -1:	0	 0.00%	24	 0.63%
--------------------------------------
  0:	0	 0.00%	285	 7.43%
  1:	108	 2.87%	317	 8.26%
  2:	35	 0.93%	367	 9.56%
  3:	103	 2.73%	525	13.68%
  4:	44	 1.17%	638	16.62%
  5:	98	 2.60%	1306	34.03%
  6:	243	 6.45%	56	 1.46%
  7:	505	13.40%	11	 0.29%
  8:	574	15.23%	21	 0.55%
  9:	718	19.06%	7	 0.18%
 10:	1188	31.53%	31	 0.81%
 11:	0	 0.00%	2	 0.05%
 12:	0	 0.00%	2	 0.05%
 14:	76	 2.02%	0	 0.00%
 15:	76	 2.02%	0	 0.00%
 16:	0	 0.00%	4	 0.10%
 17:	0	 0.00%	4	 0.10%
 18:	0	 0.00%	3	 0.08%
 19:	0	 0.00%	7	 0.18%
 20:	0	 0.00%	224	 5.84%



*** Completed Phase 1 route (0:00:00.1 479.3M) ***


Total length: 1.234e+05um, number of vias: 4530
M1(H) length: 0.000e+00um, number of vias: 2491
M2(V) length: 7.852e+04um, number of vias: 2039
M3(H) length: 4.486e+04um
*** Completed Phase 2 route (0:00:00.0 479.3M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=479.3M) ***
Peak Memory Usage was 479.3M 
*** Finished trialRoute (cpu=0:00:00.1 mem=479.3M) ***

Extraction called for design 'lab7_layout_design' of instances=4781 and nets=800 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 472.512M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 479.0M)
Number of Loop : 0
Start delay calculation (mem=479.027M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=479.258M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 479.3M) ***
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 479.3M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 479.3M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=479.3M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=472.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=472.5M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=4738 #block=0 (0 floating + 0 preplaced) #ioInst=43 #net=795 #term=2539 #term/net=3.19, #fixedIo=43, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 4738 single + 0 double + 0 multi
Total standard cell length = 20.7888 (mm), area = 0.6237 (mm^2)
Average module density = 0.645.
Density for the design = 0.645.
       = stdcell_area 8662 (623664 um^2) / alloc_area 13430 (966953 um^2).
Pin Density = 0.293.
            = total # of pins 2539 / total Instance area 8662.
Identified 3971 spare or floating instances, with no clusters.
Iteration 12: Total net bbox = 1.009e+05 (3.42e+04 6.67e+04)
              Est.  stn bbox = 1.197e+05 (4.03e+04 7.94e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 479.3M
Iteration 13: Total net bbox = 1.005e+05 (3.43e+04 6.62e+04)
              Est.  stn bbox = 1.194e+05 (4.04e+04 7.90e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 479.3M
*** cost = 1.005e+05 (3.43e+04 6.62e+04) (cpu for global=0:00:00.1) real=0:00:00.0***
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.5, real=0:00:00.0)
move report: preRPlace moves 145 insts, mean move: 4.45 um, max move: 32.40 um
	max move on inst (FILLER_1584): (513.60, 1191.00) --> (516.00, 1161.00)
Placement tweakage begins.
wire length = 1.005e+05 = 3.427e+04 H + 6.624e+04 V
wire length = 9.809e+04 = 3.194e+04 H + 6.615e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 362 insts, mean move: 11.31 um, max move: 45.60 um
	max move on inst (FILLER_1057): (727.20, 1041.00) --> (681.60, 1041.00)
move report: rPlace moves 481 insts, mean move: 9.67 um, max move: 45.60 um
	max move on inst (FILLER_1057): (727.20, 1041.00) --> (681.60, 1041.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        42.00 um
  inst (I0/LD/CTRL/U74) with max move: (972, 1191) -> (960, 1161)
  mean    (X+Y) =         7.86 um
Total instances flipped for WireLenOpt: 21
Total instances flipped, including legalization: 264
Total instances moved : 227
*** cpu=0:00:00.8   mem=479.3M  mem(used)=0.1M***
Total net length = 9.761e+04 (3.193e+04 6.568e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:01.4, real=0:00:02.0, mem=479.3M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 15 )
*** Free Virtual Timing Model ...(mem=472.5M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0: 7, real = 0: 0: 8, mem = 472.5M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 4738
*info: Unplaced = 0
Placement Density:54.19%(623664/1150848)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Mar 10 20:00:32 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg108/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin6.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Opteron 2.60Ghz)

Begin option processing ...
(from .sroute_18960.conf) srouteConnectPowerBump set to false
(from .sroute_18960.conf) routeSpecial set to true
(from .sroute_18960.conf) srouteConnectBlockPin set to false
(from .sroute_18960.conf) srouteFollowCorePinEnd set to 3
(from .sroute_18960.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_18960.conf) sroutePadPinAllPorts set to true
(from .sroute_18960.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 861.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 29 used
Read in 4781 components
  4738 core components: 0 unplaced, 4594 placed, 144 fixed
  39 pad components: 0 unplaced, 0 placed, 39 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 9478 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 1  open: 1
  Number of Stripe ports routed: 0
  Number of Core ports routed: 98
  Number of Followpin connections: 49
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 869.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Tue Mar 10 20:00:32 2015
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Mar 10 20:00:32 2015

sroute post-processing starts at Tue Mar 10 20:00:32 2015
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Mar 10 20:00:32 2015


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.15 megs
sroute: Total Peak Memory used = 472.79 megs
<CMD> trialRoute
*** Starting trialRoute (mem=472.8M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 2140500)
coreBox:    (350400 351000) (1150050 1791000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 474.1M):
Est net length = 1.201e+05um = 4.587e+04H + 7.424e+04V
Usage: (14.0%H 19.8%V) = (6.259e+04um 1.450e+05um) = (5081 4834)
Obstruct: 2126 = 1096 (22.5%H) + 1030 (21.2%V)
Overflow: 90 = 0 (0.00% H) + 90 (2.34% V)

Phase 1b route (0:00:00.0 476.6M):
Usage: (13.9%H 19.8%V) = (6.242e+04um 1.450e+05um) = (5067 4834)
Overflow: 88 = 0 (0.00% H) + 88 (2.31% V)

Phase 1c route (0:00:00.0 476.6M):
Usage: (13.9%H 19.9%V) = (6.213e+04um 1.453e+05um) = (5043 4844)
Overflow: 82 = 0 (0.00% H) + 82 (2.14% V)

Phase 1d route (0:00:00.0 476.6M):
Usage: (13.9%H 19.9%V) = (6.227e+04um 1.456e+05um) = (5054 4852)
Overflow: 70 = 0 (0.00% H) + 70 (1.82% V)

Phase 1e route (0:00:00.0 477.2M):
Usage: (13.9%H 20.0%V) = (6.226e+04um 1.460e+05um) = (5053 4865)
Overflow: 56 = 0 (0.00% H) + 56 (1.46% V)

Phase 1f route (0:00:00.0 477.2M):
Usage: (14.0%H 20.1%V) = (6.287e+04um 1.466e+05um) = (5103 4886)
Overflow: 34 = 0 (0.00% H) + 34 (0.88% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.10%
 -1:	0	 0.00%	28	 0.73%
--------------------------------------
  0:	0	 0.00%	273	 7.12%
  1:	107	 2.84%	316	 8.24%
  2:	35	 0.93%	370	 9.65%
  3:	99	 2.63%	535	13.95%
  4:	30	 0.80%	608	15.86%
  5:	97	 2.57%	1333	34.77%
  6:	283	 7.51%	51	 1.33%
  7:	474	12.58%	11	 0.29%
  8:	630	16.72%	21	 0.55%
  9:	664	17.62%	7	 0.18%
 10:	1197	31.77%	31	 0.81%
 11:	0	 0.00%	2	 0.05%
 12:	0	 0.00%	2	 0.05%
 14:	76	 2.02%	0	 0.00%
 15:	76	 2.02%	0	 0.00%
 16:	0	 0.00%	4	 0.10%
 17:	0	 0.00%	4	 0.10%
 18:	0	 0.00%	3	 0.08%
 19:	0	 0.00%	7	 0.18%
 20:	0	 0.00%	224	 5.84%


Global route (cpu=0.1s real=1.0s 474.7M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (14.0%H 20.1%V) = (6.287e+04um 1.466e+05um) = (5103 4886)
Overflow: 34 = 0 (0.00% H) + 34 (0.88% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.10%
 -1:	0	 0.00%	28	 0.73%
--------------------------------------
  0:	0	 0.00%	273	 7.12%
  1:	107	 2.84%	316	 8.24%
  2:	35	 0.93%	370	 9.65%
  3:	99	 2.63%	535	13.95%
  4:	30	 0.80%	608	15.86%
  5:	97	 2.57%	1333	34.77%
  6:	283	 7.51%	51	 1.33%
  7:	474	12.58%	11	 0.29%
  8:	630	16.72%	21	 0.55%
  9:	664	17.62%	7	 0.18%
 10:	1197	31.77%	31	 0.81%
 11:	0	 0.00%	2	 0.05%
 12:	0	 0.00%	2	 0.05%
 14:	76	 2.02%	0	 0.00%
 15:	76	 2.02%	0	 0.00%
 16:	0	 0.00%	4	 0.10%
 17:	0	 0.00%	4	 0.10%
 18:	0	 0.00%	3	 0.08%
 19:	0	 0.00%	7	 0.18%
 20:	0	 0.00%	224	 5.84%



*** Completed Phase 1 route (0:00:00.1 472.8M) ***


Total length: 1.230e+05um, number of vias: 4550
M1(H) length: 0.000e+00um, number of vias: 2491
M2(V) length: 7.836e+04um, number of vias: 2059
M3(H) length: 4.461e+04um
*** Completed Phase 2 route (0:00:00.0 472.8M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=472.8M) ***
Peak Memory Usage was 472.8M 
*** Finished trialRoute (cpu=0:00:00.2 mem=472.8M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=472.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 2140500)
coreBox:    (350400 351000) (1150050 1791000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 474.1M):
Est net length = 1.201e+05um = 4.587e+04H + 7.424e+04V
Usage: (14.0%H 19.8%V) = (6.259e+04um 1.450e+05um) = (5081 4834)
Obstruct: 2126 = 1096 (22.5%H) + 1030 (21.2%V)
Overflow: 90 = 0 (0.00% H) + 90 (2.34% V)

Phase 1b route (0:00:00.0 476.6M):
Usage: (13.9%H 19.8%V) = (6.242e+04um 1.450e+05um) = (5067 4834)
Overflow: 88 = 0 (0.00% H) + 88 (2.31% V)

Phase 1c route (0:00:00.0 476.6M):
Usage: (13.9%H 19.9%V) = (6.213e+04um 1.453e+05um) = (5043 4844)
Overflow: 82 = 0 (0.00% H) + 82 (2.14% V)

Phase 1d route (0:00:00.0 476.6M):
Usage: (13.9%H 19.9%V) = (6.227e+04um 1.456e+05um) = (5054 4852)
Overflow: 70 = 0 (0.00% H) + 70 (1.82% V)

Phase 1e route (0:00:00.0 477.2M):
Usage: (13.9%H 20.0%V) = (6.226e+04um 1.460e+05um) = (5053 4865)
Overflow: 56 = 0 (0.00% H) + 56 (1.46% V)

Phase 1f route (0:00:00.0 477.2M):
Usage: (14.0%H 20.1%V) = (6.287e+04um 1.466e+05um) = (5103 4886)
Overflow: 34 = 0 (0.00% H) + 34 (0.88% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.10%
 -1:	0	 0.00%	28	 0.73%
--------------------------------------
  0:	0	 0.00%	273	 7.12%
  1:	107	 2.84%	316	 8.24%
  2:	35	 0.93%	370	 9.65%
  3:	99	 2.63%	535	13.95%
  4:	30	 0.80%	608	15.86%
  5:	97	 2.57%	1333	34.77%
  6:	283	 7.51%	51	 1.33%
  7:	474	12.58%	11	 0.29%
  8:	630	16.72%	21	 0.55%
  9:	664	17.62%	7	 0.18%
 10:	1197	31.77%	31	 0.81%
 11:	0	 0.00%	2	 0.05%
 12:	0	 0.00%	2	 0.05%
 14:	76	 2.02%	0	 0.00%
 15:	76	 2.02%	0	 0.00%
 16:	0	 0.00%	4	 0.10%
 17:	0	 0.00%	4	 0.10%
 18:	0	 0.00%	3	 0.08%
 19:	0	 0.00%	7	 0.18%
 20:	0	 0.00%	224	 5.84%


Global route (cpu=0.1s real=0.0s 474.7M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (14.0%H 20.1%V) = (6.287e+04um 1.466e+05um) = (5103 4886)
Overflow: 34 = 0 (0.00% H) + 34 (0.88% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.10%
 -1:	0	 0.00%	28	 0.73%
--------------------------------------
  0:	0	 0.00%	273	 7.12%
  1:	107	 2.84%	316	 8.24%
  2:	35	 0.93%	370	 9.65%
  3:	99	 2.63%	535	13.95%
  4:	30	 0.80%	608	15.86%
  5:	97	 2.57%	1333	34.77%
  6:	283	 7.51%	51	 1.33%
  7:	474	12.58%	11	 0.29%
  8:	630	16.72%	21	 0.55%
  9:	664	17.62%	7	 0.18%
 10:	1197	31.77%	31	 0.81%
 11:	0	 0.00%	2	 0.05%
 12:	0	 0.00%	2	 0.05%
 14:	76	 2.02%	0	 0.00%
 15:	76	 2.02%	0	 0.00%
 16:	0	 0.00%	4	 0.10%
 17:	0	 0.00%	4	 0.10%
 18:	0	 0.00%	3	 0.08%
 19:	0	 0.00%	7	 0.18%
 20:	0	 0.00%	224	 5.84%



*** Completed Phase 1 route (0:00:00.1 472.8M) ***


Total length: 1.230e+05um, number of vias: 4550
M1(H) length: 0.000e+00um, number of vias: 2491
M2(V) length: 7.836e+04um, number of vias: 2059
M3(H) length: 4.461e+04um
*** Completed Phase 2 route (0:00:00.0 472.8M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=472.8M) ***
Peak Memory Usage was 472.8M 
*** Finished trialRoute (cpu=0:00:00.2 mem=472.8M) ***

Extraction called for design 'lab7_layout_design' of instances=4781 and nets=800 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 472.789M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.619  | 94.619  | 95.039  | 97.245  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.192%
Routing Overflow: 0.00% H and 0.88% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.66 sec
Total Real time: 0.0 sec
Total Memory Usage: 479.535156 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 479.5M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=479.5M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=479.5M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 94.619  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.192%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 479.5M **
*info: Start fixing DRV (Mem = 479.54M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 479.54M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=479.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 94.619  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.192%
Routing Overflow: 0.00% H and 0.88% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 479.5M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 479.5M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.619  | 94.619  | 95.039  | 97.245  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.192%
Routing Overflow: 0.00% H and 0.88% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 479.5M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=479.5M) ***
<CMD> specifyClockTree -file encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=479.5M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 479.664M)

Start to trace clock trees ...
*** Begin Tracer (mem=479.7M) ***
**WARN: (ENCCK-767):	Find clock buffer nclk__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clk has been synthesized.
*** End Tracer (mem=479.7M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.1, real=0:00:00.0, mem=479.7M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=479.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 2140500)
coreBox:    (350400 351000) (1150050 1791000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 480.9M):
Est net length = 1.201e+05um = 4.587e+04H + 7.424e+04V
Usage: (14.0%H 19.8%V) = (6.259e+04um 1.450e+05um) = (5081 4834)
Obstruct: 2126 = 1096 (22.5%H) + 1030 (21.2%V)
Overflow: 90 = 0 (0.00% H) + 90 (2.34% V)

Phase 1b route (0:00:00.0 483.4M):
Usage: (13.9%H 19.8%V) = (6.242e+04um 1.450e+05um) = (5067 4834)
Overflow: 88 = 0 (0.00% H) + 88 (2.31% V)

Phase 1c route (0:00:00.0 483.4M):
Usage: (13.9%H 19.9%V) = (6.213e+04um 1.453e+05um) = (5043 4844)
Overflow: 82 = 0 (0.00% H) + 82 (2.14% V)

Phase 1d route (0:00:00.0 483.4M):
Usage: (13.9%H 19.9%V) = (6.227e+04um 1.456e+05um) = (5054 4852)
Overflow: 70 = 0 (0.00% H) + 70 (1.82% V)

Phase 1e route (0:00:00.0 484.1M):
Usage: (13.9%H 20.0%V) = (6.226e+04um 1.460e+05um) = (5053 4865)
Overflow: 56 = 0 (0.00% H) + 56 (1.46% V)

Phase 1f route (0:00:00.0 484.1M):
Usage: (14.0%H 20.1%V) = (6.287e+04um 1.466e+05um) = (5103 4886)
Overflow: 34 = 0 (0.00% H) + 34 (0.88% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.10%
 -1:	0	 0.00%	28	 0.73%
--------------------------------------
  0:	0	 0.00%	273	 7.12%
  1:	107	 2.84%	316	 8.24%
  2:	35	 0.93%	370	 9.65%
  3:	99	 2.63%	535	13.95%
  4:	30	 0.80%	608	15.86%
  5:	97	 2.57%	1333	34.77%
  6:	283	 7.51%	51	 1.33%
  7:	474	12.58%	11	 0.29%
  8:	630	16.72%	21	 0.55%
  9:	664	17.62%	7	 0.18%
 10:	1197	31.77%	31	 0.81%
 11:	0	 0.00%	2	 0.05%
 12:	0	 0.00%	2	 0.05%
 14:	76	 2.02%	0	 0.00%
 15:	76	 2.02%	0	 0.00%
 16:	0	 0.00%	4	 0.10%
 17:	0	 0.00%	4	 0.10%
 18:	0	 0.00%	3	 0.08%
 19:	0	 0.00%	7	 0.18%
 20:	0	 0.00%	224	 5.84%


Global route (cpu=0.1s real=1.0s 481.6M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (14.0%H 20.1%V) = (6.287e+04um 1.466e+05um) = (5103 4886)
Overflow: 34 = 0 (0.00% H) + 34 (0.88% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.10%
 -1:	0	 0.00%	28	 0.73%
--------------------------------------
  0:	0	 0.00%	273	 7.12%
  1:	107	 2.84%	316	 8.24%
  2:	35	 0.93%	370	 9.65%
  3:	99	 2.63%	535	13.95%
  4:	30	 0.80%	608	15.86%
  5:	97	 2.57%	1333	34.77%
  6:	283	 7.51%	51	 1.33%
  7:	474	12.58%	11	 0.29%
  8:	630	16.72%	21	 0.55%
  9:	664	17.62%	7	 0.18%
 10:	1197	31.77%	31	 0.81%
 11:	0	 0.00%	2	 0.05%
 12:	0	 0.00%	2	 0.05%
 14:	76	 2.02%	0	 0.00%
 15:	76	 2.02%	0	 0.00%
 16:	0	 0.00%	4	 0.10%
 17:	0	 0.00%	4	 0.10%
 18:	0	 0.00%	3	 0.08%
 19:	0	 0.00%	7	 0.18%
 20:	0	 0.00%	224	 5.84%



*** Completed Phase 1 route (0:00:00.1 479.7M) ***


Total length: 1.230e+05um, number of vias: 4550
M1(H) length: 0.000e+00um, number of vias: 2491
M2(V) length: 7.836e+04um, number of vias: 2059
M3(H) length: 4.461e+04um
*** Completed Phase 2 route (0:00:00.1 479.7M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=479.7M) ***
Peak Memory Usage was 479.7M 
*** Finished trialRoute (cpu=0:00:00.1 mem=479.7M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=472.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 2140500)
coreBox:    (350400 351000) (1150050 1791000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 474.2M):
Est net length = 1.201e+05um = 4.587e+04H + 7.424e+04V
Usage: (14.0%H 19.8%V) = (6.259e+04um 1.450e+05um) = (5081 4834)
Obstruct: 2126 = 1096 (22.5%H) + 1030 (21.2%V)
Overflow: 90 = 0 (0.00% H) + 90 (2.34% V)

Phase 1b route (0:00:00.0 476.7M):
Usage: (13.9%H 19.8%V) = (6.242e+04um 1.450e+05um) = (5067 4834)
Overflow: 88 = 0 (0.00% H) + 88 (2.31% V)

Phase 1c route (0:00:00.0 476.7M):
Usage: (13.9%H 19.9%V) = (6.213e+04um 1.453e+05um) = (5043 4844)
Overflow: 82 = 0 (0.00% H) + 82 (2.14% V)

Phase 1d route (0:00:00.0 476.7M):
Usage: (13.9%H 19.9%V) = (6.227e+04um 1.456e+05um) = (5054 4852)
Overflow: 70 = 0 (0.00% H) + 70 (1.82% V)

Phase 1e route (0:00:00.0 477.4M):
Usage: (13.9%H 20.0%V) = (6.226e+04um 1.460e+05um) = (5053 4865)
Overflow: 56 = 0 (0.00% H) + 56 (1.46% V)

Phase 1f route (0:00:00.0 477.4M):
Usage: (14.0%H 20.1%V) = (6.287e+04um 1.466e+05um) = (5103 4886)
Overflow: 34 = 0 (0.00% H) + 34 (0.88% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.10%
 -1:	0	 0.00%	28	 0.73%
--------------------------------------
  0:	0	 0.00%	273	 7.12%
  1:	107	 2.84%	316	 8.24%
  2:	35	 0.93%	370	 9.65%
  3:	99	 2.63%	535	13.95%
  4:	30	 0.80%	608	15.86%
  5:	97	 2.57%	1333	34.77%
  6:	283	 7.51%	51	 1.33%
  7:	474	12.58%	11	 0.29%
  8:	630	16.72%	21	 0.55%
  9:	664	17.62%	7	 0.18%
 10:	1197	31.77%	31	 0.81%
 11:	0	 0.00%	2	 0.05%
 12:	0	 0.00%	2	 0.05%
 14:	76	 2.02%	0	 0.00%
 15:	76	 2.02%	0	 0.00%
 16:	0	 0.00%	4	 0.10%
 17:	0	 0.00%	4	 0.10%
 18:	0	 0.00%	3	 0.08%
 19:	0	 0.00%	7	 0.18%
 20:	0	 0.00%	224	 5.84%


Global route (cpu=0.1s real=0.0s 474.8M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (14.0%H 20.1%V) = (6.287e+04um 1.466e+05um) = (5103 4886)
Overflow: 34 = 0 (0.00% H) + 34 (0.88% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.10%
 -1:	0	 0.00%	28	 0.73%
--------------------------------------
  0:	0	 0.00%	273	 7.12%
  1:	107	 2.84%	316	 8.24%
  2:	35	 0.93%	370	 9.65%
  3:	99	 2.63%	535	13.95%
  4:	30	 0.80%	608	15.86%
  5:	97	 2.57%	1333	34.77%
  6:	283	 7.51%	51	 1.33%
  7:	474	12.58%	11	 0.29%
  8:	630	16.72%	21	 0.55%
  9:	664	17.62%	7	 0.18%
 10:	1197	31.77%	31	 0.81%
 11:	0	 0.00%	2	 0.05%
 12:	0	 0.00%	2	 0.05%
 14:	76	 2.02%	0	 0.00%
 15:	76	 2.02%	0	 0.00%
 16:	0	 0.00%	4	 0.10%
 17:	0	 0.00%	4	 0.10%
 18:	0	 0.00%	3	 0.08%
 19:	0	 0.00%	7	 0.18%
 20:	0	 0.00%	224	 5.84%



*** Completed Phase 1 route (0:00:00.1 472.9M) ***


Total length: 1.230e+05um, number of vias: 4550
M1(H) length: 0.000e+00um, number of vias: 2491
M2(V) length: 7.836e+04um, number of vias: 2059
M3(H) length: 4.461e+04um
*** Completed Phase 2 route (0:00:00.1 472.9M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=472.9M) ***
Peak Memory Usage was 472.9M 
*** Finished trialRoute (cpu=0:00:00.2 mem=472.9M) ***

Extraction called for design 'lab7_layout_design' of instances=4781 and nets=800 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 472.918M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.431  | 91.431  | 92.731  | 96.237  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.192%
Routing Overflow: 0.00% H and 0.88% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.73 sec
Total Real time: 1.0 sec
Total Memory Usage: 479.664062 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=4781 and nets=800 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 479.664M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 472.9M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=472.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=472.9M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:02:48, mem=472.9M)
Setting analysis mode to hold ...
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : 0.000 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.3, REAL=0:00:00.0, totSessionCpu=0:02:49, mem=480.1M)
*** Hold timing met, No need to fix hold violation 
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:00.4, real=0:00:01.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.4   mem=473.1M  mem(used)=0.1M***
Ripped up 0 affected routes.
Total net length = 1.012e+05 (3.398e+04 6.723e+04) (ext = 0.000e+00)
default core: bins with density >  0.75 =    0 % ( 0 / 15 )
*** Starting trialRoute (mem=473.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 2140500)
coreBox:    (350400 351000) (1150050 1791000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 474.3M):
Est net length = 1.201e+05um = 4.587e+04H + 7.424e+04V
Usage: (14.0%H 19.8%V) = (6.259e+04um 1.450e+05um) = (5081 4834)
Obstruct: 2126 = 1096 (22.5%H) + 1030 (21.2%V)
Overflow: 90 = 0 (0.00% H) + 90 (2.34% V)

Phase 1b route (0:00:00.0 476.8M):
Usage: (13.9%H 19.8%V) = (6.242e+04um 1.450e+05um) = (5067 4834)
Overflow: 88 = 0 (0.00% H) + 88 (2.31% V)

Phase 1c route (0:00:00.0 476.8M):
Usage: (13.9%H 19.9%V) = (6.213e+04um 1.453e+05um) = (5043 4844)
Overflow: 82 = 0 (0.00% H) + 82 (2.14% V)

Phase 1d route (0:00:00.0 476.8M):
Usage: (13.9%H 19.9%V) = (6.227e+04um 1.456e+05um) = (5054 4852)
Overflow: 70 = 0 (0.00% H) + 70 (1.82% V)

Phase 1e route (0:00:00.0 477.5M):
Usage: (13.9%H 20.0%V) = (6.226e+04um 1.460e+05um) = (5053 4865)
Overflow: 56 = 0 (0.00% H) + 56 (1.46% V)

Phase 1f route (0:00:00.0 477.5M):
Usage: (14.0%H 20.1%V) = (6.287e+04um 1.466e+05um) = (5103 4886)
Overflow: 34 = 0 (0.00% H) + 34 (0.88% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.10%
 -1:	0	 0.00%	28	 0.73%
--------------------------------------
  0:	0	 0.00%	273	 7.12%
  1:	107	 2.84%	316	 8.24%
  2:	35	 0.93%	370	 9.65%
  3:	99	 2.63%	535	13.95%
  4:	30	 0.80%	608	15.86%
  5:	97	 2.57%	1333	34.77%
  6:	283	 7.51%	51	 1.33%
  7:	474	12.58%	11	 0.29%
  8:	630	16.72%	21	 0.55%
  9:	664	17.62%	7	 0.18%
 10:	1197	31.77%	31	 0.81%
 11:	0	 0.00%	2	 0.05%
 12:	0	 0.00%	2	 0.05%
 14:	76	 2.02%	0	 0.00%
 15:	76	 2.02%	0	 0.00%
 16:	0	 0.00%	4	 0.10%
 17:	0	 0.00%	4	 0.10%
 18:	0	 0.00%	3	 0.08%
 19:	0	 0.00%	7	 0.18%
 20:	0	 0.00%	224	 5.84%


Global route (cpu=0.1s real=0.0s 475.0M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (14.0%H 20.1%V) = (6.287e+04um 1.466e+05um) = (5103 4886)
Overflow: 34 = 0 (0.00% H) + 34 (0.88% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.10%
 -1:	0	 0.00%	28	 0.73%
--------------------------------------
  0:	0	 0.00%	273	 7.12%
  1:	107	 2.84%	316	 8.24%
  2:	35	 0.93%	370	 9.65%
  3:	99	 2.63%	535	13.95%
  4:	30	 0.80%	608	15.86%
  5:	97	 2.57%	1333	34.77%
  6:	283	 7.51%	51	 1.33%
  7:	474	12.58%	11	 0.29%
  8:	630	16.72%	21	 0.55%
  9:	664	17.62%	7	 0.18%
 10:	1197	31.77%	31	 0.81%
 11:	0	 0.00%	2	 0.05%
 12:	0	 0.00%	2	 0.05%
 14:	76	 2.02%	0	 0.00%
 15:	76	 2.02%	0	 0.00%
 16:	0	 0.00%	4	 0.10%
 17:	0	 0.00%	4	 0.10%
 18:	0	 0.00%	3	 0.08%
 19:	0	 0.00%	7	 0.18%
 20:	0	 0.00%	224	 5.84%



*** Completed Phase 1 route (0:00:00.1 473.0M) ***


Total length: 1.230e+05um, number of vias: 4550
M1(H) length: 0.000e+00um, number of vias: 2491
M2(V) length: 7.836e+04um, number of vias: 2059
M3(H) length: 4.461e+04um
*** Completed Phase 2 route (0:00:00.1 473.0M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=473.0M) ***
Peak Memory Usage was 473.0M 
*** Finished trialRoute (cpu=0:00:00.2 mem=473.0M) ***

Extraction called for design 'lab7_layout_design' of instances=4781 and nets=800 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 473.035M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 479.6M)
Number of Loop : 0
Start delay calculation (mem=479.551M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=479.781M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 479.8M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 479.8M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 479.8M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.431  | 91.431  | 92.731  | 96.237  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.022  |  0.456  |  0.022  |  3.478  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.192%
Routing Overflow: 0.00% H and 0.88% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 473.0M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 473.0M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=473.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=473.0M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 91.431  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.192%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 479.8M **
*** Starting optimizing excluded clock nets MEM= 479.8M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 479.8M) ***
*** Starting optimizing excluded clock nets MEM= 479.8M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 479.8M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 479.8M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.431  | 91.431  | 92.731  | 96.237  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.192%
Routing Overflow: 0.00% H and 0.88% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 479.8M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...

Total number of adjacent register pair is 1398.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/CTRL/bit_cnt_reg[0]/CLK 864.1(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]/CLK 808.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 808.2~864.1(ps)        0~100000(ps)        
Fall Phase Delay               : 774.5~831.4(ps)        0~100000(ps)        
Trig. Edge Skew                : 55.9(ps)               300(ps)             
Rise Skew                      : 55.9(ps)               
Fall Skew                      : 56.9(ps)               
Max. Rise Buffer Tran.         : 410.8(ps)              400(ps)             
Max. Fall Buffer Tran.         : 413.3(ps)              400(ps)             
Max. Rise Sink Tran.           : 400.4(ps)              400(ps)             
Max. Fall Sink Tran.           : 400.4(ps)              400(ps)             
Min. Rise Buffer Tran.         : 100(ps)                0(ps)               
Min. Fall Buffer Tran.         : 91.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 337.4(ps)              0(ps)               
Min. Fall Sink Tran.           : 337.9(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 1398                   

Max. Local Skew                : 51(ps)                 
  I0/LD/TIM/curr_state_reg[0]/CLK(R)->
  I0/LD/T_SR_0/curr_val_reg[7]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.1)


*** End reportClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=479.8M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 7322 filler insts (cell FILL / prefix FILLER).
*INFO: Total 7322 filler insts added - prefix FILLER (CPU: 0:00:00.1).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:01.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:00:01.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Mar 10 20:00:40 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg108/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin6.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Opteron 2.60Ghz)

Begin option processing ...
(from .sroute_18960.conf) srouteConnectPowerBump set to false
(from .sroute_18960.conf) routeSpecial set to true
(from .sroute_18960.conf) srouteFollowCorePinEnd set to 3
(from .sroute_18960.conf) srouteFollowPadPin set to true
(from .sroute_18960.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_18960.conf) sroutePadPinAllPorts set to true
(from .sroute_18960.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 869.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 29 used
Read in 12103 components
  12060 core components: 0 unplaced, 11916 placed, 144 fixed
  39 pad components: 0 unplaced, 0 placed, 39 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 24122 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0  open: 1
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 880.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.08 megs
sroute: Total Peak Memory used = 480.87 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Mar 10 20:00:41 2015
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Mar 10 20:00:41 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Mar 10 20:00:41 2015
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        2090      50.29%
#  Metal 2        V        2090      46.56%
#  Metal 3        H        2090      36.17%
#  ------------------------------------------
#  Total                   6270      44.34%
#
#  11 nets (1.38%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 482.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 482.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 482.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 482.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 127101 um.
#Total half perimeter of net bounding box = 101603 um.
#Total wire length on LAYER metal1 = 897 um.
#Total wire length on LAYER metal2 = 81003 um.
#Total wire length on LAYER metal3 = 45201 um.
#Total number of vias = 3378
#Up-Via Summary (total 3378):
#           
#-----------------------
#  Metal 1         2141
#  Metal 2         1237
#-----------------------
#                  3378 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 482.00 (Mb)
#Peak memory = 516.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:05, memory = 484.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 484.00 (Mb)
#Complete Detail Routing.
#Total wire length = 129833 um.
#Total half perimeter of net bounding box = 101603 um.
#Total wire length on LAYER metal1 = 11782 um.
#Total wire length on LAYER metal2 = 80516 um.
#Total wire length on LAYER metal3 = 37536 um.
#Total number of vias = 4615
#Up-Via Summary (total 4615):
#           
#-----------------------
#  Metal 1         2720
#  Metal 2         1895
#-----------------------
#                  4615 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:05
#Increased memory = 0.00 (Mb)
#Total memory = 482.00 (Mb)
#Peak memory = 516.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:06
#Increased memory = -6.00 (Mb)
#Total memory = 474.00 (Mb)
#Peak memory = 516.00 (Mb)
#Number of warnings = 21
#Total number of warnings = 41
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar 10 20:00:46 2015
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=12103 and nets=800 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_3Z08c8_18960.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 474.2M)
Creating parasitic data file './lab7_layout_design_3Z08c8_18960.rcdb.d/header.seq' for storing RC.
Extracted 10.0236% (CPU Time= 0:00:00.0  MEM= 478.3M)
Extracted 20.0275% (CPU Time= 0:00:00.0  MEM= 478.3M)
Extracted 30.0314% (CPU Time= 0:00:00.1  MEM= 478.3M)
Extracted 40.0354% (CPU Time= 0:00:00.1  MEM= 478.3M)
Extracted 50.0393% (CPU Time= 0:00:00.1  MEM= 478.3M)
Extracted 60.0236% (CPU Time= 0:00:00.1  MEM= 478.3M)
Extracted 70.0275% (CPU Time= 0:00:00.1  MEM= 478.3M)
Extracted 80.0314% (CPU Time= 0:00:00.1  MEM= 478.3M)
Extracted 90.0354% (CPU Time= 0:00:00.1  MEM= 478.3M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 478.3M)
Nr. Extracted Resistors     : 9716
Nr. Extracted Ground Cap.   : 10476
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_3Z08c8_18960.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 474.234M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 474.2M **
Info: DRVs not fixed with -incr option
Begin checking placement ...
*info: Placed = 11916
*info: Unplaced = 0
Placement Density:100.00%(1150848/1150848)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'lab7_layout_design' of instances=12103 and nets=800 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_3Z08c8_18960.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 474.2M)
Creating parasitic data file './lab7_layout_design_3Z08c8_18960.rcdb.d/header.seq' for storing RC.
Extracted 10.0236% (CPU Time= 0:00:00.0  MEM= 478.3M)
Extracted 20.0275% (CPU Time= 0:00:00.1  MEM= 478.3M)
Extracted 30.0314% (CPU Time= 0:00:00.1  MEM= 478.3M)
Extracted 40.0354% (CPU Time= 0:00:00.1  MEM= 478.3M)
Extracted 50.0393% (CPU Time= 0:00:00.1  MEM= 478.3M)
Extracted 60.0236% (CPU Time= 0:00:00.1  MEM= 478.3M)
Extracted 70.0275% (CPU Time= 0:00:00.1  MEM= 478.3M)
Extracted 80.0314% (CPU Time= 0:00:00.1  MEM= 478.3M)
Extracted 90.0354% (CPU Time= 0:00:00.1  MEM= 478.3M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 478.3M)
Nr. Extracted Resistors     : 9716
Nr. Extracted Ground Cap.   : 10476
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_3Z08c8_18960.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 474.234M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 480.8M)
Number of Loop : 0
Start delay calculation (mem=480.750M)...
delayCal using detail RC...
Opening parasitic data file './lab7_layout_design_3Z08c8_18960.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 485.8M)
Closing parasitic data file './lab7_layout_design_3Z08c8_18960.rcdb.d/header.seq'. 795 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=481.984M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 482.0M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 91.692  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 482.0M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 482.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.692  | 91.692  | 93.005  | 96.326  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 482.0M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Mar 10 20:00:49 2015

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1500.0000, 2140.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets
Open violation {330.150 330.450 1169.850 1811.100} is too complicated to show its polygon outline. It will be marked with its bounding box.
Net gnd: unconnected terminal, special open.

VC Elapsed Time: 0:00:00.0

Begin Summary 
    1 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    1 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Tue Mar 10 20:00:49 2015
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 1.000M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 482.0) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.8  MEM: 13.1M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          12103

Ports/Pins                             0

Nets                                5160
    metal layer metal1              1178
    metal layer metal2              2904
    metal layer metal3              1078

    Via Instances                   4615

Special Nets                         156
    metal layer metal1               152
    metal layer metal2                 4

    Via Instances                    106

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  18
    metal layer metal1                 2
    metal layer metal3                16


Blockages                              0


Custom Text                            0


Custom Box                             0

Output for cells
**WARN: The GDSII cell 'PADVDD' is empty.
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADOUT' is empty.
**WARN: The GDSII cell 'PADINC' is empty.
**WARN: The GDSII cell 'PADGND' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X2' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX8' is empty.
**WARN: The GDSII cell 'INVX4' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'NOR3X1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X2' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (ENCOGDS-1176):	There are 57 empty cells. Check encounter.log# for the details.
  It's propably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './lab7_layout_design_3Z08c8_18960.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.1  MEM= 486.0M)
Closing parasitic data file './lab7_layout_design_3Z08c8_18960.rcdb.d/header.seq'. 795 times net's RC data read were performed.
<CMD> fit
<CMD> uiSetTool ruler
<CMD> undo
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 0.4 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Flip instance nclk__L2_I6 to match row orient.
Flip instance nclk__L2_I5 to match row orient.
Flip instance nclk__L2_I4 to match row orient.
Flip instance nclk__L2_I3 to match row orient.
Flip instance nclk__L2_I2 to match row orient.
Flip instance nclk__L2_I0 to match row orient.
Flip instance nclk__L1_I0 to match row orient.
Flip instance I0/LD/OCTRL/d_minus_reg_reg to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[7] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[5] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[4] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[2] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[7] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[5] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[0] to match row orient.
Flip instance I0/LD/TIM/curr_state_reg[0] to match row orient.
Flip instance I0/LD/TIM/curr_state_reg[1] to match row orient.
Flip instance I0/LD/TIM/clk_cnt_reg[0] to match row orient.
Flip instance I0/LD/TIM/clk_cnt_reg[1] to match row orient.
Flip instance I0/LD/CTRL/bit_cnt_reg[1] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[2] to match row orient.
Flip instance nclk__L2_I7 to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 492.2M)
Number of Loop : 0
Start delay calculation (mem=492.219M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=492.449M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 492.4M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 11 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.3) ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=492.4M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=492.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=492.4M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=12049 #block=0 (0 floating + 0 preplaced) #ioInst=43 #net=784 #term=2517 #term/net=3.21, #fixedIo=43, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 12049 single + 0 double + 0 multi
Total standard cell length = 38.2800 (mm), area = 1.1484 (mm^2)
Average module density = 0.422.
Density for the design = 0.422.
       = stdcell_area 15950 (1148400 um^2) / alloc_area 37780 (2720142 um^2).
Pin Density = 0.158.
            = total # of pins 2517 / total Instance area 15950.
Identified 11293 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 1.497e+05 (7.47e+04 7.51e+04)
              Est.  stn bbox = 1.497e+05 (7.47e+04 7.51e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 493.9M
Iteration  2: Total net bbox = 1.497e+05 (7.47e+04 7.51e+04)
              Est.  stn bbox = 1.497e+05 (7.47e+04 7.51e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 493.9M
Iteration  3: Total net bbox = 1.497e+05 (7.47e+04 7.51e+04)
              Est.  stn bbox = 1.497e+05 (7.47e+04 7.51e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 493.9M
Iteration  4: Total net bbox = 1.497e+05 (7.47e+04 7.51e+04)
              Est.  stn bbox = 1.497e+05 (7.47e+04 7.51e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 493.9M
Iteration  5: Total net bbox = 1.168e+05 (5.68e+04 6.00e+04)
              Est.  stn bbox = 1.168e+05 (5.68e+04 6.00e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 493.9M
Iteration  6: Total net bbox = 1.153e+05 (5.49e+04 6.05e+04)
              Est.  stn bbox = 1.153e+05 (5.49e+04 6.05e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 493.9M
Iteration  7: Total net bbox = 1.334e+05 (6.42e+04 6.92e+04)
              Est.  stn bbox = 1.600e+05 (7.67e+04 8.33e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 492.4M
Iteration  8: Total net bbox = 1.334e+05 (6.42e+04 6.92e+04)
              Est.  stn bbox = 1.600e+05 (7.67e+04 8.33e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 492.4M
Iteration  9: Total net bbox = 1.332e+05 (6.54e+04 6.78e+04)
              Est.  stn bbox = 1.604e+05 (7.83e+04 8.20e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 492.4M
Iteration 10: Total net bbox = 1.332e+05 (6.54e+04 6.78e+04)
              Est.  stn bbox = 1.604e+05 (7.83e+04 8.20e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 492.4M
Iteration 11: Total net bbox = 1.419e+05 (6.93e+04 7.26e+04)
              Est.  stn bbox = 1.694e+05 (8.24e+04 8.70e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 492.4M
Iteration 12: Total net bbox = 1.426e+05 (6.93e+04 7.34e+04)
              Est.  stn bbox = 1.703e+05 (8.24e+04 8.79e+04)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 492.4M
*** cost = 1.426e+05 (6.93e+04 7.34e+04) (cpu for global=0:00:01.9) real=0:00:02.0***
Core Placement runtime cpu: 0:00:00.8 real: 0:00:01.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:02.7, real=0:00:03.0)
move report: preRPlace moves 1362 insts, mean move: 11.72 um, max move: 49.20 um
	max move on inst (FILLER_5477): (1968.00, 2001.00) --> (1948.80, 1971.00)
Placement tweakage begins.
wire length = 1.427e+05 = 6.938e+04 H + 7.336e+04 V
wire length = 1.374e+05 = 6.417e+04 H + 7.327e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 932 insts, mean move: 13.55 um, max move: 48.00 um
	max move on inst (I0/LD/CTRL/U71): (1543.20, 1281.00) --> (1591.20, 1281.00)
move report: rPlace moves 2227 insts, mean move: 12.72 um, max move: 51.60 um
	max move on inst (FILLER_8651): (1869.60, 1701.00) --> (1891.20, 1731.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        48.00 um
  inst (I0/LD/CTRL/U71) with max move: (1543.2, 1281) -> (1591.2, 1281)
  mean    (X+Y) =        12.65 um
Total instances flipped for WireLenOpt: 12
Total instances flipped, including legalization: 167
Total instances moved : 347
*** cpu=0:00:03.9   mem=492.7M  mem(used)=0.3M***
Total net length = 1.369e+05 (6.417e+04 7.271e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:06.2, real=0:00:07.0, mem=492.4M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 36 )
*** Free Virtual Timing Model ...(mem=485.7M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 485.7M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=485.7M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2410800 2380500)
coreBox:    (350400 351000) (2063100 2031000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/6

Phase 1a route (0:00:00.0 487.5M):
Est net length = 1.731e+05um = 8.149e+04H + 9.160e+04V
Usage: (8.2%H 9.9%V) = (1.024e+05um 1.659e+05um) = (8420 5529)
Obstruct: 2137 = 1066 (9.7%H) + 1071 (9.8%V)
Overflow: 66 = 1 (0.01% H) + 65 (0.66% V)

Phase 1b route (0:00:00.0 490.0M):
Usage: (8.2%H 9.9%V) = (1.021e+05um 1.659e+05um) = (8397 5529)
Overflow: 64 = 0 (0.00% H) + 64 (0.65% V)

Phase 1c route (0:00:00.0 490.0M):
Usage: (8.1%H 9.9%V) = (1.019e+05um 1.659e+05um) = (8380 5530)
Overflow: 58 = 0 (0.00% H) + 58 (0.59% V)

Phase 1d route (0:00:00.0 490.0M):
Usage: (8.1%H 9.9%V) = (1.020e+05um 1.661e+05um) = (8386 5537)
Overflow: 52 = 0 (0.00% H) + 52 (0.52% V)

Phase 1e route (0:00:00.0 490.7M):
Usage: (8.2%H 9.9%V) = (1.021e+05um 1.668e+05um) = (8393 5561)
Overflow: 37 = 0 (0.00% H) + 37 (0.38% V)

Phase 1f route (0:00:00.0 490.7M):
Usage: (8.2%H 10.0%V) = (1.024e+05um 1.673e+05um) = (8421 5577)
Overflow: 19 = 0 (0.00% H) + 19 (0.20% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	18	 0.18%
--------------------------------------
  0:	0	 0.00%	223	 2.26%
  1:	96	 0.97%	307	 3.11%
  2:	10	 0.10%	405	 4.10%
  3:	156	 1.58%	841	 8.52%
  4:	66	 0.67%	1339	13.56%
  5:	117	 1.18%	6172	62.51%
  6:	357	 3.61%	168	 1.70%
  7:	793	 8.03%	7	 0.07%
  8:	1000	10.12%	6	 0.06%
  9:	1697	17.18%	11	 0.11%
 10:	4208	42.60%	39	 0.40%
 11:	0	 0.00%	8	 0.08%
 12:	0	 0.00%	2	 0.02%
 14:	617	 6.25%	3	 0.03%
 15:	761	 7.70%	2	 0.02%
 16:	0	 0.00%	5	 0.05%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	8	 0.08%
 19:	0	 0.00%	15	 0.15%
 20:	0	 0.00%	292	 2.96%


Global route (cpu=0.0s real=0.0s 488.1M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.2%H 10.0%V) = (1.024e+05um 1.673e+05um) = (8421 5577)
Overflow: 19 = 0 (0.00% H) + 19 (0.20% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	18	 0.18%
--------------------------------------
  0:	0	 0.00%	223	 2.26%
  1:	96	 0.97%	307	 3.11%
  2:	10	 0.10%	405	 4.10%
  3:	156	 1.58%	841	 8.52%
  4:	66	 0.67%	1339	13.56%
  5:	117	 1.18%	6172	62.51%
  6:	357	 3.61%	168	 1.70%
  7:	793	 8.03%	7	 0.07%
  8:	1000	10.12%	6	 0.06%
  9:	1697	17.18%	11	 0.11%
 10:	4208	42.60%	39	 0.40%
 11:	0	 0.00%	8	 0.08%
 12:	0	 0.00%	2	 0.02%
 14:	617	 6.25%	3	 0.03%
 15:	761	 7.70%	2	 0.02%
 16:	0	 0.00%	5	 0.05%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	8	 0.08%
 19:	0	 0.00%	15	 0.15%
 20:	0	 0.00%	292	 2.96%



*** Completed Phase 1 route (0:00:00.1 486.0M) ***


Total length: 1.761e+05um, number of vias: 4595
M1(H) length: 0.000e+00um, number of vias: 2469
M2(V) length: 9.541e+04um, number of vias: 2126
M3(H) length: 8.068e+04um
*** Completed Phase 2 route (0:00:00.1 486.0M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=486.0M) ***
Peak Memory Usage was 486.2M 
*** Finished trialRoute (cpu=0:00:00.2 mem=486.0M) ***

Extraction called for design 'lab7_layout_design' of instances=12092 and nets=789 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 485.961M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 492.5M)
Number of Loop : 0
Start delay calculation (mem=492.477M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=492.707M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 492.7M) ***
*info: Start fixing DRV (Mem = 492.71M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (492.7M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=492.7M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.399469
Start fixing design rules ... (0:00:00.1 492.7M)
Done fixing design rule (0:00:00.3 492.7M)

Summary:
23 buffers added on 23 nets (with 5 drivers resized)

Density after buffering = 0.401347
*** Completed dpFixDRCViolation (0:00:00.5 492.7M)

Re-routed 51 nets
Extraction called for design 'lab7_layout_design' of instances=12115 and nets=812 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 492.707M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 492.5M)
Number of Loop : 0
Start delay calculation (mem=492.539M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:01.0 mem=492.770M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 492.8M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    18
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:01, Mem = 492.77M).
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 492.8M **
*** Starting optFanout (492.8M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=492.8M) ***
Start fixing timing ... (0:00:00.1 492.8M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.1 492.8M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.401347
*** Completed optFanout (0:00:00.3 492.8M)

**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 492.8M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 40.135% **

*** starting 1-st reclaim pass: 635 instances 
*** starting 2-nd reclaim pass: 634 instances 
*** starting 3-rd reclaim pass: 18 instances 


** Area Reclaim Summary: Buffer Deletion = 1 Declone = 0 Downsize = 1 **
** Density Change = 0.013% **
** Density after area reclaim = 40.122% **
*** Finished Area Reclaim (0:00:00.4) ***
density before resizing = 40.122%
* summary of transition time violation fixes:
*summary:      1 instance  changed cell type
density after resizing = 40.127%
*** Starting trialRoute (mem=492.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 17
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2410800 2380500)
coreBox:    (350400 351000) (2063100 2031000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/6

Phase 1a route (0:00:00.0 494.3M):
Est net length = 1.731e+05um = 8.167e+04H + 9.148e+04V
Usage: (8.2%H 10.0%V) = (1.026e+05um 1.670e+05um) = (8440 5568)
Obstruct: 2137 = 1066 (9.7%H) + 1071 (9.8%V)
Overflow: 67 = 1 (0.01% H) + 66 (0.67% V)

Phase 1b route (0:00:00.0 496.8M):
Usage: (8.2%H 10.0%V) = (1.024e+05um 1.671e+05um) = (8417 5568)
Overflow: 65 = 0 (0.00% H) + 65 (0.66% V)

Phase 1c route (0:00:00.0 496.8M):
Usage: (8.2%H 10.0%V) = (1.022e+05um 1.671e+05um) = (8402 5569)
Overflow: 58 = 0 (0.00% H) + 58 (0.59% V)

Phase 1d route (0:00:00.0 496.8M):
Usage: (8.2%H 10.0%V) = (1.023e+05um 1.672e+05um) = (8409 5575)
Overflow: 52 = 0 (0.00% H) + 52 (0.53% V)

Phase 1e route (0:00:00.0 497.5M):
Usage: (8.2%H 10.0%V) = (1.024e+05um 1.677e+05um) = (8421 5591)
Overflow: 39 = 0 (0.00% H) + 39 (0.39% V)

Phase 1f route (0:00:00.0 497.5M):
Usage: (8.2%H 10.0%V) = (1.028e+05um 1.683e+05um) = (8453 5610)
Overflow: 18 = 0 (0.00% H) + 18 (0.19% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	17	 0.17%
--------------------------------------
  0:	1	 0.01%	230	 2.33%
  1:	99	 1.00%	305	 3.09%
  2:	9	 0.09%	389	 3.94%
  3:	160	 1.62%	851	 8.62%
  4:	54	 0.55%	1375	13.93%
  5:	115	 1.16%	6138	62.17%
  6:	362	 3.66%	168	 1.70%
  7:	778	 7.88%	7	 0.07%
  8:	1028	10.41%	6	 0.06%
  9:	1723	17.44%	11	 0.11%
 10:	4171	42.23%	39	 0.40%
 11:	0	 0.00%	8	 0.08%
 12:	0	 0.00%	2	 0.02%
 14:	617	 6.25%	3	 0.03%
 15:	761	 7.70%	2	 0.02%
 16:	0	 0.00%	5	 0.05%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	8	 0.08%
 19:	0	 0.00%	15	 0.15%
 20:	0	 0.00%	292	 2.96%


Global route (cpu=0.1s real=0.0s 495.0M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.2%H 10.0%V) = (1.028e+05um 1.683e+05um) = (8453 5610)
Overflow: 18 = 0 (0.00% H) + 18 (0.19% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	17	 0.17%
--------------------------------------
  0:	1	 0.01%	230	 2.33%
  1:	99	 1.00%	305	 3.09%
  2:	9	 0.09%	389	 3.94%
  3:	160	 1.62%	851	 8.62%
  4:	54	 0.55%	1375	13.93%
  5:	115	 1.16%	6138	62.17%
  6:	362	 3.66%	168	 1.70%
  7:	778	 7.88%	7	 0.07%
  8:	1028	10.41%	6	 0.06%
  9:	1723	17.44%	11	 0.11%
 10:	4171	42.23%	39	 0.40%
 11:	0	 0.00%	8	 0.08%
 12:	0	 0.00%	2	 0.02%
 14:	617	 6.25%	3	 0.03%
 15:	761	 7.70%	2	 0.02%
 16:	0	 0.00%	5	 0.05%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	8	 0.08%
 19:	0	 0.00%	15	 0.15%
 20:	0	 0.00%	292	 2.96%



*** Completed Phase 1 route (0:00:00.1 492.8M) ***


Total length: 1.762e+05um, number of vias: 4646
M1(H) length: 0.000e+00um, number of vias: 2509
M2(V) length: 9.535e+04um, number of vias: 2137
M3(H) length: 8.086e+04um
*** Completed Phase 2 route (0:00:00.1 492.8M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=492.8M) ***
Peak Memory Usage was 493.0M 
*** Finished trialRoute (cpu=0:00:00.2 mem=492.8M) ***

Extraction called for design 'lab7_layout_design' of instances=12114 and nets=811 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 486.023M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 492.5M)
Number of Loop : 0
Start delay calculation (mem=492.539M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=492.770M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 492.8M) ***
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 492.8M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.1)
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 492.8M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=492.8M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=486.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=486.0M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=12071 #block=0 (0 floating + 0 preplaced) #ioInst=43 #net=806 #term=2561 #term/net=3.18, #fixedIo=43, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 12071 single + 0 double + 0 multi
Total standard cell length = 38.4528 (mm), area = 1.1536 (mm^2)
Average module density = 0.424.
Density for the design = 0.424.
       = stdcell_area 16022 (1153584 um^2) / alloc_area 37780 (2720142 um^2).
Pin Density = 0.160.
            = total # of pins 2561 / total Instance area 16022.
Identified 11293 spare or floating instances, with no clusters.
Iteration 12: Total net bbox = 1.415e+05 (6.79e+04 7.36e+04)
              Est.  stn bbox = 1.683e+05 (8.06e+04 8.76e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 492.8M
Iteration 13: Total net bbox = 1.445e+05 (7.13e+04 7.32e+04)
              Est.  stn bbox = 1.714e+05 (8.41e+04 8.72e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 492.8M
Iteration 14: Total net bbox = 1.449e+05 (7.10e+04 7.39e+04)
              Est.  stn bbox = 1.718e+05 (8.38e+04 8.80e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 492.8M
*** cost = 1.449e+05 (7.10e+04 7.39e+04) (cpu for global=0:00:01.1) real=0:00:01.0***
Core Placement runtime cpu: 0:00:00.4 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:01.0, real=0:00:01.0)
move report: preRPlace moves 97 insts, mean move: 5.17 um, max move: 28.80 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U14): (384.00, 1401.00) --> (355.20, 1401.00)
Placement tweakage begins.
wire length = 1.450e+05 = 7.110e+04 H + 7.395e+04 V
wire length = 1.399e+05 = 6.598e+04 H + 7.390e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 858 insts, mean move: 14.10 um, max move: 60.00 um
	max move on inst (FILLER_7018): (1651.20, 1251.00) --> (1711.20, 1251.00)
move report: rPlace moves 920 insts, mean move: 13.48 um, max move: 60.00 um
	max move on inst (FILLER_7018): (1651.20, 1251.00) --> (1711.20, 1251.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        49.20 um
  inst (I0/LD/U11) with max move: (1449.6, 531) -> (1468.8, 561)
  mean    (X+Y) =        12.72 um
Total instances flipped for WireLenOpt: 20
Total instances flipped, including legalization: 182
Total instances moved : 332
*** cpu=0:00:02.2   mem=493.1M  mem(used)=0.3M***
Total net length = 1.394e+05 (6.597e+04 7.342e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:04.1, real=0:00:05.0, mem=492.8M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 36 )
*** Free Virtual Timing Model ...(mem=486.0M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0:14, real = 0: 0:15, mem = 486.0M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 12071
*info: Unplaced = 0
Placement Density:40.13%(1153584/2874816)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Mar 10 20:17:36 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg108/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin6.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Opteron 2.40Ghz)

Begin option processing ...
(from .sroute_18960.conf) srouteConnectPowerBump set to false
(from .sroute_18960.conf) routeSpecial set to true
(from .sroute_18960.conf) srouteConnectBlockPin set to false
(from .sroute_18960.conf) srouteFollowCorePinEnd set to 3
(from .sroute_18960.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_18960.conf) sroutePadPinAllPorts set to true
(from .sroute_18960.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 880.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 29 used
Read in 12114 components
  12071 core components: 0 unplaced, 11927 placed, 144 fixed
  39 pad components: 0 unplaced, 0 placed, 39 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 24144 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 1  open: 1
  Number of Stripe ports routed: 0
  Number of Core ports routed: 114
  Number of Followpin connections: 57
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 890.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Tue Mar 10 20:17:36 2015
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Mar 10 20:17:36 2015

sroute post-processing starts at Tue Mar 10 20:17:36 2015
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Mar 10 20:17:36 2015


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.10 megs
sroute: Total Peak Memory used = 486.24 megs
<CMD> trialRoute
*** Starting trialRoute (mem=486.2M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2410800 2380500)
coreBox:    (350400 351000) (2063100 2031000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 487.8M):
Est net length = 1.740e+05um = 8.197e+04H + 9.208e+04V
Usage: (8.2%H 10.0%V) = (1.030e+05um 1.678e+05um) = (8469 5591)
Obstruct: 2138 = 1066 (9.7%H) + 1072 (9.8%V)
Overflow: 48 = 0 (0.00% H) + 48 (0.48% V)

Phase 1b route (0:00:00.0 490.3M):
Usage: (8.2%H 10.0%V) = (1.027e+05um 1.678e+05um) = (8443 5591)
Overflow: 46 = 0 (0.00% H) + 46 (0.46% V)

Phase 1c route (0:00:00.0 490.3M):
Usage: (8.2%H 10.0%V) = (1.024e+05um 1.681e+05um) = (8422 5604)
Overflow: 41 = 0 (0.00% H) + 41 (0.42% V)

Phase 1d route (0:00:00.0 490.3M):
Usage: (8.2%H 10.0%V) = (1.024e+05um 1.682e+05um) = (8423 5606)
Overflow: 40 = 0 (0.00% H) + 40 (0.40% V)

Phase 1e route (0:00:00.0 490.9M):
Usage: (8.2%H 10.0%V) = (1.025e+05um 1.684e+05um) = (8431 5614)
Overflow: 30 = 0 (0.00% H) + 30 (0.31% V)

Phase 1f route (0:00:00.0 490.9M):
Usage: (8.2%H 10.1%V) = (1.028e+05um 1.687e+05um) = (8453 5623)
Overflow: 19 = 0 (0.00% H) + 19 (0.20% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	18	 0.18%
--------------------------------------
  0:	0	 0.00%	215	 2.18%
  1:	96	 0.97%	287	 2.91%
  2:	3	 0.03%	437	 4.43%
  3:	151	 1.53%	873	 8.84%
  4:	50	 0.51%	1364	13.82%
  5:	118	 1.19%	6094	61.73%
  6:	315	 3.19%	185	 1.87%
  7:	778	 7.88%	6	 0.06%
  8:	1079	10.92%	7	 0.07%
  9:	1860	18.83%	9	 0.09%
 10:	4050	41.00%	40	 0.41%
 11:	0	 0.00%	8	 0.08%
 12:	53	 0.54%	0	 0.00%
 13:	0	 0.00%	2	 0.02%
 14:	564	 5.71%	3	 0.03%
 15:	761	 7.70%	2	 0.02%
 16:	0	 0.00%	5	 0.05%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	9	 0.09%
 19:	0	 0.00%	14	 0.14%
 20:	0	 0.00%	292	 2.96%


Global route (cpu=0.1s real=0.0s 488.4M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.2%H 10.1%V) = (1.028e+05um 1.687e+05um) = (8453 5623)
Overflow: 19 = 0 (0.00% H) + 19 (0.20% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	18	 0.18%
--------------------------------------
  0:	0	 0.00%	215	 2.18%
  1:	96	 0.97%	287	 2.91%
  2:	3	 0.03%	437	 4.43%
  3:	151	 1.53%	873	 8.84%
  4:	50	 0.51%	1364	13.82%
  5:	118	 1.19%	6094	61.73%
  6:	315	 3.19%	185	 1.87%
  7:	778	 7.88%	6	 0.06%
  8:	1079	10.92%	7	 0.07%
  9:	1860	18.83%	9	 0.09%
 10:	4050	41.00%	40	 0.41%
 11:	0	 0.00%	8	 0.08%
 12:	53	 0.54%	0	 0.00%
 13:	0	 0.00%	2	 0.02%
 14:	564	 5.71%	3	 0.03%
 15:	761	 7.70%	2	 0.02%
 16:	0	 0.00%	5	 0.05%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	9	 0.09%
 19:	0	 0.00%	14	 0.14%
 20:	0	 0.00%	292	 2.96%



*** Completed Phase 1 route (0:00:00.1 486.2M) ***


Total length: 1.766e+05um, number of vias: 4649
M1(H) length: 0.000e+00um, number of vias: 2513
M2(V) length: 9.540e+04um, number of vias: 2136
M3(H) length: 8.122e+04um
*** Completed Phase 2 route (0:00:00.1 486.2M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=486.2M) ***
Peak Memory Usage was 486.5M 
*** Finished trialRoute (cpu=0:00:00.2 mem=486.2M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=486.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2410800 2380500)
coreBox:    (350400 351000) (2063100 2031000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 487.8M):
Est net length = 1.740e+05um = 8.197e+04H + 9.208e+04V
Usage: (8.2%H 10.0%V) = (1.030e+05um 1.678e+05um) = (8469 5591)
Obstruct: 2138 = 1066 (9.7%H) + 1072 (9.8%V)
Overflow: 48 = 0 (0.00% H) + 48 (0.48% V)

Phase 1b route (0:00:00.0 490.3M):
Usage: (8.2%H 10.0%V) = (1.027e+05um 1.678e+05um) = (8443 5591)
Overflow: 46 = 0 (0.00% H) + 46 (0.46% V)

Phase 1c route (0:00:00.0 490.3M):
Usage: (8.2%H 10.0%V) = (1.024e+05um 1.681e+05um) = (8422 5604)
Overflow: 41 = 0 (0.00% H) + 41 (0.42% V)

Phase 1d route (0:00:00.0 490.3M):
Usage: (8.2%H 10.0%V) = (1.024e+05um 1.682e+05um) = (8423 5606)
Overflow: 40 = 0 (0.00% H) + 40 (0.40% V)

Phase 1e route (0:00:00.0 490.9M):
Usage: (8.2%H 10.0%V) = (1.025e+05um 1.684e+05um) = (8431 5614)
Overflow: 30 = 0 (0.00% H) + 30 (0.31% V)

Phase 1f route (0:00:00.0 490.9M):
Usage: (8.2%H 10.1%V) = (1.028e+05um 1.687e+05um) = (8453 5623)
Overflow: 19 = 0 (0.00% H) + 19 (0.20% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	18	 0.18%
--------------------------------------
  0:	0	 0.00%	215	 2.18%
  1:	96	 0.97%	287	 2.91%
  2:	3	 0.03%	437	 4.43%
  3:	151	 1.53%	873	 8.84%
  4:	50	 0.51%	1364	13.82%
  5:	118	 1.19%	6094	61.73%
  6:	315	 3.19%	185	 1.87%
  7:	778	 7.88%	6	 0.06%
  8:	1079	10.92%	7	 0.07%
  9:	1860	18.83%	9	 0.09%
 10:	4050	41.00%	40	 0.41%
 11:	0	 0.00%	8	 0.08%
 12:	53	 0.54%	0	 0.00%
 13:	0	 0.00%	2	 0.02%
 14:	564	 5.71%	3	 0.03%
 15:	761	 7.70%	2	 0.02%
 16:	0	 0.00%	5	 0.05%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	9	 0.09%
 19:	0	 0.00%	14	 0.14%
 20:	0	 0.00%	292	 2.96%


Global route (cpu=0.1s real=0.0s 488.4M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.2%H 10.1%V) = (1.028e+05um 1.687e+05um) = (8453 5623)
Overflow: 19 = 0 (0.00% H) + 19 (0.20% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	18	 0.18%
--------------------------------------
  0:	0	 0.00%	215	 2.18%
  1:	96	 0.97%	287	 2.91%
  2:	3	 0.03%	437	 4.43%
  3:	151	 1.53%	873	 8.84%
  4:	50	 0.51%	1364	13.82%
  5:	118	 1.19%	6094	61.73%
  6:	315	 3.19%	185	 1.87%
  7:	778	 7.88%	6	 0.06%
  8:	1079	10.92%	7	 0.07%
  9:	1860	18.83%	9	 0.09%
 10:	4050	41.00%	40	 0.41%
 11:	0	 0.00%	8	 0.08%
 12:	53	 0.54%	0	 0.00%
 13:	0	 0.00%	2	 0.02%
 14:	564	 5.71%	3	 0.03%
 15:	761	 7.70%	2	 0.02%
 16:	0	 0.00%	5	 0.05%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	9	 0.09%
 19:	0	 0.00%	14	 0.14%
 20:	0	 0.00%	292	 2.96%



*** Completed Phase 1 route (0:00:00.1 486.2M) ***


Total length: 1.766e+05um, number of vias: 4649
M1(H) length: 0.000e+00um, number of vias: 2513
M2(V) length: 9.540e+04um, number of vias: 2136
M3(H) length: 8.122e+04um
*** Completed Phase 2 route (0:00:00.1 486.2M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=486.2M) ***
Peak Memory Usage was 486.5M 
*** Finished trialRoute (cpu=0:00:00.2 mem=486.2M) ***

Extraction called for design 'lab7_layout_design' of instances=12114 and nets=811 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 486.238M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.221  | 94.221  | 95.194  | 96.924  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.127%
Routing Overflow: 0.00% H and 0.20% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.89 sec
Total Real time: 1.0 sec
Total Memory Usage: 492.984375 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 493.0M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=493.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=493.0M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 94.221  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.127%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 493.0M **
*info: Start fixing DRV (Mem = 492.98M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 492.98M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=493.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 94.221  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.127%
Routing Overflow: 0.00% H and 0.20% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 493.0M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 493.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.221  | 94.221  | 95.194  | 96.924  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.127%
Routing Overflow: 0.00% H and 0.20% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 493.0M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=493.0M) ***
<CMD> specifyClockTree -file encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=493.0M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 493.113M)

Start to trace clock trees ...
*** Begin Tracer (mem=493.1M) ***
**WARN: (ENCCK-767):	Find clock buffer nclk__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clk has been synthesized.
*** End Tracer (mem=493.1M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.1, real=0:00:01.0, mem=493.1M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=493.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2410800 2380500)
coreBox:    (350400 351000) (2063100 2031000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 494.6M):
Est net length = 1.740e+05um = 8.197e+04H + 9.208e+04V
Usage: (8.2%H 10.0%V) = (1.030e+05um 1.678e+05um) = (8469 5591)
Obstruct: 2138 = 1066 (9.7%H) + 1072 (9.8%V)
Overflow: 48 = 0 (0.00% H) + 48 (0.48% V)

Phase 1b route (0:00:00.0 497.1M):
Usage: (8.2%H 10.0%V) = (1.027e+05um 1.678e+05um) = (8443 5591)
Overflow: 46 = 0 (0.00% H) + 46 (0.46% V)

Phase 1c route (0:00:00.0 497.1M):
Usage: (8.2%H 10.0%V) = (1.024e+05um 1.681e+05um) = (8422 5604)
Overflow: 41 = 0 (0.00% H) + 41 (0.42% V)

Phase 1d route (0:00:00.0 497.1M):
Usage: (8.2%H 10.0%V) = (1.024e+05um 1.682e+05um) = (8423 5606)
Overflow: 40 = 0 (0.00% H) + 40 (0.40% V)

Phase 1e route (0:00:00.0 497.8M):
Usage: (8.2%H 10.0%V) = (1.025e+05um 1.684e+05um) = (8431 5614)
Overflow: 30 = 0 (0.00% H) + 30 (0.31% V)

Phase 1f route (0:00:00.0 497.8M):
Usage: (8.2%H 10.1%V) = (1.028e+05um 1.687e+05um) = (8453 5623)
Overflow: 19 = 0 (0.00% H) + 19 (0.20% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	18	 0.18%
--------------------------------------
  0:	0	 0.00%	215	 2.18%
  1:	96	 0.97%	287	 2.91%
  2:	3	 0.03%	437	 4.43%
  3:	151	 1.53%	873	 8.84%
  4:	50	 0.51%	1364	13.82%
  5:	118	 1.19%	6094	61.73%
  6:	315	 3.19%	185	 1.87%
  7:	778	 7.88%	6	 0.06%
  8:	1079	10.92%	7	 0.07%
  9:	1860	18.83%	9	 0.09%
 10:	4050	41.00%	40	 0.41%
 11:	0	 0.00%	8	 0.08%
 12:	53	 0.54%	0	 0.00%
 13:	0	 0.00%	2	 0.02%
 14:	564	 5.71%	3	 0.03%
 15:	761	 7.70%	2	 0.02%
 16:	0	 0.00%	5	 0.05%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	9	 0.09%
 19:	0	 0.00%	14	 0.14%
 20:	0	 0.00%	292	 2.96%


Global route (cpu=0.0s real=0.0s 495.3M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.2%H 10.1%V) = (1.028e+05um 1.687e+05um) = (8453 5623)
Overflow: 19 = 0 (0.00% H) + 19 (0.20% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	18	 0.18%
--------------------------------------
  0:	0	 0.00%	215	 2.18%
  1:	96	 0.97%	287	 2.91%
  2:	3	 0.03%	437	 4.43%
  3:	151	 1.53%	873	 8.84%
  4:	50	 0.51%	1364	13.82%
  5:	118	 1.19%	6094	61.73%
  6:	315	 3.19%	185	 1.87%
  7:	778	 7.88%	6	 0.06%
  8:	1079	10.92%	7	 0.07%
  9:	1860	18.83%	9	 0.09%
 10:	4050	41.00%	40	 0.41%
 11:	0	 0.00%	8	 0.08%
 12:	53	 0.54%	0	 0.00%
 13:	0	 0.00%	2	 0.02%
 14:	564	 5.71%	3	 0.03%
 15:	761	 7.70%	2	 0.02%
 16:	0	 0.00%	5	 0.05%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	9	 0.09%
 19:	0	 0.00%	14	 0.14%
 20:	0	 0.00%	292	 2.96%



*** Completed Phase 1 route (0:00:00.1 493.1M) ***


Total length: 1.766e+05um, number of vias: 4649
M1(H) length: 0.000e+00um, number of vias: 2513
M2(V) length: 9.540e+04um, number of vias: 2136
M3(H) length: 8.122e+04um
*** Completed Phase 2 route (0:00:00.1 493.1M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=493.1M) ***
Peak Memory Usage was 493.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=493.1M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=486.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2410800 2380500)
coreBox:    (350400 351000) (2063100 2031000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 487.9M):
Est net length = 1.740e+05um = 8.197e+04H + 9.208e+04V
Usage: (8.2%H 10.0%V) = (1.030e+05um 1.678e+05um) = (8469 5591)
Obstruct: 2138 = 1066 (9.7%H) + 1072 (9.8%V)
Overflow: 48 = 0 (0.00% H) + 48 (0.48% V)

Phase 1b route (0:00:00.0 490.4M):
Usage: (8.2%H 10.0%V) = (1.027e+05um 1.678e+05um) = (8443 5591)
Overflow: 46 = 0 (0.00% H) + 46 (0.46% V)

Phase 1c route (0:00:00.0 490.4M):
Usage: (8.2%H 10.0%V) = (1.024e+05um 1.681e+05um) = (8422 5604)
Overflow: 41 = 0 (0.00% H) + 41 (0.42% V)

Phase 1d route (0:00:00.0 490.4M):
Usage: (8.2%H 10.0%V) = (1.024e+05um 1.682e+05um) = (8423 5606)
Overflow: 40 = 0 (0.00% H) + 40 (0.40% V)

Phase 1e route (0:00:00.0 491.1M):
Usage: (8.2%H 10.0%V) = (1.025e+05um 1.684e+05um) = (8431 5614)
Overflow: 30 = 0 (0.00% H) + 30 (0.31% V)

Phase 1f route (0:00:00.0 491.1M):
Usage: (8.2%H 10.1%V) = (1.028e+05um 1.687e+05um) = (8453 5623)
Overflow: 19 = 0 (0.00% H) + 19 (0.20% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	18	 0.18%
--------------------------------------
  0:	0	 0.00%	215	 2.18%
  1:	96	 0.97%	287	 2.91%
  2:	3	 0.03%	437	 4.43%
  3:	151	 1.53%	873	 8.84%
  4:	50	 0.51%	1364	13.82%
  5:	118	 1.19%	6094	61.73%
  6:	315	 3.19%	185	 1.87%
  7:	778	 7.88%	6	 0.06%
  8:	1079	10.92%	7	 0.07%
  9:	1860	18.83%	9	 0.09%
 10:	4050	41.00%	40	 0.41%
 11:	0	 0.00%	8	 0.08%
 12:	53	 0.54%	0	 0.00%
 13:	0	 0.00%	2	 0.02%
 14:	564	 5.71%	3	 0.03%
 15:	761	 7.70%	2	 0.02%
 16:	0	 0.00%	5	 0.05%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	9	 0.09%
 19:	0	 0.00%	14	 0.14%
 20:	0	 0.00%	292	 2.96%


Global route (cpu=0.1s real=0.0s 488.6M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.2%H 10.1%V) = (1.028e+05um 1.687e+05um) = (8453 5623)
Overflow: 19 = 0 (0.00% H) + 19 (0.20% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	18	 0.18%
--------------------------------------
  0:	0	 0.00%	215	 2.18%
  1:	96	 0.97%	287	 2.91%
  2:	3	 0.03%	437	 4.43%
  3:	151	 1.53%	873	 8.84%
  4:	50	 0.51%	1364	13.82%
  5:	118	 1.19%	6094	61.73%
  6:	315	 3.19%	185	 1.87%
  7:	778	 7.88%	6	 0.06%
  8:	1079	10.92%	7	 0.07%
  9:	1860	18.83%	9	 0.09%
 10:	4050	41.00%	40	 0.41%
 11:	0	 0.00%	8	 0.08%
 12:	53	 0.54%	0	 0.00%
 13:	0	 0.00%	2	 0.02%
 14:	564	 5.71%	3	 0.03%
 15:	761	 7.70%	2	 0.02%
 16:	0	 0.00%	5	 0.05%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	9	 0.09%
 19:	0	 0.00%	14	 0.14%
 20:	0	 0.00%	292	 2.96%



*** Completed Phase 1 route (0:00:00.1 486.4M) ***


Total length: 1.766e+05um, number of vias: 4649
M1(H) length: 0.000e+00um, number of vias: 2513
M2(V) length: 9.540e+04um, number of vias: 2136
M3(H) length: 8.122e+04um
*** Completed Phase 2 route (0:00:00.1 486.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=486.4M) ***
Peak Memory Usage was 486.6M 
*** Finished trialRoute (cpu=0:00:00.2 mem=486.4M) ***

Extraction called for design 'lab7_layout_design' of instances=12114 and nets=811 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 486.367M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.278  | 91.278  | 93.385  | 95.838  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.127%
Routing Overflow: 0.00% H and 0.20% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.92 sec
Total Real time: 1.0 sec
Total Memory Usage: 493.113281 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=12114 and nets=811 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 493.113M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 486.4M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=486.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=486.4M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:04:27, mem=486.4M)
Setting analysis mode to hold ...
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.074 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.3, REAL=0:00:01.0, totSessionCpu=0:04:28, mem=493.5M)
Setting analysis mode to setup ...
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   91.278 ns     91.278 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 91.278 ns 
 reg2reg WS  : 91.278 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 91.278 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:00.7, REAL=0:00:01.0, totSessionCpu=0:04:28, mem=493.5M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 91.278  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):|  0.031  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.127%
------------------------------------------------------------
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:00.8, REAL=0:00:01.0, totSessionCpu=0:04:28, mem=493.6M)
Density before buffering = 0.401 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   CLKBUF3    17.0   2.073/1.812 (0.900/0.900, 3.000)   2.073/1.812 (0.900/0.900, 3.000)
*Info:   CLKBUF2    13.0   1.956/1.695 (0.900/0.900, 3.000)   1.956/1.695 (0.900/0.900, 3.000)
*Info: 
*Info:   BUFX2    3.0   0.422/0.393 (0.420/0.420, 0.200)   0.422/0.393 (0.420/0.420, 0.200)
*Info:   BUFX4    4.0   0.456/0.413 (0.420/0.420, 0.400)   0.456/0.413 (0.420/0.420, 0.400)
*Info:   CLKBUF1    9.0   1.841/1.582 (0.900/0.900, 3.000)   1.841/1.582 (0.900/0.900, 3.000)
Worst hold path end point: U8/YPAD net n_rst
Iter 0: Hold WNS: -0.074 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:11.1
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 3 Moves Generated: 0 Moves Failed: 1 Moves Committed: 0
Worst hold path end point: U8/YPAD net n_rst
Iter 1: Hold WNS: -0.074 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:11.2
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.459 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[2]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 91.278 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]/D 
--------------------------------------------------- 
Worst hold path end point: U8/YPAD net n_rst
Iter 0: Hold WNS: -0.074 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:11.2
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 3 Moves Generated: 0 Moves Failed: 1 Moves Committed: 0
Worst hold path end point: U8/YPAD net n_rst
Iter 1: Hold WNS: -0.074 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:00:11.2
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.459 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[2]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 91.278 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.459 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[2]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 91.278 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]/D 
--------------------------------------------------- 
Density after buffering = 0.401 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 0 nets for commit
*info: Added a total of 0 cells to fix/reduce hold violation
*info:
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 2 net(s) have violated hold timing slacks.
*info:      1 net(s): Could not be fixed because they are set as dont_touch.
*info:      1 net(s): Could not be fixed because "no valid node" were found on net.
---------------------------------------------------
*info:
*** Finished hold time fix (CPU=0:00:01.2, REAL=0:00:02.0, totSessionCpu=0:04:28, mem=493.4M) ***
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:00.9, real=0:00:01.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:01.0   mem=493.5M  mem(used)=0.1M***
Ripped up 0 affected routes.
Total net length = 1.430e+05 (6.802e+04 7.498e+04) (ext = 0.000e+00)
default core: bins with density >  0.75 =    0 % ( 0 / 36 )
*** Starting trialRoute (mem=493.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2410800 2380500)
coreBox:    (350400 351000) (2063100 2031000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 494.9M):
Est net length = 1.740e+05um = 8.197e+04H + 9.208e+04V
Usage: (8.2%H 10.0%V) = (1.030e+05um 1.678e+05um) = (8469 5591)
Obstruct: 2138 = 1066 (9.7%H) + 1072 (9.8%V)
Overflow: 48 = 0 (0.00% H) + 48 (0.48% V)

Phase 1b route (0:00:00.0 497.5M):
Usage: (8.2%H 10.0%V) = (1.027e+05um 1.678e+05um) = (8443 5591)
Overflow: 46 = 0 (0.00% H) + 46 (0.46% V)

Phase 1c route (0:00:00.0 497.5M):
Usage: (8.2%H 10.0%V) = (1.024e+05um 1.681e+05um) = (8422 5604)
Overflow: 41 = 0 (0.00% H) + 41 (0.42% V)

Phase 1d route (0:00:00.0 497.5M):
Usage: (8.2%H 10.0%V) = (1.024e+05um 1.682e+05um) = (8423 5606)
Overflow: 40 = 0 (0.00% H) + 40 (0.40% V)

Phase 1e route (0:00:00.0 498.1M):
Usage: (8.2%H 10.0%V) = (1.025e+05um 1.684e+05um) = (8431 5614)
Overflow: 30 = 0 (0.00% H) + 30 (0.31% V)

Phase 1f route (0:00:00.0 498.1M):
Usage: (8.2%H 10.1%V) = (1.028e+05um 1.687e+05um) = (8453 5623)
Overflow: 19 = 0 (0.00% H) + 19 (0.20% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	18	 0.18%
--------------------------------------
  0:	0	 0.00%	215	 2.18%
  1:	96	 0.97%	287	 2.91%
  2:	3	 0.03%	437	 4.43%
  3:	151	 1.53%	873	 8.84%
  4:	50	 0.51%	1364	13.82%
  5:	118	 1.19%	6094	61.73%
  6:	315	 3.19%	185	 1.87%
  7:	778	 7.88%	6	 0.06%
  8:	1079	10.92%	7	 0.07%
  9:	1860	18.83%	9	 0.09%
 10:	4050	41.00%	40	 0.41%
 11:	0	 0.00%	8	 0.08%
 12:	53	 0.54%	0	 0.00%
 13:	0	 0.00%	2	 0.02%
 14:	564	 5.71%	3	 0.03%
 15:	761	 7.70%	2	 0.02%
 16:	0	 0.00%	5	 0.05%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	9	 0.09%
 19:	0	 0.00%	14	 0.14%
 20:	0	 0.00%	292	 2.96%


Global route (cpu=0.1s real=0.0s 495.6M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.2%H 10.1%V) = (1.028e+05um 1.687e+05um) = (8453 5623)
Overflow: 19 = 0 (0.00% H) + 19 (0.20% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	18	 0.18%
--------------------------------------
  0:	0	 0.00%	215	 2.18%
  1:	96	 0.97%	287	 2.91%
  2:	3	 0.03%	437	 4.43%
  3:	151	 1.53%	873	 8.84%
  4:	50	 0.51%	1364	13.82%
  5:	118	 1.19%	6094	61.73%
  6:	315	 3.19%	185	 1.87%
  7:	778	 7.88%	6	 0.06%
  8:	1079	10.92%	7	 0.07%
  9:	1860	18.83%	9	 0.09%
 10:	4050	41.00%	40	 0.41%
 11:	0	 0.00%	8	 0.08%
 12:	53	 0.54%	0	 0.00%
 13:	0	 0.00%	2	 0.02%
 14:	564	 5.71%	3	 0.03%
 15:	761	 7.70%	2	 0.02%
 16:	0	 0.00%	5	 0.05%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	9	 0.09%
 19:	0	 0.00%	14	 0.14%
 20:	0	 0.00%	292	 2.96%



*** Completed Phase 1 route (0:00:00.1 493.4M) ***


Total length: 1.766e+05um, number of vias: 4649
M1(H) length: 0.000e+00um, number of vias: 2513
M2(V) length: 9.540e+04um, number of vias: 2136
M3(H) length: 8.122e+04um
*** Completed Phase 2 route (0:00:00.1 493.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=493.4M) ***
Peak Memory Usage was 493.7M 
*** Finished trialRoute (cpu=0:00:00.2 mem=493.4M) ***

Extraction called for design 'lab7_layout_design' of instances=12114 and nets=811 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 486.680M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 493.2M)
Number of Loop : 0
Start delay calculation (mem=493.195M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=493.426M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 493.4M) ***
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 493.4M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 493.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.278  | 91.278  | 93.385  | 95.838  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.074  |  0.459  | -0.074  |  3.589  |   N/A   |   N/A   |
|           TNS (ns):| -0.330  |  0.000  | -0.330  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   10    |    0    |   10    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.127%
Routing Overflow: 0.00% H and 0.20% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 486.7M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 486.7M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=486.7M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=486.7M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 91.278  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.127%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 493.4M **
*** Starting optimizing excluded clock nets MEM= 493.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 493.4M) ***
*** Starting optimizing excluded clock nets MEM= 493.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 493.4M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 493.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.278  | 91.278  | 93.385  | 95.838  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.127%
Routing Overflow: 0.00% H and 0.20% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 493.4M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...

Total number of adjacent register pair is 1398.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/CTRL/bit_cnt_reg[0]/CLK 983.4(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]/CLK 885.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 885.3~983.4(ps)        0~100000(ps)        
Fall Phase Delay               : 846.7~950.8(ps)        0~100000(ps)        
Trig. Edge Skew                : 98.1(ps)               300(ps)             
Rise Skew                      : 98.1(ps)               
Fall Skew                      : 104.1(ps)              
Max. Rise Buffer Tran.         : 466.8(ps)              400(ps)             
Max. Fall Buffer Tran.         : 469.6(ps)              400(ps)             
Max. Rise Sink Tran.           : 468.4(ps)              400(ps)             
Max. Fall Sink Tran.           : 469.5(ps)              400(ps)             
Min. Rise Buffer Tran.         : 112.5(ps)              0(ps)               
Min. Fall Buffer Tran.         : 103.3(ps)              0(ps)               
Min. Rise Sink Tran.           : 364(ps)                0(ps)               
Min. Fall Sink Tran.           : 364.9(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 1398                   

Max. Local Skew                : 87.9(ps)               
  I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]/CLK(R)->
  I0/LD/T_SR_0/curr_val_reg[6]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.1)


*** End reportClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=493.4M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 23906 filler insts (cell FILL / prefix FILLER).
*INFO: Total 23906 filler insts added - prefix FILLER (CPU: 0:00:00.4).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:01.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:00:01.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Mar 10 20:17:49 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg108/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin6.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Opteron 2.60Ghz)

Begin option processing ...
(from .sroute_18960.conf) srouteConnectPowerBump set to false
(from .sroute_18960.conf) routeSpecial set to true
(from .sroute_18960.conf) srouteFollowCorePinEnd set to 3
(from .sroute_18960.conf) srouteFollowPadPin set to true
(from .sroute_18960.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_18960.conf) sroutePadPinAllPorts set to true
(from .sroute_18960.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 890.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 29 used
Read in 36020 components
  35977 core components: 0 unplaced, 35833 placed, 144 fixed
  39 pad components: 0 unplaced, 0 placed, 39 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 71956 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0  open: 1
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 906.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...


sroute: Total CPU time used = 0:0:1
sroute: Total Real time used = 0:0:2
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 493.80 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Mar 10 20:17:51 2015
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Mar 10 20:17:53 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Mar 10 20:17:53 2015
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        3782      30.17%
#  Metal 2        V        3782      24.19%
#  Metal 3        H        3782      23.32%
#  ------------------------------------------
#  Total                  11346      25.89%
#
#  11 nets (1.36%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 498.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 499.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 499.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 499.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 182559 um.
#Total half perimeter of net bounding box = 144438 um.
#Total wire length on LAYER metal1 = 3588 um.
#Total wire length on LAYER metal2 = 99801 um.
#Total wire length on LAYER metal3 = 79170 um.
#Total number of vias = 3823
#Up-Via Summary (total 3823):
#           
#-----------------------
#  Metal 1         2364
#  Metal 2         1459
#-----------------------
#                  3823 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.00 (Mb)
#Total memory = 499.00 (Mb)
#Peak memory = 530.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 2
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 501.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 501.00 (Mb)
#Complete Detail Routing.
#Total wire length = 184681 um.
#Total half perimeter of net bounding box = 144438 um.
#Total wire length on LAYER metal1 = 24235 um.
#Total wire length on LAYER metal2 = 98203 um.
#Total wire length on LAYER metal3 = 62244 um.
#Total number of vias = 4424
#Up-Via Summary (total 4424):
#           
#-----------------------
#  Metal 1         2757
#  Metal 2         1667
#-----------------------
#                  4424 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 0.00 (Mb)
#Total memory = 499.00 (Mb)
#Peak memory = 530.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:09
#Increased memory = -2.00 (Mb)
#Total memory = 491.00 (Mb)
#Peak memory = 530.00 (Mb)
#Number of warnings = 21
#Total number of warnings = 62
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar 10 20:18:01 2015
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=36020 and nets=811 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_3Z08c8_18960.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 491.1M)
Creating parasitic data file './lab7_layout_design_3Z08c8_18960.rcdb.d/header.seq' for storing RC.
Extracted 10.0386% (CPU Time= 0:00:00.1  MEM= 495.1M)
Extracted 20.0366% (CPU Time= 0:00:00.1  MEM= 495.1M)
Extracted 30.0345% (CPU Time= 0:00:00.1  MEM= 495.1M)
Extracted 40.0325% (CPU Time= 0:00:00.1  MEM= 495.1M)
Extracted 50.0305% (CPU Time= 0:00:00.1  MEM= 495.1M)
Extracted 60.0284% (CPU Time= 0:00:00.1  MEM= 495.1M)
Extracted 70.0264% (CPU Time= 0:00:00.1  MEM= 495.1M)
Extracted 80.0244% (CPU Time= 0:00:00.1  MEM= 495.1M)
Extracted 90.0224% (CPU Time= 0:00:00.1  MEM= 495.1M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 495.1M)
Nr. Extracted Resistors     : 9527
Nr. Extracted Ground Cap.   : 10294
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_3Z08c8_18960.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 491.070M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 491.1M **
Info: DRVs not fixed with -incr option
Begin checking placement ...
*info: Placed = 35833
*info: Unplaced = 0
Placement Density:100.00%(2874816/2874816)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'lab7_layout_design' of instances=36020 and nets=811 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_3Z08c8_18960.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 491.1M)
Creating parasitic data file './lab7_layout_design_3Z08c8_18960.rcdb.d/header.seq' for storing RC.
Extracted 10.0386% (CPU Time= 0:00:00.1  MEM= 495.1M)
Extracted 20.0366% (CPU Time= 0:00:00.1  MEM= 495.1M)
Extracted 30.0345% (CPU Time= 0:00:00.1  MEM= 495.1M)
Extracted 40.0325% (CPU Time= 0:00:00.1  MEM= 495.1M)
Extracted 50.0305% (CPU Time= 0:00:00.1  MEM= 495.1M)
Extracted 60.0284% (CPU Time= 0:00:00.1  MEM= 495.1M)
Extracted 70.0264% (CPU Time= 0:00:00.1  MEM= 495.1M)
Extracted 80.0244% (CPU Time= 0:00:00.1  MEM= 495.1M)
Extracted 90.0224% (CPU Time= 0:00:00.1  MEM= 495.1M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 495.1M)
Nr. Extracted Resistors     : 9527
Nr. Extracted Ground Cap.   : 10294
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_3Z08c8_18960.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 491.070M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 497.6M)
Number of Loop : 0
Start delay calculation (mem=497.586M)...
delayCal using detail RC...
Opening parasitic data file './lab7_layout_design_3Z08c8_18960.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 502.6M)
Closing parasitic data file './lab7_layout_design_3Z08c8_18960.rcdb.d/header.seq'. 806 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=498.820M 0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 498.8M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 91.656  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 498.8M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 498.8M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.656  | 91.656  | 93.545  | 96.121  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 498.8M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Mar 10 20:18:04 2015

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (2413.0500, 2380.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets
Open violation {330.150 330.450 2082.450 2051.100} is too complicated to show its polygon outline. It will be marked with its bounding box.
Net gnd: unconnected terminal, special open.

VC Elapsed Time: 0:00:01.0

Begin Summary 
    1 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    1 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Tue Mar 10 20:18:05 2015
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.5  MEM: 1.000M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 500.8) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 2.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.4  MEM: 37.1M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          36020

Ports/Pins                             0

Nets                                4992
    metal layer metal1              1317
    metal layer metal2              2714
    metal layer metal3               961

    Via Instances                   4424

Special Nets                         180
    metal layer metal1               176
    metal layer metal2                 4

    Via Instances                    122

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  18
    metal layer metal1                 2
    metal layer metal3                16


Blockages                              0


Custom Text                            0


Custom Box                             0

Output for cells
**WARN: The GDSII cell 'PADVDD' is empty.
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADOUT' is empty.
**WARN: The GDSII cell 'PADINC' is empty.
**WARN: The GDSII cell 'PADGND' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X2' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX8' is empty.
**WARN: The GDSII cell 'INVX4' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'NOR3X1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X2' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (ENCOGDS-1176):	There are 86 empty cells. Check encounter.log# for the details.
  It's propably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './lab7_layout_design_3Z08c8_18960.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.2  MEM= 501.8M)
Closing parasitic data file './lab7_layout_design_3Z08c8_18960.rcdb.d/header.seq'. 806 times net's RC data read were performed.
<CMD> fit
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 1.0 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 497.6M)
Number of Loop : 0
Start delay calculation (mem=497.641M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=497.871M 0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 497.9M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 22 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.5) ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=497.9M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=497.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=497.9M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=35955 #block=0 (0 floating + 0 preplaced) #ioInst=43 #net=784 #term=2517 #term/net=3.21, #fixedIo=43, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 35955 single + 0 double + 0 multi
Total standard cell length = 95.6664 (mm), area = 2.8700 (mm^2)
Average module density = 1.055.
Density for the design = 1.055.
       = stdcell_area 39861 (2869992 um^2) / alloc_area 37783 (2720347 um^2).
Pin Density = 0.063.
            = total # of pins 2517 / total Instance area 39861.
Identified 35199 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 1.516e+05 (7.68e+04 7.48e+04)
              Est.  stn bbox = 1.516e+05 (7.68e+04 7.48e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 502.0M
Iteration  2: Total net bbox = 1.516e+05 (7.68e+04 7.48e+04)
              Est.  stn bbox = 1.516e+05 (7.68e+04 7.48e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 502.0M
Iteration  3: Total net bbox = 1.516e+05 (7.68e+04 7.48e+04)
              Est.  stn bbox = 1.516e+05 (7.68e+04 7.48e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 502.0M
Iteration  4: Total net bbox = 1.516e+05 (7.68e+04 7.48e+04)
              Est.  stn bbox = 1.516e+05 (7.68e+04 7.48e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 502.0M
Iteration  5: Total net bbox = 1.516e+05 (7.68e+04 7.48e+04)
              Est.  stn bbox = 1.516e+05 (7.68e+04 7.48e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 502.0M
Iteration  6: Total net bbox = 1.109e+05 (5.39e+04 5.70e+04)
              Est.  stn bbox = 1.109e+05 (5.39e+04 5.70e+04)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 502.0M
Iteration  7: Total net bbox = 1.287e+05 (6.29e+04 6.58e+04)
              Est.  stn bbox = 1.548e+05 (7.53e+04 7.95e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 497.9M
Iteration  8: Total net bbox = 1.287e+05 (6.29e+04 6.58e+04)
              Est.  stn bbox = 1.548e+05 (7.53e+04 7.95e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 497.9M
Iteration  9: Total net bbox = 1.271e+05 (6.17e+04 6.54e+04)
              Est.  stn bbox = 1.536e+05 (7.43e+04 7.94e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 497.9M
Iteration 10: Total net bbox = 1.271e+05 (6.17e+04 6.54e+04)
              Est.  stn bbox = 1.536e+05 (7.43e+04 7.94e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 497.9M
Iteration 11: Total net bbox = 1.308e+05 (6.30e+04 6.77e+04)
              Est.  stn bbox = 1.575e+05 (7.58e+04 8.17e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 497.9M
Iteration 12: Total net bbox = 1.335e+05 (6.42e+04 6.93e+04)
              Est.  stn bbox = 1.604e+05 (7.71e+04 8.34e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 497.9M
*** cost = 1.335e+05 (6.42e+04 6.93e+04) (cpu for global=0:00:03.2) real=0:00:03.0***
Core Placement runtime cpu: 0:00:01.1 real: 0:00:01.0
Starting refinePlace ...
**ERROR: (ENCSP-2002):	Density too high (99.8%). Stopping detail placement.
Total net length = 1.335e+05 (6.417e+04 6.930e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:04.3, real=0:00:05.0, mem=497.9M) ***
default core: bins with density >  0.75 =  100 % ( 36 / 36 )
*** Free Virtual Timing Model ...(mem=491.1M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 491.1M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=491.1M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2410800 2380500)
coreBox:    (350400 351000) (2061600 2031000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 492.9M):
Est net length = 1.670e+05um = 8.001e+04H + 8.695e+04V
Usage: (8.1%H 9.8%V) = (1.015e+05um 1.651e+05um) = (8345 5504)
Obstruct: 2144 = 1070 (9.8%H) + 1074 (9.8%V)
Overflow: 86 = 0 (0.00% H) + 86 (0.87% V)

Phase 1b route (0:00:00.0 495.4M):
Usage: (8.1%H 9.8%V) = (1.013e+05um 1.651e+05um) = (8330 5504)
Overflow: 83 = 0 (0.00% H) + 83 (0.84% V)

Phase 1c route (0:00:00.0 495.4M):
Usage: (8.1%H 9.9%V) = (1.012e+05um 1.655e+05um) = (8324 5516)
Overflow: 72 = 0 (0.00% H) + 72 (0.73% V)

Phase 1d route (0:00:00.0 495.4M):
Usage: (8.1%H 9.9%V) = (1.013e+05um 1.656e+05um) = (8327 5519)
Overflow: 67 = 0 (0.00% H) + 67 (0.68% V)

Phase 1e route (0:00:00.0 496.1M):
Usage: (8.1%H 9.9%V) = (1.011e+05um 1.664e+05um) = (8310 5547)
Overflow: 54 = 0 (0.00% H) + 54 (0.55% V)

Phase 1f route (0:00:00.0 496.1M):
Usage: (8.1%H 9.9%V) = (1.016e+05um 1.670e+05um) = (8359 5568)
Overflow: 27 = 0 (0.00% H) + 27 (0.28% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	26	 0.26%
--------------------------------------
  0:	2	 0.02%	313	 3.17%
  1:	101	 1.02%	280	 2.84%
  2:	13	 0.13%	347	 3.52%
  3:	198	 2.01%	736	 7.46%
  4:	121	 1.23%	1300	13.17%
  5:	207	 2.10%	6336	64.19%
  6:	353	 3.58%	120	 1.22%
  7:	597	 6.05%	9	 0.09%
  8:	716	 7.25%	10	 0.10%
  9:	1637	16.58%	8	 0.08%
 10:	4554	46.12%	48	 0.49%
 11:	0	 0.00%	4	 0.04%
 12:	0	 0.00%	4	 0.04%
 14:	617	 6.25%	0	 0.00%
 15:	758	 7.68%	2	 0.02%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	10	 0.10%
 19:	0	 0.00%	16	 0.16%
 20:	0	 0.00%	297	 3.01%


Global route (cpu=0.1s real=1.0s 493.6M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.1%H 9.9%V) = (1.016e+05um 1.670e+05um) = (8359 5568)
Overflow: 27 = 0 (0.00% H) + 27 (0.28% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	26	 0.26%
--------------------------------------
  0:	2	 0.02%	313	 3.17%
  1:	101	 1.02%	280	 2.84%
  2:	13	 0.13%	347	 3.52%
  3:	198	 2.01%	736	 7.46%
  4:	121	 1.23%	1300	13.17%
  5:	207	 2.10%	6336	64.19%
  6:	353	 3.58%	120	 1.22%
  7:	597	 6.05%	9	 0.09%
  8:	716	 7.25%	10	 0.10%
  9:	1637	16.58%	8	 0.08%
 10:	4554	46.12%	48	 0.49%
 11:	0	 0.00%	4	 0.04%
 12:	0	 0.00%	4	 0.04%
 14:	617	 6.25%	0	 0.00%
 15:	758	 7.68%	2	 0.02%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	10	 0.10%
 19:	0	 0.00%	16	 0.16%
 20:	0	 0.00%	297	 3.01%



*** Completed Phase 1 route (0:00:00.2 491.4M) ***


Total length: 1.718e+05um, number of vias: 4756
M1(H) length: 0.000e+00um, number of vias: 2465
M2(V) length: 9.277e+04um, number of vias: 2291
M3(H) length: 7.906e+04um
*** Completed Phase 2 route (0:00:00.2 491.4M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=491.4M) ***
Peak Memory Usage was 491.6M 
*** Finished trialRoute (cpu=0:00:00.4 mem=491.4M) ***

Extraction called for design 'lab7_layout_design' of instances=35998 and nets=789 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 491.383M)
************ Recovering area ***************
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 497.9M)
Number of Loop : 0
Start delay calculation (mem=497.898M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=498.129M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 498.1M) ***
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 99.832% **

*** starting 1-st reclaim pass: 612 instances 
*** starting 2-nd reclaim pass: 610 instances 
*** starting 3-rd reclaim pass: 40 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 2 Downsize = 4 **
** Density Change = 0.023% **
** Density after area reclaim = 99.810% **
*** Finished Area Reclaim (0:00:00.9) ***
*** Starting sequential cell resizing ***
density before resizing = 99.810%
*summary:      0 instances changed cell type
*info: stop 'seqResize' prematurely due to density 0.998 > 0.950
density after resizing = 99.810%
*** Finish sequential cell resizing (cpu=0:00:00.6 mem=498.1M) ***
Re-routed 0 nets
Extraction called for design 'lab7_layout_design' of instances=35996 and nets=787 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 498.129M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 497.9M)
Number of Loop : 0
Start delay calculation (mem=497.898M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=498.129M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 498.1M) ***
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 498.1M **
*info: Start fixing DRV (Mem = 498.13M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (498.1M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
cannot buffer multi-driver nets; density exceeds limit.
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.4, MEM=498.1M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.998097
Start fixing design rules ... (0:00:00.4 498.1M)
Done fixing design rule (0:00:00.4 498.1M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.998097 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.8 498.1M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    17
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    17
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:01, Mem = 498.13M).
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 498.1M **
*** Starting optFanout (498.1M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
cannot buffer multi-driver nets; density exceeds limit.
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.4, MEM=498.1M) ***
Start fixing timing ... (0:00:00.4 498.1M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.4 498.1M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.998097 (> 0.950000); stop prematurally!
*** Completed optFanout (0:00:00.8 498.1M)

**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 498.1M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 99.810% **

*** starting 1-st reclaim pass: 610 instances 
*** starting 2-nd reclaim pass: 610 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 0 **
** Density Change = 0.000% **
** Density after area reclaim = 99.810% **
*** Finished Area Reclaim (0:00:00.5) ***
*** Starting trialRoute (mem=498.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2410800 2380500)
coreBox:    (350400 351000) (2061600 2031000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 499.7M):
Est net length = 1.669e+05um = 8.015e+04H + 8.674e+04V
Usage: (8.1%H 9.8%V) = (1.016e+05um 1.648e+05um) = (8353 5494)
Obstruct: 2144 = 1070 (9.8%H) + 1074 (9.8%V)
Overflow: 86 = 0 (0.00% H) + 86 (0.87% V)

Phase 1b route (0:00:00.0 502.2M):
Usage: (8.1%H 9.8%V) = (1.014e+05um 1.648e+05um) = (8339 5494)
Overflow: 82 = 0 (0.00% H) + 82 (0.83% V)

Phase 1c route (0:00:00.0 502.2M):
Usage: (8.1%H 9.8%V) = (1.014e+05um 1.652e+05um) = (8334 5506)
Overflow: 71 = 0 (0.00% H) + 71 (0.72% V)

Phase 1d route (0:00:00.0 502.2M):
Usage: (8.1%H 9.8%V) = (1.014e+05um 1.653e+05um) = (8338 5510)
Overflow: 66 = 0 (0.00% H) + 66 (0.67% V)

Phase 1e route (0:00:00.0 502.8M):
Usage: (8.1%H 9.9%V) = (1.014e+05um 1.658e+05um) = (8335 5528)
Overflow: 53 = 0 (0.00% H) + 53 (0.54% V)

Phase 1f route (0:00:00.0 502.8M):
Usage: (8.1%H 9.9%V) = (1.019e+05um 1.664e+05um) = (8383 5548)
Overflow: 27 = 0 (0.00% H) + 27 (0.28% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	26	 0.26%
--------------------------------------
  0:	2	 0.02%	313	 3.17%
  1:	101	 1.02%	275	 2.79%
  2:	14	 0.14%	353	 3.58%
  3:	198	 2.01%	720	 7.29%
  4:	131	 1.33%	1311	13.28%
  5:	201	 2.04%	6343	64.27%
  6:	362	 3.67%	117	 1.19%
  7:	588	 5.96%	9	 0.09%
  8:	716	 7.25%	10	 0.10%
  9:	1614	16.35%	8	 0.08%
 10:	4572	46.30%	48	 0.49%
 11:	0	 0.00%	4	 0.04%
 12:	0	 0.00%	4	 0.04%
 14:	617	 6.25%	0	 0.00%
 15:	758	 7.68%	2	 0.02%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	10	 0.10%
 19:	0	 0.00%	16	 0.16%
 20:	0	 0.00%	297	 3.01%


Global route (cpu=0.1s real=0.0s 500.3M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.1%H 9.9%V) = (1.019e+05um 1.664e+05um) = (8383 5548)
Overflow: 27 = 0 (0.00% H) + 27 (0.28% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.01%
 -1:	0	 0.00%	26	 0.26%
--------------------------------------
  0:	2	 0.02%	313	 3.17%
  1:	101	 1.02%	275	 2.79%
  2:	14	 0.14%	353	 3.58%
  3:	198	 2.01%	720	 7.29%
  4:	131	 1.33%	1311	13.28%
  5:	201	 2.04%	6343	64.27%
  6:	362	 3.67%	117	 1.19%
  7:	588	 5.96%	9	 0.09%
  8:	716	 7.25%	10	 0.10%
  9:	1614	16.35%	8	 0.08%
 10:	4572	46.30%	48	 0.49%
 11:	0	 0.00%	4	 0.04%
 12:	0	 0.00%	4	 0.04%
 14:	617	 6.25%	0	 0.00%
 15:	758	 7.68%	2	 0.02%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	10	 0.10%
 19:	0	 0.00%	16	 0.16%
 20:	0	 0.00%	297	 3.01%



*** Completed Phase 1 route (0:00:00.1 498.1M) ***


Total length: 1.717e+05um, number of vias: 4750
M1(H) length: 0.000e+00um, number of vias: 2461
M2(V) length: 9.226e+04um, number of vias: 2289
M3(H) length: 7.941e+04um
*** Completed Phase 2 route (0:00:00.2 498.1M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=498.1M) ***
Peak Memory Usage was 498.4M 
*** Finished trialRoute (cpu=0:00:00.4 mem=498.1M) ***

Extraction called for design 'lab7_layout_design' of instances=35996 and nets=787 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 491.383M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 497.9M)
Number of Loop : 0
Start delay calculation (mem=497.898M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=498.129M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 498.1M) ***
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 498.1M **
*info: Start fixing DRV (Mem = 498.13M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -secondPreCtsDrv -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (498.1M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
cannot buffer multi-driver nets; density exceeds limit.
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.4, MEM=498.1M) ***
Start fixing design rules ... (0:00:00.4 498.1M)
Done fixing design rule (0:00:00.4 498.1M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.998097 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.8 498.1M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    17
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    17
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (498.1M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
cannot buffer multi-driver nets; density exceeds limit.
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.3, MEM=498.1M) ***
Start fixing design rules ... (0:00:00.3 498.1M)
Done fixing design rule (0:00:00.5 498.1M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.998097 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.9 498.1M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    17
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    17
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:02, Mem = 498.13M).
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 498.1M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.1)
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 498.1M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=498.1M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=491.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=491.4M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=35953 #block=0 (0 floating + 0 preplaced) #ioInst=43 #net=782 #term=2513 #term/net=3.21, #fixedIo=43, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 35953 single + 0 double + 0 multi
Total standard cell length = 95.6448 (mm), area = 2.8693 (mm^2)
Average module density = 1.055.
Density for the design = 1.055.
       = stdcell_area 39852 (2869344 um^2) / alloc_area 37783 (2720347 um^2).
Pin Density = 0.063.
            = total # of pins 2513 / total Instance area 39852.
Identified 35199 spare or floating instances, with no clusters.
Iteration 12: Total net bbox = 1.344e+05 (6.45e+04 6.99e+04)
              Est.  stn bbox = 1.614e+05 (7.74e+04 8.40e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 498.1M
Iteration 13: Total net bbox = 1.304e+05 (6.30e+04 6.74e+04)
              Est.  stn bbox = 1.571e+05 (7.57e+04 8.14e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 498.1M
Iteration 14: Total net bbox = 1.334e+05 (6.42e+04 6.92e+04)
              Est.  stn bbox = 1.603e+05 (7.71e+04 8.32e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 498.1M
*** cost = 1.334e+05 (6.42e+04 6.92e+04) (cpu for global=0:00:01.7) real=0:00:02.0***
Core Placement runtime cpu: 0:00:00.3 real: 0:00:01.0
Starting refinePlace ...
**ERROR: (ENCSP-2002):	Density too high (99.8%). Stopping detail placement.
Total net length = 1.334e+05 (6.423e+04 6.920e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:03.3, real=0:00:04.0, mem=498.1M) ***
default core: bins with density >  0.75 =  100 % ( 36 / 36 )
*** Free Virtual Timing Model ...(mem=491.4M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0:17, real = 0: 0:17, mem = 491.4M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
Overlapping with other instance:	9733
Orientation Violation:	16600
*info: Placed = 35953
*info: Unplaced = 0
Placement Density:99.81%(2869344/2874816)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Mar 10 20:25:25 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg108/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin6.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Opteron 2.60Ghz)

Begin option processing ...
(from .sroute_18960.conf) srouteConnectPowerBump set to false
(from .sroute_18960.conf) routeSpecial set to true
(from .sroute_18960.conf) srouteConnectBlockPin set to false
(from .sroute_18960.conf) srouteFollowCorePinEnd set to 3
(from .sroute_18960.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_18960.conf) sroutePadPinAllPorts set to true
(from .sroute_18960.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 906.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 27 used
Read in 35996 components
  35953 core components: 0 unplaced, 35809 placed, 144 fixed
  39 pad components: 0 unplaced, 0 placed, 39 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 71908 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 1  open: 1
  Number of Stripe ports routed: 0
  Number of Core ports routed: 114
  Number of Followpin connections: 113
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 906.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Tue Mar 10 20:25:27 2015
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Mar 10 20:25:27 2015

sroute post-processing starts at Tue Mar 10 20:25:27 2015
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Mar 10 20:25:27 2015


sroute: Total CPU time used = 0:0:2
sroute: Total Real time used = 0:0:2
sroute: Total Memory used = 0.10 megs
sroute: Total Peak Memory used = 492.60 megs
<CMD> trialRoute
*** Starting trialRoute (mem=492.6M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 18
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2410800 2380500)
coreBox:    (350400 351000) (2061600 2031000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/8

Phase 1a route (0:00:00.0 494.1M):
Est net length = 1.674e+05um = 8.059e+04H + 8.686e+04V
Usage: (8.2%H 9.8%V) = (1.021e+05um 1.650e+05um) = (8398 5498)
Obstruct: 2147 = 1070 (9.8%H) + 1077 (9.8%V)
Overflow: 111 = 0 (0.00% H) + 111 (1.12% V)

Phase 1b route (0:00:00.0 496.6M):
Usage: (8.1%H 9.8%V) = (1.019e+05um 1.650e+05um) = (8381 5498)
Overflow: 107 = 0 (0.00% H) + 107 (1.09% V)

Phase 1c route (0:00:00.0 496.6M):
Usage: (8.1%H 9.8%V) = (1.018e+05um 1.654e+05um) = (8371 5513)
Overflow: 97 = 0 (0.00% H) + 97 (0.99% V)

Phase 1d route (0:00:00.0 496.6M):
Usage: (8.1%H 9.9%V) = (1.020e+05um 1.660e+05um) = (8385 5532)
Overflow: 80 = 0 (0.00% H) + 80 (0.81% V)

Phase 1e route (0:00:00.0 497.3M):
Usage: (8.2%H 9.9%V) = (1.021e+05um 1.666e+05um) = (8399 5554)
Overflow: 58 = 0 (0.00% H) + 58 (0.59% V)

Phase 1f route (0:00:00.0 497.3M):
Usage: (8.2%H 10.0%V) = (1.026e+05um 1.677e+05um) = (8440 5588)
Overflow: 26 = 0 (0.00% H) + 26 (0.26% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	23	 0.23%
--------------------------------------
  0:	0	 0.00%	307	 3.11%
  1:	100	 1.01%	279	 2.83%
  2:	14	 0.14%	312	 3.16%
  3:	198	 2.01%	810	 8.21%
  4:	127	 1.29%	1289	13.06%
  5:	191	 1.93%	6333	64.18%
  6:	341	 3.45%	100	 1.01%
  7:	645	 6.53%	11	 0.11%
  8:	731	 7.40%	9	 0.09%
  9:	1561	15.81%	7	 0.07%
 10:	4591	46.50%	49	 0.50%
 11:	0	 0.00%	4	 0.04%
 12:	48	 0.49%	4	 0.04%
 14:	569	 5.76%	0	 0.00%
 15:	758	 7.68%	2	 0.02%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	9	 0.09%
 19:	0	 0.00%	17	 0.17%
 20:	0	 0.00%	297	 3.01%


Global route (cpu=0.1s real=1.0s 494.8M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.2%H 10.0%V) = (1.026e+05um 1.677e+05um) = (8440 5588)
Overflow: 26 = 0 (0.00% H) + 26 (0.26% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	23	 0.23%
--------------------------------------
  0:	0	 0.00%	307	 3.11%
  1:	100	 1.01%	279	 2.83%
  2:	14	 0.14%	312	 3.16%
  3:	198	 2.01%	810	 8.21%
  4:	127	 1.29%	1289	13.06%
  5:	191	 1.93%	6333	64.18%
  6:	341	 3.45%	100	 1.01%
  7:	645	 6.53%	11	 0.11%
  8:	731	 7.40%	9	 0.09%
  9:	1561	15.81%	7	 0.07%
 10:	4591	46.50%	49	 0.50%
 11:	0	 0.00%	4	 0.04%
 12:	48	 0.49%	4	 0.04%
 14:	569	 5.76%	0	 0.00%
 15:	758	 7.68%	2	 0.02%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	9	 0.09%
 19:	0	 0.00%	17	 0.17%
 20:	0	 0.00%	297	 3.01%



*** Completed Phase 1 route (0:00:00.2 492.6M) ***


Total length: 1.722e+05um, number of vias: 4801
M1(H) length: 0.000e+00um, number of vias: 2460
M2(V) length: 9.257e+04um, number of vias: 2341
M3(H) length: 7.966e+04um
*** Completed Phase 2 route (0:00:00.2 492.6M) ***

*** Finished all Phases (cpu=0:00:00.4 mem=492.6M) ***
Peak Memory Usage was 492.9M 
*** Finished trialRoute (cpu=0:00:00.5 mem=492.6M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=492.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 18
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2410800 2380500)
coreBox:    (350400 351000) (2061600 2031000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/8

Phase 1a route (0:00:00.0 494.1M):
Est net length = 1.674e+05um = 8.059e+04H + 8.686e+04V
Usage: (8.2%H 9.8%V) = (1.021e+05um 1.650e+05um) = (8398 5498)
Obstruct: 2147 = 1070 (9.8%H) + 1077 (9.8%V)
Overflow: 111 = 0 (0.00% H) + 111 (1.12% V)

Phase 1b route (0:00:00.0 496.6M):
Usage: (8.1%H 9.8%V) = (1.019e+05um 1.650e+05um) = (8381 5498)
Overflow: 107 = 0 (0.00% H) + 107 (1.09% V)

Phase 1c route (0:00:00.0 496.6M):
Usage: (8.1%H 9.8%V) = (1.018e+05um 1.654e+05um) = (8371 5513)
Overflow: 97 = 0 (0.00% H) + 97 (0.99% V)

Phase 1d route (0:00:00.0 496.6M):
Usage: (8.1%H 9.9%V) = (1.020e+05um 1.660e+05um) = (8385 5532)
Overflow: 80 = 0 (0.00% H) + 80 (0.81% V)

Phase 1e route (0:00:00.0 497.3M):
Usage: (8.2%H 9.9%V) = (1.021e+05um 1.666e+05um) = (8399 5554)
Overflow: 58 = 0 (0.00% H) + 58 (0.59% V)

Phase 1f route (0:00:00.0 497.3M):
Usage: (8.2%H 10.0%V) = (1.026e+05um 1.677e+05um) = (8440 5588)
Overflow: 26 = 0 (0.00% H) + 26 (0.26% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	23	 0.23%
--------------------------------------
  0:	0	 0.00%	307	 3.11%
  1:	100	 1.01%	279	 2.83%
  2:	14	 0.14%	312	 3.16%
  3:	198	 2.01%	810	 8.21%
  4:	127	 1.29%	1289	13.06%
  5:	191	 1.93%	6333	64.18%
  6:	341	 3.45%	100	 1.01%
  7:	645	 6.53%	11	 0.11%
  8:	731	 7.40%	9	 0.09%
  9:	1561	15.81%	7	 0.07%
 10:	4591	46.50%	49	 0.50%
 11:	0	 0.00%	4	 0.04%
 12:	48	 0.49%	4	 0.04%
 14:	569	 5.76%	0	 0.00%
 15:	758	 7.68%	2	 0.02%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	9	 0.09%
 19:	0	 0.00%	17	 0.17%
 20:	0	 0.00%	297	 3.01%


Global route (cpu=0.1s real=0.0s 494.8M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.2%H 10.0%V) = (1.026e+05um 1.677e+05um) = (8440 5588)
Overflow: 26 = 0 (0.00% H) + 26 (0.26% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	23	 0.23%
--------------------------------------
  0:	0	 0.00%	307	 3.11%
  1:	100	 1.01%	279	 2.83%
  2:	14	 0.14%	312	 3.16%
  3:	198	 2.01%	810	 8.21%
  4:	127	 1.29%	1289	13.06%
  5:	191	 1.93%	6333	64.18%
  6:	341	 3.45%	100	 1.01%
  7:	645	 6.53%	11	 0.11%
  8:	731	 7.40%	9	 0.09%
  9:	1561	15.81%	7	 0.07%
 10:	4591	46.50%	49	 0.50%
 11:	0	 0.00%	4	 0.04%
 12:	48	 0.49%	4	 0.04%
 14:	569	 5.76%	0	 0.00%
 15:	758	 7.68%	2	 0.02%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	9	 0.09%
 19:	0	 0.00%	17	 0.17%
 20:	0	 0.00%	297	 3.01%



*** Completed Phase 1 route (0:00:00.2 492.6M) ***


Total length: 1.722e+05um, number of vias: 4801
M1(H) length: 0.000e+00um, number of vias: 2460
M2(V) length: 9.257e+04um, number of vias: 2341
M3(H) length: 7.966e+04um
*** Completed Phase 2 route (0:00:00.2 492.6M) ***

*** Finished all Phases (cpu=0:00:00.4 mem=492.6M) ***
Peak Memory Usage was 492.9M 
*** Finished trialRoute (cpu=0:00:00.5 mem=492.6M) ***

Extraction called for design 'lab7_layout_design' of instances=35996 and nets=787 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 492.598M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 93.205  | 93.205  | 94.762  | 95.992  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     18 (18)      |   -0.781   |     18 (18)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.810%
Routing Overflow: 0.00% H and 0.26% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.6 sec
Total Real time: 2.0 sec
Total Memory Usage: 499.34375 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 499.3M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=499.3M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
Unconnected term at (1585200 1411500 1) of net I0/LD/CTRL/n25
Net I0/LD/CTRL/n25 is not routed.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 18
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2410800 2380500)
coreBox:    (350400 351000) (2061600 2031000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/8

Phase 1a route (0:00:00.0 500.9M):
Est net length = 1.674e+05um = 8.059e+04H + 8.686e+04V
Usage: (8.2%H 9.8%V) = (1.021e+05um 1.650e+05um) = (8398 5498)
Obstruct: 2147 = 1070 (9.8%H) + 1077 (9.8%V)
Overflow: 111 = 0 (0.00% H) + 111 (1.12% V)

Phase 1b route (0:00:00.0 503.4M):
Usage: (8.1%H 9.8%V) = (1.019e+05um 1.650e+05um) = (8381 5498)
Overflow: 107 = 0 (0.00% H) + 107 (1.09% V)

Phase 1c route (0:00:00.0 503.4M):
Usage: (8.1%H 9.8%V) = (1.018e+05um 1.654e+05um) = (8371 5513)
Overflow: 97 = 0 (0.00% H) + 97 (0.99% V)

Phase 1d route (0:00:00.0 503.4M):
Usage: (8.1%H 9.9%V) = (1.020e+05um 1.660e+05um) = (8385 5532)
Overflow: 80 = 0 (0.00% H) + 80 (0.81% V)

Phase 1e route (0:00:00.0 504.0M):
Usage: (8.2%H 9.9%V) = (1.021e+05um 1.666e+05um) = (8399 5554)
Overflow: 58 = 0 (0.00% H) + 58 (0.59% V)

Phase 1f route (0:00:00.0 504.0M):
Usage: (8.2%H 10.0%V) = (1.026e+05um 1.677e+05um) = (8440 5588)
Overflow: 26 = 0 (0.00% H) + 26 (0.26% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	23	 0.23%
--------------------------------------
  0:	0	 0.00%	307	 3.11%
  1:	100	 1.01%	279	 2.83%
  2:	14	 0.14%	312	 3.16%
  3:	198	 2.01%	810	 8.21%
  4:	127	 1.29%	1289	13.06%
  5:	191	 1.93%	6333	64.18%
  6:	341	 3.45%	100	 1.01%
  7:	645	 6.53%	11	 0.11%
  8:	731	 7.40%	9	 0.09%
  9:	1561	15.81%	7	 0.07%
 10:	4591	46.50%	49	 0.50%
 11:	0	 0.00%	4	 0.04%
 12:	48	 0.49%	4	 0.04%
 14:	569	 5.76%	0	 0.00%
 15:	758	 7.68%	2	 0.02%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	9	 0.09%
 19:	0	 0.00%	17	 0.17%
 20:	0	 0.00%	297	 3.01%


Global route (cpu=0.1s real=0.0s 501.5M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.2%H 10.0%V) = (1.026e+05um 1.677e+05um) = (8440 5588)
Overflow: 26 = 0 (0.00% H) + 26 (0.26% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	23	 0.23%
--------------------------------------
  0:	0	 0.00%	307	 3.11%
  1:	100	 1.01%	279	 2.83%
  2:	14	 0.14%	312	 3.16%
  3:	198	 2.01%	810	 8.21%
  4:	127	 1.29%	1289	13.06%
  5:	191	 1.93%	6333	64.18%
  6:	341	 3.45%	100	 1.01%
  7:	645	 6.53%	11	 0.11%
  8:	731	 7.40%	9	 0.09%
  9:	1561	15.81%	7	 0.07%
 10:	4591	46.50%	49	 0.50%
 11:	0	 0.00%	4	 0.04%
 12:	48	 0.49%	4	 0.04%
 14:	569	 5.76%	0	 0.00%
 15:	758	 7.68%	2	 0.02%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	9	 0.09%
 19:	0	 0.00%	17	 0.17%
 20:	0	 0.00%	297	 3.01%



*** Completed Phase 1 route (0:00:00.2 499.3M) ***


Total length: 1.722e+05um, number of vias: 4801
M1(H) length: 0.000e+00um, number of vias: 2460
M2(V) length: 9.257e+04um, number of vias: 2341
M3(H) length: 7.966e+04um
*** Completed Phase 2 route (0:00:00.2 499.3M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=499.3M) ***
Peak Memory Usage was 499.6M 
*** Finished trialRoute (cpu=0:00:00.6 mem=499.3M) ***

Extraction called for design 'lab7_layout_design' of instances=35996 and nets=787 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 492.598M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 93.205  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     18 (18)      |   -0.781   |     18 (18)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.810%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 499.3M **
*info: Start fixing DRV (Mem = 499.34M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (499.3M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
cannot buffer multi-driver nets; density exceeds limit.
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.5, MEM=499.3M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.998097
Start fixing design rules ... (0:00:00.4 499.3M)
Done fixing design rule (0:00:00.4 499.3M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.998097 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.9 499.3M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    18
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    18
*info:   Prev Max tran violations:   0
*info: early stop due to unchanged DRVs
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (499.3M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
cannot buffer multi-driver nets; density exceeds limit.
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.4, MEM=499.3M) ***
Start fixing design rules ... (0:00:00.5 499.3M)
Done fixing design rule (0:00:00.7 499.3M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.998097 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:01.1 499.3M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    18
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    18
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:02, Mem = 499.34M).

------------------------------------------------------------
     Summary (cpu=0.04min real=0.03min mem=499.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 93.205  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     18 (18)      |   -0.781   |     18 (18)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.810%
Routing Overflow: 0.00% H and 0.26% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 499.3M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 499.3M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 93.205  | 93.205  | 94.762  | 95.992  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     18 (18)      |   -0.781   |     18 (18)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.810%
Routing Overflow: 0.00% H and 0.26% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 499.3M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=499.3M) ***
<CMD> specifyClockTree -file encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=499.5M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 499.473M)

Start to trace clock trees ...
*** Begin Tracer (mem=499.5M) ***
**WARN: (ENCCK-767):	Find clock buffer nclk__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clk has been synthesized.
*** End Tracer (mem=499.5M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.3, real=0:00:01.0, mem=499.5M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=499.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 18
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2410800 2380500)
coreBox:    (350400 351000) (2061600 2031000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/8

Phase 1a route (0:00:00.0 501.0M):
Est net length = 1.674e+05um = 8.059e+04H + 8.686e+04V
Usage: (8.2%H 9.8%V) = (1.021e+05um 1.650e+05um) = (8398 5498)
Obstruct: 2147 = 1070 (9.8%H) + 1077 (9.8%V)
Overflow: 111 = 0 (0.00% H) + 111 (1.12% V)

Phase 1b route (0:00:00.0 503.5M):
Usage: (8.1%H 9.8%V) = (1.019e+05um 1.650e+05um) = (8381 5498)
Overflow: 107 = 0 (0.00% H) + 107 (1.09% V)

Phase 1c route (0:00:00.0 503.5M):
Usage: (8.1%H 9.8%V) = (1.018e+05um 1.654e+05um) = (8371 5513)
Overflow: 97 = 0 (0.00% H) + 97 (0.99% V)

Phase 1d route (0:00:00.0 503.5M):
Usage: (8.1%H 9.9%V) = (1.020e+05um 1.660e+05um) = (8385 5532)
Overflow: 80 = 0 (0.00% H) + 80 (0.81% V)

Phase 1e route (0:00:00.0 504.2M):
Usage: (8.2%H 9.9%V) = (1.021e+05um 1.666e+05um) = (8399 5554)
Overflow: 58 = 0 (0.00% H) + 58 (0.59% V)

Phase 1f route (0:00:00.0 504.2M):
Usage: (8.2%H 10.0%V) = (1.026e+05um 1.677e+05um) = (8440 5588)
Overflow: 26 = 0 (0.00% H) + 26 (0.26% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	23	 0.23%
--------------------------------------
  0:	0	 0.00%	307	 3.11%
  1:	100	 1.01%	279	 2.83%
  2:	14	 0.14%	312	 3.16%
  3:	198	 2.01%	810	 8.21%
  4:	127	 1.29%	1289	13.06%
  5:	191	 1.93%	6333	64.18%
  6:	341	 3.45%	100	 1.01%
  7:	645	 6.53%	11	 0.11%
  8:	731	 7.40%	9	 0.09%
  9:	1561	15.81%	7	 0.07%
 10:	4591	46.50%	49	 0.50%
 11:	0	 0.00%	4	 0.04%
 12:	48	 0.49%	4	 0.04%
 14:	569	 5.76%	0	 0.00%
 15:	758	 7.68%	2	 0.02%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	9	 0.09%
 19:	0	 0.00%	17	 0.17%
 20:	0	 0.00%	297	 3.01%


Global route (cpu=0.1s real=0.0s 501.7M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.2%H 10.0%V) = (1.026e+05um 1.677e+05um) = (8440 5588)
Overflow: 26 = 0 (0.00% H) + 26 (0.26% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	23	 0.23%
--------------------------------------
  0:	0	 0.00%	307	 3.11%
  1:	100	 1.01%	279	 2.83%
  2:	14	 0.14%	312	 3.16%
  3:	198	 2.01%	810	 8.21%
  4:	127	 1.29%	1289	13.06%
  5:	191	 1.93%	6333	64.18%
  6:	341	 3.45%	100	 1.01%
  7:	645	 6.53%	11	 0.11%
  8:	731	 7.40%	9	 0.09%
  9:	1561	15.81%	7	 0.07%
 10:	4591	46.50%	49	 0.50%
 11:	0	 0.00%	4	 0.04%
 12:	48	 0.49%	4	 0.04%
 14:	569	 5.76%	0	 0.00%
 15:	758	 7.68%	2	 0.02%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	9	 0.09%
 19:	0	 0.00%	17	 0.17%
 20:	0	 0.00%	297	 3.01%



*** Completed Phase 1 route (0:00:00.2 499.5M) ***


Total length: 1.722e+05um, number of vias: 4801
M1(H) length: 0.000e+00um, number of vias: 2460
M2(V) length: 9.257e+04um, number of vias: 2341
M3(H) length: 7.966e+04um
*** Completed Phase 2 route (0:00:00.2 499.5M) ***

*** Finished all Phases (cpu=0:00:00.4 mem=499.5M) ***
Peak Memory Usage was 499.7M 
*** Finished trialRoute (cpu=0:00:00.5 mem=499.5M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=492.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 18
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2410800 2380500)
coreBox:    (350400 351000) (2061600 2031000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/8

Phase 1a route (0:00:00.0 494.3M):
Est net length = 1.674e+05um = 8.059e+04H + 8.686e+04V
Usage: (8.2%H 9.8%V) = (1.021e+05um 1.650e+05um) = (8398 5498)
Obstruct: 2147 = 1070 (9.8%H) + 1077 (9.8%V)
Overflow: 111 = 0 (0.00% H) + 111 (1.12% V)

Phase 1b route (0:00:00.0 496.8M):
Usage: (8.1%H 9.8%V) = (1.019e+05um 1.650e+05um) = (8381 5498)
Overflow: 107 = 0 (0.00% H) + 107 (1.09% V)

Phase 1c route (0:00:00.0 496.8M):
Usage: (8.1%H 9.8%V) = (1.018e+05um 1.654e+05um) = (8371 5513)
Overflow: 97 = 0 (0.00% H) + 97 (0.99% V)

Phase 1d route (0:00:00.0 496.8M):
Usage: (8.1%H 9.9%V) = (1.020e+05um 1.660e+05um) = (8385 5532)
Overflow: 80 = 0 (0.00% H) + 80 (0.81% V)

Phase 1e route (0:00:00.0 497.5M):
Usage: (8.2%H 9.9%V) = (1.021e+05um 1.666e+05um) = (8399 5554)
Overflow: 58 = 0 (0.00% H) + 58 (0.59% V)

Phase 1f route (0:00:00.0 497.5M):
Usage: (8.2%H 10.0%V) = (1.026e+05um 1.677e+05um) = (8440 5588)
Overflow: 26 = 0 (0.00% H) + 26 (0.26% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	23	 0.23%
--------------------------------------
  0:	0	 0.00%	307	 3.11%
  1:	100	 1.01%	279	 2.83%
  2:	14	 0.14%	312	 3.16%
  3:	198	 2.01%	810	 8.21%
  4:	127	 1.29%	1289	13.06%
  5:	191	 1.93%	6333	64.18%
  6:	341	 3.45%	100	 1.01%
  7:	645	 6.53%	11	 0.11%
  8:	731	 7.40%	9	 0.09%
  9:	1561	15.81%	7	 0.07%
 10:	4591	46.50%	49	 0.50%
 11:	0	 0.00%	4	 0.04%
 12:	48	 0.49%	4	 0.04%
 14:	569	 5.76%	0	 0.00%
 15:	758	 7.68%	2	 0.02%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	9	 0.09%
 19:	0	 0.00%	17	 0.17%
 20:	0	 0.00%	297	 3.01%


Global route (cpu=0.1s real=0.0s 495.0M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.2%H 10.0%V) = (1.026e+05um 1.677e+05um) = (8440 5588)
Overflow: 26 = 0 (0.00% H) + 26 (0.26% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	23	 0.23%
--------------------------------------
  0:	0	 0.00%	307	 3.11%
  1:	100	 1.01%	279	 2.83%
  2:	14	 0.14%	312	 3.16%
  3:	198	 2.01%	810	 8.21%
  4:	127	 1.29%	1289	13.06%
  5:	191	 1.93%	6333	64.18%
  6:	341	 3.45%	100	 1.01%
  7:	645	 6.53%	11	 0.11%
  8:	731	 7.40%	9	 0.09%
  9:	1561	15.81%	7	 0.07%
 10:	4591	46.50%	49	 0.50%
 11:	0	 0.00%	4	 0.04%
 12:	48	 0.49%	4	 0.04%
 14:	569	 5.76%	0	 0.00%
 15:	758	 7.68%	2	 0.02%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	9	 0.09%
 19:	0	 0.00%	17	 0.17%
 20:	0	 0.00%	297	 3.01%



*** Completed Phase 1 route (0:00:00.2 492.8M) ***


Total length: 1.722e+05um, number of vias: 4801
M1(H) length: 0.000e+00um, number of vias: 2460
M2(V) length: 9.257e+04um, number of vias: 2341
M3(H) length: 7.966e+04um
*** Completed Phase 2 route (0:00:00.2 492.8M) ***

*** Finished all Phases (cpu=0:00:00.4 mem=492.8M) ***
Peak Memory Usage was 493.0M 
*** Finished trialRoute (cpu=0:00:00.5 mem=492.8M) ***

Extraction called for design 'lab7_layout_design' of instances=35996 and nets=787 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 492.770M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 90.563  | 90.563  | 92.928  | 94.882  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     18 (18)      |   -0.781   |     18 (18)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.810%
Routing Overflow: 0.00% H and 0.26% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.59 sec
Total Real time: 2.0 sec
Total Memory Usage: 499.515625 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=35996 and nets=787 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 499.516M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 492.8M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=492.8M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
Unconnected term at (1585200 1411500 1) of net I0/LD/CTRL/n25
Net I0/LD/CTRL/n25 is not routed.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 18
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2410800 2380500)
coreBox:    (350400 351000) (2061600 2031000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/8

Phase 1a route (0:00:00.0 494.3M):
Est net length = 1.674e+05um = 8.059e+04H + 8.686e+04V
Usage: (8.2%H 9.8%V) = (1.021e+05um 1.650e+05um) = (8398 5498)
Obstruct: 2147 = 1070 (9.8%H) + 1077 (9.8%V)
Overflow: 111 = 0 (0.00% H) + 111 (1.12% V)

Phase 1b route (0:00:00.0 496.8M):
Usage: (8.1%H 9.8%V) = (1.019e+05um 1.650e+05um) = (8381 5498)
Overflow: 107 = 0 (0.00% H) + 107 (1.09% V)

Phase 1c route (0:00:00.0 496.8M):
Usage: (8.1%H 9.8%V) = (1.018e+05um 1.654e+05um) = (8371 5513)
Overflow: 97 = 0 (0.00% H) + 97 (0.99% V)

Phase 1d route (0:00:00.0 496.8M):
Usage: (8.1%H 9.9%V) = (1.020e+05um 1.660e+05um) = (8385 5532)
Overflow: 80 = 0 (0.00% H) + 80 (0.81% V)

Phase 1e route (0:00:00.0 497.5M):
Usage: (8.2%H 9.9%V) = (1.021e+05um 1.666e+05um) = (8399 5554)
Overflow: 58 = 0 (0.00% H) + 58 (0.59% V)

Phase 1f route (0:00:00.0 497.5M):
Usage: (8.2%H 10.0%V) = (1.026e+05um 1.677e+05um) = (8440 5588)
Overflow: 26 = 0 (0.00% H) + 26 (0.26% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	23	 0.23%
--------------------------------------
  0:	0	 0.00%	307	 3.11%
  1:	100	 1.01%	279	 2.83%
  2:	14	 0.14%	312	 3.16%
  3:	198	 2.01%	810	 8.21%
  4:	127	 1.29%	1289	13.06%
  5:	191	 1.93%	6333	64.18%
  6:	341	 3.45%	100	 1.01%
  7:	645	 6.53%	11	 0.11%
  8:	731	 7.40%	9	 0.09%
  9:	1561	15.81%	7	 0.07%
 10:	4591	46.50%	49	 0.50%
 11:	0	 0.00%	4	 0.04%
 12:	48	 0.49%	4	 0.04%
 14:	569	 5.76%	0	 0.00%
 15:	758	 7.68%	2	 0.02%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	9	 0.09%
 19:	0	 0.00%	17	 0.17%
 20:	0	 0.00%	297	 3.01%


Global route (cpu=0.1s real=0.0s 495.0M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.2%H 10.0%V) = (1.026e+05um 1.677e+05um) = (8440 5588)
Overflow: 26 = 0 (0.00% H) + 26 (0.26% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	23	 0.23%
--------------------------------------
  0:	0	 0.00%	307	 3.11%
  1:	100	 1.01%	279	 2.83%
  2:	14	 0.14%	312	 3.16%
  3:	198	 2.01%	810	 8.21%
  4:	127	 1.29%	1289	13.06%
  5:	191	 1.93%	6333	64.18%
  6:	341	 3.45%	100	 1.01%
  7:	645	 6.53%	11	 0.11%
  8:	731	 7.40%	9	 0.09%
  9:	1561	15.81%	7	 0.07%
 10:	4591	46.50%	49	 0.50%
 11:	0	 0.00%	4	 0.04%
 12:	48	 0.49%	4	 0.04%
 14:	569	 5.76%	0	 0.00%
 15:	758	 7.68%	2	 0.02%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	9	 0.09%
 19:	0	 0.00%	17	 0.17%
 20:	0	 0.00%	297	 3.01%



*** Completed Phase 1 route (0:00:00.2 492.8M) ***


Total length: 1.722e+05um, number of vias: 4801
M1(H) length: 0.000e+00um, number of vias: 2460
M2(V) length: 9.257e+04um, number of vias: 2341
M3(H) length: 7.966e+04um
*** Completed Phase 2 route (0:00:00.2 492.8M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=492.8M) ***
Peak Memory Usage was 493.0M 
*** Finished trialRoute (cpu=0:00:00.6 mem=492.8M) ***

Extraction called for design 'lab7_layout_design' of instances=35996 and nets=787 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 492.770M)
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:05:42, mem=492.8M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 499.3M)
Number of Loop : 0
Start delay calculation (mem=499.285M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=499.516M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 499.5M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.229 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.4, REAL=0:00:00.0, totSessionCpu=0:05:43, mem=500.3M)
Setting analysis mode to setup ...
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   90.563 ns     90.563 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 90.563 ns 
 reg2reg WS  : 90.563 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 90.563 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:01.0, REAL=0:00:01.0, totSessionCpu=0:05:43, mem=500.3M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 90.563  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.228  |
|           TNS (ns):| -1.788  |
|    Violating Paths:|   16    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     18 (18)      |   -0.781   |     18 (18)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.810%
------------------------------------------------------------
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:01.4, REAL=0:00:01.0, totSessionCpu=0:05:44, mem=500.4M)
Density before buffering = 0.998 (fixHold)
*info:
*info: abort hold fixing due to density exceeding 0.950
Starting refinePlace ...
**ERROR: (ENCSP-2002):	Density too high (99.8%). Stopping detail placement.
Total net length = 1.371e+05 (6.627e+04 7.085e+04) (ext = 0.000e+00)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
*** Starting trialRoute (mem=499.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 18
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2410800 2380500)
coreBox:    (350400 351000) (2061600 2031000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/8

Phase 1a route (0:00:00.0 501.2M):
Est net length = 1.674e+05um = 8.059e+04H + 8.686e+04V
Usage: (8.2%H 9.8%V) = (1.021e+05um 1.650e+05um) = (8398 5498)
Obstruct: 2147 = 1070 (9.8%H) + 1077 (9.8%V)
Overflow: 111 = 0 (0.00% H) + 111 (1.12% V)

Phase 1b route (0:00:00.0 503.7M):
Usage: (8.1%H 9.8%V) = (1.019e+05um 1.650e+05um) = (8381 5498)
Overflow: 107 = 0 (0.00% H) + 107 (1.09% V)

Phase 1c route (0:00:00.0 503.7M):
Usage: (8.1%H 9.8%V) = (1.018e+05um 1.654e+05um) = (8371 5513)
Overflow: 97 = 0 (0.00% H) + 97 (0.99% V)

Phase 1d route (0:00:00.0 503.7M):
Usage: (8.1%H 9.9%V) = (1.020e+05um 1.660e+05um) = (8385 5532)
Overflow: 80 = 0 (0.00% H) + 80 (0.81% V)

Phase 1e route (0:00:00.0 504.3M):
Usage: (8.2%H 9.9%V) = (1.021e+05um 1.666e+05um) = (8399 5554)
Overflow: 58 = 0 (0.00% H) + 58 (0.59% V)

Phase 1f route (0:00:00.0 504.3M):
Usage: (8.2%H 10.0%V) = (1.026e+05um 1.677e+05um) = (8440 5588)
Overflow: 26 = 0 (0.00% H) + 26 (0.26% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	23	 0.23%
--------------------------------------
  0:	0	 0.00%	307	 3.11%
  1:	100	 1.01%	279	 2.83%
  2:	14	 0.14%	312	 3.16%
  3:	198	 2.01%	810	 8.21%
  4:	127	 1.29%	1289	13.06%
  5:	191	 1.93%	6333	64.18%
  6:	341	 3.45%	100	 1.01%
  7:	645	 6.53%	11	 0.11%
  8:	731	 7.40%	9	 0.09%
  9:	1561	15.81%	7	 0.07%
 10:	4591	46.50%	49	 0.50%
 11:	0	 0.00%	4	 0.04%
 12:	48	 0.49%	4	 0.04%
 14:	569	 5.76%	0	 0.00%
 15:	758	 7.68%	2	 0.02%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	9	 0.09%
 19:	0	 0.00%	17	 0.17%
 20:	0	 0.00%	297	 3.01%


Global route (cpu=0.1s real=0.0s 501.8M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.2%H 10.0%V) = (1.026e+05um 1.677e+05um) = (8440 5588)
Overflow: 26 = 0 (0.00% H) + 26 (0.26% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	23	 0.23%
--------------------------------------
  0:	0	 0.00%	307	 3.11%
  1:	100	 1.01%	279	 2.83%
  2:	14	 0.14%	312	 3.16%
  3:	198	 2.01%	810	 8.21%
  4:	127	 1.29%	1289	13.06%
  5:	191	 1.93%	6333	64.18%
  6:	341	 3.45%	100	 1.01%
  7:	645	 6.53%	11	 0.11%
  8:	731	 7.40%	9	 0.09%
  9:	1561	15.81%	7	 0.07%
 10:	4591	46.50%	49	 0.50%
 11:	0	 0.00%	4	 0.04%
 12:	48	 0.49%	4	 0.04%
 14:	569	 5.76%	0	 0.00%
 15:	758	 7.68%	2	 0.02%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	9	 0.09%
 19:	0	 0.00%	17	 0.17%
 20:	0	 0.00%	297	 3.01%



*** Completed Phase 1 route (0:00:00.2 499.6M) ***


Total length: 1.722e+05um, number of vias: 4801
M1(H) length: 0.000e+00um, number of vias: 2460
M2(V) length: 9.257e+04um, number of vias: 2341
M3(H) length: 7.966e+04um
*** Completed Phase 2 route (0:00:00.2 499.6M) ***

*** Finished all Phases (cpu=0:00:00.4 mem=499.6M) ***
Peak Memory Usage was 499.9M 
*** Finished trialRoute (cpu=0:00:00.5 mem=499.6M) ***

Extraction called for design 'lab7_layout_design' of instances=35996 and nets=787 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 492.895M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 499.4M)
Number of Loop : 0
Start delay calculation (mem=499.410M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=499.641M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 499.6M) ***
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 499.6M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 499.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 90.563  | 90.563  | 92.928  | 94.882  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.228  |  0.459  | -0.228  |  3.790  |   N/A   |   N/A   |
|           TNS (ns):| -1.788  |  0.000  | -1.788  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   16    |    0    |   16    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     18 (18)      |   -0.781   |     18 (18)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.810%
Routing Overflow: 0.00% H and 0.26% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 492.9M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 492.9M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=492.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
Unconnected term at (1585200 1411500 1) of net I0/LD/CTRL/n25
Net I0/LD/CTRL/n25 is not routed.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 18
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2410800 2380500)
coreBox:    (350400 351000) (2061600 2031000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/8

Phase 1a route (0:00:00.0 494.4M):
Est net length = 1.674e+05um = 8.059e+04H + 8.686e+04V
Usage: (8.2%H 9.8%V) = (1.021e+05um 1.650e+05um) = (8398 5498)
Obstruct: 2147 = 1070 (9.8%H) + 1077 (9.8%V)
Overflow: 111 = 0 (0.00% H) + 111 (1.12% V)

Phase 1b route (0:00:00.0 496.9M):
Usage: (8.1%H 9.8%V) = (1.019e+05um 1.650e+05um) = (8381 5498)
Overflow: 107 = 0 (0.00% H) + 107 (1.09% V)

Phase 1c route (0:00:00.0 496.9M):
Usage: (8.1%H 9.8%V) = (1.018e+05um 1.654e+05um) = (8371 5513)
Overflow: 97 = 0 (0.00% H) + 97 (0.99% V)

Phase 1d route (0:00:00.0 496.9M):
Usage: (8.1%H 9.9%V) = (1.020e+05um 1.660e+05um) = (8385 5532)
Overflow: 80 = 0 (0.00% H) + 80 (0.81% V)

Phase 1e route (0:00:00.0 497.6M):
Usage: (8.2%H 9.9%V) = (1.021e+05um 1.666e+05um) = (8399 5554)
Overflow: 58 = 0 (0.00% H) + 58 (0.59% V)

Phase 1f route (0:00:00.0 497.6M):
Usage: (8.2%H 10.0%V) = (1.026e+05um 1.677e+05um) = (8440 5588)
Overflow: 26 = 0 (0.00% H) + 26 (0.26% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	23	 0.23%
--------------------------------------
  0:	0	 0.00%	307	 3.11%
  1:	100	 1.01%	279	 2.83%
  2:	14	 0.14%	312	 3.16%
  3:	198	 2.01%	810	 8.21%
  4:	127	 1.29%	1289	13.06%
  5:	191	 1.93%	6333	64.18%
  6:	341	 3.45%	100	 1.01%
  7:	645	 6.53%	11	 0.11%
  8:	731	 7.40%	9	 0.09%
  9:	1561	15.81%	7	 0.07%
 10:	4591	46.50%	49	 0.50%
 11:	0	 0.00%	4	 0.04%
 12:	48	 0.49%	4	 0.04%
 14:	569	 5.76%	0	 0.00%
 15:	758	 7.68%	2	 0.02%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	9	 0.09%
 19:	0	 0.00%	17	 0.17%
 20:	0	 0.00%	297	 3.01%


Global route (cpu=0.1s real=0.0s 495.1M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.2%H 10.0%V) = (1.026e+05um 1.677e+05um) = (8440 5588)
Overflow: 26 = 0 (0.00% H) + 26 (0.26% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.02%
 -1:	0	 0.00%	23	 0.23%
--------------------------------------
  0:	0	 0.00%	307	 3.11%
  1:	100	 1.01%	279	 2.83%
  2:	14	 0.14%	312	 3.16%
  3:	198	 2.01%	810	 8.21%
  4:	127	 1.29%	1289	13.06%
  5:	191	 1.93%	6333	64.18%
  6:	341	 3.45%	100	 1.01%
  7:	645	 6.53%	11	 0.11%
  8:	731	 7.40%	9	 0.09%
  9:	1561	15.81%	7	 0.07%
 10:	4591	46.50%	49	 0.50%
 11:	0	 0.00%	4	 0.04%
 12:	48	 0.49%	4	 0.04%
 14:	569	 5.76%	0	 0.00%
 15:	758	 7.68%	2	 0.02%
 16:	0	 0.00%	2	 0.02%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	9	 0.09%
 19:	0	 0.00%	17	 0.17%
 20:	0	 0.00%	297	 3.01%



*** Completed Phase 1 route (0:00:00.2 492.9M) ***


Total length: 1.722e+05um, number of vias: 4801
M1(H) length: 0.000e+00um, number of vias: 2460
M2(V) length: 9.257e+04um, number of vias: 2341
M3(H) length: 7.966e+04um
*** Completed Phase 2 route (0:00:00.3 492.9M) ***

*** Finished all Phases (cpu=0:00:00.4 mem=492.9M) ***
Peak Memory Usage was 493.2M 
*** Finished trialRoute (cpu=0:00:00.5 mem=492.9M) ***

Extraction called for design 'lab7_layout_design' of instances=35996 and nets=787 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 492.895M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 90.563  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     18 (18)      |   -0.781   |     18 (18)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.810%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 499.6M **
*** Starting optimizing excluded clock nets MEM= 499.6M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 499.6M) ***
*** Starting optimizing excluded clock nets MEM= 499.6M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 499.6M) ***
*info: Start fixing DRV (Mem = 499.64M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (499.6M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
cannot buffer multi-driver nets; density exceeds limit.
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.4, MEM=499.6M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.998097
Start fixing design rules ... (0:00:00.5 499.6M)
Done fixing design rule (0:00:00.6 499.6M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.998097 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:01.0 499.6M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    18
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    18
*info:   Prev Max tran violations:   0
*info: early stop due to unchanged DRVs
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (499.6M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
cannot buffer multi-driver nets; density exceeds limit.
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.5, MEM=499.6M) ***
Start fixing design rules ... (0:00:00.5 499.6M)
Done fixing design rule (0:00:00.7 499.6M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.998097 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:01.2 499.6M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    18
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    18
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:02, Mem = 499.64M).

------------------------------------------------------------
     Summary (cpu=0.04min real=0.05min mem=499.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 90.563  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     18 (18)      |   -0.781   |     18 (18)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.810%
Routing Overflow: 0.00% H and 0.26% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:06, mem = 499.6M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:06, mem = 499.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 90.563  | 90.563  | 92.928  | 94.882  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     18 (18)      |   -0.781   |     18 (18)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.810%
Routing Overflow: 0.00% H and 0.26% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:07, mem = 499.6M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...

Total number of adjacent register pair is 1398.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/CTRL/bit_cnt_reg[0]/CLK 985(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]/CLK 884.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 884.2~985(ps)          0~100000(ps)        
Fall Phase Delay               : 846.9~953(ps)          0~100000(ps)        
Trig. Edge Skew                : 100.8(ps)              300(ps)             
Rise Skew                      : 100.8(ps)              
Fall Skew                      : 106.1(ps)              
Max. Rise Buffer Tran.         : 464.8(ps)              400(ps)             
Max. Fall Buffer Tran.         : 467.3(ps)              400(ps)             
Max. Rise Sink Tran.           : 467.3(ps)              400(ps)             
Max. Fall Sink Tran.           : 468.7(ps)              400(ps)             
Min. Rise Buffer Tran.         : 112.4(ps)              0(ps)               
Min. Fall Buffer Tran.         : 106.4(ps)              0(ps)               
Min. Rise Sink Tran.           : 362.5(ps)              0(ps)               
Min. Fall Sink Tran.           : 363.6(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 1398                   

Max. Local Skew                : 66.9(ps)               
  I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]/CLK(R)->
  I0/LD/T_SR_0/curr_val_reg[3]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.1)


*** End reportClockTree (cpu=0:00:00.2, real=0:00:00.0, mem=499.6M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 6228 filler insts (cell FILL / prefix FILLER).
*INFO: Total 6228 filler insts added - prefix FILLER (CPU: 0:00:00.4).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 80411 DRC violations (real: 0:00:02.0).
*INFO: Iteration 0-#2, Found 0 DRC violation  (real: 0:00:00.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:00:05.0 ).
*INFO: Deleted 41427 fillers which had DRC vio's.
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Mar 10 20:25:59 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg108/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin6.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Opteron 2.40Ghz)

Begin option processing ...
(from .sroute_18960.conf) srouteConnectPowerBump set to false
(from .sroute_18960.conf) routeSpecial set to true
(from .sroute_18960.conf) srouteFollowCorePinEnd set to 3
(from .sroute_18960.conf) srouteFollowPadPin set to true
(from .sroute_18960.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_18960.conf) sroutePadPinAllPorts set to true
(from .sroute_18960.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 906.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 26 used
Read in 797 components
  754 core components: 0 unplaced, 610 placed, 144 fixed
  39 pad components: 0 unplaced, 0 placed, 39 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 1510 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0  open: 1
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 913.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 513.79 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Mar 10 20:25:59 2015
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Mar 10 20:25:59 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Mar 10 20:25:59 2015
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        3782      28.29%
#  Metal 2        V        3782      24.17%
#  Metal 3        H        3782      23.14%
#  ------------------------------------------
#  Total                  11346      25.20%
#
#  11 nets (1.40%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 515.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 516.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 516.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 516.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 516.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 181038 um.
#Total half perimeter of net bounding box = 138421 um.
#Total wire length on LAYER metal1 = 7410 um.
#Total wire length on LAYER metal2 = 96291 um.
#Total wire length on LAYER metal3 = 77337 um.
#Total number of vias = 3654
#Up-Via Summary (total 3654):
#           
#-----------------------
#  Metal 1         2218
#  Metal 2         1436
#-----------------------
#                  3654 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 515.00 (Mb)
#Peak memory = 530.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 230
#cpu time = 00:00:09, elapsed time = 00:00:10, memory = 517.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 221
#cpu time = 00:00:03, elapsed time = 00:00:04, memory = 517.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 230
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 517.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 226
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 517.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 238
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 517.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 218
#cpu time = 00:00:03, elapsed time = 00:00:04, memory = 517.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 218
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 517.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 226
#cpu time = 00:00:06, elapsed time = 00:00:07, memory = 517.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 220
#cpu time = 00:00:06, elapsed time = 00:00:07, memory = 517.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 216
#cpu time = 00:00:05, elapsed time = 00:00:06, memory = 517.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 223
#cpu time = 00:00:06, elapsed time = 00:00:07, memory = 517.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 219
#cpu time = 00:00:10, elapsed time = 00:00:11, memory = 517.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 225
#cpu time = 00:00:11, elapsed time = 00:00:12, memory = 517.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 229
#cpu time = 00:00:09, elapsed time = 00:00:10, memory = 517.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 220
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 517.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 231
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 517.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 228
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 517.00 (Mb)
#start 17th optimization iteration ...
**INFO (INTERRUPT): The current command will stop at next legal exit point.
**INFO (INTERRUPT): The current script will stop before next command.
**INFO (INTERRUPT): One more Ctrl-C to exit Encounter ...
Encounter terminated by user interrupt.
*** Memory pool thread-safe mode activated.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 542.191M, initial mem = 59.902M) ***
--- Ending "Encounter" (totcpu=0:08:04, real=1:13:36, mem=542.2M) ---
