{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724348009918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724348009918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 22 14:33:29 2024 " "Processing started: Thu Aug 22 14:33:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724348009918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348009918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348009918 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724348010037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724348010037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUControl alucontrol Verilog1.v(227) " "Verilog HDL Declaration information at Verilog1.v(227): object \"ALUControl\" differs only in case from object \"alucontrol\" in the same scope" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 227 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724348014004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc Verilog1.v(219) " "Verilog HDL Declaration information at Verilog1.v(219): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 219 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724348014004 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Verilog1.v " "Entity \"Mux\" obtained from \"Verilog1.v\" instead of from Quartus Prime megafunction library" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 357 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1724348014005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog1.v 12 12 " "Found 12 design units, including 12 entities, in source file Verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add " "Found entity 1: Add" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724348014005 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU " "Found entity 2: ALU" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724348014005 ""} { "Info" "ISGN_ENTITY_NAME" "3 ALUControl " "Found entity 3: ALUControl" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724348014005 ""} { "Info" "ISGN_ENTITY_NAME" "4 Control " "Found entity 4: Control" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724348014005 ""} { "Info" "ISGN_ENTITY_NAME" "5 DataMemory " "Found entity 5: DataMemory" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724348014005 ""} { "Info" "ISGN_ENTITY_NAME" "6 Datapath " "Found entity 6: Datapath" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724348014005 ""} { "Info" "ISGN_ENTITY_NAME" "7 Display " "Found entity 7: Display" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724348014005 ""} { "Info" "ISGN_ENTITY_NAME" "8 ImmGen " "Found entity 8: ImmGen" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 298 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724348014005 ""} { "Info" "ISGN_ENTITY_NAME" "9 InstructionMemory " "Found entity 9: InstructionMemory" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 324 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724348014005 ""} { "Info" "ISGN_ENTITY_NAME" "10 Mux " "Found entity 10: Mux" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 357 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724348014005 ""} { "Info" "ISGN_ENTITY_NAME" "11 PC " "Found entity 11: PC" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 378 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724348014005 ""} { "Info" "ISGN_ENTITY_NAME" "12 Registers " "Found entity 12: Registers" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 398 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724348014005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014005 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE2_115.v(209) " "Verilog HDL Module Instantiation warning at DE2_115.v(209): ignored dangling comma in List of Port Connections" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 209 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1724348014028 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE2_115.v 1 1 " "Using design file DE2_115.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724348014028 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1724348014028 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724348014032 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG DE2_115.v(18) " "Output port \"LEDG\" at DE2_115.v(18) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE2_115.v(19) " "Output port \"LEDR\" at DE2_115.v(19) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE2_115.v(67) " "Output port \"VGA_B\" at DE2_115.v(67) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE2_115.v(70) " "Output port \"VGA_G\" at DE2_115.v(70) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE2_115.v(72) " "Output port \"VGA_R\" at DE2_115.v(72) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_DATA DE2_115.v(106) " "Output port \"ENET0_TX_DATA\" at DE2_115.v(106) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_DATA DE2_115.v(125) " "Output port \"ENET1_TX_DATA\" at DE2_115.v(125) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 125 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR DE2_115.v(137) " "Output port \"OTG_ADDR\" at DE2_115.v(137) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE2_115.v(149) " "Output port \"DRAM_ADDR\" at DE2_115.v(149) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 149 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE2_115.v(150) " "Output port \"DRAM_BA\" at DE2_115.v(150) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM DE2_115.v(156) " "Output port \"DRAM_DQM\" at DE2_115.v(156) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR DE2_115.v(161) " "Output port \"SRAM_ADDR\" at DE2_115.v(161) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE2_115.v(170) " "Output port \"FL_ADDR\" at DE2_115.v(170) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT DE2_115.v(15) " "Output port \"SMA_CLKOUT\" at DE2_115.v(15) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON DE2_115.v(41) " "Output port \"LCD_BLON\" at DE2_115.v(41) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE2_115.v(43) " "Output port \"LCD_EN\" at DE2_115.v(43) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON DE2_115.v(44) " "Output port \"LCD_ON\" at DE2_115.v(44) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE2_115.v(45) " "Output port \"LCD_RS\" at DE2_115.v(45) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE2_115.v(46) " "Output port \"LCD_RW\" at DE2_115.v(46) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_RTS DE2_115.v(50) " "Output port \"UART_RTS\" at DE2_115.v(50) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2_115.v(52) " "Output port \"UART_TXD\" at DE2_115.v(52) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE2_115.v(61) " "Output port \"SD_CLK\" at DE2_115.v(61) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE2_115.v(68) " "Output port \"VGA_BLANK_N\" at DE2_115.v(68) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK DE2_115.v(69) " "Output port \"VGA_CLK\" at DE2_115.v(69) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE2_115.v(71) " "Output port \"VGA_HS\" at DE2_115.v(71) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE2_115.v(73) " "Output port \"VGA_SYNC_N\" at DE2_115.v(73) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE2_115.v(74) " "Output port \"VGA_VS\" at DE2_115.v(74) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE2_115.v(80) " "Output port \"AUD_DACDAT\" at DE2_115.v(80) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE2_115.v(82) " "Output port \"AUD_XCK\" at DE2_115.v(82) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK DE2_115.v(85) " "Output port \"EEP_I2C_SCLK\" at DE2_115.v(85) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE2_115.v(89) " "Output port \"I2C_SCLK\" at DE2_115.v(89) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_GTX_CLK DE2_115.v(93) " "Output port \"ENET0_GTX_CLK\" at DE2_115.v(93) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_MDC DE2_115.v(96) " "Output port \"ENET0_MDC\" at DE2_115.v(96) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_RST_N DE2_115.v(98) " "Output port \"ENET0_RST_N\" at DE2_115.v(98) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_EN DE2_115.v(107) " "Output port \"ENET0_TX_EN\" at DE2_115.v(107) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_ER DE2_115.v(108) " "Output port \"ENET0_TX_ER\" at DE2_115.v(108) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_GTX_CLK DE2_115.v(112) " "Output port \"ENET1_GTX_CLK\" at DE2_115.v(112) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_MDC DE2_115.v(115) " "Output port \"ENET1_MDC\" at DE2_115.v(115) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_RST_N DE2_115.v(117) " "Output port \"ENET1_RST_N\" at DE2_115.v(117) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_EN DE2_115.v(126) " "Output port \"ENET1_TX_EN\" at DE2_115.v(126) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 126 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_ER DE2_115.v(127) " "Output port \"ENET1_TX_ER\" at DE2_115.v(127) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 127 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE2_115.v(133) " "Output port \"TD_RESET_N\" at DE2_115.v(133) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N DE2_115.v(138) " "Output port \"OTG_CS_N\" at DE2_115.v(138) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N DE2_115.v(141) " "Output port \"OTG_RD_N\" at DE2_115.v(141) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N DE2_115.v(142) " "Output port \"OTG_RST_N\" at DE2_115.v(142) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 142 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WE_N DE2_115.v(143) " "Output port \"OTG_WE_N\" at DE2_115.v(143) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 143 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE2_115.v(151) " "Output port \"DRAM_CAS_N\" at DE2_115.v(151) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE2_115.v(152) " "Output port \"DRAM_CKE\" at DE2_115.v(152) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE2_115.v(153) " "Output port \"DRAM_CLK\" at DE2_115.v(153) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE2_115.v(154) " "Output port \"DRAM_CS_N\" at DE2_115.v(154) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE2_115.v(157) " "Output port \"DRAM_RAS_N\" at DE2_115.v(157) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE2_115.v(158) " "Output port \"DRAM_WE_N\" at DE2_115.v(158) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 158 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N DE2_115.v(162) " "Output port \"SRAM_CE_N\" at DE2_115.v(162) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 162 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N DE2_115.v(164) " "Output port \"SRAM_LB_N\" at DE2_115.v(164) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N DE2_115.v(165) " "Output port \"SRAM_OE_N\" at DE2_115.v(165) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N DE2_115.v(166) " "Output port \"SRAM_UB_N\" at DE2_115.v(166) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 166 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N DE2_115.v(167) " "Output port \"SRAM_WE_N\" at DE2_115.v(167) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 167 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE2_115.v(171) " "Output port \"FL_CE_N\" at DE2_115.v(171) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE2_115.v(173) " "Output port \"FL_OE_N\" at DE2_115.v(173) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 173 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE2_115.v(174) " "Output port \"FL_RST_N\" at DE2_115.v(174) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE2_115.v(176) " "Output port \"FL_WE_N\" at DE2_115.v(176) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N DE2_115.v(178) " "Output port \"FL_WP_N\" at DE2_115.v(178) has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 178 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724348014033 "|DE2_115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:datapath " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:datapath\"" {  } { { "DE2_115.v" "datapath" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724348014037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add Datapath:datapath\|Add:add0 " "Elaborating entity \"Add\" for hierarchy \"Datapath:datapath\|Add:add0\"" {  } { { "Verilog1.v" "add0" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724348014042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:datapath\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"Datapath:datapath\|ALU:alu\"" {  } { { "Verilog1.v" "alu" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724348014043 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Verilog1.v(37) " "Verilog HDL Case Statement warning at Verilog1.v(37): case item expression covers a value already covered by a previous case item" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 37 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1724348014044 "|DE2_115|Datapath:datapath|ALU:alu"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Verilog1.v(38) " "Verilog HDL Case Statement warning at Verilog1.v(38): case item expression covers a value already covered by a previous case item" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 38 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1724348014044 "|DE2_115|Datapath:datapath|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl Datapath:datapath\|ALUControl:alucontrol " "Elaborating entity \"ALUControl\" for hierarchy \"Datapath:datapath\|ALUControl:alucontrol\"" {  } { { "Verilog1.v" "alucontrol" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724348014046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Datapath:datapath\|Control:control " "Elaborating entity \"Control\" for hierarchy \"Datapath:datapath\|Control:control\"" {  } { { "Verilog1.v" "control" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724348014047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory Datapath:datapath\|DataMemory:datamemory " "Elaborating entity \"DataMemory\" for hierarchy \"Datapath:datapath\|DataMemory:datamemory\"" {  } { { "Verilog1.v" "datamemory" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724348014049 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readData Verilog1.v(168) " "Verilog HDL Always Construct warning at Verilog1.v(168): inferring latch(es) for variable \"readData\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724348014055 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[31\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014066 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[30\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014067 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[29\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014068 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[28\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014069 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[27\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[26\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014070 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[25\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014071 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[24\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014072 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[23\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014073 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[22\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014074 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[21\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014075 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[20\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014076 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[19\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[18\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014077 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[17\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014078 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[16\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014079 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[15\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014080 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[14\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014081 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[13\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014082 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[12\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014083 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[11\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014084 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014085 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014085 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014085 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014085 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014085 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014085 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014085 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014085 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014085 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014085 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014085 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014085 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014085 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014085 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014085 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014085 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014085 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014085 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014085 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[10\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014085 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014085 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014085 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014085 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014085 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014085 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014085 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014085 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014086 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014086 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014086 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014086 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014086 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014086 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014086 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014086 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014086 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014086 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014086 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014086 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014086 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014086 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014086 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014086 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014086 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014086 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014086 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014086 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014086 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014086 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014086 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014086 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[9\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014086 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014086 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014086 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014086 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014086 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014087 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014087 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014087 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014087 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014087 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014087 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014087 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014087 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014087 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014087 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014087 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014087 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014087 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014087 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014087 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014087 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014087 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014087 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014087 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014087 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014087 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014087 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014087 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014087 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014087 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014087 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014087 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[8\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014087 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[7\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014088 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[6\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014089 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014090 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014090 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014090 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014090 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014090 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014090 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014090 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014090 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014090 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014090 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014090 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014090 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014090 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014090 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014090 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014090 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014090 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014090 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014090 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014090 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014090 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014090 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014090 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014090 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014090 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[5\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014091 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[4\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014092 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[3\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014093 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[2\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014094 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[1\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[0\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[1\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[2\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[3\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[4\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[5\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[6\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[7\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[8\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[9\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[10\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[11\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[12\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[13\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[14\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[15\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[16\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[17\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[18\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[19\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[20\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[21\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[22\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[23\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[24\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[25\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[26\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[27\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[28\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014095 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[29\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014096 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[30\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014096 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[31\] Verilog1.v(203) " "Inferred latch for \"memory\[0\]\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014096 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[0\] Verilog1.v(203) " "Inferred latch for \"readData\[0\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014096 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[1\] Verilog1.v(203) " "Inferred latch for \"readData\[1\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014096 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[2\] Verilog1.v(203) " "Inferred latch for \"readData\[2\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014096 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[3\] Verilog1.v(203) " "Inferred latch for \"readData\[3\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014096 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[4\] Verilog1.v(203) " "Inferred latch for \"readData\[4\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014096 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[5\] Verilog1.v(203) " "Inferred latch for \"readData\[5\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014096 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[6\] Verilog1.v(203) " "Inferred latch for \"readData\[6\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014096 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[7\] Verilog1.v(203) " "Inferred latch for \"readData\[7\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014096 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[8\] Verilog1.v(203) " "Inferred latch for \"readData\[8\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014096 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[9\] Verilog1.v(203) " "Inferred latch for \"readData\[9\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014096 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[10\] Verilog1.v(203) " "Inferred latch for \"readData\[10\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014096 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[11\] Verilog1.v(203) " "Inferred latch for \"readData\[11\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014096 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[12\] Verilog1.v(203) " "Inferred latch for \"readData\[12\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014096 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[13\] Verilog1.v(203) " "Inferred latch for \"readData\[13\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014096 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[14\] Verilog1.v(203) " "Inferred latch for \"readData\[14\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014096 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[15\] Verilog1.v(203) " "Inferred latch for \"readData\[15\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014096 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[16\] Verilog1.v(203) " "Inferred latch for \"readData\[16\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014096 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[17\] Verilog1.v(203) " "Inferred latch for \"readData\[17\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014096 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[18\] Verilog1.v(203) " "Inferred latch for \"readData\[18\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014096 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[19\] Verilog1.v(203) " "Inferred latch for \"readData\[19\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014096 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[20\] Verilog1.v(203) " "Inferred latch for \"readData\[20\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014096 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[21\] Verilog1.v(203) " "Inferred latch for \"readData\[21\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014096 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[22\] Verilog1.v(203) " "Inferred latch for \"readData\[22\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014096 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[23\] Verilog1.v(203) " "Inferred latch for \"readData\[23\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014096 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[24\] Verilog1.v(203) " "Inferred latch for \"readData\[24\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014097 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[25\] Verilog1.v(203) " "Inferred latch for \"readData\[25\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014097 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[26\] Verilog1.v(203) " "Inferred latch for \"readData\[26\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014097 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[27\] Verilog1.v(203) " "Inferred latch for \"readData\[27\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014097 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[28\] Verilog1.v(203) " "Inferred latch for \"readData\[28\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014097 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[29\] Verilog1.v(203) " "Inferred latch for \"readData\[29\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014097 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[30\] Verilog1.v(203) " "Inferred latch for \"readData\[30\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014097 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[31\] Verilog1.v(203) " "Inferred latch for \"readData\[31\]\" at Verilog1.v(203)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014097 "|DE2_115|Datapath:datapath|DataMemory:datamemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen Datapath:datapath\|ImmGen:immgen " "Elaborating entity \"ImmGen\" for hierarchy \"Datapath:datapath\|ImmGen:immgen\"" {  } { { "Verilog1.v" "immgen" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724348014127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory Datapath:datapath\|InstructionMemory:instructionmemory " "Elaborating entity \"InstructionMemory\" for hierarchy \"Datapath:datapath\|InstructionMemory:instructionmemory\"" {  } { { "Verilog1.v" "instructionmemory" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724348014129 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory\[10..31\] 0 Verilog1.v(330) " "Net \"memory\[10..31\]\" at Verilog1.v(330) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 330 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724348014131 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[0\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[0\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[1\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[1\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[2\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[2\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[3\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[3\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[4\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[4\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[5\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[5\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[6\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[6\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[7\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[7\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[8\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[8\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[9\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[9\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[10\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[10\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[11\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[11\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[12\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[12\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[13\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[13\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[14\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[14\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[15\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[15\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[16\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[16\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[17\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[17\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[18\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[18\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[19\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[19\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[20\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[20\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[21\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[21\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[22\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[22\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[23\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[23\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[24\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[24\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[25\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[25\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[26\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[26\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[27\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[27\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[28\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[28\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[29\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[29\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[30\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[30\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[31\] Verilog1.v(333) " "Inferred latch for \"memory\[9\]\[31\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[0\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[0\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[1\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[1\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[2\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[2\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[3\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[3\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[4\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[4\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[5\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[5\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[6\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[6\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[7\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[7\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[8\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[8\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[9\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[9\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[10\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[10\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[11\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[11\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[12\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[12\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[13\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[13\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[14\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[14\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014132 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[15\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[15\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[16\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[16\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[17\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[17\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[18\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[18\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[19\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[19\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[20\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[20\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[21\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[21\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[22\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[22\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[23\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[23\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[24\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[24\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[25\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[25\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[26\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[26\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[27\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[27\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[28\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[28\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[29\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[29\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[30\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[30\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[31\] Verilog1.v(333) " "Inferred latch for \"memory\[8\]\[31\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[0\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[0\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[1\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[1\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[2\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[2\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[3\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[3\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[4\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[4\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[5\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[5\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[6\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[6\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[7\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[7\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[8\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[8\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[9\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[9\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[10\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[10\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[11\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[11\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[12\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[12\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[13\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[13\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[14\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[14\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[15\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[15\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[16\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[16\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[17\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[17\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[18\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[18\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[19\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[19\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[20\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[20\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[21\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[21\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[22\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[22\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[23\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[23\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[24\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[24\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[25\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[25\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[26\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[26\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[27\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[27\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[28\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[28\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[29\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[29\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[30\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[30\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[31\] Verilog1.v(333) " "Inferred latch for \"memory\[7\]\[31\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[0\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[0\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[1\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[1\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[2\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[2\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[3\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[3\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[4\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[4\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[5\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[5\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[6\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[6\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[7\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[7\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[8\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[8\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[9\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[9\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[10\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[10\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[11\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[11\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014133 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[12\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[12\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[13\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[13\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[14\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[14\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[15\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[15\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[16\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[16\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[17\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[17\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[18\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[18\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[19\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[19\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[20\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[20\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[21\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[21\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[22\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[22\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[23\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[23\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[24\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[24\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[25\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[25\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[26\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[26\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[27\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[27\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[28\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[28\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[29\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[29\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[30\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[30\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[31\] Verilog1.v(333) " "Inferred latch for \"memory\[6\]\[31\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[0\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[0\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[1\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[1\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[2\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[2\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[3\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[3\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[4\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[4\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[5\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[5\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[6\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[6\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[7\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[7\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[8\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[8\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[9\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[9\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[10\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[10\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[11\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[11\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[12\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[12\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[13\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[13\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[14\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[14\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[15\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[15\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[16\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[16\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[17\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[17\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[18\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[18\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[19\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[19\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[20\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[20\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[21\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[21\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[22\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[22\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[23\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[23\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[24\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[24\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[25\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[25\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[26\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[26\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[27\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[27\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[28\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[28\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[29\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[29\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[30\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[30\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[31\] Verilog1.v(333) " "Inferred latch for \"memory\[5\]\[31\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[0\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[0\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[1\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[1\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[2\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[2\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[3\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[3\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[4\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[4\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[5\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[5\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[6\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[6\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[7\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[7\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[8\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[8\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[9\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[9\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014134 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[10\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[10\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[11\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[11\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[12\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[12\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[13\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[13\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[14\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[14\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[15\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[15\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[16\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[16\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[17\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[17\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[18\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[18\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[19\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[19\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[20\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[20\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[21\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[21\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[22\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[22\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[23\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[23\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[24\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[24\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[25\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[25\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[26\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[26\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[27\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[27\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[28\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[28\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[29\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[29\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[30\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[30\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[31\] Verilog1.v(333) " "Inferred latch for \"memory\[4\]\[31\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[0\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[0\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[1\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[1\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[2\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[2\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[3\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[3\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[4\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[4\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[5\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[5\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[6\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[6\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[7\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[7\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[8\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[8\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[9\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[9\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[10\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[10\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[11\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[11\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[12\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[12\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[13\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[13\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[14\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[14\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[15\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[15\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[16\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[16\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[17\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[17\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[18\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[18\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[19\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[19\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[20\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[20\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[21\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[21\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[22\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[22\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[23\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[23\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[24\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[24\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[25\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[25\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[26\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[26\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[27\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[27\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[28\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[28\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[29\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[29\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[30\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[30\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[31\] Verilog1.v(333) " "Inferred latch for \"memory\[3\]\[31\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[0\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[0\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[1\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[1\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014135 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[2\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[2\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[3\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[3\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[4\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[4\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[5\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[5\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[6\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[6\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[7\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[7\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[8\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[8\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[9\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[9\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[10\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[10\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[11\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[11\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[12\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[12\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[13\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[13\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[14\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[14\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[15\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[15\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[16\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[16\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[17\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[17\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[18\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[18\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[19\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[19\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[20\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[20\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[21\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[21\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[22\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[22\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[23\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[23\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[24\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[24\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[25\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[25\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[26\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[26\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[27\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[27\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[28\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[28\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[29\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[29\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[30\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[30\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[31\] Verilog1.v(333) " "Inferred latch for \"memory\[2\]\[31\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[0\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[0\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[1\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[1\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[2\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[2\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[3\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[3\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[4\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[4\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[5\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[5\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[6\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[6\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[7\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[7\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[8\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[8\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[9\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[9\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[10\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[10\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[11\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[11\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[12\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[12\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[13\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[13\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[14\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[14\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[15\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[15\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[16\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[16\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[17\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[17\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[18\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[18\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[19\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[19\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[20\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[20\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[21\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[21\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[22\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[22\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[23\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[23\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[24\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[24\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[25\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[25\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[26\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[26\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[27\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[27\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014136 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[28\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[28\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[29\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[29\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[30\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[30\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[31\] Verilog1.v(333) " "Inferred latch for \"memory\[1\]\[31\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[0\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[0\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[1\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[1\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[2\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[2\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[3\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[3\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[4\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[4\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[5\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[5\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[6\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[6\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[7\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[7\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[8\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[8\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[9\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[9\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[10\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[10\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[11\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[11\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[12\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[12\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[13\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[13\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[14\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[14\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[15\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[15\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[16\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[16\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[17\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[17\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[18\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[18\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[19\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[19\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[20\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[20\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[21\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[21\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[22\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[22\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[23\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[23\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[24\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[24\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[25\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[25\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[26\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[26\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[27\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[27\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[28\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[28\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[29\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[29\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[30\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[30\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[31\] Verilog1.v(333) " "Inferred latch for \"memory\[0\]\[31\]\" at Verilog1.v(333)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014137 "|DE2_115|Datapath:datapath|InstructionMemory:instructionmemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Datapath:datapath\|Mux:mux0 " "Elaborating entity \"Mux\" for hierarchy \"Datapath:datapath\|Mux:mux0\"" {  } { { "Verilog1.v" "mux0" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724348014149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Datapath:datapath\|PC:pc " "Elaborating entity \"PC\" for hierarchy \"Datapath:datapath\|PC:pc\"" {  } { { "Verilog1.v" "pc" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724348014151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers Datapath:datapath\|Registers:registers " "Elaborating entity \"Registers\" for hierarchy \"Datapath:datapath\|Registers:registers\"" {  } { { "Verilog1.v" "registers" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724348014153 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[31\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014164 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[30\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014165 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[29\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014166 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[28\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[27\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014167 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[26\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014168 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[25\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014169 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[24\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014170 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[23\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014171 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[22\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[21\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014172 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[20\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014173 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[19\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014174 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[18\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014175 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[17\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014176 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[16\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014177 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[15\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[14\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014178 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[13\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014179 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[12\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014180 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[11\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014181 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[10\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014182 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[9\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014183 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[8\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014184 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[7\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014185 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[6\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014186 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[5\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014187 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[4\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014188 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[3\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014189 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[2\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014190 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[1\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[0\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[0\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[1\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[1\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[2\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[2\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[3\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[3\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[4\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[4\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[5\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[5\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[6\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[6\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[7\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[7\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[8\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[8\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[9\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[9\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[10\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[10\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[11\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[11\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[12\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[12\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[13\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[13\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[14\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[14\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[15\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[15\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[16\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[16\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[17\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[17\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014191 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[18\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[18\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014192 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[19\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[19\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014192 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[20\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[20\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014192 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[21\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[21\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014192 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[22\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[22\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014192 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[23\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[23\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014192 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[24\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[24\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014192 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[25\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[25\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014192 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[26\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[26\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014192 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[27\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[27\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014192 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[28\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[28\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014192 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[29\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[29\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014192 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[30\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[30\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014192 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[31\] Verilog1.v(451) " "Inferred latch for \"registers\[0\]\[31\]\" at Verilog1.v(451)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014192 "|DE2_115|Datapath:datapath|Registers:registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:display " "Elaborating entity \"Display\" for hierarchy \"Display:display\"" {  } { { "DE2_115.v" "display" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724348014215 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 Verilog1.v(261) " "Verilog HDL Always Construct warning at Verilog1.v(261): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 261 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724348014216 "|DE2_115|Display:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 Verilog1.v(261) " "Verilog HDL Always Construct warning at Verilog1.v(261): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 261 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724348014216 "|DE2_115|Display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] Verilog1.v(262) " "Inferred latch for \"HEX1\[0\]\" at Verilog1.v(262)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014216 "|DE2_115|Display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] Verilog1.v(262) " "Inferred latch for \"HEX1\[1\]\" at Verilog1.v(262)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014216 "|DE2_115|Display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] Verilog1.v(262) " "Inferred latch for \"HEX1\[2\]\" at Verilog1.v(262)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014216 "|DE2_115|Display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] Verilog1.v(262) " "Inferred latch for \"HEX1\[3\]\" at Verilog1.v(262)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014217 "|DE2_115|Display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] Verilog1.v(262) " "Inferred latch for \"HEX1\[4\]\" at Verilog1.v(262)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014217 "|DE2_115|Display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] Verilog1.v(262) " "Inferred latch for \"HEX1\[5\]\" at Verilog1.v(262)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014217 "|DE2_115|Display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] Verilog1.v(262) " "Inferred latch for \"HEX1\[6\]\" at Verilog1.v(262)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014217 "|DE2_115|Display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] Verilog1.v(262) " "Inferred latch for \"HEX0\[0\]\" at Verilog1.v(262)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014217 "|DE2_115|Display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] Verilog1.v(262) " "Inferred latch for \"HEX0\[1\]\" at Verilog1.v(262)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014217 "|DE2_115|Display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] Verilog1.v(262) " "Inferred latch for \"HEX0\[2\]\" at Verilog1.v(262)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014217 "|DE2_115|Display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] Verilog1.v(262) " "Inferred latch for \"HEX0\[3\]\" at Verilog1.v(262)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014217 "|DE2_115|Display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] Verilog1.v(262) " "Inferred latch for \"HEX0\[4\]\" at Verilog1.v(262)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014217 "|DE2_115|Display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] Verilog1.v(262) " "Inferred latch for \"HEX0\[5\]\" at Verilog1.v(262)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014217 "|DE2_115|Display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] Verilog1.v(262) " "Inferred latch for \"HEX0\[6\]\" at Verilog1.v(262)" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348014217 "|DE2_115|Display:display"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display\|Mod0\"" {  } { { "Verilog1.v" "Mod0" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 263 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348021171 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display\|Div0\"" {  } { { "Verilog1.v" "Div0" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 276 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348021171 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1724348021171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Display:display\|lpm_divide:Mod0\"" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 263 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724348021191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display\|lpm_divide:Mod0 " "Instantiated megafunction \"Display:display\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 30 " "Parameter \"LPM_WIDTHN\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724348021191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724348021191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724348021191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724348021191 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 263 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724348021191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1bm " "Found entity 1: lpm_divide_1bm" {  } { { "db/lpm_divide_1bm.tdf" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/db/lpm_divide_1bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724348021208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348021208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724348021209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348021209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/db/alt_u_div_07f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724348021218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348021218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724348021238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348021238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724348021256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348021256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Display:display\|lpm_divide:Div0\"" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 276 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724348021258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display\|lpm_divide:Div0 " "Instantiated megafunction \"Display:display\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 30 " "Parameter \"LPM_WIDTHN\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724348021258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724348021258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724348021258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724348021258 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 276 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724348021258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/db/lpm_divide_uim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724348021275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348021275 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "bidirectional pin \"EX_IO\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "bidirectional pin \"EX_IO\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "bidirectional pin \"EX_IO\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "bidirectional pin \"EX_IO\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "bidirectional pin \"EX_IO\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "bidirectional pin \"EX_IO\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "bidirectional pin \"EX_IO\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "bidirectional pin \"EEP_I2C_SDAT\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 90 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "bidirectional pin \"ENET0_MDIO\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET1_MDIO " "bidirectional pin \"ENET1_MDIO\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "bidirectional pin \"OTG_DATA\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "bidirectional pin \"OTG_DATA\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "bidirectional pin \"OTG_DATA\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "bidirectional pin \"OTG_DATA\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "bidirectional pin \"OTG_DATA\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "bidirectional pin \"OTG_DATA\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "bidirectional pin \"OTG_DATA\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "bidirectional pin \"OTG_DATA\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "bidirectional pin \"OTG_DATA\[8\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "bidirectional pin \"OTG_DATA\[9\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "bidirectional pin \"OTG_DATA\[10\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "bidirectional pin \"OTG_DATA\[11\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "bidirectional pin \"OTG_DATA\[12\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "bidirectional pin \"OTG_DATA\[13\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "bidirectional pin \"OTG_DATA\[14\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "bidirectional pin \"OTG_DATA\[15\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "bidirectional pin \"DRAM_DQ\[16\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "bidirectional pin \"DRAM_DQ\[17\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "bidirectional pin \"DRAM_DQ\[18\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "bidirectional pin \"DRAM_DQ\[19\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "bidirectional pin \"DRAM_DQ\[20\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "bidirectional pin \"DRAM_DQ\[21\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "bidirectional pin \"DRAM_DQ\[22\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "bidirectional pin \"DRAM_DQ\[23\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "bidirectional pin \"DRAM_DQ\[24\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "bidirectional pin \"DRAM_DQ\[25\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "bidirectional pin \"DRAM_DQ\[26\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "bidirectional pin \"DRAM_DQ\[27\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "bidirectional pin \"DRAM_DQ\[28\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "bidirectional pin \"DRAM_DQ\[29\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "bidirectional pin \"DRAM_DQ\[30\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "bidirectional pin \"DRAM_DQ\[31\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "bidirectional pin \"SRAM_DQ\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "bidirectional pin \"SRAM_DQ\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "bidirectional pin \"SRAM_DQ\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "bidirectional pin \"SRAM_DQ\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "bidirectional pin \"SRAM_DQ\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "bidirectional pin \"SRAM_DQ\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "bidirectional pin \"SRAM_DQ\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "bidirectional pin \"SRAM_DQ\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "bidirectional pin \"SRAM_DQ\[8\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "bidirectional pin \"SRAM_DQ\[9\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "bidirectional pin \"SRAM_DQ\[10\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "bidirectional pin \"SRAM_DQ\[11\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "bidirectional pin \"SRAM_DQ\[12\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "bidirectional pin \"SRAM_DQ\[13\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "bidirectional pin \"SRAM_DQ\[14\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "bidirectional pin \"SRAM_DQ\[15\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "bidirectional pin \"FL_DQ\[0\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "bidirectional pin \"FL_DQ\[1\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "bidirectional pin \"FL_DQ\[2\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "bidirectional pin \"FL_DQ\[3\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "bidirectional pin \"FL_DQ\[4\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "bidirectional pin \"FL_DQ\[5\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "bidirectional pin \"FL_DQ\[6\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "bidirectional pin \"FL_DQ\[7\]\" has no driver" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724348022296 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1724348022296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[15\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[15\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[15\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[15\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[15\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[15\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[15\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[15\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[15\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[14\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[14\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[14\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[14\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[14\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[14\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[14\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[14\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[0\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[0\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[0\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[0\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[0\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[0\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[0\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[0\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[0\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[13\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[13\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[13\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[13\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022312 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[13\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[13\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[13\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[13\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[12\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[12\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[12\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[12\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[12\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[12\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[12\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[12\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[1\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[1\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[1\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[1\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[1\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[1\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[1\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[1\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[1\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[11\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[11\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[11\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[11\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[11\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[11\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[11\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[11\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[10\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[10\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[10\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[10\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[10\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[10\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[10\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[10\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[9\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[9\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[9\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[9\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[9\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022313 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[9\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[9\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[9\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[8\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[8\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[8\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[8\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[8\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[8\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[8\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[8\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[2\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[2\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[2\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[2\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[2\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[2\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[2\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[2\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[2\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[7\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[7\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[7\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[7\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[7\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[7\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[7\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[7\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[6\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[6\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[6\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[6\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[6\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[6\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[6\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[6\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[5\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[5\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[5\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[5\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[5\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[5\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[5\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022314 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[5\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[4\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[4\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[4\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[4\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[4\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[4\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[4\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[4\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[3\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[3\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[3\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[3\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[3\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[3\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[3\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[3\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[3\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[14\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[13\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[12\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[11\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[10\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[9\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[8\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[7\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[6\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[5\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[4\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[30\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[30\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[30\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[30\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[30\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[30\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[30\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[30\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[30\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[31\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[31\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[31\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[31\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[31\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022315 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[31\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[31\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[31\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[31\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[16\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[16\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[16\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[16\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[16\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[16\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[16\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[16\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[16\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[17\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[17\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[17\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[17\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[17\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[17\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[17\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[17\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[17\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[18\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[18\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[18\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[18\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[18\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[18\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[18\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[18\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[18\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[19\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[19\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[19\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[19\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[19\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[19\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[19\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[19\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[19\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[20\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[20\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022316 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[20\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[20\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[20\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[20\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[20\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[20\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[20\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[21\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[21\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[21\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[21\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[21\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[21\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[21\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[21\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[21\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[22\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[22\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[22\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[22\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[22\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[22\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[22\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[22\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[22\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[23\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[23\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[23\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[23\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[23\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[23\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[23\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[23\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[23\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[24\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[24\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[24\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[24\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[24\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[24\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022317 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[24\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[24\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[24\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[25\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[25\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[25\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[25\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[25\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[25\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[25\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[25\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[25\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[26\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[26\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[26\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[26\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[26\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[26\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[26\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[26\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[26\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[27\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[27\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[27\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[27\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[27\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[27\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[27\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[27\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[27\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[28\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[28\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[28\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[28\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[28\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[28\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[28\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[28\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[28\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[6\]\[29\] " "Latch Datapath:datapath\|Registers:registers\|registers\[6\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022318 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[0\]\[29\] " "Latch Datapath:datapath\|Registers:registers\|registers\[0\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[2\]\[29\] " "Latch Datapath:datapath\|Registers:registers\|registers\[2\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[4\]\[29\] " "Latch Datapath:datapath\|Registers:registers\|registers\[4\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[1\]\[29\] " "Latch Datapath:datapath\|Registers:registers\|registers\[1\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[7\]\[29\] " "Latch Datapath:datapath\|Registers:registers\|registers\[7\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[3\]\[29\] " "Latch Datapath:datapath\|Registers:registers\|registers\[3\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[5\]\[29\] " "Latch Datapath:datapath\|Registers:registers\|registers\[5\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|Registers:registers\|registers\[8\]\[29\] " "Latch Datapath:datapath\|Registers:registers\|registers\[8\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Control:control\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Control:control\|WideOr1" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 451 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022319 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022320 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|readData\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|readData\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022320 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022320 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022320 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022320 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022320 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022320 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022320 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022320 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022320 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022320 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022320 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022320 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022320 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022320 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022320 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022320 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022320 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022320 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022320 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022320 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022320 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022320 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022320 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022320 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022321 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022321 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022321 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022321 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022321 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022321 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022321 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022321 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[15\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022321 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022321 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022321 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022321 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022321 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022321 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022321 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022321 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022321 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022321 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022321 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022321 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022321 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022321 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022321 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022321 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022322 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022322 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022322 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022322 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022322 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022322 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022322 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022322 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022322 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022322 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022322 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022322 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022322 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022322 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022322 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022322 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[14\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022322 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022322 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022322 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022322 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022322 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022322 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022322 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022322 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022322 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022323 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022323 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022323 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022323 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022323 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022323 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022323 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022323 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022323 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022323 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022323 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022323 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022323 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022323 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022323 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022323 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022323 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022323 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022323 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022323 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022323 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022323 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022323 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[0\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022323 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022323 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022324 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022324 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022324 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022324 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022324 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022324 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022324 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022324 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022324 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022324 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022324 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022324 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022324 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022324 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022324 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022324 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022324 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022324 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022324 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022324 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022324 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022324 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022324 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022324 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022324 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022325 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022325 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022325 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022325 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022325 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[13\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022325 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022325 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022325 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022325 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022325 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022325 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022325 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022325 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022325 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022325 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022325 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022325 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022325 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022325 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022325 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022325 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022325 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022325 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022325 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022325 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022326 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022326 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022326 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022326 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022326 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022326 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022326 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022326 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022326 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022326 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022326 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022326 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[12\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022326 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022326 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022326 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022326 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022326 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022326 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022326 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022326 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022326 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022326 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022326 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022326 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022327 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022327 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022327 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022327 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022327 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022327 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022327 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022327 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022327 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022327 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022327 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022327 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022327 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022327 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022327 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022327 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022327 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022327 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022327 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022327 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[1\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022327 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022327 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022327 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022327 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022327 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022328 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022328 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022328 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022328 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022328 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022328 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022328 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022328 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022328 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022328 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022328 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022328 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022328 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022328 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022328 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022328 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022328 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022328 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022328 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022328 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022328 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022328 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022328 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022328 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022328 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022329 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022329 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[11\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022329 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022329 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022329 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022329 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022329 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022329 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022329 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022329 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022329 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022329 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022329 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022329 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022329 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022329 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022329 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022329 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022329 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022329 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022329 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022329 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022329 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022329 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022329 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022330 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022330 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022330 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022330 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022330 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022330 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022330 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022330 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022330 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[10\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022330 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022330 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022330 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022330 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022330 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022330 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022330 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022330 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022330 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022330 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022330 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022330 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022330 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022330 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022330 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022330 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022331 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022331 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022331 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022331 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022331 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022331 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022331 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022331 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022331 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022331 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022331 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022331 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022331 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022331 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022331 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022331 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[9\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022331 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022331 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022331 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022331 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022331 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022331 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022331 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022331 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022332 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022332 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022332 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022332 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022332 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022332 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022332 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022332 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022332 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022332 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022332 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022332 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022332 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022332 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022332 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022332 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022332 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022332 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022332 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022332 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022332 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022332 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022332 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022332 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[8\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022332 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022333 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022333 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022333 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022333 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022333 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022333 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022333 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022333 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022333 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022333 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022333 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022333 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022333 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022333 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022333 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022333 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022333 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022333 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022333 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022333 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022333 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022333 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022333 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022333 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022333 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022334 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022334 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022334 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022334 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022334 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022334 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[2\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022334 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022334 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022334 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022334 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022334 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022334 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022334 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022334 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022334 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022334 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022334 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022334 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022334 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022334 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022334 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022334 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022334 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022334 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022334 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022335 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022335 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022335 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022335 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022335 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022335 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022335 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022335 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022335 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022335 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022335 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022335 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022335 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[7\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022335 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022335 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022335 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022335 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022335 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022335 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022335 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022335 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022335 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022335 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022335 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022336 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022336 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022336 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022336 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022336 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022336 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022336 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022336 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022336 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022336 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022336 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022336 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022336 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022336 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022336 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022336 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022336 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022336 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022336 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022336 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022336 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[6\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022336 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022336 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022336 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022336 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022337 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022337 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022337 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022337 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022337 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022337 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022337 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022337 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022337 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022337 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022337 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022337 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022337 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022337 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022337 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022337 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022337 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022337 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022337 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022337 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022337 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022337 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022337 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022337 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022338 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022338 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022338 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022338 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[5\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022338 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022338 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022338 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022338 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022338 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022338 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022338 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022338 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022338 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022338 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022338 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022338 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022338 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022338 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022338 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022338 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022338 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022338 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022338 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022338 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022338 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022339 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022339 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022339 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022339 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022339 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022339 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022339 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022339 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022339 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022339 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022339 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[4\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022339 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022339 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022339 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022339 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022339 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022339 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022339 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022339 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022339 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022339 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022339 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022339 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022339 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022339 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022340 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022340 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022340 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022340 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022340 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022340 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022340 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022340 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022340 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022340 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022340 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022340 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022340 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022340 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022340 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022340 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022340 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022340 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[3\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022340 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022340 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022340 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022340 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022340 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022340 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022340 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022340 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022341 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022341 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022341 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022341 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022341 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022341 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022341 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022341 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022341 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022341 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022341 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022341 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022341 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022341 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022341 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022341 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022341 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022341 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022341 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022341 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022341 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022341 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022341 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022341 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[30\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022342 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022342 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022342 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022342 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022342 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022342 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022342 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022342 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022342 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022342 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022342 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022342 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022342 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022342 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022342 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022342 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022342 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022342 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022342 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022342 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022342 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022342 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022342 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022342 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022342 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022343 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022343 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022343 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022343 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022343 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022343 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022343 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[31\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022343 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022343 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022343 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022343 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022343 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022343 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022343 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022343 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022343 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022343 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022343 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022343 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022343 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022343 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022343 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022343 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022343 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022344 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022344 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022344 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022344 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022344 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022344 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022344 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022344 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022344 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022344 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022344 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022344 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022344 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022344 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022344 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[16\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022344 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022344 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022344 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022344 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022344 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022344 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022344 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022344 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022344 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022345 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022345 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022345 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022345 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022345 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022345 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022345 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022345 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022345 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022345 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022345 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022345 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022345 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022345 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022345 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022345 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022345 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022345 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022345 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022345 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022345 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022345 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022345 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[17\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022345 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022345 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022346 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022346 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022346 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022346 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022346 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022346 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022346 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022346 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022346 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022346 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022346 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022346 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022346 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022346 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022346 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022346 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022346 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022346 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022346 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022346 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022346 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022346 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022346 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022346 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022346 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022347 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022347 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022347 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022347 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022347 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[18\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022347 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022347 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022347 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022347 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022347 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022347 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022347 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022347 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022347 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022347 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022347 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022347 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022347 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022347 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022347 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022347 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022347 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022347 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022347 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022348 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022348 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022348 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022348 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022348 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022348 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022348 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022348 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022348 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022348 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022348 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022348 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022348 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[19\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022348 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022348 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022348 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022348 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022348 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022348 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022348 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022348 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022348 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022348 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022348 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022348 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022349 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022349 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022349 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022349 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022349 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022349 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022349 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022349 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022349 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022349 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022349 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022349 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022349 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022349 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022349 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022349 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022349 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022349 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022349 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022349 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[20\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022349 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022349 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022349 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022349 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022350 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022350 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022350 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022350 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022350 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022350 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022350 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022350 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022350 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022350 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022350 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022350 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022350 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022350 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022350 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022350 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022350 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022350 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022350 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022350 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022350 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022350 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022350 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022350 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022350 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022351 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022351 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022351 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[21\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022351 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022351 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022351 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022351 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022351 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022351 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022351 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022351 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022351 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022351 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022351 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022351 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022351 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022351 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022351 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022351 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022351 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022351 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022351 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022351 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022351 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022352 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022352 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022352 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022352 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022352 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022352 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022352 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022352 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022352 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022352 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022352 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[22\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022352 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022352 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022352 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022352 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022352 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022352 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022352 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022352 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022352 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022352 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022352 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022352 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022352 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022352 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022353 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022353 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022353 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022353 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022353 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022353 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022353 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022353 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022353 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022353 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022353 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022353 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022353 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022353 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022353 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022353 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022353 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022353 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[23\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022353 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022353 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022353 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022353 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022353 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022353 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022353 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022354 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022354 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022354 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022354 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022354 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022354 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022354 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022354 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022354 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022354 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022354 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022354 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022354 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022354 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022354 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022354 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022354 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022354 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022354 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022354 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022354 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022354 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022354 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022354 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022355 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[24\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022355 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022355 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022355 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022355 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022355 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022355 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022355 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022355 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022355 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022355 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022355 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022355 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022355 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022355 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022355 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022355 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022355 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022355 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022355 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022355 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022355 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022355 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022355 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022356 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022356 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022356 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022356 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022356 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022356 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022356 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022356 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022356 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[25\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022356 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022356 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022356 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022356 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022356 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022356 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022356 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022356 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022356 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022356 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022356 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022356 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022356 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022356 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022356 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022356 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022357 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022357 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022357 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022357 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022357 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022357 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022357 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022357 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022357 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022357 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022357 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022357 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022357 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022357 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022357 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022357 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[26\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022357 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022357 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022357 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022357 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022357 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022357 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022357 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022357 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022357 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022358 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022358 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022358 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022358 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022358 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022358 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022358 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022358 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022358 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022358 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022358 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022358 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022358 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022358 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022358 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022358 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022358 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022358 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022358 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022358 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022358 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022358 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022358 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[27\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022358 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022359 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022359 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022359 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022359 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022359 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022359 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022359 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022359 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022359 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022359 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022359 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022359 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022359 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022359 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022359 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022359 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022359 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022359 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022359 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022359 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022359 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022359 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022359 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022359 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022359 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022360 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022360 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022360 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022360 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022360 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022360 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[28\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022360 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022360 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022360 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[9\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022360 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[8\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022360 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[7\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022360 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[6\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022360 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[5\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022360 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[4\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022360 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[2\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022360 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[3\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022360 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022360 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022360 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022360 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022360 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022360 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022360 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022360 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022361 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022361 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022361 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022361 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022361 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022361 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022361 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022361 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022361 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022361 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022361 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[31\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022361 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[30\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022361 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[29\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022361 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[29\] " "Latch Datapath:datapath\|DataMemory:datamemory\|memory\[28\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|PC:pc\|PCOut\[6\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|PC:pc\|PCOut\[6\]" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724348022361 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724348022361 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RTS GND " "Pin \"UART_RTS\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|UART_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|ENET0_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_MDC GND " "Pin \"ENET0_MDC\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|ENET0_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_RST_N GND " "Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|ENET0_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[0\] GND " "Pin \"ENET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|ENET0_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[1\] GND " "Pin \"ENET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|ENET0_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[2\] GND " "Pin \"ENET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|ENET0_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[3\] GND " "Pin \"ENET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|ENET0_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_EN GND " "Pin \"ENET0_TX_EN\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|ENET0_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|ENET0_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_GTX_CLK GND " "Pin \"ENET1_GTX_CLK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|ENET1_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_MDC GND " "Pin \"ENET1_MDC\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|ENET1_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_RST_N GND " "Pin \"ENET1_RST_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|ENET1_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[0\] GND " "Pin \"ENET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|ENET1_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[1\] GND " "Pin \"ENET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|ENET1_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[2\] GND " "Pin \"ENET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|ENET1_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[3\] GND " "Pin \"ENET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|ENET1_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_EN GND " "Pin \"ENET1_TX_EN\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|ENET1_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_ER GND " "Pin \"ENET1_TX_ER\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|ENET1_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WE_N GND " "Pin \"OTG_WE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|OTG_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724348024358 "|DE2_115|FL_WP_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1724348024358 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1724348024532 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1724348028486 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.map.smsg " "Generated suppressed messages file /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348028615 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724348028758 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724348028758 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "67 " "Design contains 67 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "No output dependent on input pin \"UART_CTS\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|UART_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|ENET0_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|ENET0_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|ENET0_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|ENET0_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|ENET0_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|ENET0_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|ENET0_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|ENET0_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "No output dependent on input pin \"ENET1_INT_N\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|ENET1_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|ENET1_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 118 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_COL " "No output dependent on input pin \"ENET1_RX_COL\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 119 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|ENET1_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CRS " "No output dependent on input pin \"ENET1_RX_CRS\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|ENET1_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[0\] " "No output dependent on input pin \"ENET1_RX_DATA\[0\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 121 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|ENET1_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[1\] " "No output dependent on input pin \"ENET1_RX_DATA\[1\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 121 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|ENET1_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[2\] " "No output dependent on input pin \"ENET1_RX_DATA\[2\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 121 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|ENET1_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[3\] " "No output dependent on input pin \"ENET1_RX_DATA\[3\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 121 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|ENET1_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 122 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_ER " "No output dependent on input pin \"ENET1_RX_ER\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|ENET1_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_TX_CLK " "No output dependent on input pin \"ENET1_TX_CLK\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|ENET1_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 130 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|OTG_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724348028891 "|DE2_115|FL_RY"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1724348028891 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5787 " "Implemented 5787 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724348028892 ""} { "Info" "ICUT_CUT_TM_OPINS" "228 " "Implemented 228 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724348028892 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "103 " "Implemented 103 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1724348028892 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5387 " "Implemented 5387 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724348028892 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724348028892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3147 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3147 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "497 " "Peak virtual memory: 497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724348028939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 14:33:48 2024 " "Processing ended: Thu Aug 22 14:33:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724348028939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724348028939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724348028939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724348028939 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1724348029886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724348029886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 22 14:33:49 2024 " "Processing started: Thu Aug 22 14:33:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724348029886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1724348029886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1724348029886 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1724348029901 ""}
{ "Info" "0" "" "Project  = DE2_115" {  } {  } 0 0 "Project  = DE2_115" 0 0 "Fitter" 0 0 1724348029901 ""}
{ "Info" "0" "" "Revision = DE2_115" {  } {  } 0 0 "Revision = DE2_115" 0 0 "Fitter" 0 0 1724348029901 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1724348029951 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1724348029951 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1724348029960 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1724348030001 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1724348030001 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1724348030213 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1724348030215 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724348030264 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724348030264 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724348030264 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724348030264 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724348030264 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724348030264 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724348030264 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724348030264 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724348030264 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1724348030264 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 7630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724348030271 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 7632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724348030271 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 7634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724348030271 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 7636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724348030271 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 7638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724348030271 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1724348030271 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1724348030275 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1326 " "The Timing Analyzer is analyzing 1326 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1724348031757 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_115.SDC " "Synopsys Design Constraints File file not found: 'DE2_115.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1724348031759 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1724348031759 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~0  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~0  from: datab  to: combout " "Cell: datapath\|alu\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~10  from: cin  to: combout " "Cell: datapath\|alu\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~10  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~10  from: datab  to: combout " "Cell: datapath\|alu\|Add0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~12  from: cin  to: combout " "Cell: datapath\|alu\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~12  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~12  from: datab  to: combout " "Cell: datapath\|alu\|Add0~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~14  from: cin  to: combout " "Cell: datapath\|alu\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~14  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~14  from: datab  to: combout " "Cell: datapath\|alu\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~16  from: cin  to: combout " "Cell: datapath\|alu\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~16  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~16  from: datab  to: combout " "Cell: datapath\|alu\|Add0~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~18  from: cin  to: combout " "Cell: datapath\|alu\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~18  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~18  from: datab  to: combout " "Cell: datapath\|alu\|Add0~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~20  from: cin  to: combout " "Cell: datapath\|alu\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~20  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~20  from: datab  to: combout " "Cell: datapath\|alu\|Add0~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~22  from: cin  to: combout " "Cell: datapath\|alu\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~22  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~22  from: datab  to: combout " "Cell: datapath\|alu\|Add0~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~24  from: cin  to: combout " "Cell: datapath\|alu\|Add0~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~24  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~24  from: datab  to: combout " "Cell: datapath\|alu\|Add0~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~26  from: cin  to: combout " "Cell: datapath\|alu\|Add0~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~26  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~26  from: datab  to: combout " "Cell: datapath\|alu\|Add0~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~28  from: cin  to: combout " "Cell: datapath\|alu\|Add0~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~28  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~28  from: datab  to: combout " "Cell: datapath\|alu\|Add0~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~2  from: cin  to: combout " "Cell: datapath\|alu\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~2  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~2  from: datab  to: combout " "Cell: datapath\|alu\|Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~30  from: cin  to: combout " "Cell: datapath\|alu\|Add0~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~30  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~30  from: datab  to: combout " "Cell: datapath\|alu\|Add0~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~32  from: cin  to: combout " "Cell: datapath\|alu\|Add0~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~32  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~32  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~32  from: datab  to: combout " "Cell: datapath\|alu\|Add0~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~34  from: cin  to: combout " "Cell: datapath\|alu\|Add0~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~34  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~34  from: datab  to: combout " "Cell: datapath\|alu\|Add0~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~36  from: cin  to: combout " "Cell: datapath\|alu\|Add0~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~36  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~36  from: datab  to: combout " "Cell: datapath\|alu\|Add0~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~38  from: cin  to: combout " "Cell: datapath\|alu\|Add0~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~38  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~38  from: datab  to: combout " "Cell: datapath\|alu\|Add0~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~40  from: cin  to: combout " "Cell: datapath\|alu\|Add0~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~40  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~40  from: datab  to: combout " "Cell: datapath\|alu\|Add0~40  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~42  from: cin  to: combout " "Cell: datapath\|alu\|Add0~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~42  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~42  from: datab  to: combout " "Cell: datapath\|alu\|Add0~42  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~44  from: cin  to: combout " "Cell: datapath\|alu\|Add0~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~44  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~44  from: datab  to: combout " "Cell: datapath\|alu\|Add0~44  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~46  from: cin  to: combout " "Cell: datapath\|alu\|Add0~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~46  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~46  from: datab  to: combout " "Cell: datapath\|alu\|Add0~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~48  from: cin  to: combout " "Cell: datapath\|alu\|Add0~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~48  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~48  from: datab  to: combout " "Cell: datapath\|alu\|Add0~48  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~4  from: cin  to: combout " "Cell: datapath\|alu\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~4  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~4  from: datab  to: combout " "Cell: datapath\|alu\|Add0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~50  from: cin  to: combout " "Cell: datapath\|alu\|Add0~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~50  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~50  from: datab  to: combout " "Cell: datapath\|alu\|Add0~50  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~52  from: cin  to: combout " "Cell: datapath\|alu\|Add0~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~52  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~52  from: datab  to: combout " "Cell: datapath\|alu\|Add0~52  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~54  from: cin  to: combout " "Cell: datapath\|alu\|Add0~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~54  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~54  from: datab  to: combout " "Cell: datapath\|alu\|Add0~54  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~56  from: cin  to: combout " "Cell: datapath\|alu\|Add0~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~56  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~56  from: datab  to: combout " "Cell: datapath\|alu\|Add0~56  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~58  from: cin  to: combout " "Cell: datapath\|alu\|Add0~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~58  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~58  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~58  from: datab  to: combout " "Cell: datapath\|alu\|Add0~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~60  from: cin  to: combout " "Cell: datapath\|alu\|Add0~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~60  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~60  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~60  from: datab  to: combout " "Cell: datapath\|alu\|Add0~60  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~62  from: cin  to: combout " "Cell: datapath\|alu\|Add0~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~62  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~62  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~62  from: datab  to: combout " "Cell: datapath\|alu\|Add0~62  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~6  from: cin  to: combout " "Cell: datapath\|alu\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~6  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~6  from: datab  to: combout " "Cell: datapath\|alu\|Add0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~8  from: cin  to: combout " "Cell: datapath\|alu\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~8  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~8  from: datab  to: combout " "Cell: datapath\|alu\|Add0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~3  from: dataa  to: combout " "Cell: datapath\|alu\|Mux0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~3  from: datac  to: combout " "Cell: datapath\|alu\|Mux0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~4  from: datab  to: combout " "Cell: datapath\|alu\|Mux0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~5  from: datab  to: combout " "Cell: datapath\|alu\|Mux0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~6  from: dataa  to: combout " "Cell: datapath\|alu\|Mux0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~6  from: datab  to: combout " "Cell: datapath\|alu\|Mux0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~7  from: datac  to: combout " "Cell: datapath\|alu\|Mux0~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~7  from: datad  to: combout " "Cell: datapath\|alu\|Mux0~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux10~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux10~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux10~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux10~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux10~5  from: datac  to: combout " "Cell: datapath\|alu\|Mux10~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux10~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux10~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux11~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux11~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux11~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux11~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux11~5  from: datac  to: combout " "Cell: datapath\|alu\|Mux11~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux11~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux11~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux12~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux12~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux12~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux12~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux12~5  from: datac  to: combout " "Cell: datapath\|alu\|Mux12~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux12~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux12~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux13~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux13~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux13~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux13~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux13~5  from: datac  to: combout " "Cell: datapath\|alu\|Mux13~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux13~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux13~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux14~6  from: datac  to: combout " "Cell: datapath\|alu\|Mux14~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux14~6  from: datad  to: combout " "Cell: datapath\|alu\|Mux14~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux14~7  from: datac  to: combout " "Cell: datapath\|alu\|Mux14~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux14~7  from: datad  to: combout " "Cell: datapath\|alu\|Mux14~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux15~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux15~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux15~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux15~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux15~5  from: datac  to: combout " "Cell: datapath\|alu\|Mux15~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux15~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux15~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux15~6  from: dataa  to: combout " "Cell: datapath\|alu\|Mux15~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux15~6  from: datab  to: combout " "Cell: datapath\|alu\|Mux15~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux16~5  from: datac  to: combout " "Cell: datapath\|alu\|Mux16~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux16~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux16~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux16~6  from: datac  to: combout " "Cell: datapath\|alu\|Mux16~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux16~6  from: datad  to: combout " "Cell: datapath\|alu\|Mux16~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux17~1  from: datac  to: combout " "Cell: datapath\|alu\|Mux17~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux17~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux17~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux17~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux17~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux17~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux17~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux18~1  from: datac  to: combout " "Cell: datapath\|alu\|Mux18~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux18~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux18~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux18~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux18~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux18~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux18~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux19~1  from: datac  to: combout " "Cell: datapath\|alu\|Mux19~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux19~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux19~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux19~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux19~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux19~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux19~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~4  from: dataa  to: combout " "Cell: datapath\|alu\|Mux1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux1~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~5  from: datab  to: combout " "Cell: datapath\|alu\|Mux1~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~5  from: datac  to: combout " "Cell: datapath\|alu\|Mux1~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~6  from: datab  to: combout " "Cell: datapath\|alu\|Mux1~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~7  from: dataa  to: combout " "Cell: datapath\|alu\|Mux1~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~7  from: datab  to: combout " "Cell: datapath\|alu\|Mux1~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~8  from: datac  to: combout " "Cell: datapath\|alu\|Mux1~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~8  from: datad  to: combout " "Cell: datapath\|alu\|Mux1~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~9  from: dataa  to: combout " "Cell: datapath\|alu\|Mux1~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~9  from: datab  to: combout " "Cell: datapath\|alu\|Mux1~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux20~1  from: datac  to: combout " "Cell: datapath\|alu\|Mux20~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux20~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux20~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux20~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux20~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux20~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux20~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux21~1  from: datac  to: combout " "Cell: datapath\|alu\|Mux21~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux21~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux21~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux21~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux21~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux21~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux21~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux22~1  from: datac  to: combout " "Cell: datapath\|alu\|Mux22~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux22~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux22~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux22~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux22~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux22~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux22~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux23~1  from: datac  to: combout " "Cell: datapath\|alu\|Mux23~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux23~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux23~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux23~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux23~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux23~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux23~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux24~1  from: datac  to: combout " "Cell: datapath\|alu\|Mux24~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux24~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux24~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux24~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux24~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux24~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux24~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux25~1  from: datac  to: combout " "Cell: datapath\|alu\|Mux25~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux25~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux25~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux25~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux25~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux25~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux25~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux26~1  from: datac  to: combout " "Cell: datapath\|alu\|Mux26~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux26~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux26~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux26~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux26~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux26~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux26~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux27~1  from: datac  to: combout " "Cell: datapath\|alu\|Mux27~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux27~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux27~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux27~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux27~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux27~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux27~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux28~1  from: datac  to: combout " "Cell: datapath\|alu\|Mux28~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux28~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux28~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux28~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux28~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux28~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux28~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux29~1  from: datac  to: combout " "Cell: datapath\|alu\|Mux29~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux29~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux29~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux29~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux29~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux29~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux29~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~0  from: dataa  to: combout " "Cell: datapath\|alu\|Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~0  from: datac  to: combout " "Cell: datapath\|alu\|Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~1  from: datac  to: combout " "Cell: datapath\|alu\|Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~3  from: datac  to: combout " "Cell: datapath\|alu\|Mux2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~3  from: datad  to: combout " "Cell: datapath\|alu\|Mux2~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux2~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux2~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux30~1  from: datac  to: combout " "Cell: datapath\|alu\|Mux30~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux30~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux30~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux30~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux30~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux30~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux30~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~11  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~12  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~12  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~13  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~13  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~13  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~13  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~14  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~14  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~14  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~14  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~15  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~15  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~15  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~15  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~16  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~16  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~16  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~16  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~18  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~18  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~18  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~18  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~19  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~19  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~19  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~19  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~19  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~20  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~20  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~21  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~21  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~21  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~21  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~22  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~22  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~22  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~22  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~23  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~23  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~23  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~23  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~24  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~24  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~24  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~24  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~26  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~26  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~26  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~26  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~27  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~27  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~27  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~27  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~27  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~27  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~28  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~28  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~28  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~28  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~29  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~29  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~29  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~29  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~29  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~30  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~30  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~30  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~30  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~31  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~31  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~2  from: dataa  to: combout " "Cell: datapath\|alu\|Mux3~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux3~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~3  from: datab  to: combout " "Cell: datapath\|alu\|Mux3~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~3  from: datac  to: combout " "Cell: datapath\|alu\|Mux3~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~5  from: datac  to: combout " "Cell: datapath\|alu\|Mux3~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux3~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~6  from: datac  to: combout " "Cell: datapath\|alu\|Mux3~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~6  from: datad  to: combout " "Cell: datapath\|alu\|Mux3~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~0  from: dataa  to: combout " "Cell: datapath\|alu\|Mux4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~0  from: datac  to: combout " "Cell: datapath\|alu\|Mux4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux4~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~1  from: datac  to: combout " "Cell: datapath\|alu\|Mux4~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~3  from: datac  to: combout " "Cell: datapath\|alu\|Mux4~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~3  from: datad  to: combout " "Cell: datapath\|alu\|Mux4~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux4~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux4~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~0  from: dataa  to: combout " "Cell: datapath\|alu\|Mux5~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~0  from: datac  to: combout " "Cell: datapath\|alu\|Mux5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux5~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~1  from: datac  to: combout " "Cell: datapath\|alu\|Mux5~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~3  from: datac  to: combout " "Cell: datapath\|alu\|Mux5~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~3  from: datad  to: combout " "Cell: datapath\|alu\|Mux5~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux5~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux5~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~0  from: dataa  to: combout " "Cell: datapath\|alu\|Mux6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~0  from: datac  to: combout " "Cell: datapath\|alu\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux6~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~1  from: datac  to: combout " "Cell: datapath\|alu\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~3  from: datac  to: combout " "Cell: datapath\|alu\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~3  from: datad  to: combout " "Cell: datapath\|alu\|Mux6~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux6~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~10  from: datac  to: combout " "Cell: datapath\|alu\|Mux7~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~10  from: datad  to: combout " "Cell: datapath\|alu\|Mux7~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~11  from: datac  to: combout " "Cell: datapath\|alu\|Mux7~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~11  from: datad  to: combout " "Cell: datapath\|alu\|Mux7~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~13  from: dataa  to: combout " "Cell: datapath\|alu\|Mux7~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~7  from: dataa  to: combout " "Cell: datapath\|alu\|Mux7~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~7  from: datac  to: combout " "Cell: datapath\|alu\|Mux7~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~8  from: datab  to: combout " "Cell: datapath\|alu\|Mux7~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~8  from: datac  to: combout " "Cell: datapath\|alu\|Mux7~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux8~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux8~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux8~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux8~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux8~5  from: datac  to: combout " "Cell: datapath\|alu\|Mux8~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux8~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux8~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux9~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux9~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux9~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux9~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux9~5  from: datac  to: combout " "Cell: datapath\|alu\|Mux9~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux9~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux9~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~10  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~11  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~12  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~13  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~14  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~15  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~16  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~17  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~18  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~19  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~20  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~21  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~22  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~23  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~24  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~25  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~26  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~27  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~28  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~29  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~30  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~32  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~33  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~33  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~34  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~34  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~35  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~35  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~36  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~37  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~37  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~38  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~38  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~39  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~39  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~40  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~40  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~41  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~41  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~43  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~43  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~44  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~44  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~45  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~45  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~46  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~46  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~47  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~47  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~48  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~48  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~49  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~49  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~50  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~50  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~52  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~52  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~53  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~53  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~56  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~56  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~57  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~57  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~58  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~58  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~59  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~59  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~5  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~60  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~60  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~61  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~61  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~62  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~62  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~63  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~63  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~64  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~64  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~65  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~65  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~66  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~66  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~68  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~68  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~69  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~69  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~6  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~70  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~71  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~71  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~72  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~72  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~73  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~73  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~74  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~75  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~75  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~76  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~76  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~77  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~77  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~79  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~79  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~7  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~80  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~80  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~82  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~82  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~83  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~83  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~86  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~86  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~87  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~87  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~88  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~88  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~89  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~89  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~90  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~90  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~91  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~91  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~92  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~92  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~93  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~93  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~94  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~94  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~95  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~95  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~96  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~96  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~98  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~98  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~9  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|control\|WideOr0~0  from: datad  to: combout " "Cell: datapath\|control\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|immgen\|Decoder0~0  from: datab  to: combout " "Cell: datapath\|immgen\|Decoder0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|instructionmemory\|Mux26~0  from: dataa  to: combout " "Cell: datapath\|instructionmemory\|Mux26~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|instructionmemory\|Mux9~0  from: dataa  to: combout " "Cell: datapath\|instructionmemory\|Mux9~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|mux0\|out\[0\]~57  from: datad  to: combout " "Cell: datapath\|mux0\|out\[0\]~57  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|mux0\|out\[11\]~64  from: dataa  to: combout " "Cell: datapath\|mux0\|out\[11\]~64  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|mux0\|out\[1\]~58  from: datad  to: combout " "Cell: datapath\|mux0\|out\[1\]~58  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|mux0\|out\[2\]~56  from: datad  to: combout " "Cell: datapath\|mux0\|out\[2\]~56  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|mux0\|out\[5\]~66  from: dataa  to: combout " "Cell: datapath\|mux0\|out\[5\]~66  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux10~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux10~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux10~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux10~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux10~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux10~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux10~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux10~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux10~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux11~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux11~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux11~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux11~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux11~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux11~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux11~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux11~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux11~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux12~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux12~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux12~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux12~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux12~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux12~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux12~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux12~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux12~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux13~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux13~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux13~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux13~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux13~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux13~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux13~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux13~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux13~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux14~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux14~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux14~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux14~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux14~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux14~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux14~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux14~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux14~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux15~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux15~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux15~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux15~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux15~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux15~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux15~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux15~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux15~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux16~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux16~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux16~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux16~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux16~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux16~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux16~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux16~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux16~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux17~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux17~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux17~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux17~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux17~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux17~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux17~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux17~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux17~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux18~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux18~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux18~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux18~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux18~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux18~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux18~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux18~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux18~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux19~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux19~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux19~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux19~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux19~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux19~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux19~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux19~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux19~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux1~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux1~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux1~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux1~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux1~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux20~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux20~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux20~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux20~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux20~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux20~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux20~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux20~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux20~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux21~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux21~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux21~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux21~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux21~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux21~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux21~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux21~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux21~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux22~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux22~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux22~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux22~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux22~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux22~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux22~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux22~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux22~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux23~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux23~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux23~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux23~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux23~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux23~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux23~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux23~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux23~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux24~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux24~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux24~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux24~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux24~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux24~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux24~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux24~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux24~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux25~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux25~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux25~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux25~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux25~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux25~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux25~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux25~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux25~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux26~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux26~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux26~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux26~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux26~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux26~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux26~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux26~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux26~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux27~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux27~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux27~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux27~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux27~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux27~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux27~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux27~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux27~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux28~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux28~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux28~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux28~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux28~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux28~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux28~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux28~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux28~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux29~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux29~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux29~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux29~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux29~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux29~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux29~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux29~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux29~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux2~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux2~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux2~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux2~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux2~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux2~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux2~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux30~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux30~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux30~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux30~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux30~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux30~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux30~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux30~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux30~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux31~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux31~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux31~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux31~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux31~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux31~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux31~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux31~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux31~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux32~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux32~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux33~1  from: datac  to: combout " "Cell: datapath\|registers\|Mux33~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux34~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux34~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux35~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux35~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux36~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux36~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux37~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux37~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux38~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux38~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux39~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux39~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux3~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux3~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux3~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux3~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux3~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux3~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux3~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux3~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux3~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux40~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux40~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux41~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux41~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux42~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux42~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux43~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux43~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux44~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux44~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux45~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux45~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux46~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux46~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux47~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux47~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux48~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux48~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux49~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux49~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux4~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux4~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux4~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux4~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux4~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux4~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux4~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux4~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux4~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux50~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux50~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux51~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux51~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux52~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux52~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux53~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux53~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux54~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux54~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux54~3  from: dataa  to: combout " "Cell: datapath\|registers\|Mux54~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux55~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux55~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux55~1  from: datac  to: combout " "Cell: datapath\|registers\|Mux55~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux56~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux56~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux56~1  from: datac  to: combout " "Cell: datapath\|registers\|Mux56~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux57~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux57~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux57~1  from: datac  to: combout " "Cell: datapath\|registers\|Mux57~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux58~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux58~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux58~1  from: datac  to: combout " "Cell: datapath\|registers\|Mux58~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux59~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux59~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux59~1  from: datac  to: combout " "Cell: datapath\|registers\|Mux59~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux5~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux5~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux5~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux5~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux5~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux5~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux5~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux5~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux5~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux60~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux60~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux61~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux61~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux62~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux62~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux63~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux63~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux6~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux6~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux6~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux6~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux6~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux6~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux6~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux7~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux7~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux7~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux7~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux7~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux7~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux7~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux7~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux7~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux8~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux8~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux8~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux8~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux8~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux8~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux8~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux8~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux8~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux9~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux9~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux9~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux9~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux9~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux9~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux9~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux9~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux9~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348031792 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1724348031792 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1724348031804 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1724348031804 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1724348031808 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[0\]~336  " "Automatically promoted node Datapath:datapath\|DataMemory:datamemory\|memory\[0\]\[0\]~336 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724348032074 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 5711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724348032074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[0\]~321  " "Automatically promoted node Datapath:datapath\|DataMemory:datamemory\|memory\[10\]\[0\]~321 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724348032074 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 5696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724348032074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[0\]~318  " "Automatically promoted node Datapath:datapath\|DataMemory:datamemory\|memory\[11\]\[0\]~318 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724348032074 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 5693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724348032074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[0\]~351  " "Automatically promoted node Datapath:datapath\|DataMemory:datamemory\|memory\[12\]\[0\]~351 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724348032074 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 5726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724348032074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[0\]~348  " "Automatically promoted node Datapath:datapath\|DataMemory:datamemory\|memory\[13\]\[0\]~348 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724348032074 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 5723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724348032074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[0\]~345  " "Automatically promoted node Datapath:datapath\|DataMemory:datamemory\|memory\[14\]\[0\]~345 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724348032074 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 5720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724348032074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[0\]~342  " "Automatically promoted node Datapath:datapath\|DataMemory:datamemory\|memory\[15\]\[0\]~342 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724348032074 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 5717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724348032074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[0\]~291  " "Automatically promoted node Datapath:datapath\|DataMemory:datamemory\|memory\[16\]\[0\]~291 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724348032074 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 5666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724348032074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[0\]~288  " "Automatically promoted node Datapath:datapath\|DataMemory:datamemory\|memory\[17\]\[0\]~288 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724348032074 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 5663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724348032074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[0\]~285  " "Automatically promoted node Datapath:datapath\|DataMemory:datamemory\|memory\[18\]\[0\]~285 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724348032074 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 5660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724348032074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[0\]~282  " "Automatically promoted node Datapath:datapath\|DataMemory:datamemory\|memory\[19\]\[0\]~282 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724348032074 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 5657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724348032074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[0\]~333  " "Automatically promoted node Datapath:datapath\|DataMemory:datamemory\|memory\[1\]\[0\]~333 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724348032074 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 5708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724348032074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[0\]~267  " "Automatically promoted node Datapath:datapath\|DataMemory:datamemory\|memory\[20\]\[0\]~267 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724348032074 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 5638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724348032074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[0\]~264  " "Automatically promoted node Datapath:datapath\|DataMemory:datamemory\|memory\[21\]\[0\]~264 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724348032074 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 5634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724348032074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[0\]~261  " "Automatically promoted node Datapath:datapath\|DataMemory:datamemory\|memory\[22\]\[0\]~261 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724348032074 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 5630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724348032074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[0\]~258  " "Automatically promoted node Datapath:datapath\|DataMemory:datamemory\|memory\[23\]\[0\]~258 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724348032074 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 5626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724348032074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[0\]~279  " "Automatically promoted node Datapath:datapath\|DataMemory:datamemory\|memory\[24\]\[0\]~279 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724348032074 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 5654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724348032074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[0\]~276  " "Automatically promoted node Datapath:datapath\|DataMemory:datamemory\|memory\[25\]\[0\]~276 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724348032075 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 5650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724348032075 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[0\]~273  " "Automatically promoted node Datapath:datapath\|DataMemory:datamemory\|memory\[26\]\[0\]~273 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724348032075 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 5646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724348032075 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[0\]~270  " "Automatically promoted node Datapath:datapath\|DataMemory:datamemory\|memory\[27\]\[0\]~270 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724348032075 ""}  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/Verilog1.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 5642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724348032075 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1724348032461 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1724348032462 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1724348032462 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1724348032464 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1724348032465 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1724348032467 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1724348032467 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1724348032467 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1724348032467 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1724348032469 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1724348032469 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724348033158 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1724348033163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1724348034336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724348035306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1724348035339 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1724348042221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724348042221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1724348042977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+04 ns 11.1% " "3e+04 ns of routing delay (approximately 11.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1724348048622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "68 X81_Y24 X91_Y36 " "Router estimated peak interconnect usage is 68% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36" {  } { { "loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 68% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36"} { { 12 { 0 ""} 81 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1724348050937 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1724348050937 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1724348059553 ""}
{ "Warning" "WFITAPI_FITAPI_ERROR_VPR_ROUTING_CONGESTION" "" "The router is trying to resolve an exceedingly large amount of congestion. At the moment, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in the Chip Planner." {  } {  } 0 16684 "The router is trying to resolve an exceedingly large amount of congestion. At the moment, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in the Chip Planner." 0 0 "Fitter" 0 -1 1724348059623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1724348232707 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1724348232707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:08 " "Fitter routing operations ending: elapsed time is 00:03:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724348232712 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.34 " "Total time spent on timing analysis during the Fitter is 7.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1724348232827 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1724348232848 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1724348233278 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1724348233279 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1724348233750 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724348234916 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "148 Cyclone IV E " "148 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { CLOCK2_50 } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { CLOCK3_50 } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SMA_CLKIN } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { KEY[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[10] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[11] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[12] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[13] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[14] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[15] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[16] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_CTS 3.3-V LVTTL J13 " "Pin UART_CTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { UART_CTS } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { UART_RXD } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SD_WP_N } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { AUD_ADCDAT } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ENET0_LINK100 } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ENETCLK_25 } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ENET1_LINK100 } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { TD_CLK27 } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { TD_DATA[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { TD_DATA[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { TD_DATA[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { TD_DATA[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { TD_DATA[4] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { TD_DATA[5] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { TD_DATA[6] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { TD_DATA[7] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { TD_HS } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { TD_VS } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT 3.3-V LVTTL D5 " "Pin OTG_INT uses I/O standard 3.3-V LVTTL at D5" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_INT } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 140 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { IRDA_RXD } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_RY } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[0\] 3.3-V LVTTL J10 " "Pin EX_IO\[0\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EX_IO[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[1\] 3.3-V LVTTL J14 " "Pin EX_IO\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EX_IO[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[2\] 3.3-V LVTTL H13 " "Pin EX_IO\[2\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EX_IO[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[3\] 3.3-V LVTTL H14 " "Pin EX_IO\[3\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EX_IO[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[4\] 3.3-V LVTTL F14 " "Pin EX_IO\[4\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EX_IO[4] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[5\] 3.3-V LVTTL E10 " "Pin EX_IO\[5\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EX_IO[5] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[6\] 3.3-V LVTTL D9 " "Pin EX_IO\[6\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EX_IO[6] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[4] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[5] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[6] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[7] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL G5 " "Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at G5" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL F5 " "Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at F5" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SD_CMD } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SD_DAT[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SD_DAT[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SD_DAT[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SD_DAT[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL E14 " "Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at E14" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[4] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[5] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[6] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[7] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[8] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[9] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[10] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[11] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[12] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[13] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[14] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[15] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[16] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[17] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[18] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[19] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[20] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[21] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[22] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[23] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[24] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[25] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[26] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[27] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[28] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[29] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[30] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[31] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[4] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[5] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[6] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[7] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[8] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[9] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[10] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[11] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[12] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[13] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[14] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[15] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[4] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[5] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[6] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[7] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SW[17] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724348235855 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1724348235855 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "103 " "Following 103 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EX_IO[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EX_IO[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EX_IO[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EX_IO[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EX_IO[4] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EX_IO[5] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EX_IO[6] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[4] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[5] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[6] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { LCD_DATA[7] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SD_CMD } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SD_DAT[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SD_DAT[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SD_DAT[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SD_DAT[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ENET0_MDIO } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 97 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET1_MDIO a permanently disabled " "Pin ENET1_MDIO has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[4] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[5] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[6] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[7] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[8] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[9] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[10] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[11] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[12] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[13] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[14] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { OTG_DATA[15] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[16] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[17] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[18] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[19] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[20] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[21] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[22] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[23] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[24] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[25] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[26] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[27] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[28] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[29] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[30] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { DRAM_DQ[31] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[4] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[5] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[6] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[7] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[8] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[9] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[10] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[11] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[12] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[13] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[14] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { SRAM_DQ[15] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 163 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[0] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[1] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[2] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[3] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[4] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[5] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[6] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { FL_DQ[7] } } } { "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gabriel/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724348235858 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1724348235858 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.fit.smsg " "Generated suppressed messages file /home/gabriel/Documentos/myWorkspace/RISC-V-Datapath/FPGA/DE2_115.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1724348236084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2012 " "Peak virtual memory: 2012 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724348236531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 14:37:16 2024 " "Processing ended: Thu Aug 22 14:37:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724348236531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:27 " "Elapsed time: 00:03:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724348236531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:08 " "Total CPU time (on all processors): 00:04:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724348236531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1724348236531 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1724348237471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724348237471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 22 14:37:17 2024 " "Processing started: Thu Aug 22 14:37:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724348237471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1724348237471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1724348237471 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1724348237618 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1724348238920 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1724348238973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "380 " "Peak virtual memory: 380 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724348239061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 14:37:19 2024 " "Processing ended: Thu Aug 22 14:37:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724348239061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724348239061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724348239061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1724348239061 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1724348239666 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1724348239968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724348239968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 22 14:37:19 2024 " "Processing started: Thu Aug 22 14:37:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724348239968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1724348239968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_115 -c DE2_115 " "Command: quartus_sta DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1724348239968 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1724348239984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1724348240069 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1724348240069 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724348240112 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724348240112 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1326 " "The Timing Analyzer is analyzing 1326 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1724348240425 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_115.SDC " "Synopsys Design Constraints File file not found: 'DE2_115.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1724348240467 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1724348240468 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1724348240477 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[17\] SW\[17\] " "create_clock -period 1.000 -name SW\[17\] SW\[17\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1724348240477 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Datapath:datapath\|PC:pc\|PCOut\[2\] Datapath:datapath\|PC:pc\|PCOut\[2\] " "create_clock -period 1.000 -name Datapath:datapath\|PC:pc\|PCOut\[2\] Datapath:datapath\|PC:pc\|PCOut\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1724348240477 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Datapath:datapath\|ProgramCounter\[10\] Datapath:datapath\|ProgramCounter\[10\] " "create_clock -period 1.000 -name Datapath:datapath\|ProgramCounter\[10\] Datapath:datapath\|ProgramCounter\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1724348240477 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1724348240477 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~0  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~0  from: datab  to: combout " "Cell: datapath\|alu\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~10  from: cin  to: combout " "Cell: datapath\|alu\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~10  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~10  from: datab  to: combout " "Cell: datapath\|alu\|Add0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~12  from: cin  to: combout " "Cell: datapath\|alu\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~12  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~12  from: datab  to: combout " "Cell: datapath\|alu\|Add0~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~14  from: cin  to: combout " "Cell: datapath\|alu\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~14  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~14  from: datab  to: combout " "Cell: datapath\|alu\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~16  from: cin  to: combout " "Cell: datapath\|alu\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~16  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~16  from: datab  to: combout " "Cell: datapath\|alu\|Add0~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~18  from: cin  to: combout " "Cell: datapath\|alu\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~18  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~18  from: datab  to: combout " "Cell: datapath\|alu\|Add0~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~20  from: cin  to: combout " "Cell: datapath\|alu\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~20  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~20  from: datab  to: combout " "Cell: datapath\|alu\|Add0~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~22  from: cin  to: combout " "Cell: datapath\|alu\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~22  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~22  from: datab  to: combout " "Cell: datapath\|alu\|Add0~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~24  from: cin  to: combout " "Cell: datapath\|alu\|Add0~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~24  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~24  from: datab  to: combout " "Cell: datapath\|alu\|Add0~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~26  from: cin  to: combout " "Cell: datapath\|alu\|Add0~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~26  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~26  from: datab  to: combout " "Cell: datapath\|alu\|Add0~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~28  from: cin  to: combout " "Cell: datapath\|alu\|Add0~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~28  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~28  from: datab  to: combout " "Cell: datapath\|alu\|Add0~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~2  from: cin  to: combout " "Cell: datapath\|alu\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~2  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~2  from: datab  to: combout " "Cell: datapath\|alu\|Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~30  from: cin  to: combout " "Cell: datapath\|alu\|Add0~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~30  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~30  from: datab  to: combout " "Cell: datapath\|alu\|Add0~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~32  from: cin  to: combout " "Cell: datapath\|alu\|Add0~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~32  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~32  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~32  from: datab  to: combout " "Cell: datapath\|alu\|Add0~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~34  from: cin  to: combout " "Cell: datapath\|alu\|Add0~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~34  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~34  from: datab  to: combout " "Cell: datapath\|alu\|Add0~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~36  from: cin  to: combout " "Cell: datapath\|alu\|Add0~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~36  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~36  from: datab  to: combout " "Cell: datapath\|alu\|Add0~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~38  from: cin  to: combout " "Cell: datapath\|alu\|Add0~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~38  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~38  from: datab  to: combout " "Cell: datapath\|alu\|Add0~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~40  from: cin  to: combout " "Cell: datapath\|alu\|Add0~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~40  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~40  from: datab  to: combout " "Cell: datapath\|alu\|Add0~40  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~42  from: cin  to: combout " "Cell: datapath\|alu\|Add0~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~42  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~42  from: datab  to: combout " "Cell: datapath\|alu\|Add0~42  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~44  from: cin  to: combout " "Cell: datapath\|alu\|Add0~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~44  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~44  from: datab  to: combout " "Cell: datapath\|alu\|Add0~44  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~46  from: cin  to: combout " "Cell: datapath\|alu\|Add0~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~46  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~46  from: datab  to: combout " "Cell: datapath\|alu\|Add0~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~48  from: cin  to: combout " "Cell: datapath\|alu\|Add0~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~48  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~48  from: datab  to: combout " "Cell: datapath\|alu\|Add0~48  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~4  from: cin  to: combout " "Cell: datapath\|alu\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~4  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~4  from: datab  to: combout " "Cell: datapath\|alu\|Add0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~50  from: cin  to: combout " "Cell: datapath\|alu\|Add0~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~50  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~50  from: datab  to: combout " "Cell: datapath\|alu\|Add0~50  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~52  from: cin  to: combout " "Cell: datapath\|alu\|Add0~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~52  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~52  from: datab  to: combout " "Cell: datapath\|alu\|Add0~52  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~54  from: cin  to: combout " "Cell: datapath\|alu\|Add0~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~54  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~54  from: datab  to: combout " "Cell: datapath\|alu\|Add0~54  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~56  from: cin  to: combout " "Cell: datapath\|alu\|Add0~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~56  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~56  from: datab  to: combout " "Cell: datapath\|alu\|Add0~56  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~58  from: cin  to: combout " "Cell: datapath\|alu\|Add0~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~58  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~58  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~58  from: datab  to: combout " "Cell: datapath\|alu\|Add0~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~60  from: cin  to: combout " "Cell: datapath\|alu\|Add0~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~60  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~60  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~60  from: datab  to: combout " "Cell: datapath\|alu\|Add0~60  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~62  from: cin  to: combout " "Cell: datapath\|alu\|Add0~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~62  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~62  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~62  from: datad  to: combout " "Cell: datapath\|alu\|Add0~62  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~6  from: cin  to: combout " "Cell: datapath\|alu\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~6  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~6  from: datab  to: combout " "Cell: datapath\|alu\|Add0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~8  from: cin  to: combout " "Cell: datapath\|alu\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~8  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~8  from: datab  to: combout " "Cell: datapath\|alu\|Add0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~3  from: datab  to: combout " "Cell: datapath\|alu\|Mux0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~3  from: datad  to: combout " "Cell: datapath\|alu\|Mux0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~4  from: dataa  to: combout " "Cell: datapath\|alu\|Mux0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~6  from: dataa  to: combout " "Cell: datapath\|alu\|Mux0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~6  from: datad  to: combout " "Cell: datapath\|alu\|Mux0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~7  from: dataa  to: combout " "Cell: datapath\|alu\|Mux0~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~7  from: datad  to: combout " "Cell: datapath\|alu\|Mux0~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux10~4  from: datab  to: combout " "Cell: datapath\|alu\|Mux10~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux10~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux10~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux10~5  from: dataa  to: combout " "Cell: datapath\|alu\|Mux10~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux10~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux10~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux11~4  from: dataa  to: combout " "Cell: datapath\|alu\|Mux11~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux11~4  from: datab  to: combout " "Cell: datapath\|alu\|Mux11~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux11~5  from: datab  to: combout " "Cell: datapath\|alu\|Mux11~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux11~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux11~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux12~4  from: dataa  to: combout " "Cell: datapath\|alu\|Mux12~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux12~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux12~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux12~5  from: datac  to: combout " "Cell: datapath\|alu\|Mux12~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux12~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux12~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux13~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux13~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux13~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux13~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux13~5  from: datab  to: combout " "Cell: datapath\|alu\|Mux13~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux13~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux13~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux14~6  from: datab  to: combout " "Cell: datapath\|alu\|Mux14~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux14~6  from: datad  to: combout " "Cell: datapath\|alu\|Mux14~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux14~7  from: datac  to: combout " "Cell: datapath\|alu\|Mux14~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux14~7  from: datad  to: combout " "Cell: datapath\|alu\|Mux14~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux15~4  from: datab  to: combout " "Cell: datapath\|alu\|Mux15~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux15~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux15~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux15~5  from: datab  to: combout " "Cell: datapath\|alu\|Mux15~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux15~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux15~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux15~6  from: datab  to: combout " "Cell: datapath\|alu\|Mux15~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux15~6  from: datad  to: combout " "Cell: datapath\|alu\|Mux15~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux16~5  from: datab  to: combout " "Cell: datapath\|alu\|Mux16~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux16~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux16~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux16~6  from: datab  to: combout " "Cell: datapath\|alu\|Mux16~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux16~6  from: datad  to: combout " "Cell: datapath\|alu\|Mux16~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux17~1  from: dataa  to: combout " "Cell: datapath\|alu\|Mux17~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux17~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux17~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux17~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux17~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux17~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux18~1  from: dataa  to: combout " "Cell: datapath\|alu\|Mux18~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux18~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux18~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux18~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux18~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux18~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux18~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux19~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux19~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux19~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux19~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux19~2  from: dataa  to: combout " "Cell: datapath\|alu\|Mux19~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux19~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux19~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~4  from: datab  to: combout " "Cell: datapath\|alu\|Mux1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux1~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~5  from: datab  to: combout " "Cell: datapath\|alu\|Mux1~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux1~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~6  from: datad  to: combout " "Cell: datapath\|alu\|Mux1~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~7  from: dataa  to: combout " "Cell: datapath\|alu\|Mux1~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~7  from: datab  to: combout " "Cell: datapath\|alu\|Mux1~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~8  from: dataa  to: combout " "Cell: datapath\|alu\|Mux1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~8  from: datad  to: combout " "Cell: datapath\|alu\|Mux1~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~9  from: datab  to: combout " "Cell: datapath\|alu\|Mux1~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~9  from: datac  to: combout " "Cell: datapath\|alu\|Mux1~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux20~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux20~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux20~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux20~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux20~2  from: datab  to: combout " "Cell: datapath\|alu\|Mux20~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux20~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux20~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux21~1  from: dataa  to: combout " "Cell: datapath\|alu\|Mux21~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux21~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux21~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux21~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux21~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux21~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux21~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux22~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux22~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux22~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux22~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux22~2  from: datab  to: combout " "Cell: datapath\|alu\|Mux22~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux22~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux22~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux23~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux23~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux23~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux23~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux23~2  from: datab  to: combout " "Cell: datapath\|alu\|Mux23~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux23~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux23~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux24~1  from: datac  to: combout " "Cell: datapath\|alu\|Mux24~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux24~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux24~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux24~2  from: dataa  to: combout " "Cell: datapath\|alu\|Mux24~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux24~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux24~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux25~1  from: dataa  to: combout " "Cell: datapath\|alu\|Mux25~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux25~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux25~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux25~2  from: datab  to: combout " "Cell: datapath\|alu\|Mux25~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux25~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux25~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux26~1  from: dataa  to: combout " "Cell: datapath\|alu\|Mux26~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux26~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux26~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux26~2  from: dataa  to: combout " "Cell: datapath\|alu\|Mux26~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux26~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux26~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux27~1  from: datac  to: combout " "Cell: datapath\|alu\|Mux27~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux27~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux27~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux27~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux27~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux27~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux27~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux28~1  from: dataa  to: combout " "Cell: datapath\|alu\|Mux28~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux28~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux28~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux28~2  from: datab  to: combout " "Cell: datapath\|alu\|Mux28~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux28~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux28~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux29~1  from: datac  to: combout " "Cell: datapath\|alu\|Mux29~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux29~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux29~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux29~2  from: dataa  to: combout " "Cell: datapath\|alu\|Mux29~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux29~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux29~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~0  from: datab  to: combout " "Cell: datapath\|alu\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~0  from: datac  to: combout " "Cell: datapath\|alu\|Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~1  from: dataa  to: combout " "Cell: datapath\|alu\|Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~3  from: dataa  to: combout " "Cell: datapath\|alu\|Mux2~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~3  from: datab  to: combout " "Cell: datapath\|alu\|Mux2~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~4  from: dataa  to: combout " "Cell: datapath\|alu\|Mux2~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux2~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux30~1  from: dataa  to: combout " "Cell: datapath\|alu\|Mux30~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux30~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux30~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux30~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux30~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux30~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux30~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~11  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~12  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~12  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~13  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~13  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~13  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~13  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~14  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~14  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~14  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~14  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~15  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~15  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~15  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~15  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~16  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~16  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~16  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~16  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~18  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~18  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~18  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~18  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~19  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~19  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~19  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~19  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~19  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~20  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~20  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~21  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~21  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~21  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~21  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~22  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~22  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~22  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~22  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~23  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~23  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~23  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~23  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~24  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~24  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~24  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~24  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~26  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~26  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~26  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~26  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~27  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~27  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~27  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~27  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~27  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~27  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~28  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~28  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~28  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~28  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~29  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~29  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~29  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~29  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~29  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~30  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~30  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~30  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~30  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~31  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~31  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~2  from: dataa  to: combout " "Cell: datapath\|alu\|Mux3~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~3  from: datab  to: combout " "Cell: datapath\|alu\|Mux3~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~3  from: datac  to: combout " "Cell: datapath\|alu\|Mux3~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~5  from: datab  to: combout " "Cell: datapath\|alu\|Mux3~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~5  from: datac  to: combout " "Cell: datapath\|alu\|Mux3~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~6  from: dataa  to: combout " "Cell: datapath\|alu\|Mux3~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~6  from: datad  to: combout " "Cell: datapath\|alu\|Mux3~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~0  from: datac  to: combout " "Cell: datapath\|alu\|Mux4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~0  from: datad  to: combout " "Cell: datapath\|alu\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux4~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux4~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~3  from: datab  to: combout " "Cell: datapath\|alu\|Mux4~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~3  from: datac  to: combout " "Cell: datapath\|alu\|Mux4~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux4~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux4~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~0  from: datac  to: combout " "Cell: datapath\|alu\|Mux5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~0  from: datad  to: combout " "Cell: datapath\|alu\|Mux5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux5~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux5~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~3  from: datab  to: combout " "Cell: datapath\|alu\|Mux5~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~3  from: datac  to: combout " "Cell: datapath\|alu\|Mux5~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux5~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux5~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~0  from: dataa  to: combout " "Cell: datapath\|alu\|Mux6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~0  from: datab  to: combout " "Cell: datapath\|alu\|Mux6~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~1  from: dataa  to: combout " "Cell: datapath\|alu\|Mux6~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux6~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~3  from: dataa  to: combout " "Cell: datapath\|alu\|Mux6~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~3  from: datac  to: combout " "Cell: datapath\|alu\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~4  from: dataa  to: combout " "Cell: datapath\|alu\|Mux6~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux6~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~10  from: datab  to: combout " "Cell: datapath\|alu\|Mux7~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~10  from: datac  to: combout " "Cell: datapath\|alu\|Mux7~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~11  from: dataa  to: combout " "Cell: datapath\|alu\|Mux7~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~11  from: datad  to: combout " "Cell: datapath\|alu\|Mux7~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~13  from: dataa  to: combout " "Cell: datapath\|alu\|Mux7~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~7  from: dataa  to: combout " "Cell: datapath\|alu\|Mux7~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~7  from: datac  to: combout " "Cell: datapath\|alu\|Mux7~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~8  from: dataa  to: combout " "Cell: datapath\|alu\|Mux7~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~8  from: datac  to: combout " "Cell: datapath\|alu\|Mux7~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux8~4  from: dataa  to: combout " "Cell: datapath\|alu\|Mux8~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux8~4  from: datab  to: combout " "Cell: datapath\|alu\|Mux8~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux8~5  from: dataa  to: combout " "Cell: datapath\|alu\|Mux8~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux8~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux8~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux9~4  from: datab  to: combout " "Cell: datapath\|alu\|Mux9~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux9~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux9~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux9~5  from: datac  to: combout " "Cell: datapath\|alu\|Mux9~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux9~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux9~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~10  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~11  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~12  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~13  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~14  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~15  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~16  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~17  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~18  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~19  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~20  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~21  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~22  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~23  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~24  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~25  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~26  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~27  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~28  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~29  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~30  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~32  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~33  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~33  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~34  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~34  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~35  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~35  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~36  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~37  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~37  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~38  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~38  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~39  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~39  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~40  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~40  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~41  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~41  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~43  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~43  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~44  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~44  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~45  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~45  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~46  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~46  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~47  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~47  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~48  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~48  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~49  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~49  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~50  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~50  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~52  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~52  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~53  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~53  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~56  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~56  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~57  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~57  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~58  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~58  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~59  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~59  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~5  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~60  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~60  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~61  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~61  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~62  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~62  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~63  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~63  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~64  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~64  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~65  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~65  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~66  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~66  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~68  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~68  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~69  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~69  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~6  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~70  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~70  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~71  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~71  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~72  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~72  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~73  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~73  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~74  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~75  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~75  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~76  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~76  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~77  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~77  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~79  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~79  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~7  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~80  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~80  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~82  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~82  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~83  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~83  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~86  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~86  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~87  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~87  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~88  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~88  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~89  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~89  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~90  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~90  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~91  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~91  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~92  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~92  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~93  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~93  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~94  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~94  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~95  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~95  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~96  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~96  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~98  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~98  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~9  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|control\|WideOr0~0  from: datad  to: combout " "Cell: datapath\|control\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|immgen\|Decoder0~0  from: datac  to: combout " "Cell: datapath\|immgen\|Decoder0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|instructionmemory\|Mux26~0  from: datac  to: combout " "Cell: datapath\|instructionmemory\|Mux26~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|instructionmemory\|Mux9~0  from: datab  to: combout " "Cell: datapath\|instructionmemory\|Mux9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|mux0\|out\[0\]~57  from: datac  to: combout " "Cell: datapath\|mux0\|out\[0\]~57  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|mux0\|out\[11\]~64  from: datac  to: combout " "Cell: datapath\|mux0\|out\[11\]~64  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|mux0\|out\[1\]~58  from: datab  to: combout " "Cell: datapath\|mux0\|out\[1\]~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|mux0\|out\[2\]~56  from: datab  to: combout " "Cell: datapath\|mux0\|out\[2\]~56  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|mux0\|out\[5\]~66  from: dataa  to: combout " "Cell: datapath\|mux0\|out\[5\]~66  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~5  from: dataa  to: combout " "Cell: datapath\|registers\|Mux0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux10~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux10~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~3  from: dataa  to: combout " "Cell: datapath\|registers\|Mux10~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux10~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux10~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux10~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux10~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux10~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~6  from: datac  to: combout " "Cell: datapath\|registers\|Mux10~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux11~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux11~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux11~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux11~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux11~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux11~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux11~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux11~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux11~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux12~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux12~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux12~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux12~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux12~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux12~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~5  from: dataa  to: combout " "Cell: datapath\|registers\|Mux12~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux12~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~6  from: datac  to: combout " "Cell: datapath\|registers\|Mux12~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux13~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux13~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux13~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux13~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux13~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux13~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~5  from: dataa  to: combout " "Cell: datapath\|registers\|Mux13~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux13~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~6  from: datab  to: combout " "Cell: datapath\|registers\|Mux13~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux14~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux14~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux14~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux14~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~4  from: datab  to: combout " "Cell: datapath\|registers\|Mux14~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux14~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux14~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux14~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux14~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux15~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux15~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux15~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux15~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~4  from: datab  to: combout " "Cell: datapath\|registers\|Mux15~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux15~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux15~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux15~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux15~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux16~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux16~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux16~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux16~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~4  from: datab  to: combout " "Cell: datapath\|registers\|Mux16~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux16~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux16~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux16~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~6  from: datac  to: combout " "Cell: datapath\|registers\|Mux16~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux17~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux17~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux17~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux17~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux17~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux17~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~5  from: dataa  to: combout " "Cell: datapath\|registers\|Mux17~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux17~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~6  from: datad  to: combout " "Cell: datapath\|registers\|Mux17~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux18~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux18~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux18~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux18~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~4  from: datab  to: combout " "Cell: datapath\|registers\|Mux18~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux18~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux18~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux18~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux18~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux19~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux19~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux19~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux19~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux19~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux19~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux19~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux19~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~6  from: datac  to: combout " "Cell: datapath\|registers\|Mux19~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux1~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux1~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux1~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux1~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux1~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~6  from: datac  to: combout " "Cell: datapath\|registers\|Mux1~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux20~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux20~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux20~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux20~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux20~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux20~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~5  from: dataa  to: combout " "Cell: datapath\|registers\|Mux20~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux20~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux20~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux21~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux21~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux21~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux21~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux21~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux21~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux21~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux21~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~6  from: datad  to: combout " "Cell: datapath\|registers\|Mux21~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux22~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux22~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~3  from: dataa  to: combout " "Cell: datapath\|registers\|Mux22~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux22~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux22~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux22~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux22~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux22~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~6  from: datac  to: combout " "Cell: datapath\|registers\|Mux22~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux23~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux23~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~3  from: dataa  to: combout " "Cell: datapath\|registers\|Mux23~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux23~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux23~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux23~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux23~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux23~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~6  from: datac  to: combout " "Cell: datapath\|registers\|Mux23~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux24~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux24~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux24~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux24~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~4  from: datab  to: combout " "Cell: datapath\|registers\|Mux24~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux24~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux24~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux24~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux24~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux25~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux25~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux25~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux25~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux25~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux25~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux25~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux25~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~6  from: datab  to: combout " "Cell: datapath\|registers\|Mux25~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux26~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux26~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux26~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux26~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux26~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux26~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux26~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux26~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~6  from: datac  to: combout " "Cell: datapath\|registers\|Mux26~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux27~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux27~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux27~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux27~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~4  from: datab  to: combout " "Cell: datapath\|registers\|Mux27~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux27~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux27~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux27~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~6  from: datad  to: combout " "Cell: datapath\|registers\|Mux27~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux28~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux28~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~3  from: dataa  to: combout " "Cell: datapath\|registers\|Mux28~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux28~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux28~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux28~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux28~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux28~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~6  from: datab  to: combout " "Cell: datapath\|registers\|Mux28~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux29~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux29~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux29~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux29~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~4  from: datab  to: combout " "Cell: datapath\|registers\|Mux29~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux29~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux29~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux29~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~6  from: datab  to: combout " "Cell: datapath\|registers\|Mux29~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux2~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux2~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux2~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux2~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux2~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux2~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux2~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~6  from: datab  to: combout " "Cell: datapath\|registers\|Mux2~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux30~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux30~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux30~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux30~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux30~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux30~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~5  from: dataa  to: combout " "Cell: datapath\|registers\|Mux30~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux30~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux30~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux31~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux31~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux31~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux31~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux31~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux31~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux31~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux31~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~6  from: datab  to: combout " "Cell: datapath\|registers\|Mux31~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux32~0  from: datad  to: combout " "Cell: datapath\|registers\|Mux32~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux33~1  from: datab  to: combout " "Cell: datapath\|registers\|Mux33~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux34~0  from: dataa  to: combout " "Cell: datapath\|registers\|Mux34~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux35~0  from: dataa  to: combout " "Cell: datapath\|registers\|Mux35~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux36~0  from: dataa  to: combout " "Cell: datapath\|registers\|Mux36~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux37~0  from: datab  to: combout " "Cell: datapath\|registers\|Mux37~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux38~0  from: datad  to: combout " "Cell: datapath\|registers\|Mux38~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux39~0  from: datab  to: combout " "Cell: datapath\|registers\|Mux39~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux3~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux3~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux3~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux3~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux3~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux3~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux3~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux3~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux40~0  from: datad  to: combout " "Cell: datapath\|registers\|Mux40~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux41~0  from: datab  to: combout " "Cell: datapath\|registers\|Mux41~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux42~0  from: dataa  to: combout " "Cell: datapath\|registers\|Mux42~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux43~0  from: dataa  to: combout " "Cell: datapath\|registers\|Mux43~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux44~0  from: datab  to: combout " "Cell: datapath\|registers\|Mux44~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux45~0  from: datab  to: combout " "Cell: datapath\|registers\|Mux45~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux46~0  from: dataa  to: combout " "Cell: datapath\|registers\|Mux46~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux47~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux47~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux48~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux48~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux49~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux49~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux4~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux4~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux4~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux4~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux4~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux4~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux4~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux4~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux4~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux50~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux50~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux51~0  from: datad  to: combout " "Cell: datapath\|registers\|Mux51~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux52~0  from: dataa  to: combout " "Cell: datapath\|registers\|Mux52~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux53~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux53~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux54~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux54~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux54~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux54~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux55~0  from: dataa  to: combout " "Cell: datapath\|registers\|Mux55~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux55~1  from: dataa  to: combout " "Cell: datapath\|registers\|Mux55~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux56~0  from: dataa  to: combout " "Cell: datapath\|registers\|Mux56~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux56~1  from: datad  to: combout " "Cell: datapath\|registers\|Mux56~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux57~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux57~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux57~1  from: datad  to: combout " "Cell: datapath\|registers\|Mux57~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux58~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux58~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux58~1  from: dataa  to: combout " "Cell: datapath\|registers\|Mux58~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux59~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux59~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux59~1  from: datac  to: combout " "Cell: datapath\|registers\|Mux59~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux5~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux5~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~3  from: dataa  to: combout " "Cell: datapath\|registers\|Mux5~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux5~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux5~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux5~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux5~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux5~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux5~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux60~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux60~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux61~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux61~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux62~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux62~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux63~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux63~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux6~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux6~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~3  from: dataa  to: combout " "Cell: datapath\|registers\|Mux6~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux6~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux6~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux6~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~5  from: dataa  to: combout " "Cell: datapath\|registers\|Mux6~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux6~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~6  from: datac  to: combout " "Cell: datapath\|registers\|Mux6~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux7~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux7~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux7~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux7~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux7~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux7~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux7~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux7~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux7~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux8~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux8~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~3  from: dataa  to: combout " "Cell: datapath\|registers\|Mux8~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux8~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux8~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux8~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux8~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux8~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux8~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux9~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux9~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux9~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux9~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux9~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux9~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~5  from: dataa  to: combout " "Cell: datapath\|registers\|Mux9~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux9~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~6  from: datab  to: combout " "Cell: datapath\|registers\|Mux9~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348240501 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1724348240501 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1724348240509 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1724348240512 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1724348240516 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1724348240521 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1724348240983 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1724348240983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -65.303 " "Worst-case setup slack is -65.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348240983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348240983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -65.303            -897.664 Datapath:datapath\|ProgramCounter\[10\]  " "  -65.303            -897.664 Datapath:datapath\|ProgramCounter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348240983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.968          -27058.885 SW\[17\]  " "  -30.968          -27058.885 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348240983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.826          -26930.377 Datapath:datapath\|PC:pc\|PCOut\[2\]  " "  -29.826          -26930.377 Datapath:datapath\|PC:pc\|PCOut\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348240983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.003            -552.287 KEY\[0\]  " "  -16.003            -552.287 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348240983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724348240983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -12.865 " "Worst-case hold slack is -12.865" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348241039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348241039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.865           -7679.541 Datapath:datapath\|PC:pc\|PCOut\[2\]  " "  -12.865           -7679.541 Datapath:datapath\|PC:pc\|PCOut\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348241039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.549              -1.376 SW\[17\]  " "   -0.549              -1.376 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348241039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.669               0.000 KEY\[0\]  " "    0.669               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348241039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.005               0.000 Datapath:datapath\|ProgramCounter\[10\]  " "    1.005               0.000 Datapath:datapath\|ProgramCounter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348241039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724348241039 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724348241040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724348241041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -12.274 " "Worst-case minimum pulse width slack is -12.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348241044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348241044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.274         -115356.025 Datapath:datapath\|PC:pc\|PCOut\[2\]  " "  -12.274         -115356.025 Datapath:datapath\|PC:pc\|PCOut\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348241044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -82.670 KEY\[0\]  " "   -3.000             -82.670 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348241044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[17\]  " "   -3.000              -3.000 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348241044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 Datapath:datapath\|ProgramCounter\[10\]  " "    0.431               0.000 Datapath:datapath\|ProgramCounter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348241044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724348241044 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1724348241590 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1724348241610 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1724348242062 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~0  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~0  from: datab  to: combout " "Cell: datapath\|alu\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~10  from: cin  to: combout " "Cell: datapath\|alu\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~10  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~10  from: datab  to: combout " "Cell: datapath\|alu\|Add0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~12  from: cin  to: combout " "Cell: datapath\|alu\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~12  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~12  from: datab  to: combout " "Cell: datapath\|alu\|Add0~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~14  from: cin  to: combout " "Cell: datapath\|alu\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~14  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~14  from: datab  to: combout " "Cell: datapath\|alu\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~16  from: cin  to: combout " "Cell: datapath\|alu\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~16  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~16  from: datab  to: combout " "Cell: datapath\|alu\|Add0~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~18  from: cin  to: combout " "Cell: datapath\|alu\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~18  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~18  from: datab  to: combout " "Cell: datapath\|alu\|Add0~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~20  from: cin  to: combout " "Cell: datapath\|alu\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~20  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~20  from: datab  to: combout " "Cell: datapath\|alu\|Add0~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~22  from: cin  to: combout " "Cell: datapath\|alu\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~22  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~22  from: datab  to: combout " "Cell: datapath\|alu\|Add0~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~24  from: cin  to: combout " "Cell: datapath\|alu\|Add0~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~24  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~24  from: datab  to: combout " "Cell: datapath\|alu\|Add0~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~26  from: cin  to: combout " "Cell: datapath\|alu\|Add0~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~26  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~26  from: datab  to: combout " "Cell: datapath\|alu\|Add0~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~28  from: cin  to: combout " "Cell: datapath\|alu\|Add0~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~28  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~28  from: datab  to: combout " "Cell: datapath\|alu\|Add0~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~2  from: cin  to: combout " "Cell: datapath\|alu\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~2  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~2  from: datab  to: combout " "Cell: datapath\|alu\|Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~30  from: cin  to: combout " "Cell: datapath\|alu\|Add0~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~30  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~30  from: datab  to: combout " "Cell: datapath\|alu\|Add0~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~32  from: cin  to: combout " "Cell: datapath\|alu\|Add0~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~32  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~32  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~32  from: datab  to: combout " "Cell: datapath\|alu\|Add0~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~34  from: cin  to: combout " "Cell: datapath\|alu\|Add0~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~34  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~34  from: datab  to: combout " "Cell: datapath\|alu\|Add0~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~36  from: cin  to: combout " "Cell: datapath\|alu\|Add0~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~36  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~36  from: datab  to: combout " "Cell: datapath\|alu\|Add0~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~38  from: cin  to: combout " "Cell: datapath\|alu\|Add0~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~38  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~38  from: datab  to: combout " "Cell: datapath\|alu\|Add0~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~40  from: cin  to: combout " "Cell: datapath\|alu\|Add0~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~40  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~40  from: datab  to: combout " "Cell: datapath\|alu\|Add0~40  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~42  from: cin  to: combout " "Cell: datapath\|alu\|Add0~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~42  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~42  from: datab  to: combout " "Cell: datapath\|alu\|Add0~42  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~44  from: cin  to: combout " "Cell: datapath\|alu\|Add0~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~44  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~44  from: datab  to: combout " "Cell: datapath\|alu\|Add0~44  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~46  from: cin  to: combout " "Cell: datapath\|alu\|Add0~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~46  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~46  from: datab  to: combout " "Cell: datapath\|alu\|Add0~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~48  from: cin  to: combout " "Cell: datapath\|alu\|Add0~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~48  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~48  from: datab  to: combout " "Cell: datapath\|alu\|Add0~48  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~4  from: cin  to: combout " "Cell: datapath\|alu\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~4  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~4  from: datab  to: combout " "Cell: datapath\|alu\|Add0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~50  from: cin  to: combout " "Cell: datapath\|alu\|Add0~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~50  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~50  from: datab  to: combout " "Cell: datapath\|alu\|Add0~50  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~52  from: cin  to: combout " "Cell: datapath\|alu\|Add0~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~52  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~52  from: datab  to: combout " "Cell: datapath\|alu\|Add0~52  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~54  from: cin  to: combout " "Cell: datapath\|alu\|Add0~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~54  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~54  from: datab  to: combout " "Cell: datapath\|alu\|Add0~54  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~56  from: cin  to: combout " "Cell: datapath\|alu\|Add0~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~56  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~56  from: datab  to: combout " "Cell: datapath\|alu\|Add0~56  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~58  from: cin  to: combout " "Cell: datapath\|alu\|Add0~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~58  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~58  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~58  from: datab  to: combout " "Cell: datapath\|alu\|Add0~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~60  from: cin  to: combout " "Cell: datapath\|alu\|Add0~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~60  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~60  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~60  from: datab  to: combout " "Cell: datapath\|alu\|Add0~60  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~62  from: cin  to: combout " "Cell: datapath\|alu\|Add0~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~62  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~62  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~62  from: datad  to: combout " "Cell: datapath\|alu\|Add0~62  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~6  from: cin  to: combout " "Cell: datapath\|alu\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~6  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~6  from: datab  to: combout " "Cell: datapath\|alu\|Add0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~8  from: cin  to: combout " "Cell: datapath\|alu\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~8  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~8  from: datab  to: combout " "Cell: datapath\|alu\|Add0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~3  from: datab  to: combout " "Cell: datapath\|alu\|Mux0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~3  from: datad  to: combout " "Cell: datapath\|alu\|Mux0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~4  from: dataa  to: combout " "Cell: datapath\|alu\|Mux0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~6  from: dataa  to: combout " "Cell: datapath\|alu\|Mux0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~6  from: datad  to: combout " "Cell: datapath\|alu\|Mux0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~7  from: dataa  to: combout " "Cell: datapath\|alu\|Mux0~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~7  from: datad  to: combout " "Cell: datapath\|alu\|Mux0~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux10~4  from: datab  to: combout " "Cell: datapath\|alu\|Mux10~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux10~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux10~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux10~5  from: dataa  to: combout " "Cell: datapath\|alu\|Mux10~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux10~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux10~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux11~4  from: dataa  to: combout " "Cell: datapath\|alu\|Mux11~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux11~4  from: datab  to: combout " "Cell: datapath\|alu\|Mux11~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux11~5  from: datab  to: combout " "Cell: datapath\|alu\|Mux11~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux11~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux11~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242231 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux12~4  from: dataa  to: combout " "Cell: datapath\|alu\|Mux12~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux12~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux12~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux12~5  from: datac  to: combout " "Cell: datapath\|alu\|Mux12~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux12~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux12~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux13~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux13~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux13~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux13~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux13~5  from: datab  to: combout " "Cell: datapath\|alu\|Mux13~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux13~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux13~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux14~6  from: datab  to: combout " "Cell: datapath\|alu\|Mux14~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux14~6  from: datad  to: combout " "Cell: datapath\|alu\|Mux14~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux14~7  from: datac  to: combout " "Cell: datapath\|alu\|Mux14~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux14~7  from: datad  to: combout " "Cell: datapath\|alu\|Mux14~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux15~4  from: datab  to: combout " "Cell: datapath\|alu\|Mux15~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux15~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux15~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux15~5  from: datab  to: combout " "Cell: datapath\|alu\|Mux15~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux15~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux15~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux15~6  from: datab  to: combout " "Cell: datapath\|alu\|Mux15~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux15~6  from: datad  to: combout " "Cell: datapath\|alu\|Mux15~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux16~5  from: datab  to: combout " "Cell: datapath\|alu\|Mux16~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux16~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux16~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux16~6  from: datab  to: combout " "Cell: datapath\|alu\|Mux16~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux16~6  from: datad  to: combout " "Cell: datapath\|alu\|Mux16~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux17~1  from: dataa  to: combout " "Cell: datapath\|alu\|Mux17~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux17~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux17~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux17~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux17~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux17~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux18~1  from: dataa  to: combout " "Cell: datapath\|alu\|Mux18~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux18~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux18~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux18~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux18~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux18~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux18~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux19~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux19~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux19~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux19~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux19~2  from: dataa  to: combout " "Cell: datapath\|alu\|Mux19~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux19~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux19~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~4  from: datab  to: combout " "Cell: datapath\|alu\|Mux1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux1~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~5  from: datab  to: combout " "Cell: datapath\|alu\|Mux1~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux1~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~6  from: datad  to: combout " "Cell: datapath\|alu\|Mux1~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~7  from: dataa  to: combout " "Cell: datapath\|alu\|Mux1~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~7  from: datab  to: combout " "Cell: datapath\|alu\|Mux1~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~8  from: dataa  to: combout " "Cell: datapath\|alu\|Mux1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~8  from: datad  to: combout " "Cell: datapath\|alu\|Mux1~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~9  from: datab  to: combout " "Cell: datapath\|alu\|Mux1~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~9  from: datac  to: combout " "Cell: datapath\|alu\|Mux1~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux20~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux20~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux20~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux20~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux20~2  from: datab  to: combout " "Cell: datapath\|alu\|Mux20~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux20~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux20~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux21~1  from: dataa  to: combout " "Cell: datapath\|alu\|Mux21~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux21~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux21~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux21~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux21~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux21~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux21~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux22~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux22~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux22~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux22~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux22~2  from: datab  to: combout " "Cell: datapath\|alu\|Mux22~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux22~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux22~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux23~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux23~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux23~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux23~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux23~2  from: datab  to: combout " "Cell: datapath\|alu\|Mux23~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux23~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux23~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux24~1  from: datac  to: combout " "Cell: datapath\|alu\|Mux24~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux24~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux24~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux24~2  from: dataa  to: combout " "Cell: datapath\|alu\|Mux24~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux24~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux24~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux25~1  from: dataa  to: combout " "Cell: datapath\|alu\|Mux25~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux25~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux25~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux25~2  from: datab  to: combout " "Cell: datapath\|alu\|Mux25~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux25~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux25~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux26~1  from: dataa  to: combout " "Cell: datapath\|alu\|Mux26~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux26~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux26~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux26~2  from: dataa  to: combout " "Cell: datapath\|alu\|Mux26~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux26~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux26~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux27~1  from: datac  to: combout " "Cell: datapath\|alu\|Mux27~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux27~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux27~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux27~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux27~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux27~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux27~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux28~1  from: dataa  to: combout " "Cell: datapath\|alu\|Mux28~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux28~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux28~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux28~2  from: datab  to: combout " "Cell: datapath\|alu\|Mux28~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux28~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux28~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux29~1  from: datac  to: combout " "Cell: datapath\|alu\|Mux29~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux29~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux29~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux29~2  from: dataa  to: combout " "Cell: datapath\|alu\|Mux29~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux29~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux29~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~0  from: datab  to: combout " "Cell: datapath\|alu\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~0  from: datac  to: combout " "Cell: datapath\|alu\|Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~1  from: dataa  to: combout " "Cell: datapath\|alu\|Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~3  from: dataa  to: combout " "Cell: datapath\|alu\|Mux2~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~3  from: datab  to: combout " "Cell: datapath\|alu\|Mux2~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~4  from: dataa  to: combout " "Cell: datapath\|alu\|Mux2~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux2~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux30~1  from: dataa  to: combout " "Cell: datapath\|alu\|Mux30~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux30~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux30~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux30~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux30~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux30~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux30~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~11  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~12  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~12  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~13  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~13  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~13  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~13  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~14  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~14  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~14  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~14  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~15  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~15  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~15  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~15  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~16  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~16  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~16  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~16  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~18  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~18  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~18  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~18  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~19  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~19  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~19  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~19  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~19  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~20  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~20  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~21  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~21  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~21  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~21  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~22  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~22  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~22  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~22  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~23  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~23  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~23  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~23  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~24  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~24  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~24  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~24  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~26  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~26  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~26  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~26  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~27  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~27  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~27  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~27  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~27  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~27  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~28  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~28  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~28  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~28  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~29  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~29  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~29  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~29  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~29  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~30  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~30  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~30  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~30  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~31  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~31  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~2  from: dataa  to: combout " "Cell: datapath\|alu\|Mux3~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~3  from: datab  to: combout " "Cell: datapath\|alu\|Mux3~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~3  from: datac  to: combout " "Cell: datapath\|alu\|Mux3~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~5  from: datab  to: combout " "Cell: datapath\|alu\|Mux3~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~5  from: datac  to: combout " "Cell: datapath\|alu\|Mux3~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~6  from: dataa  to: combout " "Cell: datapath\|alu\|Mux3~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~6  from: datad  to: combout " "Cell: datapath\|alu\|Mux3~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~0  from: datac  to: combout " "Cell: datapath\|alu\|Mux4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~0  from: datad  to: combout " "Cell: datapath\|alu\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux4~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux4~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~3  from: datab  to: combout " "Cell: datapath\|alu\|Mux4~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~3  from: datac  to: combout " "Cell: datapath\|alu\|Mux4~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux4~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux4~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~0  from: datac  to: combout " "Cell: datapath\|alu\|Mux5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~0  from: datad  to: combout " "Cell: datapath\|alu\|Mux5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux5~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux5~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~3  from: datab  to: combout " "Cell: datapath\|alu\|Mux5~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~3  from: datac  to: combout " "Cell: datapath\|alu\|Mux5~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux5~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux5~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~0  from: dataa  to: combout " "Cell: datapath\|alu\|Mux6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~0  from: datab  to: combout " "Cell: datapath\|alu\|Mux6~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~1  from: dataa  to: combout " "Cell: datapath\|alu\|Mux6~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux6~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~3  from: dataa  to: combout " "Cell: datapath\|alu\|Mux6~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~3  from: datac  to: combout " "Cell: datapath\|alu\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~4  from: dataa  to: combout " "Cell: datapath\|alu\|Mux6~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux6~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~10  from: datab  to: combout " "Cell: datapath\|alu\|Mux7~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~10  from: datac  to: combout " "Cell: datapath\|alu\|Mux7~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~11  from: dataa  to: combout " "Cell: datapath\|alu\|Mux7~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~11  from: datad  to: combout " "Cell: datapath\|alu\|Mux7~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~13  from: dataa  to: combout " "Cell: datapath\|alu\|Mux7~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~7  from: dataa  to: combout " "Cell: datapath\|alu\|Mux7~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~7  from: datac  to: combout " "Cell: datapath\|alu\|Mux7~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~8  from: dataa  to: combout " "Cell: datapath\|alu\|Mux7~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~8  from: datac  to: combout " "Cell: datapath\|alu\|Mux7~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux8~4  from: dataa  to: combout " "Cell: datapath\|alu\|Mux8~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux8~4  from: datab  to: combout " "Cell: datapath\|alu\|Mux8~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux8~5  from: dataa  to: combout " "Cell: datapath\|alu\|Mux8~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux8~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux8~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux9~4  from: datab  to: combout " "Cell: datapath\|alu\|Mux9~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux9~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux9~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux9~5  from: datac  to: combout " "Cell: datapath\|alu\|Mux9~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux9~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux9~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~10  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~11  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~12  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~13  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~14  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~15  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~16  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~17  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~18  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~19  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~20  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~21  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~22  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~23  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~24  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~25  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~26  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~27  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~28  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~29  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~30  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~32  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~33  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~33  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~34  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~34  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~35  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~35  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~36  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~37  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~37  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~38  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~38  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~39  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~39  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~40  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~40  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~41  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~41  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~43  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~43  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~44  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~44  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~45  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~45  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~46  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~46  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~47  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~47  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~48  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~48  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~49  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~49  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~50  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~50  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~52  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~52  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~53  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~53  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~56  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~56  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~57  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~57  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~58  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~58  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~59  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~59  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~5  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~60  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~60  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~61  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~61  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~62  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~62  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~63  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~63  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~64  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~64  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~65  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~65  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~66  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~66  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~68  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~68  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~69  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~69  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~6  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~70  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~70  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~71  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~71  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~72  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~72  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~73  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~73  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~74  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~75  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~75  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~76  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~76  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~77  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~77  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~79  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~79  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~7  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~80  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~80  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~82  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~82  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~83  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~83  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~86  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~86  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~87  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~87  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~88  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~88  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~89  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~89  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~90  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~90  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~91  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~91  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~92  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~92  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~93  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~93  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~94  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~94  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~95  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~95  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~96  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~96  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~98  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~98  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~9  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|control\|WideOr0~0  from: datad  to: combout " "Cell: datapath\|control\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|immgen\|Decoder0~0  from: datac  to: combout " "Cell: datapath\|immgen\|Decoder0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|instructionmemory\|Mux26~0  from: datac  to: combout " "Cell: datapath\|instructionmemory\|Mux26~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|instructionmemory\|Mux9~0  from: datab  to: combout " "Cell: datapath\|instructionmemory\|Mux9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|mux0\|out\[0\]~57  from: datac  to: combout " "Cell: datapath\|mux0\|out\[0\]~57  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|mux0\|out\[11\]~64  from: datac  to: combout " "Cell: datapath\|mux0\|out\[11\]~64  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|mux0\|out\[1\]~58  from: datab  to: combout " "Cell: datapath\|mux0\|out\[1\]~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|mux0\|out\[2\]~56  from: datab  to: combout " "Cell: datapath\|mux0\|out\[2\]~56  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|mux0\|out\[5\]~66  from: dataa  to: combout " "Cell: datapath\|mux0\|out\[5\]~66  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~5  from: dataa  to: combout " "Cell: datapath\|registers\|Mux0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux10~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux10~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~3  from: dataa  to: combout " "Cell: datapath\|registers\|Mux10~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux10~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux10~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux10~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux10~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux10~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~6  from: datac  to: combout " "Cell: datapath\|registers\|Mux10~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux11~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux11~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux11~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux11~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux11~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux11~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux11~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux11~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux11~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux12~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux12~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux12~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux12~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux12~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux12~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~5  from: dataa  to: combout " "Cell: datapath\|registers\|Mux12~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux12~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~6  from: datac  to: combout " "Cell: datapath\|registers\|Mux12~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux13~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux13~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux13~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux13~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux13~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux13~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~5  from: dataa  to: combout " "Cell: datapath\|registers\|Mux13~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux13~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~6  from: datab  to: combout " "Cell: datapath\|registers\|Mux13~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux14~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux14~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux14~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux14~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~4  from: datab  to: combout " "Cell: datapath\|registers\|Mux14~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux14~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux14~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux14~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux14~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux15~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux15~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux15~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux15~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~4  from: datab  to: combout " "Cell: datapath\|registers\|Mux15~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux15~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux15~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux15~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux15~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux16~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux16~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux16~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux16~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~4  from: datab  to: combout " "Cell: datapath\|registers\|Mux16~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux16~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux16~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux16~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~6  from: datac  to: combout " "Cell: datapath\|registers\|Mux16~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux17~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux17~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux17~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux17~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux17~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux17~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~5  from: dataa  to: combout " "Cell: datapath\|registers\|Mux17~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux17~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~6  from: datad  to: combout " "Cell: datapath\|registers\|Mux17~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux18~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux18~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux18~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux18~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~4  from: datab  to: combout " "Cell: datapath\|registers\|Mux18~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux18~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux18~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux18~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux18~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux19~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux19~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux19~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux19~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux19~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux19~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux19~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux19~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~6  from: datac  to: combout " "Cell: datapath\|registers\|Mux19~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux1~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux1~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux1~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux1~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux1~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~6  from: datac  to: combout " "Cell: datapath\|registers\|Mux1~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux20~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux20~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux20~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux20~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux20~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux20~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~5  from: dataa  to: combout " "Cell: datapath\|registers\|Mux20~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux20~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux20~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux21~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux21~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux21~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux21~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux21~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux21~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux21~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux21~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~6  from: datad  to: combout " "Cell: datapath\|registers\|Mux21~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux22~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux22~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~3  from: dataa  to: combout " "Cell: datapath\|registers\|Mux22~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux22~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux22~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux22~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux22~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux22~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~6  from: datac  to: combout " "Cell: datapath\|registers\|Mux22~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux23~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux23~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~3  from: dataa  to: combout " "Cell: datapath\|registers\|Mux23~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux23~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux23~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux23~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux23~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux23~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~6  from: datac  to: combout " "Cell: datapath\|registers\|Mux23~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux24~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux24~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux24~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux24~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~4  from: datab  to: combout " "Cell: datapath\|registers\|Mux24~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux24~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux24~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux24~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux24~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux25~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux25~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux25~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux25~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux25~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux25~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux25~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux25~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~6  from: datab  to: combout " "Cell: datapath\|registers\|Mux25~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux26~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux26~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux26~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux26~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux26~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux26~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux26~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux26~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~6  from: datac  to: combout " "Cell: datapath\|registers\|Mux26~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux27~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux27~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux27~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux27~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~4  from: datab  to: combout " "Cell: datapath\|registers\|Mux27~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux27~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux27~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux27~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~6  from: datad  to: combout " "Cell: datapath\|registers\|Mux27~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux28~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux28~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~3  from: dataa  to: combout " "Cell: datapath\|registers\|Mux28~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux28~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux28~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux28~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux28~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux28~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~6  from: datab  to: combout " "Cell: datapath\|registers\|Mux28~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux29~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux29~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux29~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux29~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~4  from: datab  to: combout " "Cell: datapath\|registers\|Mux29~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux29~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux29~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux29~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~6  from: datab  to: combout " "Cell: datapath\|registers\|Mux29~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux2~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux2~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux2~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux2~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux2~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux2~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux2~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~6  from: datab  to: combout " "Cell: datapath\|registers\|Mux2~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux30~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux30~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux30~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux30~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux30~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux30~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~5  from: dataa  to: combout " "Cell: datapath\|registers\|Mux30~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux30~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux30~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux31~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux31~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux31~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux31~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux31~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux31~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux31~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux31~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~6  from: datab  to: combout " "Cell: datapath\|registers\|Mux31~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux32~0  from: datad  to: combout " "Cell: datapath\|registers\|Mux32~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux33~1  from: datab  to: combout " "Cell: datapath\|registers\|Mux33~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux34~0  from: dataa  to: combout " "Cell: datapath\|registers\|Mux34~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux35~0  from: dataa  to: combout " "Cell: datapath\|registers\|Mux35~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux36~0  from: dataa  to: combout " "Cell: datapath\|registers\|Mux36~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux37~0  from: datab  to: combout " "Cell: datapath\|registers\|Mux37~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux38~0  from: datad  to: combout " "Cell: datapath\|registers\|Mux38~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux39~0  from: datab  to: combout " "Cell: datapath\|registers\|Mux39~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux3~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux3~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux3~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux3~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux3~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux3~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux3~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux3~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux40~0  from: datad  to: combout " "Cell: datapath\|registers\|Mux40~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux41~0  from: datab  to: combout " "Cell: datapath\|registers\|Mux41~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux42~0  from: dataa  to: combout " "Cell: datapath\|registers\|Mux42~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux43~0  from: dataa  to: combout " "Cell: datapath\|registers\|Mux43~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux44~0  from: datab  to: combout " "Cell: datapath\|registers\|Mux44~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux45~0  from: datab  to: combout " "Cell: datapath\|registers\|Mux45~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux46~0  from: dataa  to: combout " "Cell: datapath\|registers\|Mux46~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux47~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux47~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux48~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux48~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux49~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux49~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux4~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux4~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux4~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux4~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux4~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux4~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux4~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux4~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux4~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux50~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux50~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux51~0  from: datad  to: combout " "Cell: datapath\|registers\|Mux51~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux52~0  from: dataa  to: combout " "Cell: datapath\|registers\|Mux52~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux53~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux53~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux54~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux54~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux54~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux54~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux55~0  from: dataa  to: combout " "Cell: datapath\|registers\|Mux55~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux55~1  from: dataa  to: combout " "Cell: datapath\|registers\|Mux55~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux56~0  from: dataa  to: combout " "Cell: datapath\|registers\|Mux56~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux56~1  from: datad  to: combout " "Cell: datapath\|registers\|Mux56~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux57~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux57~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux57~1  from: datad  to: combout " "Cell: datapath\|registers\|Mux57~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux58~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux58~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux58~1  from: dataa  to: combout " "Cell: datapath\|registers\|Mux58~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux59~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux59~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux59~1  from: datac  to: combout " "Cell: datapath\|registers\|Mux59~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux5~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux5~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~3  from: dataa  to: combout " "Cell: datapath\|registers\|Mux5~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux5~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux5~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux5~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux5~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux5~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux5~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux60~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux60~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux61~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux61~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux62~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux62~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux63~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux63~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux6~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux6~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~3  from: dataa  to: combout " "Cell: datapath\|registers\|Mux6~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux6~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux6~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux6~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~5  from: dataa  to: combout " "Cell: datapath\|registers\|Mux6~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux6~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~6  from: datac  to: combout " "Cell: datapath\|registers\|Mux6~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux7~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux7~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux7~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux7~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux7~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux7~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux7~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux7~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux7~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux8~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux8~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~3  from: dataa  to: combout " "Cell: datapath\|registers\|Mux8~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux8~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux8~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux8~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux8~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux8~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux8~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux9~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux9~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux9~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux9~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux9~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux9~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~5  from: dataa  to: combout " "Cell: datapath\|registers\|Mux9~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux9~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~6  from: datab  to: combout " "Cell: datapath\|registers\|Mux9~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348242232 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1724348242231 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1724348242241 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1724348242382 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1724348242382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -58.793 " "Worst-case setup slack is -58.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348242384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348242384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -58.793            -808.409 Datapath:datapath\|ProgramCounter\[10\]  " "  -58.793            -808.409 Datapath:datapath\|ProgramCounter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348242384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.705          -24883.797 SW\[17\]  " "  -28.705          -24883.797 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348242384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.730          -24847.745 Datapath:datapath\|PC:pc\|PCOut\[2\]  " "  -27.730          -24847.745 Datapath:datapath\|PC:pc\|PCOut\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348242384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.628            -502.041 KEY\[0\]  " "  -14.628            -502.041 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348242384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724348242384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -11.629 " "Worst-case hold slack is -11.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348242448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348242448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.629           -6991.252 Datapath:datapath\|PC:pc\|PCOut\[2\]  " "  -11.629           -6991.252 Datapath:datapath\|PC:pc\|PCOut\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348242448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.512              -1.264 SW\[17\]  " "   -0.512              -1.264 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348242448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 KEY\[0\]  " "    0.590               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348242448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.908               0.000 Datapath:datapath\|ProgramCounter\[10\]  " "    0.908               0.000 Datapath:datapath\|ProgramCounter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348242448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724348242448 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724348242450 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724348242452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -11.002 " "Worst-case minimum pulse width slack is -11.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348242457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348242457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.002         -104128.638 Datapath:datapath\|PC:pc\|PCOut\[2\]  " "  -11.002         -104128.638 Datapath:datapath\|PC:pc\|PCOut\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348242457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -82.670 KEY\[0\]  " "   -3.000             -82.670 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348242457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[17\]  " "   -3.000              -3.000 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348242457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 Datapath:datapath\|ProgramCounter\[10\]  " "    0.258               0.000 Datapath:datapath\|ProgramCounter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348242457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724348242457 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1724348243015 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~0  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~0  from: datab  to: combout " "Cell: datapath\|alu\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~10  from: cin  to: combout " "Cell: datapath\|alu\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~10  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~10  from: datab  to: combout " "Cell: datapath\|alu\|Add0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~12  from: cin  to: combout " "Cell: datapath\|alu\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~12  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~12  from: datab  to: combout " "Cell: datapath\|alu\|Add0~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~14  from: cin  to: combout " "Cell: datapath\|alu\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~14  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~14  from: datab  to: combout " "Cell: datapath\|alu\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~16  from: cin  to: combout " "Cell: datapath\|alu\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~16  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~16  from: datab  to: combout " "Cell: datapath\|alu\|Add0~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~18  from: cin  to: combout " "Cell: datapath\|alu\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~18  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~18  from: datab  to: combout " "Cell: datapath\|alu\|Add0~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~20  from: cin  to: combout " "Cell: datapath\|alu\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~20  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~20  from: datab  to: combout " "Cell: datapath\|alu\|Add0~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~22  from: cin  to: combout " "Cell: datapath\|alu\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~22  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~22  from: datab  to: combout " "Cell: datapath\|alu\|Add0~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~24  from: cin  to: combout " "Cell: datapath\|alu\|Add0~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~24  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~24  from: datab  to: combout " "Cell: datapath\|alu\|Add0~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~26  from: cin  to: combout " "Cell: datapath\|alu\|Add0~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~26  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~26  from: datab  to: combout " "Cell: datapath\|alu\|Add0~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~28  from: cin  to: combout " "Cell: datapath\|alu\|Add0~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~28  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~28  from: datab  to: combout " "Cell: datapath\|alu\|Add0~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~2  from: cin  to: combout " "Cell: datapath\|alu\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~2  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~2  from: datab  to: combout " "Cell: datapath\|alu\|Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~30  from: cin  to: combout " "Cell: datapath\|alu\|Add0~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~30  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~30  from: datab  to: combout " "Cell: datapath\|alu\|Add0~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~32  from: cin  to: combout " "Cell: datapath\|alu\|Add0~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~32  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~32  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~32  from: datab  to: combout " "Cell: datapath\|alu\|Add0~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~34  from: cin  to: combout " "Cell: datapath\|alu\|Add0~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~34  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~34  from: datab  to: combout " "Cell: datapath\|alu\|Add0~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~36  from: cin  to: combout " "Cell: datapath\|alu\|Add0~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~36  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~36  from: datab  to: combout " "Cell: datapath\|alu\|Add0~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~38  from: cin  to: combout " "Cell: datapath\|alu\|Add0~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~38  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~38  from: datab  to: combout " "Cell: datapath\|alu\|Add0~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~40  from: cin  to: combout " "Cell: datapath\|alu\|Add0~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~40  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~40  from: datab  to: combout " "Cell: datapath\|alu\|Add0~40  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~42  from: cin  to: combout " "Cell: datapath\|alu\|Add0~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~42  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~42  from: datab  to: combout " "Cell: datapath\|alu\|Add0~42  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~44  from: cin  to: combout " "Cell: datapath\|alu\|Add0~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~44  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~44  from: datab  to: combout " "Cell: datapath\|alu\|Add0~44  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~46  from: cin  to: combout " "Cell: datapath\|alu\|Add0~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~46  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~46  from: datab  to: combout " "Cell: datapath\|alu\|Add0~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~48  from: cin  to: combout " "Cell: datapath\|alu\|Add0~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~48  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~48  from: datab  to: combout " "Cell: datapath\|alu\|Add0~48  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~4  from: cin  to: combout " "Cell: datapath\|alu\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~4  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~4  from: datab  to: combout " "Cell: datapath\|alu\|Add0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~50  from: cin  to: combout " "Cell: datapath\|alu\|Add0~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~50  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~50  from: datab  to: combout " "Cell: datapath\|alu\|Add0~50  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~52  from: cin  to: combout " "Cell: datapath\|alu\|Add0~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~52  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~52  from: datab  to: combout " "Cell: datapath\|alu\|Add0~52  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~54  from: cin  to: combout " "Cell: datapath\|alu\|Add0~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~54  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~54  from: datab  to: combout " "Cell: datapath\|alu\|Add0~54  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~56  from: cin  to: combout " "Cell: datapath\|alu\|Add0~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~56  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~56  from: datab  to: combout " "Cell: datapath\|alu\|Add0~56  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~58  from: cin  to: combout " "Cell: datapath\|alu\|Add0~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~58  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~58  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~58  from: datab  to: combout " "Cell: datapath\|alu\|Add0~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~60  from: cin  to: combout " "Cell: datapath\|alu\|Add0~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~60  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~60  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~60  from: datab  to: combout " "Cell: datapath\|alu\|Add0~60  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~62  from: cin  to: combout " "Cell: datapath\|alu\|Add0~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~62  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~62  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~62  from: datad  to: combout " "Cell: datapath\|alu\|Add0~62  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~6  from: cin  to: combout " "Cell: datapath\|alu\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~6  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~6  from: datab  to: combout " "Cell: datapath\|alu\|Add0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~8  from: cin  to: combout " "Cell: datapath\|alu\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~8  from: dataa  to: combout " "Cell: datapath\|alu\|Add0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Add0~8  from: datab  to: combout " "Cell: datapath\|alu\|Add0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~3  from: datab  to: combout " "Cell: datapath\|alu\|Mux0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~3  from: datad  to: combout " "Cell: datapath\|alu\|Mux0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~4  from: dataa  to: combout " "Cell: datapath\|alu\|Mux0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~6  from: dataa  to: combout " "Cell: datapath\|alu\|Mux0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~6  from: datad  to: combout " "Cell: datapath\|alu\|Mux0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~7  from: dataa  to: combout " "Cell: datapath\|alu\|Mux0~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux0~7  from: datad  to: combout " "Cell: datapath\|alu\|Mux0~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux10~4  from: datab  to: combout " "Cell: datapath\|alu\|Mux10~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux10~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux10~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux10~5  from: dataa  to: combout " "Cell: datapath\|alu\|Mux10~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux10~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux10~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux11~4  from: dataa  to: combout " "Cell: datapath\|alu\|Mux11~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux11~4  from: datab  to: combout " "Cell: datapath\|alu\|Mux11~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux11~5  from: datab  to: combout " "Cell: datapath\|alu\|Mux11~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux11~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux11~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux12~4  from: dataa  to: combout " "Cell: datapath\|alu\|Mux12~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux12~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux12~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux12~5  from: datac  to: combout " "Cell: datapath\|alu\|Mux12~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux12~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux12~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux13~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux13~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux13~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux13~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux13~5  from: datab  to: combout " "Cell: datapath\|alu\|Mux13~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux13~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux13~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux14~6  from: datab  to: combout " "Cell: datapath\|alu\|Mux14~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux14~6  from: datad  to: combout " "Cell: datapath\|alu\|Mux14~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux14~7  from: datac  to: combout " "Cell: datapath\|alu\|Mux14~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux14~7  from: datad  to: combout " "Cell: datapath\|alu\|Mux14~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux15~4  from: datab  to: combout " "Cell: datapath\|alu\|Mux15~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux15~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux15~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux15~5  from: datab  to: combout " "Cell: datapath\|alu\|Mux15~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux15~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux15~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux15~6  from: datab  to: combout " "Cell: datapath\|alu\|Mux15~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux15~6  from: datad  to: combout " "Cell: datapath\|alu\|Mux15~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux16~5  from: datab  to: combout " "Cell: datapath\|alu\|Mux16~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux16~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux16~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux16~6  from: datab  to: combout " "Cell: datapath\|alu\|Mux16~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux16~6  from: datad  to: combout " "Cell: datapath\|alu\|Mux16~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux17~1  from: dataa  to: combout " "Cell: datapath\|alu\|Mux17~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux17~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux17~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux17~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux17~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux17~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux18~1  from: dataa  to: combout " "Cell: datapath\|alu\|Mux18~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux18~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux18~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux18~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux18~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux18~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux18~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux19~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux19~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux19~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux19~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux19~2  from: dataa  to: combout " "Cell: datapath\|alu\|Mux19~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux19~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux19~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~4  from: datab  to: combout " "Cell: datapath\|alu\|Mux1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux1~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~5  from: datab  to: combout " "Cell: datapath\|alu\|Mux1~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux1~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~6  from: datad  to: combout " "Cell: datapath\|alu\|Mux1~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~7  from: dataa  to: combout " "Cell: datapath\|alu\|Mux1~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~7  from: datab  to: combout " "Cell: datapath\|alu\|Mux1~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~8  from: dataa  to: combout " "Cell: datapath\|alu\|Mux1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~8  from: datad  to: combout " "Cell: datapath\|alu\|Mux1~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~9  from: datab  to: combout " "Cell: datapath\|alu\|Mux1~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux1~9  from: datac  to: combout " "Cell: datapath\|alu\|Mux1~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux20~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux20~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux20~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux20~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux20~2  from: datab  to: combout " "Cell: datapath\|alu\|Mux20~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux20~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux20~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux21~1  from: dataa  to: combout " "Cell: datapath\|alu\|Mux21~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux21~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux21~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux21~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux21~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux21~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux21~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux22~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux22~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux22~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux22~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux22~2  from: datab  to: combout " "Cell: datapath\|alu\|Mux22~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux22~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux22~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux23~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux23~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux23~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux23~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux23~2  from: datab  to: combout " "Cell: datapath\|alu\|Mux23~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux23~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux23~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux24~1  from: datac  to: combout " "Cell: datapath\|alu\|Mux24~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux24~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux24~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux24~2  from: dataa  to: combout " "Cell: datapath\|alu\|Mux24~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux24~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux24~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux25~1  from: dataa  to: combout " "Cell: datapath\|alu\|Mux25~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux25~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux25~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux25~2  from: datab  to: combout " "Cell: datapath\|alu\|Mux25~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux25~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux25~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux26~1  from: dataa  to: combout " "Cell: datapath\|alu\|Mux26~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux26~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux26~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux26~2  from: dataa  to: combout " "Cell: datapath\|alu\|Mux26~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux26~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux26~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux27~1  from: datac  to: combout " "Cell: datapath\|alu\|Mux27~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux27~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux27~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux27~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux27~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux27~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux27~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux28~1  from: dataa  to: combout " "Cell: datapath\|alu\|Mux28~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux28~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux28~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux28~2  from: datab  to: combout " "Cell: datapath\|alu\|Mux28~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux28~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux28~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux29~1  from: datac  to: combout " "Cell: datapath\|alu\|Mux29~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux29~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux29~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux29~2  from: dataa  to: combout " "Cell: datapath\|alu\|Mux29~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux29~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux29~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~0  from: datab  to: combout " "Cell: datapath\|alu\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~0  from: datac  to: combout " "Cell: datapath\|alu\|Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~1  from: dataa  to: combout " "Cell: datapath\|alu\|Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~3  from: dataa  to: combout " "Cell: datapath\|alu\|Mux2~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~3  from: datab  to: combout " "Cell: datapath\|alu\|Mux2~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~4  from: dataa  to: combout " "Cell: datapath\|alu\|Mux2~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux2~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux2~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux30~1  from: dataa  to: combout " "Cell: datapath\|alu\|Mux30~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux30~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux30~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux30~2  from: datac  to: combout " "Cell: datapath\|alu\|Mux30~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux30~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux30~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~11  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~12  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~12  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~13  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~13  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~13  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~13  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~14  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~14  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~14  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~14  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~15  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~15  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~15  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~15  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~16  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~16  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~16  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~16  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~18  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~18  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~18  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~18  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~19  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~19  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~19  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~19  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~19  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~20  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~20  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~21  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~21  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~21  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~21  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~22  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~22  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~22  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~22  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~23  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~23  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~23  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~23  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~24  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~24  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~24  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~24  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~26  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~26  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~26  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~26  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~27  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~27  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~27  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~27  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~27  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~27  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~28  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~28  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~28  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~28  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~29  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~29  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~29  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~29  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~29  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~30  from: dataa  to: combout " "Cell: datapath\|alu\|Mux31~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~30  from: datab  to: combout " "Cell: datapath\|alu\|Mux31~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~30  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~30  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~31  from: datac  to: combout " "Cell: datapath\|alu\|Mux31~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux31~31  from: datad  to: combout " "Cell: datapath\|alu\|Mux31~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~2  from: dataa  to: combout " "Cell: datapath\|alu\|Mux3~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~2  from: datad  to: combout " "Cell: datapath\|alu\|Mux3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~3  from: datab  to: combout " "Cell: datapath\|alu\|Mux3~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~3  from: datac  to: combout " "Cell: datapath\|alu\|Mux3~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~5  from: datab  to: combout " "Cell: datapath\|alu\|Mux3~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~5  from: datac  to: combout " "Cell: datapath\|alu\|Mux3~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~6  from: dataa  to: combout " "Cell: datapath\|alu\|Mux3~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux3~6  from: datad  to: combout " "Cell: datapath\|alu\|Mux3~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~0  from: datac  to: combout " "Cell: datapath\|alu\|Mux4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~0  from: datad  to: combout " "Cell: datapath\|alu\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux4~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux4~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~3  from: datab  to: combout " "Cell: datapath\|alu\|Mux4~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~3  from: datac  to: combout " "Cell: datapath\|alu\|Mux4~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux4~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux4~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux4~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~0  from: datac  to: combout " "Cell: datapath\|alu\|Mux5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~0  from: datad  to: combout " "Cell: datapath\|alu\|Mux5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux5~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~1  from: datad  to: combout " "Cell: datapath\|alu\|Mux5~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~3  from: datab  to: combout " "Cell: datapath\|alu\|Mux5~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~3  from: datac  to: combout " "Cell: datapath\|alu\|Mux5~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux5~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux5~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux5~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~0  from: dataa  to: combout " "Cell: datapath\|alu\|Mux6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~0  from: datab  to: combout " "Cell: datapath\|alu\|Mux6~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~1  from: dataa  to: combout " "Cell: datapath\|alu\|Mux6~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~1  from: datab  to: combout " "Cell: datapath\|alu\|Mux6~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~3  from: dataa  to: combout " "Cell: datapath\|alu\|Mux6~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~3  from: datac  to: combout " "Cell: datapath\|alu\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~4  from: dataa  to: combout " "Cell: datapath\|alu\|Mux6~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux6~4  from: datad  to: combout " "Cell: datapath\|alu\|Mux6~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~10  from: datab  to: combout " "Cell: datapath\|alu\|Mux7~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~10  from: datac  to: combout " "Cell: datapath\|alu\|Mux7~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~11  from: dataa  to: combout " "Cell: datapath\|alu\|Mux7~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~11  from: datad  to: combout " "Cell: datapath\|alu\|Mux7~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~13  from: dataa  to: combout " "Cell: datapath\|alu\|Mux7~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~7  from: dataa  to: combout " "Cell: datapath\|alu\|Mux7~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~7  from: datac  to: combout " "Cell: datapath\|alu\|Mux7~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~8  from: dataa  to: combout " "Cell: datapath\|alu\|Mux7~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux7~8  from: datac  to: combout " "Cell: datapath\|alu\|Mux7~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux8~4  from: dataa  to: combout " "Cell: datapath\|alu\|Mux8~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux8~4  from: datab  to: combout " "Cell: datapath\|alu\|Mux8~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux8~5  from: dataa  to: combout " "Cell: datapath\|alu\|Mux8~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux8~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux8~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux9~4  from: datab  to: combout " "Cell: datapath\|alu\|Mux9~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux9~4  from: datac  to: combout " "Cell: datapath\|alu\|Mux9~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux9~5  from: datac  to: combout " "Cell: datapath\|alu\|Mux9~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|Mux9~5  from: datad  to: combout " "Cell: datapath\|alu\|Mux9~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~10  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~11  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~12  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~13  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~14  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~15  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~16  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~17  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~18  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~19  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~20  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~21  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~22  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~23  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~24  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~25  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~26  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~27  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~28  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~29  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~30  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~32  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~33  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~33  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~34  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~34  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~35  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~35  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~36  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~37  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~37  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~38  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~38  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~39  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~39  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~40  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~40  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~41  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~41  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~43  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~43  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~44  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~44  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~45  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~45  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~46  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~46  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~47  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~47  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~48  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~48  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~49  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~49  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~50  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~50  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~52  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~52  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~53  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~53  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~56  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~56  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~57  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~57  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~58  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~58  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~59  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~59  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~5  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~60  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~60  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~61  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~61  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~62  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~62  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~63  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~63  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~64  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~64  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~65  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~65  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~66  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~66  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~68  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~68  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~69  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~69  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~6  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~70  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~70  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~71  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~71  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~72  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~72  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~73  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~73  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~74  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~75  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~75  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~76  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~76  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~77  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~77  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~79  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~79  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~7  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~80  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~80  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~82  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~82  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~83  from: datac  to: combout " "Cell: datapath\|alu\|ShiftLeft0~83  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~86  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~86  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~87  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~87  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~88  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~88  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~89  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~89  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~90  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~90  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~91  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~91  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~92  from: datab  to: combout " "Cell: datapath\|alu\|ShiftLeft0~92  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~93  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~93  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~94  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~94  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~95  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~95  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~96  from: dataa  to: combout " "Cell: datapath\|alu\|ShiftLeft0~96  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~98  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~98  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|alu\|ShiftLeft0~9  from: datad  to: combout " "Cell: datapath\|alu\|ShiftLeft0~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|control\|WideOr0~0  from: datad  to: combout " "Cell: datapath\|control\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|immgen\|Decoder0~0  from: datac  to: combout " "Cell: datapath\|immgen\|Decoder0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|instructionmemory\|Mux26~0  from: datac  to: combout " "Cell: datapath\|instructionmemory\|Mux26~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|instructionmemory\|Mux9~0  from: datab  to: combout " "Cell: datapath\|instructionmemory\|Mux9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|mux0\|out\[0\]~57  from: datac  to: combout " "Cell: datapath\|mux0\|out\[0\]~57  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|mux0\|out\[11\]~64  from: datac  to: combout " "Cell: datapath\|mux0\|out\[11\]~64  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|mux0\|out\[1\]~58  from: datab  to: combout " "Cell: datapath\|mux0\|out\[1\]~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|mux0\|out\[2\]~56  from: datab  to: combout " "Cell: datapath\|mux0\|out\[2\]~56  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|mux0\|out\[5\]~66  from: dataa  to: combout " "Cell: datapath\|mux0\|out\[5\]~66  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~5  from: dataa  to: combout " "Cell: datapath\|registers\|Mux0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux0~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux10~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux10~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~3  from: dataa  to: combout " "Cell: datapath\|registers\|Mux10~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux10~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux10~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux10~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux10~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux10~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux10~6  from: datac  to: combout " "Cell: datapath\|registers\|Mux10~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux11~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux11~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux11~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux11~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux11~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux11~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux11~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux11~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux11~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux11~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux12~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux12~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux12~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux12~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux12~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux12~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~5  from: dataa  to: combout " "Cell: datapath\|registers\|Mux12~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux12~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux12~6  from: datac  to: combout " "Cell: datapath\|registers\|Mux12~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux13~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux13~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux13~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux13~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux13~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux13~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~5  from: dataa  to: combout " "Cell: datapath\|registers\|Mux13~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux13~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux13~6  from: datab  to: combout " "Cell: datapath\|registers\|Mux13~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux14~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux14~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux14~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux14~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~4  from: datab  to: combout " "Cell: datapath\|registers\|Mux14~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux14~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux14~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux14~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux14~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux14~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux15~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux15~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux15~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux15~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~4  from: datab  to: combout " "Cell: datapath\|registers\|Mux15~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux15~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux15~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux15~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux15~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux15~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux16~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux16~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux16~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux16~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~4  from: datab  to: combout " "Cell: datapath\|registers\|Mux16~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux16~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux16~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux16~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux16~6  from: datac  to: combout " "Cell: datapath\|registers\|Mux16~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux17~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux17~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux17~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux17~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux17~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux17~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~5  from: dataa  to: combout " "Cell: datapath\|registers\|Mux17~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux17~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux17~6  from: datad  to: combout " "Cell: datapath\|registers\|Mux17~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux18~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux18~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux18~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux18~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~4  from: datab  to: combout " "Cell: datapath\|registers\|Mux18~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux18~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux18~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux18~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux18~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux18~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux19~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux19~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux19~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux19~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux19~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux19~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux19~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux19~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux19~6  from: datac  to: combout " "Cell: datapath\|registers\|Mux19~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux1~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux1~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux1~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux1~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux1~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux1~6  from: datac  to: combout " "Cell: datapath\|registers\|Mux1~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux20~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux20~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux20~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux20~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux20~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux20~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~5  from: dataa  to: combout " "Cell: datapath\|registers\|Mux20~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux20~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux20~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux20~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux21~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux21~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux21~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux21~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux21~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux21~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux21~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux21~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux21~6  from: datad  to: combout " "Cell: datapath\|registers\|Mux21~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux22~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux22~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~3  from: dataa  to: combout " "Cell: datapath\|registers\|Mux22~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux22~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux22~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux22~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux22~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux22~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux22~6  from: datac  to: combout " "Cell: datapath\|registers\|Mux22~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux23~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux23~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~3  from: dataa  to: combout " "Cell: datapath\|registers\|Mux23~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux23~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux23~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux23~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux23~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux23~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux23~6  from: datac  to: combout " "Cell: datapath\|registers\|Mux23~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux24~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux24~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux24~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux24~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~4  from: datab  to: combout " "Cell: datapath\|registers\|Mux24~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux24~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux24~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux24~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux24~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux24~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux25~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux25~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux25~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux25~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux25~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux25~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux25~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux25~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux25~6  from: datab  to: combout " "Cell: datapath\|registers\|Mux25~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux26~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux26~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux26~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux26~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux26~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux26~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux26~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux26~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux26~6  from: datac  to: combout " "Cell: datapath\|registers\|Mux26~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux27~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux27~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux27~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux27~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~4  from: datab  to: combout " "Cell: datapath\|registers\|Mux27~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux27~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux27~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux27~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux27~6  from: datad  to: combout " "Cell: datapath\|registers\|Mux27~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux28~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux28~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~3  from: dataa  to: combout " "Cell: datapath\|registers\|Mux28~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux28~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux28~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux28~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux28~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux28~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux28~6  from: datab  to: combout " "Cell: datapath\|registers\|Mux28~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux29~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux29~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux29~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux29~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~4  from: datab  to: combout " "Cell: datapath\|registers\|Mux29~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux29~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux29~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux29~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux29~6  from: datab  to: combout " "Cell: datapath\|registers\|Mux29~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux2~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux2~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux2~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux2~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux2~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux2~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux2~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux2~6  from: datab  to: combout " "Cell: datapath\|registers\|Mux2~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux30~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux30~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux30~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux30~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux30~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux30~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~5  from: dataa  to: combout " "Cell: datapath\|registers\|Mux30~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux30~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux30~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux30~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux31~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux31~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~3  from: datab  to: combout " "Cell: datapath\|registers\|Mux31~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux31~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux31~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux31~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux31~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux31~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux31~6  from: datab  to: combout " "Cell: datapath\|registers\|Mux31~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux32~0  from: datad  to: combout " "Cell: datapath\|registers\|Mux32~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux33~1  from: datab  to: combout " "Cell: datapath\|registers\|Mux33~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux34~0  from: dataa  to: combout " "Cell: datapath\|registers\|Mux34~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux35~0  from: dataa  to: combout " "Cell: datapath\|registers\|Mux35~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux36~0  from: dataa  to: combout " "Cell: datapath\|registers\|Mux36~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux37~0  from: datab  to: combout " "Cell: datapath\|registers\|Mux37~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux38~0  from: datad  to: combout " "Cell: datapath\|registers\|Mux38~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux39~0  from: datab  to: combout " "Cell: datapath\|registers\|Mux39~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux3~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux3~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux3~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux3~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux3~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux3~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux3~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux3~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux3~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux40~0  from: datad  to: combout " "Cell: datapath\|registers\|Mux40~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux41~0  from: datab  to: combout " "Cell: datapath\|registers\|Mux41~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux42~0  from: dataa  to: combout " "Cell: datapath\|registers\|Mux42~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux43~0  from: dataa  to: combout " "Cell: datapath\|registers\|Mux43~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux44~0  from: datab  to: combout " "Cell: datapath\|registers\|Mux44~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux45~0  from: datab  to: combout " "Cell: datapath\|registers\|Mux45~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux46~0  from: dataa  to: combout " "Cell: datapath\|registers\|Mux46~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux47~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux47~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux48~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux48~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux49~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux49~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux4~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux4~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux4~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux4~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux4~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux4~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux4~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux4~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux4~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux4~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux50~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux50~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux51~0  from: datad  to: combout " "Cell: datapath\|registers\|Mux51~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux52~0  from: dataa  to: combout " "Cell: datapath\|registers\|Mux52~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux53~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux53~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux54~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux54~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux54~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux54~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux55~0  from: dataa  to: combout " "Cell: datapath\|registers\|Mux55~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux55~1  from: dataa  to: combout " "Cell: datapath\|registers\|Mux55~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux56~0  from: dataa  to: combout " "Cell: datapath\|registers\|Mux56~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux56~1  from: datad  to: combout " "Cell: datapath\|registers\|Mux56~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux57~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux57~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux57~1  from: datad  to: combout " "Cell: datapath\|registers\|Mux57~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux58~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux58~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux58~1  from: dataa  to: combout " "Cell: datapath\|registers\|Mux58~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux59~0  from: datac  to: combout " "Cell: datapath\|registers\|Mux59~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux59~1  from: datac  to: combout " "Cell: datapath\|registers\|Mux59~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux5~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux5~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~3  from: dataa  to: combout " "Cell: datapath\|registers\|Mux5~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux5~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux5~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux5~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux5~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux5~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux5~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux5~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux60~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux60~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux61~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux61~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux62~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux62~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux63~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux63~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux6~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~2  from: datad  to: combout " "Cell: datapath\|registers\|Mux6~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~3  from: dataa  to: combout " "Cell: datapath\|registers\|Mux6~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux6~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux6~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux6~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~5  from: dataa  to: combout " "Cell: datapath\|registers\|Mux6~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~5  from: datab  to: combout " "Cell: datapath\|registers\|Mux6~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux6~6  from: datac  to: combout " "Cell: datapath\|registers\|Mux6~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux7~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux7~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux7~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux7~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux7~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux7~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux7~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux7~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux7~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux7~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~2  from: dataa  to: combout " "Cell: datapath\|registers\|Mux8~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux8~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~3  from: dataa  to: combout " "Cell: datapath\|registers\|Mux8~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux8~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~4  from: dataa  to: combout " "Cell: datapath\|registers\|Mux8~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux8~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~5  from: datac  to: combout " "Cell: datapath\|registers\|Mux8~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux8~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux8~6  from: dataa  to: combout " "Cell: datapath\|registers\|Mux8~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~2  from: datab  to: combout " "Cell: datapath\|registers\|Mux9~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~2  from: datac  to: combout " "Cell: datapath\|registers\|Mux9~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~3  from: datac  to: combout " "Cell: datapath\|registers\|Mux9~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~3  from: datad  to: combout " "Cell: datapath\|registers\|Mux9~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~4  from: datac  to: combout " "Cell: datapath\|registers\|Mux9~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~4  from: datad  to: combout " "Cell: datapath\|registers\|Mux9~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~5  from: dataa  to: combout " "Cell: datapath\|registers\|Mux9~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~5  from: datad  to: combout " "Cell: datapath\|registers\|Mux9~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: datapath\|registers\|Mux9~6  from: datab  to: combout " "Cell: datapath\|registers\|Mux9~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724348243131 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1724348243131 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1724348243140 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1724348243206 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1724348243206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.799 " "Worst-case setup slack is -31.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348243209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348243209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.799            -437.078 Datapath:datapath\|ProgramCounter\[10\]  " "  -31.799            -437.078 Datapath:datapath\|ProgramCounter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348243209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.707          -13122.636 SW\[17\]  " "  -15.707          -13122.636 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348243209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.464          -13731.055 Datapath:datapath\|PC:pc\|PCOut\[2\]  " "  -15.464          -13731.055 Datapath:datapath\|PC:pc\|PCOut\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348243209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.603            -249.535 KEY\[0\]  " "   -7.603            -249.535 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348243209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724348243209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.283 " "Worst-case hold slack is -6.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348243267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348243267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.283           -3668.154 Datapath:datapath\|PC:pc\|PCOut\[2\]  " "   -6.283           -3668.154 Datapath:datapath\|PC:pc\|PCOut\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348243267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.694              -3.046 SW\[17\]  " "   -0.694              -3.046 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348243267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.134              -0.431 KEY\[0\]  " "   -0.134              -0.431 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348243267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.700               0.000 Datapath:datapath\|ProgramCounter\[10\]  " "    0.700               0.000 Datapath:datapath\|ProgramCounter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348243267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724348243267 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724348243269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724348243272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -6.099 " "Worst-case minimum pulse width slack is -6.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348243277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348243277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.099          -51902.788 Datapath:datapath\|PC:pc\|PCOut\[2\]  " "   -6.099          -51902.788 Datapath:datapath\|PC:pc\|PCOut\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348243277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -817.045 SW\[17\]  " "   -3.000            -817.045 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348243277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -99.213 KEY\[0\]  " "   -3.000             -99.213 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348243277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 Datapath:datapath\|ProgramCounter\[10\]  " "    0.267               0.000 Datapath:datapath\|ProgramCounter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724348243277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724348243277 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1724348244142 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1724348244143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "709 " "Peak virtual memory: 709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724348244219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 14:37:24 2024 " "Processing ended: Thu Aug 22 14:37:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724348244219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724348244219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724348244219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1724348244219 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 3162 s " "Quartus Prime Full Compilation was successful. 0 errors, 3162 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1724348244883 ""}
