module and_gate(A,B,Z);

input A,B;
output Z;

and(Z,A,B);

endmodule

moodule and_gate_tb();

reg A,B;
wire Z;

and_gate UUT(.A(A),.B(B),.Z(Z));

initial begin
A = 0; B = 0;
#5;

A = 0; B = 1;
#5;

A = 1; B = 0;
#5;

A = 1; B = 1;
#5;
end
endmodule
