/**
 * \file IfxSmu_stdby_reg.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_SMU/V0.2.2.1.0
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Smu_stdby_Registers_Cfg Smu_stdby address
 * \ingroup IfxSfr_Smu_stdby_Registers
 * 
 * \defgroup IfxSfr_Smu_stdby_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_Smu_stdby_Registers_Cfg
 *
 * \defgroup IfxSfr_Smu_stdby_Registers_Cfg_Smustdby 2-SMUSTDBY
 * \ingroup IfxSfr_Smu_stdby_Registers_Cfg
 *
 *
 */
#ifndef IFXSMU_STDBY_REG_H
#define IFXSMU_STDBY_REG_H 1
/******************************************************************************/
#include "IfxSmu_stdby_regdef.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Smu_stdby_Registers_Cfg_BaseAddress
 * \{  */

/** \brief SMU_STDBY object */
#define MODULE_SMUSTDBY /*lint --e(923, 9078)*/ ((*(Ifx_SMU_STDBY*)0xF0249800u))
/** \}  */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Smu_stdby_Registers_Cfg_Smustdby
 * \{  */
/** \brief 14, SMU_STDBY BIST Status Register */
#define SMUSTDBY_MONBISTSTAT /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_MONBISTSTAT*)0xF0249814u)

/** \brief 18, SMU_STDBY BIST Control Register */
#define SMUSTDBY_MONBISTCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_MONBISTCTRL*)0xF0249818u)

/** \brief 1C, SMU_STDBY Command Register */
#define SMUSTDBY_CMDSTDBY /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_CMDSTDBY*)0xF024981Cu)

/** \brief 20, SMU_STDBY FSP Configuration Register */
#define SMUSTDBY_AGSTDBY0_FSP0 /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_AGSTDBY_FSP0*)0xF0249820u)

/** \brief 24, SMU_STDBY FSP Configuration Register */
#define SMUSTDBY_AGSTDBY0_FSP1 /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_AGSTDBY_FSP1*)0xF0249824u)

/** \brief 28, SMU_STDBY FSP Configuration Register */
#define SMUSTDBY_AGSTDBY0_FSP2 /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_AGSTDBY_FSP2*)0xF0249828u)

/** \brief 2C, SMU_STDBY FSP Configuration Register */
#define SMUSTDBY_AGSTDBY0_FSP3 /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_AGSTDBY_FSP3*)0xF024982Cu)

/** \brief 30, SMU_STDBY Alarm Status Register */
#define SMUSTDBY_AGSTDBY0_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_AGSTDBY_STS*)0xF0249830u)

/** \brief 34, SMU_STDBY FSP Configuration Register */
#define SMUSTDBY_AGSTDBY1_FSP0 /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_AGSTDBY_FSP0*)0xF0249834u)

/** \brief 38, SMU_STDBY FSP Configuration Register */
#define SMUSTDBY_AGSTDBY1_FSP1 /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_AGSTDBY_FSP1*)0xF0249838u)

/** \brief 3C, SMU_STDBY FSP Configuration Register */
#define SMUSTDBY_AGSTDBY1_FSP2 /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_AGSTDBY_FSP2*)0xF024983Cu)

/** \brief 40, SMU_STDBY FSP Configuration Register */
#define SMUSTDBY_AGSTDBY1_FSP3 /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_AGSTDBY_FSP3*)0xF0249840u)

/** \brief 44, SMU_STDBY Alarm Status Register */
#define SMUSTDBY_AGSTDBY1_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_AGSTDBY_STS*)0xF0249844u)

/** \brief 48, SMU_STDBY FSP Configuration Register */
#define SMUSTDBY_AGSTDBY2_FSP0 /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_AGSTDBY_FSP0*)0xF0249848u)

/** \brief 4C, SMU_STDBY FSP Configuration Register */
#define SMUSTDBY_AGSTDBY2_FSP1 /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_AGSTDBY_FSP1*)0xF024984Cu)

/** \brief 50, SMU_STDBY FSP Configuration Register */
#define SMUSTDBY_AGSTDBY2_FSP2 /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_AGSTDBY_FSP2*)0xF0249850u)

/** \brief 54, SMU_STDBY FSP Configuration Register */
#define SMUSTDBY_AGSTDBY2_FSP3 /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_AGSTDBY_FSP3*)0xF0249854u)

/** \brief 58, SMU_STDBY Alarm Status Register */
#define SMUSTDBY_AGSTDBY2_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_AGSTDBY_STS*)0xF0249858u)

/** \brief 5C, SMU_STDBY FSP Configuration Register */
#define SMUSTDBY_AGSTDBY3_FSP0 /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_AGSTDBY_FSP0*)0xF024985Cu)

/** \brief 60, SMU_STDBY FSP Configuration Register */
#define SMUSTDBY_AGSTDBY3_FSP1 /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_AGSTDBY_FSP1*)0xF0249860u)

/** \brief 64, SMU_STDBY FSP Configuration Register */
#define SMUSTDBY_AGSTDBY3_FSP2 /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_AGSTDBY_FSP2*)0xF0249864u)

/** \brief 68, SMU_STDBY FSP Configuration Register */
#define SMUSTDBY_AGSTDBY3_FSP3 /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_AGSTDBY_FSP3*)0xF0249868u)

/** \brief 6C, SMU_STDBY Alarm Status Register */
#define SMUSTDBY_AGSTDBY3_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_AGSTDBY_STS*)0xF024986Cu)

/** \brief 70, SMU_STDBY FSP Configuration Register */
#define SMUSTDBY_AGSTDBY4_FSP0 /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_AGSTDBY_FSP0*)0xF0249870u)

/** \brief 74, SMU_STDBY FSP Configuration Register */
#define SMUSTDBY_AGSTDBY4_FSP1 /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_AGSTDBY_FSP1*)0xF0249874u)

/** \brief 78, SMU_STDBY FSP Configuration Register */
#define SMUSTDBY_AGSTDBY4_FSP2 /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_AGSTDBY_FSP2*)0xF0249878u)

/** \brief 7C, SMU_STDBY FSP Configuration Register */
#define SMUSTDBY_AGSTDBY4_FSP3 /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_AGSTDBY_FSP3*)0xF024987Cu)

/** \brief 80, SMU_STDBY Alarm Status Register */
#define SMUSTDBY_AGSTDBY4_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_AGSTDBY_STS*)0xF0249880u)

/** \brief 9C, SMU_STDBY PROT Register Endinit */
#define SMUSTDBY_PROTSTDBYE /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_PROT*)0xF024989Cu)

/** \brief A0, SMU_STDBY PROT Register Safe Endinit */
#define SMUSTDBY_PROTSTDBYSE /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_PROT*)0xF02498A0u)

/** \brief A4, SMU_STDBY Write access enable register A */
#define SMUSTDBY_ACCENSTDBY_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_ACCEN_WRA*)0xF02498A4u)

/** \brief A8, SMU_STDBY Write access enable register B */
#define SMUSTDBY_ACCENSTDBY_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_ACCEN_WRB_FPI*)0xF02498A8u)

/** \brief AC, SMU_STDBY Read access enable register A */
#define SMUSTDBY_ACCENSTDBY_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_ACCEN_RDA*)0xF02498ACu)

/** \brief B0, SMU_STDBY Read access enable register B */
#define SMUSTDBY_ACCENSTDBY_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_ACCEN_RDB_FPI*)0xF02498B0u)

/** \brief B4, SMU_STDBY VM access enable register */
#define SMUSTDBY_ACCENSTDBY_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_ACCEN_VM*)0xF02498B4u)

/** \brief B8, SMU_STDBY PRS access enable register */
#define SMUSTDBY_ACCENSTDBY_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_SMU_STDBY_ACCEN_PRS*)0xF02498B8u)


/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXSMU_STDBY_REG_H */
