/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [8:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  reg [13:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[78] ? in_data[35] : in_data[76];
  assign celloutsig_1_18z = celloutsig_1_5z ? celloutsig_1_8z : celloutsig_1_0z;
  assign celloutsig_1_13z = celloutsig_1_0z ? in_data[185] : celloutsig_1_18z;
  assign celloutsig_1_14z = celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_8z;
  assign celloutsig_1_17z = celloutsig_1_0z ? celloutsig_1_13z : celloutsig_1_14z;
  assign celloutsig_1_19z = in_data[162] ? in_data[174] : celloutsig_1_17z;
  assign celloutsig_0_4z = celloutsig_0_2z ? celloutsig_0_1z : celloutsig_0_0z;
  assign celloutsig_0_5z = celloutsig_0_4z ? in_data[32] : celloutsig_0_0z;
  assign celloutsig_0_7z = celloutsig_0_1z ? celloutsig_0_3z[1] : celloutsig_0_3z[4];
  assign celloutsig_0_10z = celloutsig_0_5z ? celloutsig_0_3z[0] : celloutsig_0_7z;
  assign celloutsig_0_1z = celloutsig_0_0z ? celloutsig_0_0z : in_data[75];
  assign celloutsig_0_13z = celloutsig_0_10z ? celloutsig_0_8z[11] : in_data[28];
  assign celloutsig_0_14z = celloutsig_0_13z ? celloutsig_0_0z : celloutsig_0_1z;
  assign celloutsig_0_15z = celloutsig_0_11z[5] ? celloutsig_0_5z : celloutsig_0_2z;
  assign celloutsig_1_0z = in_data[163] ? in_data[109] : in_data[112];
  assign celloutsig_1_16z = celloutsig_1_0z ? in_data[140] : celloutsig_1_0z;
  assign celloutsig_1_3z = celloutsig_1_16z ? celloutsig_1_16z : in_data[106];
  assign celloutsig_1_5z = in_data[120] ? celloutsig_1_3z : celloutsig_1_0z;
  assign celloutsig_0_2z = in_data[51] ? celloutsig_0_1z : celloutsig_0_0z;
  assign celloutsig_1_7z = celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_5z;
  assign celloutsig_1_8z = celloutsig_1_7z ? celloutsig_1_3z : celloutsig_1_0z;
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_3z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_3z = { in_data[11], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_8z = 14'h0000;
    else if (clkin_data[32]) celloutsig_0_8z = { in_data[24:23], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z[0], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_11z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_11z = { celloutsig_0_8z[10:3], celloutsig_0_1z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
