$date
	Sun Oct 23 00:23:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#784757
b1 !
1"
#784758
b1 &
b1 %
1$
#784759
0"
#784762
1#
#784766
b0 &
0#
b0 %
0$
#1718824
b1001 !
1"
#1718826
b1001 &
b1001 %
1$
#1718827
0"
#1718830
b11100 &
b11100 %
#1718834
b1110 &
b1110 %
#1718838
b111 &
b111 %
#1718842
b10110 &
b10110 %
#1718846
b1011 &
b1011 %
#1718850
b100010 &
b100010 %
#1718854
b10001 &
b10001 %
#1718858
b110100 &
b110100 %
#1718862
b11010 &
b11010 %
#1718866
b1101 &
b1101 %
#1718870
b101000 &
b101000 %
#1718874
b10100 &
b10100 %
#1718878
b1010 &
b1010 %
#1718882
b101 &
b101 %
#1718886
b10000 &
b10000 %
#1718890
b1000 &
b1000 %
#1718894
b100 &
b100 %
#1718898
b10 &
b10 %
#1718902
b1 &
1#
b1 %
#1718906
b0 &
b0 %
0#
0$
#2774626
b10001 &
b10001 %
1$
b10001 !
1"
#2774627
0"
#2774630
b110100 &
b110100 %
#2774634
b11010 &
b11010 %
#2774638
b1101 &
b1101 %
#2774642
b101000 &
b101000 %
#2774646
b10100 &
b10100 %
#2774650
b1010 &
b1010 %
#2774654
b101 &
b101 %
#2774658
b10000 &
b10000 %
#2774662
b1000 &
b1000 %
#2774666
b100 &
b100 %
#2774670
b10 &
b10 %
#2774674
b1 &
b1 %
1#
#2774678
b0 &
0#
b0 %
0$
#4500012
