{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555294024679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555294024680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 14 22:07:04 2019 " "Processing started: Sun Apr 14 22:07:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555294024680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294024680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294024680 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555294025337 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555294025337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/sub_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/sub_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top " "Found entity 1: sub_top" {  } { { "sub_top/synthesis/sub_top.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "sub_top/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "sub_top/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_avalon_st_adapter " "Found entity 1: sub_top_avalon_st_adapter" {  } { { "sub_top/synthesis/submodules/sub_top_avalon_st_adapter.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_avalon_st_adapter_timing_adapter_0 " "Found entity 1: sub_top_avalon_st_adapter_timing_adapter_0" {  } { { "sub_top/synthesis/submodules/sub_top_avalon_st_adapter_timing_adapter_0.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_avalon_st_adapter_timing_adapter_0_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_avalon_st_adapter_timing_adapter_0_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_avalon_st_adapter_timing_adapter_0_fifo " "Found entity 1: sub_top_avalon_st_adapter_timing_adapter_0_fifo" {  } { { "sub_top/synthesis/submodules/sub_top_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_avalon_st_adapter_timing_adapter_0_fifo.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_avalon_st_adapter_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_avalon_st_adapter_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_avalon_st_adapter_data_format_adapter_0 " "Found entity 1: sub_top_avalon_st_adapter_data_format_adapter_0" {  } { { "sub_top/synthesis/submodules/sub_top_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_avalon_st_adapter_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_irq_mapper " "Found entity 1: sub_top_irq_mapper" {  } { { "sub_top/synthesis/submodules/sub_top_irq_mapper.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0 " "Found entity 1: sub_top_mm_interconnect_0" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_avalon_st_adapter " "Found entity 1: sub_top_mm_interconnect_0_avalon_st_adapter" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: sub_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "sub_top/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "sub_top/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "sub_top/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "sub_top/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_rsp_mux_001 " "Found entity 1: sub_top_mm_interconnect_0_rsp_mux_001" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sub_top/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "sub_top/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034777 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "sub_top/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_rsp_mux " "Found entity 1: sub_top_mm_interconnect_0_rsp_mux" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_rsp_demux_002 " "Found entity 1: sub_top_mm_interconnect_0_rsp_demux_002" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_rsp_demux " "Found entity 1: sub_top_mm_interconnect_0_rsp_demux" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_cmd_mux_003 " "Found entity 1: sub_top_mm_interconnect_0_cmd_mux_003" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_cmd_mux " "Found entity 1: sub_top_mm_interconnect_0_cmd_mux" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_cmd_demux_001 " "Found entity 1: sub_top_mm_interconnect_0_cmd_demux_001" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_cmd_demux " "Found entity 1: sub_top_mm_interconnect_0_cmd_demux" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sub_top_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at sub_top_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_005.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555294034784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sub_top_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at sub_top_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_005.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555294034784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_router_005_default_decode " "Found entity 1: sub_top_mm_interconnect_0_router_005_default_decode" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_005.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034784 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_top_mm_interconnect_0_router_005 " "Found entity 2: sub_top_mm_interconnect_0_router_005" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_005.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sub_top_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at sub_top_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_002.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555294034785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sub_top_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at sub_top_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_002.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555294034785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_router_002_default_decode " "Found entity 1: sub_top_mm_interconnect_0_router_002_default_decode" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_002.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034785 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_top_mm_interconnect_0_router_002 " "Found entity 2: sub_top_mm_interconnect_0_router_002" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_002.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sub_top_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at sub_top_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_001.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555294034786 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sub_top_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at sub_top_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_001.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555294034786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_router_001_default_decode " "Found entity 1: sub_top_mm_interconnect_0_router_001_default_decode" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_001.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034786 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_top_mm_interconnect_0_router_001 " "Found entity 2: sub_top_mm_interconnect_0_router_001" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_001.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034786 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sub_top_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sub_top_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555294034787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sub_top_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sub_top_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555294034787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_mm_interconnect_0_router_default_decode " "Found entity 1: sub_top_mm_interconnect_0_router_default_decode" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034787 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_top_mm_interconnect_0_router " "Found entity 2: sub_top_mm_interconnect_0_router" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "sub_top/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "sub_top/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "sub_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "sub_top/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "sub_top/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "sub_top/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "sub_top/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_video_vga_controller_0 " "Found entity 1: sub_top_video_vga_controller_0" {  } { { "sub_top/synthesis/submodules/sub_top_video_vga_controller_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_video_rgb_resampler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_video_rgb_resampler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_video_rgb_resampler_0 " "Found entity 1: sub_top_video_rgb_resampler_0" {  } { { "sub_top/synthesis/submodules/sub_top_video_rgb_resampler_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_video_rgb_resampler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_video_pll_0 " "Found entity 1: sub_top_video_pll_0" {  } { { "sub_top/synthesis/submodules/sub_top_video_pll_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "sub_top/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_video_pll_0_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_video_pll_0_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_video_pll_0_video_pll " "Found entity 1: sub_top_video_pll_0_video_pll" {  } { { "sub_top/synthesis/submodules/sub_top_video_pll_0_video_pll.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_video_pll_0_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_onchip_memory2_0 " "Found entity 1: sub_top_onchip_memory2_0" {  } { { "sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_nios2_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_nios2_qsys_0 " "Found entity 1: sub_top_nios2_qsys_0" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_nios2_qsys_0_cpu_debug_slave_sysclk " "Found entity 1: sub_top_nios2_qsys_0_cpu_debug_slave_sysclk" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_sysclk.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_nios2_qsys_0_cpu_debug_slave_wrapper " "Found entity 1: sub_top_nios2_qsys_0_cpu_debug_slave_wrapper" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_nios2_qsys_0_cpu_register_bank_a_module " "Found entity 1: sub_top_nios2_qsys_0_cpu_register_bank_a_module" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034814 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_top_nios2_qsys_0_cpu_register_bank_b_module " "Found entity 2: sub_top_nios2_qsys_0_cpu_register_bank_b_module" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034814 ""} { "Info" "ISGN_ENTITY_NAME" "3 sub_top_nios2_qsys_0_cpu_nios2_oci_debug " "Found entity 3: sub_top_nios2_qsys_0_cpu_nios2_oci_debug" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034814 ""} { "Info" "ISGN_ENTITY_NAME" "4 sub_top_nios2_qsys_0_cpu_nios2_oci_break " "Found entity 4: sub_top_nios2_qsys_0_cpu_nios2_oci_break" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034814 ""} { "Info" "ISGN_ENTITY_NAME" "5 sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk " "Found entity 5: sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034814 ""} { "Info" "ISGN_ENTITY_NAME" "6 sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk " "Found entity 6: sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034814 ""} { "Info" "ISGN_ENTITY_NAME" "7 sub_top_nios2_qsys_0_cpu_nios2_oci_itrace " "Found entity 7: sub_top_nios2_qsys_0_cpu_nios2_oci_itrace" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034814 ""} { "Info" "ISGN_ENTITY_NAME" "8 sub_top_nios2_qsys_0_cpu_nios2_oci_td_mode " "Found entity 8: sub_top_nios2_qsys_0_cpu_nios2_oci_td_mode" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034814 ""} { "Info" "ISGN_ENTITY_NAME" "9 sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace " "Found entity 9: sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034814 ""} { "Info" "ISGN_ENTITY_NAME" "10 sub_top_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: sub_top_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034814 ""} { "Info" "ISGN_ENTITY_NAME" "11 sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034814 ""} { "Info" "ISGN_ENTITY_NAME" "12 sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034814 ""} { "Info" "ISGN_ENTITY_NAME" "13 sub_top_nios2_qsys_0_cpu_nios2_oci_fifo " "Found entity 13: sub_top_nios2_qsys_0_cpu_nios2_oci_fifo" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034814 ""} { "Info" "ISGN_ENTITY_NAME" "14 sub_top_nios2_qsys_0_cpu_nios2_oci_pib " "Found entity 14: sub_top_nios2_qsys_0_cpu_nios2_oci_pib" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034814 ""} { "Info" "ISGN_ENTITY_NAME" "15 sub_top_nios2_qsys_0_cpu_nios2_oci_im " "Found entity 15: sub_top_nios2_qsys_0_cpu_nios2_oci_im" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034814 ""} { "Info" "ISGN_ENTITY_NAME" "16 sub_top_nios2_qsys_0_cpu_nios2_performance_monitors " "Found entity 16: sub_top_nios2_qsys_0_cpu_nios2_performance_monitors" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034814 ""} { "Info" "ISGN_ENTITY_NAME" "17 sub_top_nios2_qsys_0_cpu_nios2_avalon_reg " "Found entity 17: sub_top_nios2_qsys_0_cpu_nios2_avalon_reg" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034814 ""} { "Info" "ISGN_ENTITY_NAME" "18 sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module " "Found entity 18: sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034814 ""} { "Info" "ISGN_ENTITY_NAME" "19 sub_top_nios2_qsys_0_cpu_nios2_ocimem " "Found entity 19: sub_top_nios2_qsys_0_cpu_nios2_ocimem" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034814 ""} { "Info" "ISGN_ENTITY_NAME" "20 sub_top_nios2_qsys_0_cpu_nios2_oci " "Found entity 20: sub_top_nios2_qsys_0_cpu_nios2_oci" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034814 ""} { "Info" "ISGN_ENTITY_NAME" "21 sub_top_nios2_qsys_0_cpu " "Found entity 21: sub_top_nios2_qsys_0_cpu" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_nios2_qsys_0_cpu_test_bench " "Found entity 1: sub_top_nios2_qsys_0_cpu_test_bench" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_test_bench.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_nios2_qsys_0_cpu_debug_slave_tck " "Found entity 1: sub_top_nios2_qsys_0_cpu_debug_slave_tck" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_tck.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_jtag_uart_0_sim_scfifo_w " "Found entity 1: sub_top_jtag_uart_0_sim_scfifo_w" {  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034819 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_top_jtag_uart_0_scfifo_w " "Found entity 2: sub_top_jtag_uart_0_scfifo_w" {  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034819 ""} { "Info" "ISGN_ENTITY_NAME" "3 sub_top_jtag_uart_0_sim_scfifo_r " "Found entity 3: sub_top_jtag_uart_0_sim_scfifo_r" {  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034819 ""} { "Info" "ISGN_ENTITY_NAME" "4 sub_top_jtag_uart_0_scfifo_r " "Found entity 4: sub_top_jtag_uart_0_scfifo_r" {  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034819 ""} { "Info" "ISGN_ENTITY_NAME" "5 sub_top_jtag_uart_0 " "Found entity 5: sub_top_jtag_uart_0" {  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_fifo_0.v 7 7 " "Found 7 design units, including 7 entities, in source file sub_top/synthesis/submodules/sub_top_fifo_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_fifo_0_single_clock_fifo " "Found entity 1: sub_top_fifo_0_single_clock_fifo" {  } { { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034821 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_top_fifo_0_scfifo_with_controls " "Found entity 2: sub_top_fifo_0_scfifo_with_controls" {  } { { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034821 ""} { "Info" "ISGN_ENTITY_NAME" "3 sub_top_fifo_0_map_avalonmm_to_avalonst " "Found entity 3: sub_top_fifo_0_map_avalonmm_to_avalonst" {  } { { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034821 ""} { "Info" "ISGN_ENTITY_NAME" "4 sub_top_fifo_0_single_clock_fifo_for_other_info " "Found entity 4: sub_top_fifo_0_single_clock_fifo_for_other_info" {  } { { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034821 ""} { "Info" "ISGN_ENTITY_NAME" "5 sub_top_fifo_0_map_avalonmm_to_avalonst_other_info " "Found entity 5: sub_top_fifo_0_map_avalonmm_to_avalonst_other_info" {  } { { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034821 ""} { "Info" "ISGN_ENTITY_NAME" "6 sub_top_fifo_0_map_fifo_other_info_to_avalonst " "Found entity 6: sub_top_fifo_0_map_fifo_other_info_to_avalonst" {  } { { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034821 ""} { "Info" "ISGN_ENTITY_NAME" "7 sub_top_fifo_0 " "Found entity 7: sub_top_fifo_0" {  } { { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "sub_top/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "sub_top/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "sub_top/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "sub_top/synthesis/submodules/altera_up_clock_edge.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "sub_top/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top/synthesis/submodules/sub_top_audio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_top/synthesis/submodules/sub_top_audio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_audio_0 " "Found entity 1: sub_top_audio_0" {  } { { "sub_top/synthesis/submodules/sub_top_audio_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_audio_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294034827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294034827 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555294034917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top sub_top:u0 " "Elaborating entity \"sub_top\" for hierarchy \"sub_top:u0\"" {  } { { "top.sv" "u0" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/top.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294034925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_audio_0 sub_top:u0\|sub_top_audio_0:audio_0 " "Elaborating entity \"sub_top_audio_0\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\"" {  } { { "sub_top/synthesis/sub_top.v" "audio_0" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294034947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "sub_top/synthesis/submodules/sub_top_audio_0.v" "Bit_Clock_Edges" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_audio_0.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294034956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "sub_top/synthesis/submodules/sub_top_audio_0.v" "Audio_Out_Serializer" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_audio_0.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294034961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\"" {  } { { "sub_top/synthesis/submodules/altera_up_audio_out_serializer.v" "Audio_Out_Left_Channel_FIFO" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_audio_out_serializer.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294034972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "sub_top/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294035147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "sub_top/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294035152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035152 ""}  } { { "sub_top/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555294035152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "db/scfifo_7ba1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_7ba1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294035187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294035187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294035188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_q2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294035192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294035192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "db/scfifo_7ba1.tdf" "dpfifo" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_7ba1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294035193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3i1 " "Found entity 1: altsyncram_n3i1" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_n3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294035234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294035234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3i1 sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram " "Elaborating entity \"altsyncram_n3i1\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\"" {  } { { "db/a_dpfifo_q2a1.tdf" "FIFOram" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_q2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294035234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294035284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294035284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_q2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294035285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_q2a1.tdf" "three_comparison" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294035288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294035323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294035323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294035324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294035358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294035358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_q2a1.tdf" "usedw_counter" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294035359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294035394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294035394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"sub_top:u0\|sub_top_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_q2a1.tdf" "wr_ptr" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294035395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_fifo_0 sub_top:u0\|sub_top_fifo_0:fifo_0 " "Elaborating entity \"sub_top_fifo_0\" for hierarchy \"sub_top:u0\|sub_top_fifo_0:fifo_0\"" {  } { { "sub_top/synthesis/sub_top.v" "fifo_0" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294035541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_fifo_0_scfifo_with_controls sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"sub_top_fifo_0_scfifo_with_controls\" for hierarchy \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "the_scfifo_with_controls" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294035547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_fifo_0_single_clock_fifo sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo " "Elaborating entity \"sub_top_fifo_0_single_clock_fifo\" for hierarchy \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\"" {  } { { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "the_scfifo" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294035551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "single_clock_fifo" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294035682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294035686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035686 ""}  } { { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555294035686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_sf91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_sf91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_sf91 " "Found entity 1: scfifo_sf91" {  } { { "db/scfifo_sf91.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_sf91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294035717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294035717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_sf91 sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_sf91:auto_generated " "Elaborating entity \"scfifo_sf91\" for hierarchy \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_sf91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294035717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3m91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3m91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3m91 " "Found entity 1: a_dpfifo_3m91" {  } { { "db/a_dpfifo_3m91.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_3m91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294035722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294035722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3m91 sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_sf91:auto_generated\|a_dpfifo_3m91:dpfifo " "Elaborating entity \"a_dpfifo_3m91\" for hierarchy \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_sf91:auto_generated\|a_dpfifo_3m91:dpfifo\"" {  } { { "db/scfifo_sf91.tdf" "dpfifo" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_sf91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294035722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_76e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_76e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_76e " "Found entity 1: a_fefifo_76e" {  } { { "db/a_fefifo_76e.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_fefifo_76e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294035727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294035727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_76e sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_sf91:auto_generated\|a_dpfifo_3m91:dpfifo\|a_fefifo_76e:fifo_state " "Elaborating entity \"a_fefifo_76e\" for hierarchy \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_sf91:auto_generated\|a_dpfifo_3m91:dpfifo\|a_fefifo_76e:fifo_state\"" {  } { { "db/a_dpfifo_3m91.tdf" "fifo_state" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_3m91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294035728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tg7 " "Found entity 1: cntr_tg7" {  } { { "db/cntr_tg7.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/cntr_tg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294035761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294035761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tg7 sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_sf91:auto_generated\|a_dpfifo_3m91:dpfifo\|a_fefifo_76e:fifo_state\|cntr_tg7:count_usedw " "Elaborating entity \"cntr_tg7\" for hierarchy \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_sf91:auto_generated\|a_dpfifo_3m91:dpfifo\|a_fefifo_76e:fifo_state\|cntr_tg7:count_usedw\"" {  } { { "db/a_fefifo_76e.tdf" "count_usedw" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_fefifo_76e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294035762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iqs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iqs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iqs1 " "Found entity 1: altsyncram_iqs1" {  } { { "db/altsyncram_iqs1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_iqs1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294035804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294035804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iqs1 sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_sf91:auto_generated\|a_dpfifo_3m91:dpfifo\|altsyncram_iqs1:FIFOram " "Elaborating entity \"altsyncram_iqs1\" for hierarchy \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_sf91:auto_generated\|a_dpfifo_3m91:dpfifo\|altsyncram_iqs1:FIFOram\"" {  } { { "db/a_dpfifo_3m91.tdf" "FIFOram" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_3m91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294035805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/cntr_hgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294035853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294035853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_sf91:auto_generated\|a_dpfifo_3m91:dpfifo\|cntr_hgb:rd_ptr_count " "Elaborating entity \"cntr_hgb\" for hierarchy \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_sf91:auto_generated\|a_dpfifo_3m91:dpfifo\|cntr_hgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_3m91.tdf" "rd_ptr_count" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_3m91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294035853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_fifo_0_map_avalonmm_to_avalonst sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst " "Elaborating entity \"sub_top_fifo_0_map_avalonmm_to_avalonst\" for hierarchy \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst\"" {  } { { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "the_map_avalonmm_to_avalonst" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294035860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_fifo_0_single_clock_fifo_for_other_info sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info " "Elaborating entity \"sub_top_fifo_0_single_clock_fifo_for_other_info\" for hierarchy \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\"" {  } { { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "the_scfifo_other_info" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294035864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\"" {  } { { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "single_clock_fifo" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294035993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\"" {  } { { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 199 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294035997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo " "Instantiated megafunction \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294035997 ""}  } { { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 199 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555294035997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9d81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9d81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9d81 " "Found entity 1: scfifo_9d81" {  } { { "db/scfifo_9d81.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_9d81.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294036029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294036029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9d81 sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_9d81:auto_generated " "Elaborating entity \"scfifo_9d81\" for hierarchy \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_9d81:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294036030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gj81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gj81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gj81 " "Found entity 1: a_dpfifo_gj81" {  } { { "db/a_dpfifo_gj81.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_gj81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294036034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294036034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gj81 sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_9d81:auto_generated\|a_dpfifo_gj81:dpfifo " "Elaborating entity \"a_dpfifo_gj81\" for hierarchy \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_9d81:auto_generated\|a_dpfifo_gj81:dpfifo\"" {  } { { "db/scfifo_9d81.tdf" "dpfifo" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_9d81.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294036035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gns1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gns1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gns1 " "Found entity 1: altsyncram_gns1" {  } { { "db/altsyncram_gns1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_gns1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294036073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294036073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gns1 sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_9d81:auto_generated\|a_dpfifo_gj81:dpfifo\|altsyncram_gns1:FIFOram " "Elaborating entity \"altsyncram_gns1\" for hierarchy \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_9d81:auto_generated\|a_dpfifo_gj81:dpfifo\|altsyncram_gns1:FIFOram\"" {  } { { "db/a_dpfifo_gj81.tdf" "FIFOram" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_gj81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294036074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_fifo_0_map_avalonmm_to_avalonst_other_info sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_map_avalonmm_to_avalonst_other_info:the_map_avalonmm_to_avalonst_other_info " "Elaborating entity \"sub_top_fifo_0_map_avalonmm_to_avalonst_other_info\" for hierarchy \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_map_avalonmm_to_avalonst_other_info:the_map_avalonmm_to_avalonst_other_info\"" {  } { { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "the_map_avalonmm_to_avalonst_other_info" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294036083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_fifo_0_map_fifo_other_info_to_avalonst sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_map_fifo_other_info_to_avalonst:the_map_fifo_other_info_to_avalonst " "Elaborating entity \"sub_top_fifo_0_map_fifo_other_info_to_avalonst\" for hierarchy \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_map_fifo_other_info_to_avalonst:the_map_fifo_other_info_to_avalonst\"" {  } { { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "the_map_fifo_other_info_to_avalonst" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294036087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_jtag_uart_0 sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"sub_top_jtag_uart_0\" for hierarchy \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\"" {  } { { "sub_top/synthesis/sub_top.v" "jtag_uart_0" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294036090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_jtag_uart_0_scfifo_w sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w " "Elaborating entity \"sub_top_jtag_uart_0_scfifo_w\" for hierarchy \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\"" {  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "the_sub_top_jtag_uart_0_scfifo_w" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294036098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "wfifo" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294036229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294036232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294036233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294036233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294036233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294036233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294036233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294036233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294036233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294036233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294036233 ""}  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555294036233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294036263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294036263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294036264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294036268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294036268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294036269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294036273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294036273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294036274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294036310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294036310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294036311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294036348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294036348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294036349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294036387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294036387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_w:the_sub_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294036388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_jtag_uart_0_scfifo_r sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_r:the_sub_top_jtag_uart_0_scfifo_r " "Elaborating entity \"sub_top_jtag_uart_0_scfifo_r\" for hierarchy \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|sub_top_jtag_uart_0_scfifo_r:the_sub_top_jtag_uart_0_scfifo_r\"" {  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "the_sub_top_jtag_uart_0_scfifo_r" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294036394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "sub_top_jtag_uart_0_alt_jtag_atlantic" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294036672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294036696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294036696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294036696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294036696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294036696 ""}  } { { "sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555294036696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sub_top:u0\|sub_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sub_top_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0 sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"sub_top_nios2_qsys_0\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\"" {  } { { "sub_top/synthesis/sub_top.v" "nios2_qsys_0" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu " "Elaborating entity \"sub_top_nios2_qsys_0_cpu\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0.v" "cpu" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_test_bench sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_test_bench:the_sub_top_nios2_qsys_0_cpu_test_bench " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_test_bench\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_test_bench:the_sub_top_nios2_qsys_0_cpu_test_bench\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_test_bench" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_register_bank_a_module sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_register_bank_a_module\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "sub_top_nios2_qsys_0_cpu_register_bank_a" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294037609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294037609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294037609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294037609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294037609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294037609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294037609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294037609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294037609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294037609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294037609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294037609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294037609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294037609 ""}  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555294037609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294037650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294037650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_register_bank_a_module:sub_top_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_register_bank_b_module sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_register_bank_b_module:sub_top_nios2_qsys_0_cpu_register_bank_b " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_register_bank_b_module\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_register_bank_b_module:sub_top_nios2_qsys_0_cpu_register_bank_b\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "sub_top_nios2_qsys_0_cpu_register_bank_b" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_oci sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_oci\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_oci" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_oci_debug sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_oci_debug\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_debug:the_sub_top_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294037724 ""}  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555294037724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_oci_break sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_break:the_sub_top_nios2_qsys_0_cpu_nios2_oci_break " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_oci_break\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_break:the_sub_top_nios2_qsys_0_cpu_nios2_oci_break\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_oci_break" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk:the_sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk:the_sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_oci_xbrk" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk:the_sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk:the_sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_oci_dbrk" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_oci_itrace sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_itrace:the_sub_top_nios2_qsys_0_cpu_nios2_oci_itrace " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_oci_itrace\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_itrace:the_sub_top_nios2_qsys_0_cpu_nios2_oci_itrace\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_oci_itrace" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace:the_sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace:the_sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_oci_td_mode sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace:the_sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace\|sub_top_nios2_qsys_0_cpu_nios2_oci_td_mode:sub_top_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_oci_td_mode\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace:the_sub_top_nios2_qsys_0_cpu_nios2_oci_dtrace\|sub_top_nios2_qsys_0_cpu_nios2_oci_td_mode:sub_top_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "sub_top_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_oci_fifo sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_oci_fifo\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo\|sub_top_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_sub_top_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo\|sub_top_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_sub_top_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo\|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo\|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo\|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo\|sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_oci_pib sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_pib:the_sub_top_nios2_qsys_0_cpu_nios2_oci_pib " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_oci_pib\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_pib:the_sub_top_nios2_qsys_0_cpu_nios2_oci_pib\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_oci_pib" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_oci_im sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_im:the_sub_top_nios2_qsys_0_cpu_nios2_oci_im " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_oci_im\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_oci_im:the_sub_top_nios2_qsys_0_cpu_nios2_oci_im\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_oci_im" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_avalon_reg sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_avalon_reg\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_avalon_reg:the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_avalon_reg" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_nios2_ocimem sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_nios2_ocimem\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_nios2_ocimem" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem\|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem\|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "sub_top_nios2_qsys_0_cpu_ociram_sp_ram" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem\|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem\|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem\|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem\|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294037991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem\|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem\|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294037991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294037991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294037991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294037991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294037991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294037991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294037991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294037991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294037991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294037991 ""}  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555294037991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294038030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294038030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem\|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_nios2_ocimem:the_sub_top_nios2_qsys_0_cpu_nios2_ocimem\|sub_top_nios2_qsys_0_cpu_ociram_sp_ram_module:sub_top_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_debug_slave_wrapper sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" "the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_debug_slave_tck sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_debug_slave_tck\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sub_top_nios2_qsys_0_cpu_debug_slave_tck:the_sub_top_nios2_qsys_0_cpu_debug_slave_tck\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_sub_top_nios2_qsys_0_cpu_debug_slave_tck" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_nios2_qsys_0_cpu_debug_slave_sysclk sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sub_top_nios2_qsys_0_cpu_debug_slave_sysclk:the_sub_top_nios2_qsys_0_cpu_debug_slave_sysclk " "Elaborating entity \"sub_top_nios2_qsys_0_cpu_debug_slave_sysclk\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sub_top_nios2_qsys_0_cpu_debug_slave_sysclk:the_sub_top_nios2_qsys_0_cpu_debug_slave_sysclk\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_sub_top_nios2_qsys_0_cpu_debug_slave_sysclk" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" "sub_top_nios2_qsys_0_cpu_debug_slave_phy" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy " "Instantiated megafunction \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038152 ""}  } { { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555294038152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038153 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sub_top:u0\|sub_top_nios2_qsys_0:nios2_qsys_0\|sub_top_nios2_qsys_0_cpu:cpu\|sub_top_nios2_qsys_0_cpu_nios2_oci:the_sub_top_nios2_qsys_0_cpu_nios2_oci\|sub_top_nios2_qsys_0_cpu_debug_slave_wrapper:the_sub_top_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sub_top_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_onchip_memory2_0 sub_top:u0\|sub_top_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"sub_top_onchip_memory2_0\" for hierarchy \"sub_top:u0\|sub_top_onchip_memory2_0:onchip_memory2_0\"" {  } { { "sub_top/synthesis/sub_top.v" "onchip_memory2_0" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sub_top:u0\|sub_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sub_top:u0\|sub_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v" "the_altsyncram" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub_top:u0\|sub_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sub_top:u0\|sub_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub_top:u0\|sub_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"sub_top:u0\|sub_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sub_top_onchip_memory2_0.hex " "Parameter \"init_file\" = \"sub_top_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038187 ""}  } { { "sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555294038187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ibn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ibn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ibn1 " "Found entity 1: altsyncram_ibn1" {  } { { "db/altsyncram_ibn1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_ibn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294038227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294038227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ibn1 sub_top:u0\|sub_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ibn1:auto_generated " "Elaborating entity \"altsyncram_ibn1\" for hierarchy \"sub_top:u0\|sub_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ibn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_video_pll_0 sub_top:u0\|sub_top_video_pll_0:video_pll_0 " "Elaborating entity \"sub_top_video_pll_0\" for hierarchy \"sub_top:u0\|sub_top_video_pll_0:video_pll_0\"" {  } { { "sub_top/synthesis/sub_top.v" "video_pll_0" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_video_pll_0_video_pll sub_top:u0\|sub_top_video_pll_0:video_pll_0\|sub_top_video_pll_0_video_pll:video_pll " "Elaborating entity \"sub_top_video_pll_0_video_pll\" for hierarchy \"sub_top:u0\|sub_top_video_pll_0:video_pll_0\|sub_top_video_pll_0_video_pll:video_pll\"" {  } { { "sub_top/synthesis/submodules/sub_top_video_pll_0.v" "video_pll" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_video_pll_0.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll sub_top:u0\|sub_top_video_pll_0:video_pll_0\|sub_top_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"sub_top:u0\|sub_top_video_pll_0:video_pll_0\|sub_top_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "sub_top/synthesis/submodules/sub_top_video_pll_0_video_pll.v" "altera_pll_i" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038311 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555294038334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub_top:u0\|sub_top_video_pll_0:video_pll_0\|sub_top_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"sub_top:u0\|sub_top_video_pll_0:video_pll_0\|sub_top_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "sub_top/synthesis/submodules/sub_top_video_pll_0_video_pll.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub_top:u0\|sub_top_video_pll_0:video_pll_0\|sub_top_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"sub_top:u0\|sub_top_video_pll_0:video_pll_0\|sub_top_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 73.809523 MHz " "Parameter \"output_clock_frequency1\" = \"73.809523 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 32.978723 MHz " "Parameter \"output_clock_frequency2\" = \"32.978723 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294038344 ""}  } { { "sub_top/synthesis/submodules/sub_top_video_pll_0_video_pll.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555294038344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal sub_top:u0\|sub_top_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"sub_top:u0\|sub_top_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "sub_top/synthesis/submodules/sub_top_video_pll_0.v" "reset_from_locked" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_video_pll_0.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_video_rgb_resampler_0 sub_top:u0\|sub_top_video_rgb_resampler_0:video_rgb_resampler_0 " "Elaborating entity \"sub_top_video_rgb_resampler_0\" for hierarchy \"sub_top:u0\|sub_top_video_rgb_resampler_0:video_rgb_resampler_0\"" {  } { { "sub_top/synthesis/sub_top.v" "video_rgb_resampler_0" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038350 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a sub_top_video_rgb_resampler_0.v(118) " "Verilog HDL or VHDL warning at sub_top_video_rgb_resampler_0.v(118): object \"a\" assigned a value but never read" {  } { { "sub_top/synthesis/submodules/sub_top_video_rgb_resampler_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_video_rgb_resampler_0.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555294038351 "|top|sub_top:u0|sub_top_video_rgb_resampler_0:video_rgb_resampler_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_video_vga_controller_0 sub_top:u0\|sub_top_video_vga_controller_0:video_vga_controller_0 " "Elaborating entity \"sub_top_video_vga_controller_0\" for hierarchy \"sub_top:u0\|sub_top_video_vga_controller_0:video_vga_controller_0\"" {  } { { "sub_top/synthesis/sub_top.v" "video_vga_controller_0" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing sub_top:u0\|sub_top_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"sub_top:u0\|sub_top_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "sub_top/synthesis/submodules/sub_top_video_vga_controller_0.v" "VGA_Timing" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_video_vga_controller_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038368 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (11)" {  } { { "sub_top/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555294038369 "|top|sub_top:u0|sub_top_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "sub_top/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555294038369 "|top|sub_top:u0|sub_top_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0 sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"sub_top_mm_interconnect_0\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\"" {  } { { "sub_top/synthesis/sub_top.v" "mm_interconnect_0" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "audio_0_avalon_audio_slave_translator" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "video_rgb_resampler_0_avalon_rgb_slave_translator" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "nios2_qsys_0_debug_mem_slave_translator" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_0_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_0_in_translator\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "fifo_0_in_translator" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 1017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 1179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "audio_0_avalon_audio_slave_agent" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 1263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "sub_top/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "audio_0_avalon_audio_slave_agent_rsp_fifo" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 1304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "video_rgb_resampler_0_avalon_rgb_slave_agent_rdata_fifo" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_router sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router:router " "Elaborating entity \"sub_top_mm_interconnect_0_router\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router:router\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "router" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 2027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_router_default_decode sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router:router\|sub_top_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"sub_top_mm_interconnect_0_router_default_decode\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router:router\|sub_top_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_router_001 sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"sub_top_mm_interconnect_0_router_001\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_001:router_001\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "router_001" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 2043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_router_001_default_decode sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_001:router_001\|sub_top_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"sub_top_mm_interconnect_0_router_001_default_decode\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_001:router_001\|sub_top_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_router_002 sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"sub_top_mm_interconnect_0_router_002\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_002:router_002\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "router_002" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 2059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_router_002_default_decode sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_002:router_002\|sub_top_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"sub_top_mm_interconnect_0_router_002_default_decode\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_002:router_002\|sub_top_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_router_005 sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"sub_top_mm_interconnect_0_router_005\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_005:router_005\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "router_005" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 2107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_router_005_default_decode sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_005:router_005\|sub_top_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"sub_top_mm_interconnect_0_router_005_default_decode\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_router_005:router_005\|sub_top_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_cmd_demux sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"sub_top_mm_interconnect_0_cmd_demux\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "cmd_demux" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 2186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_cmd_demux_001 sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"sub_top_mm_interconnect_0_cmd_demux_001\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 2209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_cmd_mux sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"sub_top_mm_interconnect_0_cmd_mux\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "cmd_mux" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 2226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_cmd_mux_003 sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"sub_top_mm_interconnect_0_cmd_mux_003\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 2283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sub_top/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_rsp_demux sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"sub_top_mm_interconnect_0_rsp_demux\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "rsp_demux" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 2340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_rsp_demux_002 sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"sub_top_mm_interconnect_0_rsp_demux_002\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "rsp_demux_002" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 2374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_rsp_mux sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"sub_top_mm_interconnect_0_rsp_mux\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "rsp_mux" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 2484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sub_top/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_rsp_mux_001 sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"sub_top_mm_interconnect_0_rsp_mux_001\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 2507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "crosser" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 2541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "sub_top/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294038996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "sub_top/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294039052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_avalon_st_adapter sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"sub_top_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0.v" 2672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294039073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0 sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sub_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"sub_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"sub_top:u0\|sub_top_mm_interconnect_0:mm_interconnect_0\|sub_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sub_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294039078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_irq_mapper sub_top:u0\|sub_top_irq_mapper:irq_mapper " "Elaborating entity \"sub_top_irq_mapper\" for hierarchy \"sub_top:u0\|sub_top_irq_mapper:irq_mapper\"" {  } { { "sub_top/synthesis/sub_top.v" "irq_mapper" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294039093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_avalon_st_adapter sub_top:u0\|sub_top_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"sub_top_avalon_st_adapter\" for hierarchy \"sub_top:u0\|sub_top_avalon_st_adapter:avalon_st_adapter\"" {  } { { "sub_top/synthesis/sub_top.v" "avalon_st_adapter" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294039097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_avalon_st_adapter_data_format_adapter_0 sub_top:u0\|sub_top_avalon_st_adapter:avalon_st_adapter\|sub_top_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"sub_top_avalon_st_adapter_data_format_adapter_0\" for hierarchy \"sub_top:u0\|sub_top_avalon_st_adapter:avalon_st_adapter\|sub_top_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\"" {  } { { "sub_top/synthesis/submodules/sub_top_avalon_st_adapter.v" "data_format_adapter_0" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_avalon_st_adapter.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294039103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_avalon_st_adapter_timing_adapter_0 sub_top:u0\|sub_top_avalon_st_adapter:avalon_st_adapter\|sub_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"sub_top_avalon_st_adapter_timing_adapter_0\" for hierarchy \"sub_top:u0\|sub_top_avalon_st_adapter:avalon_st_adapter\|sub_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "sub_top/synthesis/submodules/sub_top_avalon_st_adapter.v" "timing_adapter_0" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_avalon_st_adapter.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294039106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_top_avalon_st_adapter_timing_adapter_0_fifo sub_top:u0\|sub_top_avalon_st_adapter:avalon_st_adapter\|sub_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|sub_top_avalon_st_adapter_timing_adapter_0_fifo:sub_top_avalon_st_adapter_timing_adapter_0_fifo " "Elaborating entity \"sub_top_avalon_st_adapter_timing_adapter_0_fifo\" for hierarchy \"sub_top:u0\|sub_top_avalon_st_adapter:avalon_st_adapter\|sub_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|sub_top_avalon_st_adapter_timing_adapter_0_fifo:sub_top_avalon_st_adapter_timing_adapter_0_fifo\"" {  } { { "sub_top/synthesis/submodules/sub_top_avalon_st_adapter_timing_adapter_0.sv" "sub_top_avalon_st_adapter_timing_adapter_0_fifo" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_avalon_st_adapter_timing_adapter_0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294039111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sub_top:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sub_top:u0\|altera_reset_controller:rst_controller\"" {  } { { "sub_top/synthesis/sub_top.v" "rst_controller" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294039121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sub_top:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sub_top:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "sub_top/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294039128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sub_top:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sub_top:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "sub_top/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294039132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sub_top:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sub_top:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "sub_top/synthesis/sub_top.v" "rst_controller_001" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294039135 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1555294040602 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.04.14.22:07:24 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl " "2019.04.14.22:07:24 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294044581 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294046624 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294046780 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294047700 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294047847 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294047999 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294048209 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294048212 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294048212 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1555294049181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4d43b179/alt_sld_fab.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/ip/sld4d43b179/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294049494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294049494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294049625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294049625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294049626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294049626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294049733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294049733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294049860 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294049860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294049860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294049971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294049971 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_9d81:auto_generated\|a_dpfifo_gj81:dpfifo\|altsyncram_gns1:FIFOram\|q_b\[1\] " "Synthesized away node \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_9d81:auto_generated\|a_dpfifo_gj81:dpfifo\|altsyncram_gns1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_gns1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_gns1.tdf" 69 2 0 } } { "db/a_dpfifo_gj81.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_gj81.tdf" 40 2 0 } } { "db/scfifo_9d81.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_9d81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 199 0 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 427 0 0 } } { "sub_top/synthesis/sub_top.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 120 0 0 } } { "top.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/top.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555294051505 "|top|sub_top:u0|sub_top_fifo_0:fifo_0|sub_top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_9d81:auto_generated|a_dpfifo_gj81:dpfifo|altsyncram_gns1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_9d81:auto_generated\|a_dpfifo_gj81:dpfifo\|altsyncram_gns1:FIFOram\|q_b\[2\] " "Synthesized away node \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_9d81:auto_generated\|a_dpfifo_gj81:dpfifo\|altsyncram_gns1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_gns1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_gns1.tdf" 99 2 0 } } { "db/a_dpfifo_gj81.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_gj81.tdf" 40 2 0 } } { "db/scfifo_9d81.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_9d81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 199 0 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 427 0 0 } } { "sub_top/synthesis/sub_top.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 120 0 0 } } { "top.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/top.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555294051505 "|top|sub_top:u0|sub_top_fifo_0:fifo_0|sub_top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_9d81:auto_generated|a_dpfifo_gj81:dpfifo|altsyncram_gns1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_9d81:auto_generated\|a_dpfifo_gj81:dpfifo\|altsyncram_gns1:FIFOram\|q_b\[3\] " "Synthesized away node \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_9d81:auto_generated\|a_dpfifo_gj81:dpfifo\|altsyncram_gns1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_gns1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_gns1.tdf" 129 2 0 } } { "db/a_dpfifo_gj81.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_gj81.tdf" 40 2 0 } } { "db/scfifo_9d81.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_9d81.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 199 0 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 427 0 0 } } { "sub_top/synthesis/sub_top.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 120 0 0 } } { "top.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/top.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555294051505 "|top|sub_top:u0|sub_top_fifo_0:fifo_0|sub_top_fifo_0_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_9d81:auto_generated|a_dpfifo_gj81:dpfifo|altsyncram_gns1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_sf91:auto_generated\|a_dpfifo_3m91:dpfifo\|altsyncram_iqs1:FIFOram\|q_b\[24\] " "Synthesized away node \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_sf91:auto_generated\|a_dpfifo_3m91:dpfifo\|altsyncram_iqs1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_iqs1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_iqs1.tdf" 759 2 0 } } { "db/a_dpfifo_3m91.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_3m91.tdf" 42 2 0 } } { "db/scfifo_sf91.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_sf91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 59 0 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 124 0 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 402 0 0 } } { "sub_top/synthesis/sub_top.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 120 0 0 } } { "top.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/top.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555294051505 "|top|sub_top:u0|sub_top_fifo_0:fifo_0|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls|sub_top_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_sf91:auto_generated|a_dpfifo_3m91:dpfifo|altsyncram_iqs1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_sf91:auto_generated\|a_dpfifo_3m91:dpfifo\|altsyncram_iqs1:FIFOram\|q_b\[25\] " "Synthesized away node \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_sf91:auto_generated\|a_dpfifo_3m91:dpfifo\|altsyncram_iqs1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_iqs1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_iqs1.tdf" 789 2 0 } } { "db/a_dpfifo_3m91.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_3m91.tdf" 42 2 0 } } { "db/scfifo_sf91.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_sf91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 59 0 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 124 0 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 402 0 0 } } { "sub_top/synthesis/sub_top.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 120 0 0 } } { "top.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/top.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555294051505 "|top|sub_top:u0|sub_top_fifo_0:fifo_0|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls|sub_top_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_sf91:auto_generated|a_dpfifo_3m91:dpfifo|altsyncram_iqs1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_sf91:auto_generated\|a_dpfifo_3m91:dpfifo\|altsyncram_iqs1:FIFOram\|q_b\[26\] " "Synthesized away node \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_sf91:auto_generated\|a_dpfifo_3m91:dpfifo\|altsyncram_iqs1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_iqs1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_iqs1.tdf" 819 2 0 } } { "db/a_dpfifo_3m91.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_3m91.tdf" 42 2 0 } } { "db/scfifo_sf91.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_sf91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 59 0 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 124 0 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 402 0 0 } } { "sub_top/synthesis/sub_top.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 120 0 0 } } { "top.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/top.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555294051505 "|top|sub_top:u0|sub_top_fifo_0:fifo_0|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls|sub_top_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_sf91:auto_generated|a_dpfifo_3m91:dpfifo|altsyncram_iqs1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_sf91:auto_generated\|a_dpfifo_3m91:dpfifo\|altsyncram_iqs1:FIFOram\|q_b\[27\] " "Synthesized away node \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_sf91:auto_generated\|a_dpfifo_3m91:dpfifo\|altsyncram_iqs1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_iqs1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_iqs1.tdf" 849 2 0 } } { "db/a_dpfifo_3m91.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_3m91.tdf" 42 2 0 } } { "db/scfifo_sf91.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_sf91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 59 0 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 124 0 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 402 0 0 } } { "sub_top/synthesis/sub_top.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 120 0 0 } } { "top.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/top.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555294051505 "|top|sub_top:u0|sub_top_fifo_0:fifo_0|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls|sub_top_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_sf91:auto_generated|a_dpfifo_3m91:dpfifo|altsyncram_iqs1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_sf91:auto_generated\|a_dpfifo_3m91:dpfifo\|altsyncram_iqs1:FIFOram\|q_b\[28\] " "Synthesized away node \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_sf91:auto_generated\|a_dpfifo_3m91:dpfifo\|altsyncram_iqs1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_iqs1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_iqs1.tdf" 879 2 0 } } { "db/a_dpfifo_3m91.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_3m91.tdf" 42 2 0 } } { "db/scfifo_sf91.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_sf91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 59 0 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 124 0 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 402 0 0 } } { "sub_top/synthesis/sub_top.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 120 0 0 } } { "top.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/top.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555294051505 "|top|sub_top:u0|sub_top_fifo_0:fifo_0|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls|sub_top_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_sf91:auto_generated|a_dpfifo_3m91:dpfifo|altsyncram_iqs1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_sf91:auto_generated\|a_dpfifo_3m91:dpfifo\|altsyncram_iqs1:FIFOram\|q_b\[29\] " "Synthesized away node \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_sf91:auto_generated\|a_dpfifo_3m91:dpfifo\|altsyncram_iqs1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_iqs1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_iqs1.tdf" 909 2 0 } } { "db/a_dpfifo_3m91.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_3m91.tdf" 42 2 0 } } { "db/scfifo_sf91.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_sf91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 59 0 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 124 0 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 402 0 0 } } { "sub_top/synthesis/sub_top.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 120 0 0 } } { "top.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/top.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555294051505 "|top|sub_top:u0|sub_top_fifo_0:fifo_0|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls|sub_top_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_sf91:auto_generated|a_dpfifo_3m91:dpfifo|altsyncram_iqs1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_sf91:auto_generated\|a_dpfifo_3m91:dpfifo\|altsyncram_iqs1:FIFOram\|q_b\[30\] " "Synthesized away node \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_sf91:auto_generated\|a_dpfifo_3m91:dpfifo\|altsyncram_iqs1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_iqs1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_iqs1.tdf" 939 2 0 } } { "db/a_dpfifo_3m91.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_3m91.tdf" 42 2 0 } } { "db/scfifo_sf91.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_sf91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 59 0 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 124 0 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 402 0 0 } } { "sub_top/synthesis/sub_top.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 120 0 0 } } { "top.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/top.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555294051505 "|top|sub_top:u0|sub_top_fifo_0:fifo_0|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls|sub_top_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_sf91:auto_generated|a_dpfifo_3m91:dpfifo|altsyncram_iqs1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_sf91:auto_generated\|a_dpfifo_3m91:dpfifo\|altsyncram_iqs1:FIFOram\|q_b\[31\] " "Synthesized away node \"sub_top:u0\|sub_top_fifo_0:fifo_0\|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|sub_top_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_sf91:auto_generated\|a_dpfifo_3m91:dpfifo\|altsyncram_iqs1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_iqs1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_iqs1.tdf" 969 2 0 } } { "db/a_dpfifo_3m91.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/a_dpfifo_3m91.tdf" 42 2 0 } } { "db/scfifo_sf91.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/scfifo_sf91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 59 0 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 124 0 0 } } { "sub_top/synthesis/submodules/sub_top_fifo_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_fifo_0.v" 402 0 0 } } { "sub_top/synthesis/sub_top.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 120 0 0 } } { "top.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/top.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555294051505 "|top|sub_top:u0|sub_top_fifo_0:fifo_0|sub_top_fifo_0_scfifo_with_controls:the_scfifo_with_controls|sub_top_fifo_0_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_sf91:auto_generated|a_dpfifo_3m91:dpfifo|altsyncram_iqs1:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1555294051505 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_top:u0\|sub_top_video_pll_0:video_pll_0\|sub_top_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"sub_top:u0\|sub_top_video_pll_0:video_pll_0\|sub_top_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "sub_top/synthesis/submodules/sub_top_video_pll_0_video_pll.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_video_pll_0_video_pll.v" 91 0 0 } } { "sub_top/synthesis/submodules/sub_top_video_pll_0.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/submodules/sub_top_video_pll_0.v" 25 0 0 } } { "sub_top/synthesis/sub_top.v" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/sub_top/synthesis/sub_top.v" 183 0 0 } } { "top.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/top.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555294051505 "|top|sub_top:u0|sub_top_video_pll_0:video_pll_0|sub_top_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1555294051505 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1555294051505 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sub_top:u0\|sub_top_avalon_st_adapter:avalon_st_adapter\|sub_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|sub_top_avalon_st_adapter_timing_adapter_0_fifo:sub_top_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sub_top:u0\|sub_top_avalon_st_adapter:avalon_st_adapter\|sub_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|sub_top_avalon_st_adapter_timing_adapter_0_fifo:sub_top_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555294053000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555294053000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555294053000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555294053000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 25 " "Parameter WIDTH_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555294053000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555294053000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555294053000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555294053000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555294053000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555294053000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555294053000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555294053000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555294053000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555294053000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555294053000 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1555294053000 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1555294053000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub_top:u0\|sub_top_avalon_st_adapter:avalon_st_adapter\|sub_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|sub_top_avalon_st_adapter_timing_adapter_0_fifo:sub_top_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"sub_top:u0\|sub_top_avalon_st_adapter:avalon_st_adapter\|sub_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|sub_top_avalon_st_adapter_timing_adapter_0_fifo:sub_top_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294053034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub_top:u0\|sub_top_avalon_st_adapter:avalon_st_adapter\|sub_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|sub_top_avalon_st_adapter_timing_adapter_0_fifo:sub_top_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"sub_top:u0\|sub_top_avalon_st_adapter:avalon_st_adapter\|sub_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|sub_top_avalon_st_adapter_timing_adapter_0_fifo:sub_top_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294053034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294053034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294053034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294053034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 25 " "Parameter \"WIDTH_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294053034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294053034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294053034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294053034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294053034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294053034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294053034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294053034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294053034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294053034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555294053034 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555294053034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555294053075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294053075 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1555294053361 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "video_vga_controller_0_external_interface_SYNC GND " "Pin \"video_vga_controller_0_external_interface_SYNC\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/simon/Documents/pic_display_with_audio_on_nios2/top.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555294054409 "|top|video_vga_controller_0_external_interface_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1555294054409 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294054679 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "86 " "86 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555294055998 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/simon/Documents/pic_display_with_audio_on_nios2/output_files/top.map.smsg " "Generated suppressed messages file /home/simon/Documents/pic_display_with_audio_on_nios2/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294056512 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "17 0 2 0 0 " "Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555294059336 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555294059336 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK sub_top:u0\|sub_top_video_pll_0:video_pll_0\|sub_top_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance sub_top:u0\|sub_top_video_pll_0:video_pll_0\|sub_top_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1555294059490 ""}  } { { "altera_pll.v" "" { Text "/home/simon/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1555294059490 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2334 " "Implemented 2334 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555294059683 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555294059683 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2035 " "Implemented 2035 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555294059683 ""} { "Info" "ICUT_CUT_TM_RAMS" "258 " "Implemented 258 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1555294059683 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1555294059683 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555294059683 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1212 " "Peak virtual memory: 1212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555294059732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 14 22:07:39 2019 " "Processing ended: Sun Apr 14 22:07:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555294059732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555294059732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555294059732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555294059732 ""}
