// Seed: 1214569776
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    output reg id_1
);
  logic id_2;
  always @(posedge id_2) begin
    if (id_2) begin
      id_1 <= 1'b0;
      #1;
    end else id_1 <= id_0[1];
  end
  logic id_3;
endmodule
