library ieee;

use ieee.std_logic_1164.all;

entity fpga_riscv32_minimal is
	port (
		signal clock, clear: in std_logic
	);
end fpga_riscv32_minimal;