library verilog;
use verilog.vl_types.all;
entity dcdiff_htable is
    port(
        size            : in     vl_logic_vector(3 downto 0);
        lumenb          : in     vl_logic;
        chromenb_u      : in     vl_logic;
        chromenb_v      : in     vl_logic;
        lcode           : out    vl_logic_vector(8 downto 0);
        llength         : out    vl_logic_vector(3 downto 0);
        ccode           : out    vl_logic_vector(10 downto 0);
        clength         : out    vl_logic_vector(3 downto 0)
    );
end dcdiff_htable;
