<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
	<head>
		<meta http-equiv="Content-Style-Type" content="text/css">
		<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=ISO-8859-1">
		<title>Speciality IO</title>
		<link rel="STYLESHEET" type="text/css" href="css/VSsystemexplorer.css">
		<script src="common.js" type="text/javascript"></script><script src="js/expandable_tree.js" type="text/javascript"></script>
		<link rel="STYLESHEET" type="text/css" href="css/expandable_tree.css">
		<script src="launchhelp.js" type="text/javascript"></script><script src="js/dynamicjumps.js" type="text/javascript"></script>
	</head>
<body>
	<noscript>
		<p class="Body">JavaScript is disabled. <a href="veristandmerge.chm::/JavaScript_Disabled.html">Details</a></p>
		<hr width="100%" noshade>
	</noscript>
<h1>Speciality IO</h1>
<p class="Body">The FPGA Addon supports common speciality functions. It contains the IP cores that can be added to you FPGA application in:
<p>\{Public Documents}\National Instruments\NI VeriStand {Year}\Custom Devices\FPGA Addon\FPGA IP.</p>
<p>The supported functions are:
<ul>
<li>PWM Generation (PWM.Generate.Digital.vi)
<li>Sinewave Generation (Sine.Generate.vi)
<li>Analog PWM Measurement (PWM.Measure.Analog.vi)
<li>Digital PWM Measurement (PWM.Measure.Digital.vi)
</ul>
</p>
<h3>PWM Generation</h3> 
Allows user to output a digital PWM signal. Parameters are:
<ul>
<li>Duty Cycle: Enter from 0 to 100%
<li>Frequency: Enter Hz
<li>Active Edge: 0 = Low, 1 = High
</ul>
</p>
<h3>Sinewave Generation</h3>
Allows user to output an analog sinewave signal. Parameters are:
<ul>
<li>Frequency: Enter Hz
<li>Sinewave Offset: Enter from +/- 128
<li>Amplitude: Peak to Peak from +/- 128
</ul>
</p>
<h3>Analog PWM Measurement</h3>
Allows user to measure an analog PWM signal. Parameters are:
<ul>
<li>Threshold Level: This value is compared against the analog PWM signal to determine if the signal is high or low. Enter from +/- 128.
<li>Timeout: The number of ticks of the owning FPGA loop to acquire without seeing a level transition before reseting the outputs.
<li>Active Edge: 0 = Low, 1 = High
</ul>
</p>
<p>Results from this core are:
<ul>
<li>Frequency: In Hz
<li>Period: In Seconds
<li>Duty Cycle: In Percent (%)
<li>Active Time: In Seconds
<li>Active Voltage: Maximum voltage level during the active edge of the measurement.  NOTE: If the active edge is low (0), then the minimum voltage level is used.
<li>Inactive Voltage:  Minimum voltage level during the inactive edge of the measurement.  NOTE: If the active edge is low (0), then the maximum voltage level is used.
</ul>
</p>
<h3>Digital PWM Measurement</h3>
Allows user to measure a digital PWM signal. Parameters are:
<ul>
<li>Timeout: The number of ticks of the owning FPGA loop to acquire without seeing a level transition before reseting the outputs.
<li>Active Edge: 0 = Low, 1 = High
</ul>
</p>
<p>Results from this core are:
<ul>
<li>Frequency: In Hz
<li>Period: In Seconds
<li>Duty Cycle: In Percent (%)
<li>Active Time: In Seconds
</ul>
</p>
</body>
</html> 