Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Oct 26 12:00:16 2019
| Host         : DESKTOP-MI6UCPP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file openmips_min_sopc_control_sets_placed.rpt
| Design       : openmips_min_sopc
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    99 |
|    Minimum number of control sets                        |    99 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   157 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    99 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |    16 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    24 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    51 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             134 |           73 |
| No           | No                    | Yes                    |             344 |          109 |
| No           | Yes                   | No                     |             436 |          195 |
| Yes          | No                    | No                     |             104 |           33 |
| Yes          | No                    | Yes                    |             587 |          217 |
| Yes          | Yes                   | No                     |            1038 |          472 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-----------------------------------------------------------+-------------------------------------------+------------------+----------------+
|                Clock Signal               |                       Enable Signal                       |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-------------------------------------------+-----------------------------------------------------------+-------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                            | openmips0/div0/dividend[31]_i_1_n_9                       | openmips0/div0/dividend[1]_i_1_n_9        |                1 |              1 |
|  clk_IBUF_BUFG                            |                                                           | sel                                       |                1 |              1 |
|                                           |                                                           | openmips0/cp0_reg0/SR[0]                  |                1 |              2 |
|  openmips0/mem_wb0/wb_cp0_reg_we_reg_0[0] |                                                           | openmips0/cp0_reg0/SR[0]                  |                1 |              3 |
|  clk_IBUF_BUFG                            | openmips0/ex_mem0/rst_n_in_reg_6                          | openmips0/cp0_reg0/SR[0]                  |                1 |              4 |
|  clk_IBUF_BUFG                            | uart_top0/regs/receiver/fifo_rx/bottom[3]_i_1_n_9         | openmips0/cp0_reg0/SR[0]                  |                2 |              4 |
|  clk_IBUF_BUFG                            | uart_top0/regs/receiver/fifo_rx/top[3]_i_1__0_n_9         | openmips0/cp0_reg0/SR[0]                  |                1 |              4 |
|  clk_IBUF_BUFG                            | uart_top0/wb_interface/lcr_reg[7]_2[0]                    | openmips0/cp0_reg0/SR[0]                  |                2 |              4 |
|  clk_IBUF_BUFG                            | openmips0/div0/cnt[3]_i_2_n_9                             | openmips0/div0/cnt[3]_i_1_n_9             |                1 |              4 |
|  clk_IBUF_BUFG                            | uart_top0/regs/receiver/FSM_sequential_rstate[3]_i_1_n_9  | openmips0/cp0_reg0/SR[0]                  |                3 |              4 |
|  clk_IBUF_BUFG                            | openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[0]_0          | openmips0/cp0_reg0/SR[0]                  |                2 |              4 |
|  clk_IBUF_BUFG                            | uart_top0/regs/receiver/rcounter16[3]_i_1_n_9             | openmips0/cp0_reg0/SR[0]                  |                2 |              4 |
|  clk_IBUF_BUFG                            | uart_top0/regs/transmitter/fifo_tx/top[3]_i_1_n_9         | openmips0/cp0_reg0/SR[0]                  |                1 |              4 |
|  clk_IBUF_BUFG                            | uart_top0/regs/transmitter/fifo_tx/bottom[3]_i_1__0_n_9   | openmips0/cp0_reg0/SR[0]                  |                1 |              4 |
|  openmips0/id_ex0/ex_aluop_reg[5]_0[0]    |                                                           |                                           |                2 |              5 |
|  clk_IBUF_BUFG                            | uart_top0/regs/transmitter/counter[4]_i_1_n_9             | openmips0/cp0_reg0/SR[0]                  |                2 |              5 |
|  clk_IBUF_BUFG                            | uart_top0/wb_interface/wb_adr_is_reg[4]_0[0]              | openmips0/cp0_reg0/SR[0]                  |                1 |              5 |
|  clk_IBUF_BUFG                            | uart_top0/regs/receiver/rshift[4]_i_1_n_9                 | openmips0/cp0_reg0/SR[0]                  |                1 |              5 |
|  clk_IBUF_BUFG                            | uart_top0/regs/transmitter/fifo_tx/count[4]_i_1__0_n_9    | openmips0/cp0_reg0/SR[0]                  |                2 |              5 |
|  clk_IBUF_BUFG                            | uart_top0/regs/receiver/fifo_rx/count[4]_i_1_n_9          | openmips0/cp0_reg0/SR[0]                  |                2 |              5 |
|  clk_IBUF_BUFG                            | uart_top0/wb_interface/wre_reg_1[0]                       | openmips0/cp0_reg0/SR[0]                  |                3 |              8 |
|  seg80/clk                                | seg80/dtube_data[7]_i_1_n_9                               | openmips0/cp0_reg0/SR[0]                  |                2 |              8 |
|  clk_IBUF_BUFG                            | uart_top0/wb_interface/wre_reg_0[0]                       | openmips0/cp0_reg0/SR[0]                  |                3 |              8 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/E[3]                           | openmips0/cp0_reg0/SR[0]                  |                3 |              8 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/E[0]                           | openmips0/cp0_reg0/SR[0]                  |                3 |              8 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/E[1]                           | openmips0/cp0_reg0/SR[0]                  |                3 |              8 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/E[2]                           | openmips0/cp0_reg0/SR[0]                  |                2 |              8 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/wishbone_sel_o_reg[3]_1[3]     | openmips0/cp0_reg0/SR[0]                  |                2 |              8 |
|  clk_IBUF_BUFG                            | openmips0/dwishbone_bus_if/wishbone_sel_o_reg[3]_0[2]     | openmips0/cp0_reg0/SR[0]                  |                1 |              8 |
|  clk_IBUF_BUFG                            | openmips0/dwishbone_bus_if/wishbone_sel_o_reg[3]_0[0]     | openmips0/cp0_reg0/SR[0]                  |                2 |              8 |
|  clk_IBUF_BUFG                            | openmips0/dwishbone_bus_if/wishbone_sel_o_reg[3]_0[3]     | openmips0/cp0_reg0/SR[0]                  |                2 |              8 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/wishbone_sel_o_reg[3]_0[2]     | openmips0/cp0_reg0/SR[0]                  |                3 |              8 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/wishbone_sel_o_reg[3]_0[1]     | openmips0/cp0_reg0/SR[0]                  |                3 |              8 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/wishbone_sel_o_reg[3]_0[3]     | openmips0/cp0_reg0/SR[0]                  |                2 |              8 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/wishbone_sel_o_reg[3]_1[0]     | openmips0/cp0_reg0/SR[0]                  |                2 |              8 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/wishbone_sel_o_reg[3]_1[2]     | openmips0/cp0_reg0/SR[0]                  |                1 |              8 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/wishbone_sel_o_reg[3]_1[1]     | openmips0/cp0_reg0/SR[0]                  |                2 |              8 |
|  clk_IBUF_BUFG                            | uart_top0/regs/receiver/counter_b[7]_i_1_n_9              | openmips0/cp0_reg0/SR[0]                  |                3 |              8 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/wishbone_sel_o_reg[3]_0[0]     | openmips0/cp0_reg0/SR[0]                  |                2 |              8 |
|  clk_IBUF_BUFG                            | uart_top0/wb_interface/lcr_reg[7][0]                      | openmips0/cp0_reg0/SR[0]                  |                2 |              8 |
|  clk_IBUF_BUFG                            | uart_top0/regs/block_cnt[7]_i_1_n_9                       | openmips0/cp0_reg0/SR[0]                  |                4 |              8 |
|  clk_IBUF_BUFG                            | uart_top0/wb_interface/E[0]                               | openmips0/cp0_reg0/SR[0]                  |                3 |              8 |
|  clk_IBUF_BUFG                            | openmips0/dwishbone_bus_if/wishbone_sel_o_reg[3]_0[1]     | openmips0/cp0_reg0/SR[0]                  |                3 |              8 |
|  clk_IBUF_BUFG                            | uart_top0/regs/transmitter/bit_counter[2]_i_1_n_9         | openmips0/cp0_reg0/SR[0]                  |                2 |              9 |
|  clk_IBUF_BUFG                            | uart_top0/regs/receiver/fifo_rx/E[0]                      | openmips0/cp0_reg0/SR[0]                  |                3 |             10 |
|  clk_IBUF_BUFG                            | sel                                                       |                                           |                3 |             10 |
|  clk_IBUF_BUFG                            | uart_top0/regs/receiver/rf_data_in[10]_i_1_n_9            | openmips0/cp0_reg0/SR[0]                  |                3 |             11 |
|  seg80/clk                                |                                                           | openmips0/cp0_reg0/SR[0]                  |                4 |             12 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/rf_we_reg_14[0]                | openmips0/cp0_reg0/SR[0]                  |               10 |             16 |
|  clk_IBUF_BUFG                            | uart_top0/regs/receiver/fifo_rx/rfifo/rf_push_pulse       |                                           |                2 |             16 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/rf_we_reg_10[0]                | openmips0/cp0_reg0/SR[0]                  |                8 |             16 |
|  clk_IBUF_BUFG                            |                                                           | openmips0/dwishbone_bus_if/rf_we_i_2_0[0] |               16 |             16 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/rf_we_reg_13[0]                | openmips0/cp0_reg0/SR[0]                  |                7 |             16 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/rf_we_reg_1[0]                 | openmips0/cp0_reg0/SR[0]                  |                6 |             16 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/rf_we_reg_4[0]                 | openmips0/cp0_reg0/SR[0]                  |                5 |             16 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/rf_we_reg_3[0]                 | openmips0/cp0_reg0/SR[0]                  |                9 |             16 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/rf_we_reg[0]                   | openmips0/cp0_reg0/SR[0]                  |                8 |             16 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/rf_we_reg_2[0]                 | openmips0/cp0_reg0/SR[0]                  |                4 |             16 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/rf_we_reg_12[0]                | openmips0/cp0_reg0/SR[0]                  |                3 |             16 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/rf_we_reg_7[0]                 | openmips0/cp0_reg0/SR[0]                  |                6 |             16 |
|  clk_IBUF_BUFG                            | uart_top0/regs/tf_push_reg_n_9                            |                                           |                2 |             16 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/rf_we_reg_8[0]                 | openmips0/cp0_reg0/SR[0]                  |                8 |             16 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/rf_we_reg_9[0]                 | openmips0/cp0_reg0/SR[0]                  |                5 |             16 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/rf_we_reg_0[0]                 | openmips0/cp0_reg0/SR[0]                  |                9 |             16 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/rf_we_reg_5[0]                 | openmips0/cp0_reg0/SR[0]                  |                4 |             16 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/rf_we_reg_11[0]                | openmips0/cp0_reg0/SR[0]                  |                3 |             16 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/rf_we_reg_6[0]                 | openmips0/cp0_reg0/SR[0]                  |                7 |             16 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/wishbone_addr_o[31]_i_1__0_n_9 | openmips0/cp0_reg0/SR[0]                  |               10 |             27 |
|  clk_IBUF_BUFG                            | openmips0/div0/dividend[31]_i_1_n_9                       |                                           |               11 |             30 |
|  clk_IBUF_BUFG                            | openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[0]_1[0]       | openmips0/cp0_reg0/SR[0]                  |               16 |             31 |
|  clk_IBUF_BUFG                            | openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[4]_0[0]       | openmips0/cp0_reg0/SR[0]                  |               11 |             32 |
|  clk_IBUF_BUFG                            | openmips0/div0/divisor[31]_i_1_n_9                        |                                           |                8 |             32 |
|  clk_IBUF_BUFG                            | openmips0/dwishbone_bus_if/rgpio_ctrl_reg[0][0]           | openmips0/cp0_reg0/SR[0]                  |               16 |             32 |
|  clk_IBUF_BUFG                            | openmips0/iwishbone_bus_if/rd_buf[31]_i_1__0_n_9          | openmips0/cp0_reg0/SR[0]                  |               20 |             32 |
|  clk_IBUF_BUFG                            | uart_top0/wb_interface/re_o                               | openmips0/cp0_reg0/SR[0]                  |               15 |             32 |
|  n_2_213_BUFG                             |                                                           | openmips0/cp0_reg0/SR[0]                  |               13 |             32 |
|  clk_IBUF_BUFG                            | openmips0/div0/dividend[64]_i_1_n_9                       |                                           |               11 |             32 |
|  clk_IBUF_BUFG                            | openmips0/dwishbone_bus_if/rd_buf[31]_i_1_n_9             | openmips0/cp0_reg0/SR[0]                  |               14 |             32 |
|  clk_IBUF_BUFG                            | openmips0/ex_mem0/rst_n_in_reg_1[0]                       | openmips0/p_0_in                          |               11 |             32 |
|  clk_IBUF_BUFG                            | openmips0/ex_mem0/status_o_reg[1][0]                      | openmips0/cp0_reg0/SR[0]                  |               20 |             32 |
|  n_5_2429_BUFG                            |                                                           | openmips0/cp0_reg0/SR[0]                  |               11 |             32 |
|  n_4_2147_BUFG                            |                                                           | openmips0/cp0_reg0/SR[0]                  |               20 |             32 |
|  n_8_2986_BUFG                            |                                                           | openmips0/cp0_reg0/SR[0]                  |               13 |             32 |
|  n_7_2861_BUFG                            |                                                           | openmips0/cp0_reg0/SR[0]                  |               13 |             32 |
|  n_6_2765_BUFG                            |                                                           | openmips0/cp0_reg0/SR[0]                  |               16 |             32 |
|  n_3_108_BUFG                             |                                                           | openmips0/cp0_reg0/SR[0]                  |               23 |             32 |
|  clk_IBUF_BUFG                            | openmips0/dwishbone_bus_if/wishbone_we_o_i_1_n_9          | openmips0/cp0_reg0/SR[0]                  |               16 |             63 |
|  clk_IBUF_BUFG                            | openmips0/ex0/E[0]                                        | openmips0/ex_mem0/SR[0]                   |               32 |             64 |
|  n_1_1130_BUFG                            |                                                           |                                           |               35 |             64 |
|  clk_IBUF_BUFG                            | openmips0/mem_wb0/wb_whilo_reg_0[0]                       | openmips0/cp0_reg0/SR[0]                  |               32 |             64 |
|  clk_IBUF_BUFG                            | openmips0/div0/result_o[63]_i_1_n_9                       | openmips0/cp0_reg0/SR[0]                  |               18 |             65 |
|  clk_IBUF_BUFG                            |                                                           |                                           |               36 |             65 |
|  n_0_964_BUFG                             |                                                           | openmips0/cp0_reg0/SR[0]                  |               26 |             66 |
|  clk_IBUF_BUFG                            |                                                           | openmips0/ex_mem0/SR[0]                   |               19 |             70 |
|  clk_IBUF_BUFG                            | openmips0/mem_wb0/rst_n_in_reg                            |                                           |               12 |             96 |
|  clk_IBUF_BUFG                            | openmips0/ex_mem0/rst_n_in_reg                            | openmips0/ex_mem0/rst_n_in_reg_5          |               73 |            141 |
|  clk_IBUF_BUFG                            | openmips0/ex0/E[0]                                        | openmips0/ex0/rst_n_in_reg                |               66 |            166 |
|  clk_IBUF_BUFG                            | openmips0/dwishbone_bus_if/E[0]                           | openmips0/dwishbone_bus_if/rst_n_in_reg_0 |              128 |            244 |
|  clk_IBUF_BUFG                            |                                                           | openmips0/cp0_reg0/SR[0]                  |              127 |            386 |
+-------------------------------------------+-----------------------------------------------------------+-------------------------------------------+------------------+----------------+


