`include "F:/modelsim/mips/def.v"
module mem_sel(op,in,out);
input [5:0] op;
input [31:0] in;
output [31:0] out;
reg [31:0] out;
always@(op or in)
begin
	case(op)
		`op_sb: out={24{1'b0},in[7:0]};
		`op_sh: out={16{1'b0},in[15:0]};
		`op_sw: out=in;
		`op_lb: out={24{in(7)},in[7:0]};
		`op_lbu: out={24{1'b0},in[7:0]};
		`op_lh: out={16{in(15)},in[15:0]};
		`op_lhu:out={16{1'b0},in[15:0]};
		`op_lw: out=in;
	endcase
end
endmodule
