<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::AMDGPULegalizerInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">15.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html">AMDGPULegalizerInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classllvm_1_1AMDGPULegalizerInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::AMDGPULegalizerInfo Class Reference<span class="mlabels"><span class="mlabel">final</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p>This class provides the information for the target register banks.  
 <a href="classllvm_1_1AMDGPULegalizerInfo.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="AMDGPULegalizerInfo_8h_source.html">Target/AMDGPU/AMDGPULegalizerInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::AMDGPULegalizerInfo:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classllvm_1_1AMDGPULegalizerInfo__inherit__graph.svg" width="214" height="112"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::AMDGPULegalizerInfo:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classllvm_1_1AMDGPULegalizerInfo__coll__graph.svg" width="214" height="112"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a44a4d4c034685aa34a4e8f62b0976e6c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a44a4d4c034685aa34a4e8f62b0976e6c">AMDGPULegalizerInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNTargetMachine.html">GCNTargetMachine</a> &amp;<a class="el" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>)</td></tr>
<tr class="separator:a44a4d4c034685aa34a4e8f62b0976e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab05b1cb6f4e3a49faedd2cc34c74ff77"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#ab05b1cb6f4e3a49faedd2cc34c74ff77">legalizeCustom</a> (<a class="el" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;Helper, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ab05b1cb6f4e3a49faedd2cc34c74ff77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Called for instructions with the Custom LegalizationAction.  <a href="classllvm_1_1AMDGPULegalizerInfo.html#ab05b1cb6f4e3a49faedd2cc34c74ff77">More...</a><br /></td></tr>
<tr class="separator:ab05b1cb6f4e3a49faedd2cc34c74ff77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fd97f50411bc650c7f9f6e3118147f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a2fd97f50411bc650c7f9f6e3118147f4">getSegmentAperture</a> (unsigned AddrSpace, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2fd97f50411bc650c7f9f6e3118147f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a805950c6af7deaddb2d8fbcaf4ea011b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a805950c6af7deaddb2d8fbcaf4ea011b">legalizeAddrSpaceCast</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a805950c6af7deaddb2d8fbcaf4ea011b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f7197d20955f93cdb3d88403ce7c040"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a6f7197d20955f93cdb3d88403ce7c040">legalizeFrint</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6f7197d20955f93cdb3d88403ce7c040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae468aab9eee24365f029a78836e6435d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#ae468aab9eee24365f029a78836e6435d">legalizeFceil</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae468aab9eee24365f029a78836e6435d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a594e9cb4df0c39f1f5263fb07273b19f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a594e9cb4df0c39f1f5263fb07273b19f">legalizeFrem</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a594e9cb4df0c39f1f5263fb07273b19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e7378d479179ae1df0b61b83c637a4d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a0e7378d479179ae1df0b61b83c637a4d">legalizeIntrinsicTrunc</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0e7378d479179ae1df0b61b83c637a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb023d557c720f8730e0c266c1cd0f9c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#abb023d557c720f8730e0c266c1cd0f9c">legalizeITOFP</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, bool <a class="el" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abb023d557c720f8730e0c266c1cd0f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6475a6b99e088697d90032ddab24447"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#ac6475a6b99e088697d90032ddab24447">legalizeFPTOI</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, bool <a class="el" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac6475a6b99e088697d90032ddab24447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91b85787aa32d7f1f0d38d59a77cee68"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a91b85787aa32d7f1f0d38d59a77cee68">legalizeMinNumMaxNum</a> (<a class="el" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;Helper, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a91b85787aa32d7f1f0d38d59a77cee68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec28181fa8c84646c097212f19e379f1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#aec28181fa8c84646c097212f19e379f1">legalizeExtractVectorElt</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aec28181fa8c84646c097212f19e379f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a762e3485a3d139ec7ed9d30a7f38f74d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a762e3485a3d139ec7ed9d30a7f38f74d">legalizeInsertVectorElt</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a762e3485a3d139ec7ed9d30a7f38f74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0da85f95f3385a27d88aa93bbc323a62"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a0da85f95f3385a27d88aa93bbc323a62">legalizeShuffleVector</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0da85f95f3385a27d88aa93bbc323a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaac467545afeead836946e5842563fea"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#aaac467545afeead836946e5842563fea">legalizeSinCos</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aaac467545afeead836946e5842563fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6006bd8b7a7155240e3a11c12d104c50"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a6006bd8b7a7155240e3a11c12d104c50">buildPCRelGlobalAddress</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="el" href="classllvm_1_1LLT.html">LLT</a> PtrTy, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV, int64_t Offset, unsigned GAFlags=<a class="el" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbab9b475527cd46e49f6208722a1034e92">SIInstrInfo::MO_NONE</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6006bd8b7a7155240e3a11c12d104c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04975f118b224e8cd322d1aa86f2ceb2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a04975f118b224e8cd322d1aa86f2ceb2">legalizeGlobalValue</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a04975f118b224e8cd322d1aa86f2ceb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af13d2c38b3bf7586a8f07d511eda68e8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#af13d2c38b3bf7586a8f07d511eda68e8">legalizeLoad</a> (<a class="el" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;Helper, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af13d2c38b3bf7586a8f07d511eda68e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4774d239d20e55380840e775aed66efc"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a4774d239d20e55380840e775aed66efc">legalizeFMad</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4774d239d20e55380840e775aed66efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22a60a10a1cda01d7cef79f4634984dc"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a22a60a10a1cda01d7cef79f4634984dc">legalizeAtomicCmpXChg</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a22a60a10a1cda01d7cef79f4634984dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5229692968517de20adc8a76f8cdc736"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a5229692968517de20adc8a76f8cdc736">legalizeFlog</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, <a class="el" href="README-SSE_8txt.html#a698e4bd87a8adc0c042ae6b6e10ee6e1">double</a> Log2BaseInverted) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5229692968517de20adc8a76f8cdc736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5552c2fa1505412508e493149af31543"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a5552c2fa1505412508e493149af31543">legalizeFExp</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5552c2fa1505412508e493149af31543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf712aff736a372430ea6ea027fe32e5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#abf712aff736a372430ea6ea027fe32e5">legalizeFPow</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abf712aff736a372430ea6ea027fe32e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44186e632d4bab1d35012ed738a23870"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a44186e632d4bab1d35012ed738a23870">legalizeFFloor</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a44186e632d4bab1d35012ed738a23870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4117d1ecf36af9158c825fb376c4082e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a4117d1ecf36af9158c825fb376c4082e">legalizeBuildVector</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4117d1ecf36af9158c825fb376c4082e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01959fee9db67c3a625348ae39489c5e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a01959fee9db67c3a625348ae39489c5e">buildMultiply</a> (<a class="el" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;Helper, <a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; Accum, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; Src0, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; Src1, bool UsePartialMad64_32, bool SeparateOddAlignedProducts) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a01959fee9db67c3a625348ae39489c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2645b2c5fc9b404821322ad403c87810"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a2645b2c5fc9b404821322ad403c87810">legalizeMul</a> (<a class="el" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;Helper, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2645b2c5fc9b404821322ad403c87810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40f12f2bde2de188bff061f11bcd976c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a40f12f2bde2de188bff061f11bcd976c">legalizeCTLZ_CTTZ</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a40f12f2bde2de188bff061f11bcd976c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae63198baedfab72494f0d79823e99b75"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#ae63198baedfab72494f0d79823e99b75">loadInputValue</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> *<a class="el" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *ArgRC, <a class="el" href="classllvm_1_1LLT.html">LLT</a> ArgTy) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae63198baedfab72494f0d79823e99b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a724c83948fec4d3162f4620ec6f61a7a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a724c83948fec4d3162f4620ec6f61a7a">loadInputValue</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, <a class="el" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98b">AMDGPUFunctionArgInfo::PreloadedValue</a> ArgType) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a724c83948fec4d3162f4620ec6f61a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59e8a7f7af57ac84f0bfa83a2e6cd4c3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a59e8a7f7af57ac84f0bfa83a2e6cd4c3">legalizePreloadedArgIntrin</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, <a class="el" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98b">AMDGPUFunctionArgInfo::PreloadedValue</a> ArgType) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a59e8a7f7af57ac84f0bfa83a2e6cd4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7e4619611fab877c69f6ec0a1d57525"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#af7e4619611fab877c69f6ec0a1d57525">legalizeWorkitemIDIntrinsic</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, unsigned Dim, <a class="el" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98b">AMDGPUFunctionArgInfo::PreloadedValue</a> ArgType) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af7e4619611fab877c69f6ec0a1d57525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeb18e3c3ca254b1eac668a91c0a18e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#adeb18e3c3ca254b1eac668a91c0a18e8">getKernargParameterPtr</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, int64_t Offset) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:adeb18e3c3ca254b1eac668a91c0a18e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd7e869bdfe172fce447a9d289343d1a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#acd7e869bdfe172fce447a9d289343d1a">legalizeKernargMemParameter</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, <a class="el" href="classuint64__t.html">uint64_t</a> Offset, <a class="el" href="structllvm_1_1Align.html">Align</a> Alignment=<a class="el" href="structllvm_1_1Align.html">Align</a>(4)) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acd7e869bdfe172fce447a9d289343d1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Legalize a value that's loaded from kernel arguments.  <a href="classllvm_1_1AMDGPULegalizerInfo.html#acd7e869bdfe172fce447a9d289343d1a">More...</a><br /></td></tr>
<tr class="separator:acd7e869bdfe172fce447a9d289343d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d0eafc5b0af4bf05b288d62caa72ac9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a1d0eafc5b0af4bf05b288d62caa72ac9">legalizeUnsignedDIV_REM</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1d0eafc5b0af4bf05b288d62caa72ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3db547888c8d2ed5323f320bb5763014"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a3db547888c8d2ed5323f320bb5763014">legalizeUnsignedDIV_REM32Impl</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DstDivReg, <a class="el" href="classllvm_1_1Register.html">Register</a> DstRemReg, <a class="el" href="classllvm_1_1Register.html">Register</a> Num, <a class="el" href="classllvm_1_1Register.html">Register</a> Den) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3db547888c8d2ed5323f320bb5763014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93bbde2af63d129f752ef7c3a0f84c15"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a93bbde2af63d129f752ef7c3a0f84c15">legalizeUnsignedDIV_REM64Impl</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DstDivReg, <a class="el" href="classllvm_1_1Register.html">Register</a> DstRemReg, <a class="el" href="classllvm_1_1Register.html">Register</a> Num, <a class="el" href="classllvm_1_1Register.html">Register</a> Den) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a93bbde2af63d129f752ef7c3a0f84c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba263b2348b84c2d9a10adc0a42d9606"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#aba263b2348b84c2d9a10adc0a42d9606">legalizeSignedDIV_REM</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aba263b2348b84c2d9a10adc0a42d9606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f3b6abeaf9c509c93062f2246a0f40b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a4f3b6abeaf9c509c93062f2246a0f40b">legalizeFDIV</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4f3b6abeaf9c509c93062f2246a0f40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6451bf061f754edbcd6043a20bfc663c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a6451bf061f754edbcd6043a20bfc663c">legalizeFDIV16</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6451bf061f754edbcd6043a20bfc663c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a464ac3e6051fb78eb3ee985975d17cb2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a464ac3e6051fb78eb3ee985975d17cb2">legalizeFDIV32</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a464ac3e6051fb78eb3ee985975d17cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30fc420ff83b1e2c4ab42e86d9071e34"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a30fc420ff83b1e2c4ab42e86d9071e34">legalizeFDIV64</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a30fc420ff83b1e2c4ab42e86d9071e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa71647a93d5e73c28332b6e52407979c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#aa71647a93d5e73c28332b6e52407979c">legalizeFastUnsafeFDIV</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa71647a93d5e73c28332b6e52407979c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0184339c875630ffed0e19b55899b82"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#ac0184339c875630ffed0e19b55899b82">legalizeFastUnsafeFDIV64</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac0184339c875630ffed0e19b55899b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f737d47e92bb08927c272b12fba32d8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a6f737d47e92bb08927c272b12fba32d8">legalizeFDIVFastIntrin</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6f737d47e92bb08927c272b12fba32d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b29f4aff8a6db0040bc8e00a520116"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a68b29f4aff8a6db0040bc8e00a520116">legalizeRsqClampIntrinsic</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a68b29f4aff8a6db0040bc8e00a520116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e7c460c9087646310b0001a0b46d336"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a4e7c460c9087646310b0001a0b46d336">legalizeDSAtomicFPIntrinsic</a> (<a class="el" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;Helper, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">Intrinsic::ID</a> IID) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4e7c460c9087646310b0001a0b46d336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7c01a9166d49578fc9cb3162a87f396"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#ad7c01a9166d49578fc9cb3162a87f396">getImplicitArgPtr</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad7c01a9166d49578fc9cb3162a87f396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bc1455f0ec29a33f76adecf8e668af8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a8bc1455f0ec29a33f76adecf8e668af8">legalizeImplicitArgPtr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8bc1455f0ec29a33f76adecf8e668af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bf20d7d5d2943a38d01c00d1aa82104"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a3bf20d7d5d2943a38d01c00d1aa82104">getLDSKernelId</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3bf20d7d5d2943a38d01c00d1aa82104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab40f765949a66d4973d528dcf38615fc"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#ab40f765949a66d4973d528dcf38615fc">legalizeLDSKernelId</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab40f765949a66d4973d528dcf38615fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a1ef8cdc87d83bb4e114e897e86d58c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a1a1ef8cdc87d83bb4e114e897e86d58c">legalizeIsAddrSpace</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, unsigned AddrSpace) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1a1ef8cdc87d83bb4e114e897e86d58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14daf64c8f1ebcbe259a41854f49ad12"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, unsigned &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a14daf64c8f1ebcbe259a41854f49ad12">splitBufferOffsets</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> OrigOffset) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a14daf64c8f1ebcbe259a41854f49ad12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad19d3a061adf35e67b35092cfee60864"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#ad19d3a061adf35e67b35092cfee60864">updateBufferMMO</a> (<a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO, <a class="el" href="classllvm_1_1Register.html">Register</a> VOffset, <a class="el" href="classllvm_1_1Register.html">Register</a> SOffset, unsigned ImmOffset, <a class="el" href="classllvm_1_1Register.html">Register</a> VIndex, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad19d3a061adf35e67b35092cfee60864"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update <code>MMO</code> based on the offset inputs to a raw/struct buffer intrinsic.  <a href="classllvm_1_1AMDGPULegalizerInfo.html#ad19d3a061adf35e67b35092cfee60864">More...</a><br /></td></tr>
<tr class="separator:ad19d3a061adf35e67b35092cfee60864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dcd2bcf223daced673ed18e4ad47efa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a3dcd2bcf223daced673ed18e4ad47efa">handleD16VData</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, bool ImageStore=<a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3dcd2bcf223daced673ed18e4ad47efa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle register layout difference for f16 images for some subtargets.  <a href="classllvm_1_1AMDGPULegalizerInfo.html#a3dcd2bcf223daced673ed18e4ad47efa">More...</a><br /></td></tr>
<tr class="separator:a3dcd2bcf223daced673ed18e4ad47efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c57c9361bfaf0c266f9bb16e9ae6d20"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a7c57c9361bfaf0c266f9bb16e9ae6d20">legalizeRawBufferStore</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, bool IsFormat) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7c57c9361bfaf0c266f9bb16e9ae6d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61d09b40ef0ead40be6b346f78910ed6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a61d09b40ef0ead40be6b346f78910ed6">legalizeRawBufferLoad</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, bool IsFormat) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a61d09b40ef0ead40be6b346f78910ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89cb241c17c5ea1f61fe099207f77eef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a89cb241c17c5ea1f61fe099207f77eef">fixStoreSourceType</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> VData, bool IsFormat) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a89cb241c17c5ea1f61fe099207f77eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab017387bbf480d9b9c710b6ed1c138"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a5ab017387bbf480d9b9c710b6ed1c138">legalizeBufferStore</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, bool IsTyped, bool IsFormat) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5ab017387bbf480d9b9c710b6ed1c138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf66d0f3f6789a70e423158446adf607"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#abf66d0f3f6789a70e423158446adf607">legalizeBufferLoad</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, bool IsFormat, bool IsTyped) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abf66d0f3f6789a70e423158446adf607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc7860fbf211f566f62809ac1144023"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a3cc7860fbf211f566f62809ac1144023">legalizeBufferAtomic</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, <a class="el" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">Intrinsic::ID</a> IID) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3cc7860fbf211f566f62809ac1144023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94974538095721fcce4cf479555bc25c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a94974538095721fcce4cf479555bc25c">legalizeBVHIntrinsic</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a94974538095721fcce4cf479555bc25c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07267e1f318ef8357bce5a08d60f78de"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a07267e1f318ef8357bce5a08d60f78de">legalizeFPTruncRound</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a07267e1f318ef8357bce5a08d60f78de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0be6e871a184d6f7b814515324eee1b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#ad0be6e871a184d6f7b814515324eee1b">legalizeImageIntrinsic</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;Observer, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">AMDGPU::ImageDimIntrinsicInfo</a> *ImageDimIntr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad0be6e871a184d6f7b814515324eee1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rewrite image intrinsics to use register layouts expected by the subtarget.  <a href="classllvm_1_1AMDGPULegalizerInfo.html#ad0be6e871a184d6f7b814515324eee1b">More...</a><br /></td></tr>
<tr class="separator:ad0be6e871a184d6f7b814515324eee1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0d1532576a7c6e3bda2d8966700d27a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#ae0d1532576a7c6e3bda2d8966700d27a">legalizeSBufferLoad</a> (<a class="el" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;Helper, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae0d1532576a7c6e3bda2d8966700d27a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb19add07877585827f7b9b2deca8ff2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#aeb19add07877585827f7b9b2deca8ff2">legalizeAtomicIncDec</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, bool IsInc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aeb19add07877585827f7b9b2deca8ff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a880b2600880891353accd4a93efedace"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a880b2600880891353accd4a93efedace">legalizeTrapIntrinsic</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a880b2600880891353accd4a93efedace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff7dfc9d1d4355acbd741d76ce27fca1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#aff7dfc9d1d4355acbd741d76ce27fca1">legalizeTrapEndpgm</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aff7dfc9d1d4355acbd741d76ce27fca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9de933caeeaebd4387c7c62f02a3bbd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#af9de933caeeaebd4387c7c62f02a3bbd">legalizeTrapHsaQueuePtr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af9de933caeeaebd4387c7c62f02a3bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22adf879f91d77dee4214883f1b94a07"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a22adf879f91d77dee4214883f1b94a07">legalizeTrapHsa</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a22adf879f91d77dee4214883f1b94a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30cbed3ba22ea175c004159fb3bd5289"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a30cbed3ba22ea175c004159fb3bd5289">legalizeDebugTrapIntrinsic</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a30cbed3ba22ea175c004159fb3bd5289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5892da00df1f8fb432eab72498344583"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPULegalizerInfo.html#a5892da00df1f8fb432eab72498344583">legalizeIntrinsic</a> (<a class="el" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;Helper, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a5892da00df1f8fb432eab72498344583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1LegalizerInfo"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1LegalizerInfo')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1LegalizerInfo.html">llvm::LegalizerInfo</a></td></tr>
<tr class="memitem:a1ea10cf1c0eabddb4f5a86692ca3d489 inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LegalizerInfo.html#a1ea10cf1c0eabddb4f5a86692ca3d489">~LegalizerInfo</a> ()=default</td></tr>
<tr class="separator:a1ea10cf1c0eabddb4f5a86692ca3d489 inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29bf34090f1f9800ad8faa1e0fe5a2c6 inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LegacyLegalizerInfo.html">LegacyLegalizerInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LegalizerInfo.html#a29bf34090f1f9800ad8faa1e0fe5a2c6">getLegacyLegalizerInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a29bf34090f1f9800ad8faa1e0fe5a2c6 inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00515983ab2a1606bac5a5e23a0436d8 inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LegacyLegalizerInfo.html">LegacyLegalizerInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LegalizerInfo.html#a00515983ab2a1606bac5a5e23a0436d8">getLegacyLegalizerInfo</a> ()</td></tr>
<tr class="separator:a00515983ab2a1606bac5a5e23a0436d8 inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd50b4eea13a40d289f94ddb1be5c77b inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LegalizerInfo.html#acd50b4eea13a40d289f94ddb1be5c77b">getOpcodeIdxForOpcode</a> (unsigned Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:acd50b4eea13a40d289f94ddb1be5c77b inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae06d437fb0ed0c863a08940c56a98e7a inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LegalizerInfo.html#ae06d437fb0ed0c863a08940c56a98e7a">getActionDefinitionsIdx</a> (unsigned Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae06d437fb0ed0c863a08940c56a98e7a inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9801185bc6472dc541877662983e7414 inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LegalizerInfo.html#a9801185bc6472dc541877662983e7414">verify</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> &amp;MII) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9801185bc6472dc541877662983e7414 inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform simple self-diagnostic and assert if there is anything obviously wrong with the actions set up.  <a href="classllvm_1_1LegalizerInfo.html#a9801185bc6472dc541877662983e7414">More...</a><br /></td></tr>
<tr class="separator:a9801185bc6472dc541877662983e7414 inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0285baca8d35f8632695cf760930f212 inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LegalizeRuleSet.html">LegalizeRuleSet</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LegalizerInfo.html#a0285baca8d35f8632695cf760930f212">getActionDefinitions</a> (unsigned Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0285baca8d35f8632695cf760930f212 inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the action definitions for the given opcode.  <a href="classllvm_1_1LegalizerInfo.html#a0285baca8d35f8632695cf760930f212">More...</a><br /></td></tr>
<tr class="separator:a0285baca8d35f8632695cf760930f212 inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32539827696dafee94ee79c3321b4245 inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LegalizeRuleSet.html">LegalizeRuleSet</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a> (unsigned Opcode)</td></tr>
<tr class="memdesc:a32539827696dafee94ee79c3321b4245 inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the action definition builder for the given opcode.  <a href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">More...</a><br /></td></tr>
<tr class="separator:a32539827696dafee94ee79c3321b4245 inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aef2e1563b8a9764c2fd789444b9b24 inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LegalizeRuleSet.html">LegalizeRuleSet</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LegalizerInfo.html#a6aef2e1563b8a9764c2fd789444b9b24">getActionDefinitionsBuilder</a> (std::initializer_list&lt; unsigned &gt; Opcodes)</td></tr>
<tr class="memdesc:a6aef2e1563b8a9764c2fd789444b9b24 inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the action definition builder for the given set of opcodes.  <a href="classllvm_1_1LegalizerInfo.html#a6aef2e1563b8a9764c2fd789444b9b24">More...</a><br /></td></tr>
<tr class="separator:a6aef2e1563b8a9764c2fd789444b9b24 inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cbf5ed977f7c1b9afa880ce73fa6f70 inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LegalizerInfo.html#a8cbf5ed977f7c1b9afa880ce73fa6f70">aliasActionDefinitions</a> (unsigned OpcodeTo, unsigned OpcodeFrom)</td></tr>
<tr class="separator:a8cbf5ed977f7c1b9afa880ce73fa6f70 inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3687eafb2772c29aa67ce722c2081fd inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1LegalizeActionStep.html">LegalizeActionStep</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LegalizerInfo.html#af3687eafb2772c29aa67ce722c2081fd">getAction</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af3687eafb2772c29aa67ce722c2081fd inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine what action should be taken to legalize the described instruction.  <a href="classllvm_1_1LegalizerInfo.html#af3687eafb2772c29aa67ce722c2081fd">More...</a><br /></td></tr>
<tr class="separator:af3687eafb2772c29aa67ce722c2081fd inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a373eb03c4fdd576998906436ebe07001 inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1LegalizeActionStep.html">LegalizeActionStep</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LegalizerInfo.html#a373eb03c4fdd576998906436ebe07001">getAction</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a373eb03c4fdd576998906436ebe07001 inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine what action should be taken to legalize the given generic instruction.  <a href="classllvm_1_1LegalizerInfo.html#a373eb03c4fdd576998906436ebe07001">More...</a><br /></td></tr>
<tr class="separator:a373eb03c4fdd576998906436ebe07001 inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad428f375c93fc982020034661f54f3b9 inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LegalizerInfo.html#ad428f375c93fc982020034661f54f3b9">isLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad428f375c93fc982020034661f54f3b9 inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83cf4c51d6ae07b6018d800c0b32d97b inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LegalizerInfo.html#a83cf4c51d6ae07b6018d800c0b32d97b">isLegalOrCustom</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a83cf4c51d6ae07b6018d800c0b32d97b inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a8787f1cdd43e53ef6aad1c28faa505 inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LegalizerInfo.html#a0a8787f1cdd43e53ef6aad1c28faa505">isLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0a8787f1cdd43e53ef6aad1c28faa505 inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74bae640f12a6585646720ff477266ea inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LegalizerInfo.html#a74bae640f12a6585646720ff477266ea">isLegalOrCustom</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a74bae640f12a6585646720ff477266ea inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45aaa22f9450b9e89c1008c90e20659c inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1LegalizerInfo.html#a45aaa22f9450b9e89c1008c90e20659c">getExtOpcodeForWideningConstant</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a> SmallTy) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a45aaa22f9450b9e89c1008c90e20659c inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the opcode (SEXT/ZEXT/ANYEXT) that should be performed while widening a constant of type SmallTy which targets can override.  <a href="classllvm_1_1LegalizerInfo.html#a45aaa22f9450b9e89c1008c90e20659c">More...</a><br /></td></tr>
<tr class="separator:a45aaa22f9450b9e89c1008c90e20659c inherit pub_methods_classllvm_1_1LegalizerInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This class provides the information for the target register banks. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8h_source.html#l00031">31</a> of file <a class="el" href="AMDGPULegalizerInfo_8h_source.html">AMDGPULegalizerInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a44a4d4c034685aa34a4e8f62b0976e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44a4d4c034685aa34a4e8f62b0976e6c">&#9670;&nbsp;</a></span>AMDGPULegalizerInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">AMDGPULegalizerInfo::AMDGPULegalizerInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNTargetMachine.html">GCNTargetMachine</a> &amp;&#160;</td>
          <td class="paramname"><em>TM</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l00426">426</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="LegalizerInfo_8h_source.html#l00228">llvm::LegalityPredicates::all()</a>, <a class="el" href="LegalizerInfo_8h_source.html#l00643">llvm::LegalizeRuleSet::alwaysLegal()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LegalizeMutations_8cpp_source.html#l00017">llvm::LegalizeMutations::changeTo()</a>, <a class="el" href="LegalizerInfo_8h_source.html#l01113">llvm::LegalizeRuleSet::clampMaxNumElements()</a>, <a class="el" href="LegalizerInfo_8h_source.html#l01154">llvm::LegalizeRuleSet::clampMaxNumElementsStrict()</a>, <a class="el" href="LegalizerInfo_8h_source.html#l00990">llvm::LegalizeRuleSet::clampScalar()</a>, <a class="el" href="LegalizerInfo_8h_source.html#l00997">llvm::LegalizeRuleSet::clampScalarOrElt()</a>, <a class="el" href="AMDGPU_8h_source.html#l00371">llvm::AMDGPUAS::CONSTANT_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00375">llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>, <a class="el" href="LegalizerInfo_8h_source.html#l00871">llvm::LegalizeRuleSet::custom()</a>, <a class="el" href="LegalizerInfo_8h_source.html#l00840">llvm::LegalizeRuleSet::customFor()</a>, <a class="el" href="LegalizerInfo_8h_source.html#l00834">llvm::LegalizeRuleSet::customIf()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l00219">elementTypeIsLegal()</a>, <a class="el" href="LegalizerInfo_8h_source.html#l00792">llvm::LegalizeRuleSet::fewerElementsIf()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l00104">fewerEltsToSize64Vector()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00074">llvm::LLT::fixed_vector()</a>, <a class="el" href="AMDGPU_8h_source.html#l00367">llvm::AMDGPUAS::FLAT_ADDRESS</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00288">llvm::LegalizerInfo::getActionDefinitionsBuilder()</a>, <a class="el" href="AMDGPU_8h_source.html#l00368">llvm::AMDGPUAS::GLOBAL_ADDRESS</a>, <a class="el" href="LegalityPredicates_8cpp_source.html#l00079">llvm::LegalityPredicates::isPointer()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l00201">isRegisterType()</a>, <a class="el" href="LegalityPredicates_8cpp_source.html#l00067">llvm::LegalityPredicates::isScalar()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l00066">isSmallOddVector()</a>, <a class="el" href="LegalizerInfo_8h_source.html#l00593">llvm::LegalizeRuleSet::legalFor()</a>, <a class="el" href="LegalizerInfo_8h_source.html#l00586">llvm::LegalizeRuleSet::legalIf()</a>, <a class="el" href="AMDGPU_8h_source.html#l00372">llvm::AMDGPUAS::LOCAL_ADDRESS</a>, <a class="el" href="LegalizerInfo_8h_source.html#l00659">llvm::LegalizeRuleSet::lower()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l00047">MaxRegisterSize</a>, <a class="el" href="LegalizerInfo_8h_source.html#l00963">llvm::LegalizeRuleSet::maxScalar()</a>, <a class="el" href="LegalizerInfo_8h_source.html#l00945">llvm::LegalizeRuleSet::minScalar()</a>, <a class="el" href="LegalizerInfo_8h_source.html#l00783">llvm::LegalizeRuleSet::moreElementsIf()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00070">Mul</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l00095">oneMoreElement()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00049">llvm::LLT::pointer()</a>, <a class="el" href="AMDGPU_8h_source.html#l00373">llvm::AMDGPUAS::PRIVATE_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00369">llvm::AMDGPUAS::REGION_ADDRESS</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, <a class="el" href="LegalizeMutations_8cpp_source.html#l00108">llvm::LegalizeMutations::scalarize()</a>, <a class="el" href="LegalizerInfo_8h_source.html#l00911">llvm::LegalizeRuleSet::scalarize()</a>, <a class="el" href="PassBuilderBindings_8cpp_source.html#l00047">TM</a>, <a class="el" href="LegalityPredicates_8cpp_source.html#l00028">llvm::LegalityPredicates::typeIs()</a>, <a class="el" href="LegalizerInfo_8h_source.html#l00259">llvm::LegalityPredicates::typeIsNot()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l00171">vectorWiderThan()</a>, <a class="el" href="LegalizerInfo_8h_source.html#l00887">llvm::LegalizeRuleSet::widenScalarToNextMultipleOf()</a>, and <a class="el" href="LegalizerInfo_8h_source.html#l00877">llvm::LegalizeRuleSet::widenScalarToNextPow2()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a01959fee9db67c3a625348ae39489c5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01959fee9db67c3a625348ae39489c5e">&#9670;&nbsp;</a></span>buildMultiply()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AMDGPULegalizerInfo::buildMultiply </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;&#160;</td>
          <td class="paramname"><em>Helper</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt;&#160;</td>
          <td class="paramname"><em>Accum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt;&#160;</td>
          <td class="paramname"><em>Src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt;&#160;</td>
          <td class="paramname"><em>Src1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>UsePartialMad64_32</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>SeparateOddAlignedProducts</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02914">2914</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="ArrayRef_8h_source.html#l00386">llvm::MutableArrayRef&lt; T &gt;::drop_front()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="ArrayRef_8h_source.html#l00533">llvm::makeMutableArrayRef()</a>, <a class="el" href="LegalizerHelper_8h_source.html#l00050">llvm::LegalizerHelper::MIRBuilder</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt_source.html#l00546">move</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00070">Mul</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00164">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03148">legalizeMul()</a>.</p>

</div>
</div>
<a id="a6006bd8b7a7155240e3a11c12d104c50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6006bd8b7a7155240e3a11c12d104c50">&#9670;&nbsp;</a></span>buildPCRelGlobalAddress()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::buildPCRelGlobalAddress </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td>
          <td class="paramname"><em>PtrTy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *&#160;</td>
          <td class="paramname"><em>GV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>GAFlags</em> = <code><a class="el" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbab9b475527cd46e49f6208722a1034e92">SIInstrInfo::MO_NONE</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02456">2456</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00177">llvm::MachineInstrBuilder::addGlobalAddress()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="AMDGPU_8h_source.html#l00371">llvm::AMDGPUAS::CONSTANT_ADDRESS</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00152">llvm::LLT::getSizeInBits()</a>, <a class="el" href="MathExtras_8h_source.html#l00373">llvm::isInt&lt; 32 &gt;()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00157">llvm::SIInstrInfo::MO_NONE</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00049">llvm::LLT::pointer()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02516">legalizeGlobalValue()</a>.</p>

</div>
</div>
<a id="a89cb241c17c5ea1f61fe099207f77eef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89cb241c17c5ea1f61fe099207f77eef">&#9670;&nbsp;</a></span>fixStoreSourceType()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> AMDGPULegalizerInfo::fixStoreSourceType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsFormat</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04382">4382</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00248">llvm::LLT::getElementType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00126">llvm::LLT::getNumElements()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04319">handleD16VData()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00122">llvm::LLT::isVector()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04405">legalizeBufferStore()</a>.</p>

</div>
</div>
<a id="ad7c01a9166d49578fc9cb3162a87f396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7c01a9166d49578fc9cb3162a87f396">&#9670;&nbsp;</a></span>getImplicitArgPtr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::getImplicitArgPtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04164">4164</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00186">llvm::MachineRegisterInfo::createGenericVirtualRegister()</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00322">llvm::AMDGPUTargetLowering::FIRST_IMPLICIT</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04244">llvm::AMDGPUTargetLowering::getImplicitParameterOffset()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00152">llvm::LLT::getSizeInBits()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00221">llvm::GCNSubtarget::getTargetLowering()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00103">llvm::AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03269">loadInputValue()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04183">legalizeImplicitArgPtr()</a>.</p>

</div>
</div>
<a id="adeb18e3c3ca254b1eac668a91c0a18e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeb18e3c3ca254b1eac668a91c0a18e8">&#9670;&nbsp;</a></span>getKernargParameterPtr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> AMDGPULegalizerInfo::getKernargParameterPtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03387">3387</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="AMDGPU_8h_source.html#l00371">llvm::AMDGPUAS::CONSTANT_ADDRESS</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00103">llvm::AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03269">loadInputValue()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00049">llvm::LLT::pointer()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03405">legalizeKernargMemParameter()</a>.</p>

</div>
</div>
<a id="a3bf20d7d5d2943a38d01c00d1aa82104"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bf20d7d5d2943a38d01c00d1aa82104">&#9670;&nbsp;</a></span>getLDSKernelId()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::getLDSKernelId </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04200">4200</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="AMDGPUMachineFunction_8cpp_source.html#l00106">llvm::AMDGPUMachineFunction::getLDSKernelIdMetadata()</a>, <a class="el" href="Optional_8h_source.html#l00311">llvm::Optional&lt; T &gt;::has_value()</a>, and <a class="el" href="Optional_8h_source.html#l00305">llvm::Optional&lt; T &gt;::value()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04211">legalizeLDSKernelId()</a>.</p>

</div>
</div>
<a id="a2fd97f50411bc650c7f9f6e3118147f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fd97f50411bc650c7f9f6e3118147f4">&#9670;&nbsp;</a></span>getSegmentAperture()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> AMDGPULegalizerInfo::getSegmentAperture </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>AddrSpace</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01819">1819</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Align</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="Alignment_8h_source.html#l00213">llvm::commonAlignment()</a>, <a class="el" href="AMDGPU_8h_source.html#l00371">llvm::AMDGPUAS::CONSTANT_ADDRESS</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00186">llvm::MachineRegisterInfo::createGenericVirtualRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00156">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00153">llvm::AMDGPU::getAmdhsaCodeObjectVersion()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00454">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFunction_8h_source.html#l00656">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="SIDefines_8h_source.html#l00393">llvm::AMDGPU::Hwreg::ID_MEM_BASES</a>, <a class="el" href="SIDefines_8h_source.html#l00411">llvm::AMDGPU::Hwreg::ID_SHIFT_</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00103">llvm::AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03269">loadInputValue()</a>, <a class="el" href="AMDGPU_8h_source.html#l00372">llvm::AMDGPUAS::LOCAL_ADDRESS</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00142">llvm::MachineMemOperand::MODereferenceable</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00144">llvm::MachineMemOperand::MOInvariant</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="SIDefines_8h_source.html#l00418">llvm::AMDGPU::Hwreg::OFFSET_SHIFT_</a>, <a class="el" href="SIDefines_8h_source.html#l00425">llvm::AMDGPU::Hwreg::OFFSET_SRC_PRIVATE_BASE</a>, <a class="el" href="SIDefines_8h_source.html#l00424">llvm::AMDGPU::Hwreg::OFFSET_SRC_SHARED_BASE</a>, <a class="el" href="NVPTXLowerArgs_8cpp_source.html#l00164">Param</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00049">llvm::LLT::pointer()</a>, <a class="el" href="AMDGPU_8h_source.html#l00373">llvm::AMDGPUAS::PRIVATE_ADDRESS</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00323">llvm::AMDGPUTargetLowering::PRIVATE_BASE</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00102">llvm::AMDGPUFunctionArgInfo::QUEUE_PTR</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00180">llvm::MachineRegisterInfo::setType()</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00324">llvm::AMDGPUTargetLowering::SHARED_BASE</a>, <a class="el" href="SIDefines_8h_source.html#l00430">llvm::AMDGPU::Hwreg::WIDTH_M1_SHIFT_</a>, <a class="el" href="SIDefines_8h_source.html#l00435">llvm::AMDGPU::Hwreg::WIDTH_M1_SRC_PRIVATE_BASE</a>, and <a class="el" href="SIDefines_8h_source.html#l00434">llvm::AMDGPU::Hwreg::WIDTH_M1_SRC_SHARED_BASE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01929">legalizeAddrSpaceCast()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04229">legalizeIsAddrSpace()</a>.</p>

</div>
</div>
<a id="a3dcd2bcf223daced673ed18e4ad47efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dcd2bcf223daced673ed18e4ad47efa">&#9670;&nbsp;</a></span>handleD16VData()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> AMDGPULegalizerInfo::handleD16VData </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>ImageStore</em> = <code><a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Handle register layout difference for f16 images for some subtargets. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04319">4319</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00074">llvm::LLT::fixed_vector()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00248">llvm::LLT::getElementType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00126">llvm::LLT::getNumElements()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00899">llvm::GCNSubtarget::hasImageStoreD16Bug()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00652">llvm::GCNSubtarget::hasUnpackedD16VMem()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00122">llvm::LLT::isVector()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="SmallVector_8h_source.html#l00619">llvm::SmallVectorImpl&lt; T &gt;::resize()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04382">fixStoreSourceType()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04861">legalizeImageIntrinsic()</a>.</p>

</div>
</div>
<a id="a805950c6af7deaddb2d8fbcaf4ea011b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a805950c6af7deaddb2d8fbcaf4ea011b">&#9670;&nbsp;</a></span>legalizeAddrSpaceCast()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeAddrSpaceCast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01929">1929</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="AMDGPU_8h_source.html#l00375">llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>, <a class="el" href="LLVMContext_8cpp_source.html#l00243">llvm::LLVMContext::diagnose()</a>, <a class="el" href="AMDGPU_8h_source.html#l00367">llvm::AMDGPUAS::FLAT_ADDRESS</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00238">llvm::LLT::getAddressSpace()</a>, <a class="el" href="Function_8cpp_source.html#l00320">llvm::Function::getContext()</a>, <a class="el" href="MachineFunction_8h_source.html#l00622">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00754">llvm::MachineFunction::getInfo()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01819">getSegmentAperture()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00152">llvm::LLT::getSizeInBits()</a>, <a class="el" href="MachineFunction_8h_source.html#l00652">llvm::MachineFunction::getTarget()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00554">llvm::GCNSubtarget::hasFlatAddressSpace()</a>, <a class="el" href="InstrTypes_8h_source.html#l00741">llvm::CmpInst::ICMP_NE</a>, <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01910">isKnownNonNull()</a>, <a class="el" href="Register_8h_source.html#l00126">llvm::Register::isValid()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00122">llvm::LLT::isVector()</a>, <a class="el" href="AMDGPU_8h_source.html#l00372">llvm::AMDGPUAS::LOCAL_ADDRESS</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00049">llvm::LLT::pointer()</a>, <a class="el" href="AMDGPU_8h_source.html#l00373">llvm::AMDGPUAS::PRIVATE_ADDRESS</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="PassBuilderBindings_8cpp_source.html#l00047">TM</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01735">legalizeCustom()</a>.</p>

</div>
</div>
<a id="a22a60a10a1cda01d7cef79f4634984dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22a60a10a1cda01d7cef79f4634984dc">&#9670;&nbsp;</a></span>legalizeAtomicCmpXChg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeAtomicCmpXChg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02729">2729</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00074">llvm::LLT::fixed_vector()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00238">llvm::LLT::getAddressSpace()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00517">getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="AMDGPU_8h_source.html#l00415">llvm::AMDGPU::isFlatGlobalAddrSpace()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01735">legalizeCustom()</a>.</p>

</div>
</div>
<a id="aeb19add07877585827f7b9b2deca8ff2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb19add07877585827f7b9b2deca8ff2">&#9670;&nbsp;</a></span>legalizeAtomicIncDec()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeAtomicIncDec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsInc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04610">4610</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05548">legalizeIntrinsic()</a>.</p>

</div>
</div>
<a id="a3cc7860fbf211f566f62809ac1144023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cc7860fbf211f566f62809ac1144023">&#9670;&nbsp;</a></span>legalizeBufferAtomic()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeBufferAtomic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">Intrinsic::ID</a>&#160;</td>
          <td class="paramname"><em>IID</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04679">4679</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04624">getBufferAtomicPseudo()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00517">getReg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04249">splitBufferOffsets()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04294">updateBufferMMO()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05548">legalizeIntrinsic()</a>.</p>

</div>
</div>
<a id="abf66d0f3f6789a70e423158446adf607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf66d0f3f6789a70e423158446adf607">&#9670;&nbsp;</a></span>legalizeBufferLoad()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeBufferLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsFormat</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsTyped</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04492">4492</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00180">llvm::LLT::changeElementSize()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00232">llvm::MachineMemOperand::getMemoryType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00167">llvm::LLT::getScalarType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00152">llvm::LLT::getSizeInBits()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00652">llvm::GCNSubtarget::hasUnpackedD16VMem()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00122">llvm::LLT::isVector()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04249">splitBufferOffsets()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04294">updateBufferMMO()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05548">legalizeIntrinsic()</a>.</p>

</div>
</div>
<a id="a5ab017387bbf480d9b9c710b6ed1c138"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ab017387bbf480d9b9c710b6ed1c138">&#9670;&nbsp;</a></span>legalizeBufferStore()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeBufferStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsTyped</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsFormat</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04405">4405</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04382">fixStoreSourceType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00167">llvm::LLT::getScalarType()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00235">llvm::MachineMemOperand::getSize()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00152">llvm::LLT::getSizeInBits()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04249">splitBufferOffsets()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04294">updateBufferMMO()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05548">legalizeIntrinsic()</a>.</p>

</div>
</div>
<a id="a4117d1ecf36af9158c825fb376c4082e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4117d1ecf36af9158c825fb376c4082e">&#9670;&nbsp;</a></span>legalizeBuildVector()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02888">2888</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00074">llvm::LLT::fixed_vector()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="R600ClauseMergePass_8cpp_source.html#l00070">Merge</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01735">legalizeCustom()</a>.</p>

</div>
</div>
<a id="a94974538095721fcce4cf479555bc25c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94974538095721fcce4cf479555bc25c">&#9670;&nbsp;</a></span>legalizeBVHIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeBVHIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05385">5385</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="SmallVector_8h_source.html#l00591">llvm::SmallVectorImpl&lt; T &gt;::clear()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00186">llvm::MachineRegisterInfo::createGenericVirtualRegister()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00074">llvm::LLT::fixed_vector()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00248">llvm::LLT::getElementType()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00199">llvm::AMDGPU::getMIMGOpcode()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00905">llvm::GCNSubtarget::getNSAMaxSize()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00152">llvm::LLT::getSizeInBits()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00907">llvm::GCNSubtarget::hasGFX10_AEncoding()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00903">llvm::GCNSubtarget::hasNSAEncoding()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01786">llvm::AMDGPU::isGFX11Plus()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MathExtras_8h_source.html#l00729">llvm::PowerOf2Ceil()</a>, <a class="el" href="MathExtras_8h.html#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05548">legalizeIntrinsic()</a>.</p>

</div>
</div>
<a id="a40f12f2bde2de188bff061f11bcd976c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40f12f2bde2de188bff061f11bcd976c">&#9670;&nbsp;</a></span>legalizeCTLZ_CTTZ()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeCTLZ_CTTZ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03200">3200</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00152">llvm::LLT::getSizeInBits()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01735">legalizeCustom()</a>.</p>

</div>
</div>
<a id="ab05b1cb6f4e3a49faedd2cc34c74ff77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab05b1cb6f4e3a49faedd2cc34c74ff77">&#9670;&nbsp;</a></span>legalizeCustom()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeCustom </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;&#160;</td>
          <td class="paramname"><em>Helper</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Called for instructions with the Custom LegalizationAction. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1LegalizerInfo.html#a2b63b5903f2c8111495a7047acdf8828">llvm::LegalizerInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01735">1735</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01929">legalizeAddrSpaceCast()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02729">legalizeAtomicCmpXChg()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02888">legalizeBuildVector()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03200">legalizeCTLZ_CTTZ()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02332">legalizeExtractVectorElt()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02075">legalizeFceil()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03423">legalizeFDIV()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02769">legalizeFExp()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02830">legalizeFFloor()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02754">legalizeFlog()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02707">legalizeFMad()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02783">legalizeFPow()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02246">legalizeFPTOI()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05527">legalizeFPTruncRound()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02104">legalizeFrem()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02049">legalizeFrint()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02516">legalizeGlobalValue()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02366">legalizeInsertVectorElt()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02138">legalizeIntrinsicTrunc()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02183">legalizeITOFP()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02625">legalizeLoad()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02313">legalizeMinNumMaxNum()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03148">legalizeMul()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02408">legalizeShuffleVector()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03680">legalizeSignedDIV_REM()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02428">legalizeSinCos()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03640">legalizeUnsignedDIV_REM()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="MathExtras_8h_source.html#l00075">llvm::numbers::ln10f</a>, <a class="el" href="MathExtras_8h_source.html#l00074">llvm::numbers::ln2f</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="LegalizerHelper_8h_source.html#l00050">llvm::LegalizerHelper::MIRBuilder</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a30cbed3ba22ea175c004159fb3bd5289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30cbed3ba22ea175c004159fb3bd5289">&#9670;&nbsp;</a></span>legalizeDebugTrapIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeDebugTrapIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05364">5364</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="classllvm_1_1GCNSubtarget.html#a347289a8e670a14bc5c60464df2f445caf778ffa73665e8e41448bf12f1350f02">llvm::GCNSubtarget::AMDHSA</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="LLVMContext_8cpp_source.html#l00243">llvm::LLVMContext::diagnose()</a>, <a class="el" href="DiagnosticInfo_8h_source.html#l00051">llvm::DS_Warning</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00400">llvm::GCNSubtarget::getTrapHandlerAbi()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00538">llvm::GCNSubtarget::isTrapHandlerEnabled()</a>, <a class="el" href="classllvm_1_1GCNSubtarget.html#a80e7aa469ce27c761eef3c645e55ed88a094657b2a471074638cef694d53f50d8">llvm::GCNSubtarget::LLVMAMDHSADebugTrap</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05548">legalizeIntrinsic()</a>.</p>

</div>
</div>
<a id="a4e7c460c9087646310b0001a0b46d336"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e7c460c9087646310b0001a0b46d336">&#9670;&nbsp;</a></span>legalizeDSAtomicFPIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeDSAtomicFPIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;&#160;</td>
          <td class="paramname"><em>Helper</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">Intrinsic::ID</a>&#160;</td>
          <td class="paramname"><em>IID</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04146">4146</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="classllvm_1_1GISelChangeObserver.html#a45a05a932f80f51023592ff5131d56a5">llvm::GISelChangeObserver::changedInstr()</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html#a1f637715070a99aa4140444e12697f9a">llvm::GISelChangeObserver::changingInstr()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04133">getDSFPAtomicOpcode()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00213">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="LegalizerHelper_8h_source.html#l00053">llvm::LegalizerHelper::Observer</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05548">legalizeIntrinsic()</a>.</p>

</div>
</div>
<a id="aec28181fa8c84646c097212f19e379f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec28181fa8c84646c097212f19e379f1">&#9670;&nbsp;</a></span>legalizeExtractVectorElt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeExtractVectorElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02332">2332</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00248">llvm::LLT::getElementType()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00407">llvm::getIConstantVRegValWithLookThrough()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00126">llvm::LLT::getNumElements()</a>, <a class="el" href="APInt_8h_source.html#l01478">llvm::APInt::getSExtValue()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00179">llvm::ValueAndVReg::Value</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01735">legalizeCustom()</a>.</p>

</div>
</div>
<a id="aa71647a93d5e73c28332b6e52407979c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa71647a93d5e73c28332b6e52407979c">&#9670;&nbsp;</a></span>legalizeFastUnsafeFDIV()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeFastUnsafeFDIV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03748">3748</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="MachineInstr_8h_source.html#l00100">llvm::MachineInstr::FmAfn</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00432">llvm::getConstantFPVRegVal()</a>, <a class="el" href="MachineFunction_8h_source.html#l00652">llvm::MachineFunction::getTarget()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00118">llvm::TargetMachine::Options</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00416">llvm::AMDGPUISD::RCP</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="TargetOptions_8h_source.html#l00163">llvm::TargetOptions::UnsafeFPMath</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03834">legalizeFDIV16()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03899">legalizeFDIV32()</a>.</p>

</div>
</div>
<a id="ac0184339c875630ffed0e19b55899b82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0184339c875630ffed0e19b55899b82">&#9670;&nbsp;</a></span>legalizeFastUnsafeFDIV64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeFastUnsafeFDIV64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03797">3797</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="MachineInstr_8h_source.html#l00100">llvm::MachineInstr::FmAfn</a>, <a class="el" href="MachineFunction_8h_source.html#l00652">llvm::MachineFunction::getTarget()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00118">llvm::TargetMachine::Options</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00119">llvm::MipsISD::Ret</a>, <a class="el" href="TargetOptions_8h_source.html#l00163">llvm::TargetOptions::UnsafeFPMath</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03968">legalizeFDIV64()</a>.</p>

</div>
</div>
<a id="ae468aab9eee24365f029a78836e6435d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae468aab9eee24365f029a78836e6435d">&#9670;&nbsp;</a></span>legalizeFceil()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeFceil </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02075">2075</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eac33315685a0cba3ce53be378b3c7874b">llvm::And</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="InstrTypes_8h_source.html#l00723">llvm::CmpInst::FCMP_OGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00727">llvm::CmpInst::FCMP_ONE</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01735">legalizeCustom()</a>.</p>

</div>
</div>
<a id="a4f3b6abeaf9c509c93062f2246a0f40b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f3b6abeaf9c509c93062f2246a0f40b">&#9670;&nbsp;</a></span>legalizeFDIV()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeFDIV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03423">3423</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03834">legalizeFDIV16()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03899">legalizeFDIV32()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03968">legalizeFDIV64()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01735">legalizeCustom()</a>.</p>

</div>
</div>
<a id="a6451bf061f754edbcd6043a20bfc663c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6451bf061f754edbcd6043a20bfc663c">&#9670;&nbsp;</a></span>legalizeFDIV16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeFDIV16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03834">3834</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03748">legalizeFastUnsafeFDIV()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00416">llvm::AMDGPUISD::RCP</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03423">legalizeFDIV()</a>.</p>

</div>
</div>
<a id="a464ac3e6051fb78eb3ee985975d17cb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a464ac3e6051fb78eb3ee985975d17cb2">&#9670;&nbsp;</a></span>legalizeFDIV32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeFDIV32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03899">3899</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="include_2llvm_2Demangle_2README_8txt.html#a9d56f6c541a0ab888755f9bc198b8eca">f()</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00083">llvm::AMDGPUMachineFunction::getMode()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03748">legalizeFastUnsafeFDIV()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="SIWholeQuadMode_8cpp_source.html#l00262">Mode</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00070">Mul</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03871">toggleSPDenormMode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03423">legalizeFDIV()</a>.</p>

</div>
</div>
<a id="a30fc420ff83b1e2c4ab42e86d9071e34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30fc420ff83b1e2c4ab42e86d9071e34">&#9670;&nbsp;</a></span>legalizeFDIV64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeFDIV64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03968">3968</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00420">llvm::GCNSubtarget::hasUsableDivScaleConditionOutput()</a>, <a class="el" href="InstrTypes_8h_source.html#l00740">llvm::CmpInst::ICMP_EQ</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03797">legalizeFastUnsafeFDIV64()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="ArrayRef_8h_source.html#l00475">llvm::makeArrayRef()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00070">Mul</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03423">legalizeFDIV()</a>.</p>

</div>
</div>
<a id="a6f737d47e92bb08927c272b12fba32d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f737d47e92bb08927c272b12fba32d8">&#9670;&nbsp;</a></span>legalizeFDIVFastIntrin()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeFDIVFastIntrin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04049">4049</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00263">C1</a>, <a class="el" href="include_2llvm_2Demangle_2README_8txt.html#a9d56f6c541a0ab888755f9bc198b8eca">f()</a>, <a class="el" href="InstrTypes_8h_source.html#l00723">llvm::CmpInst::FCMP_OGT</a>, <a class="el" href="MathExtras_8h_source.html#l00690">llvm::FloatToBits()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00416">llvm::AMDGPUISD::RCP</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05548">legalizeIntrinsic()</a>.</p>

</div>
</div>
<a id="a5552c2fa1505412508e493149af31543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5552c2fa1505412508e493149af31543">&#9670;&nbsp;</a></span>legalizeFExp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeFExp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02769">2769</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="MathExtras_8h_source.html#l00061">llvm::numbers::log2e</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="X86PartialReduction_8cpp_source.html#l00070">Mul</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01735">legalizeCustom()</a>.</p>

</div>
</div>
<a id="a44186e632d4bab1d35012ed738a23870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44186e632d4bab1d35012ed738a23870">&#9670;&nbsp;</a></span>legalizeFFloor()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeFFloor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02830">2830</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="MathExtras_8h_source.html#l00662">llvm::BitsToDouble()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00186">llvm::MachineRegisterInfo::createGenericVirtualRegister()</a>, <a class="el" href="InstrTypes_8h_source.html#l00728">llvm::CmpInst::FCMP_ORD</a>, <a class="el" href="MachineInstr_8h_source.html#l00090">llvm::MachineInstr::FmNoNans</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00083">llvm::AMDGPUMachineFunction::getMode()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00340">llvm::GCNSubtarget::hasFractBug()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l01017">llvm::AMDGPU::SIModeRegisterDefaults::IEEE</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02819">stripAnySourceMods()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01735">legalizeCustom()</a>.</p>

</div>
</div>
<a id="a5229692968517de20adc8a76f8cdc736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5229692968517de20adc8a76f8cdc736">&#9670;&nbsp;</a></span>legalizeFlog()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeFlog </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="README-SSE_8txt.html#a698e4bd87a8adc0c042ae6b6e10ee6e1">double</a>&#160;</td>
          <td class="paramname"><em>Log2BaseInverted</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02754">2754</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01735">legalizeCustom()</a>.</p>

</div>
</div>
<a id="a4774d239d20e55380840e775aed66efc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4774d239d20e55380840e775aed66efc">&#9670;&nbsp;</a></span>legalizeFMad()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeFMad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02707">2707</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8h_source.html#l01057">llvm::AMDGPU::SIModeRegisterDefaults::allFP32Denormals()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l01061">llvm::AMDGPU::SIModeRegisterDefaults::allFP64FP16Denormals()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="MachineFunction_8h_source.html#l00754">llvm::MachineFunction::getInfo()</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00083">llvm::AMDGPUMachineFunction::getMode()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00118">llvm::LLT::isScalar()</a>, <a class="el" href="LegalizerHelper_8h_source.html#l00067">llvm::LegalizerHelper::Legalized</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06410">llvm::LegalizerHelper::lowerFMad()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01735">legalizeCustom()</a>.</p>

</div>
</div>
<a id="abf712aff736a372430ea6ea027fe32e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf712aff736a372430ea6ea027fe32e5">&#9670;&nbsp;</a></span>legalizeFPow()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeFPow </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02783">2783</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00070">Mul</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01735">legalizeCustom()</a>.</p>

</div>
</div>
<a id="ac6475a6b99e088697d90032ddab24447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6475a6b99e088697d90032ddab24447">&#9670;&nbsp;</a></span>legalizeFPTOI()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeFPTOI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>Signed</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02246">2246</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="MathExtras_8h_source.html#l00662">llvm::BitsToDouble()</a>, <a class="el" href="MathExtras_8h_source.html#l00670">llvm::BitsToFloat()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00070">Mul</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04710">Signed</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01735">legalizeCustom()</a>.</p>

</div>
</div>
<a id="a07267e1f318ef8357bce5a08d60f78de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07267e1f318ef8357bce5a08d60f78de">&#9670;&nbsp;</a></span>legalizeFPTruncRound()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeFPTruncRound </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05527">5527</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="namespacellvm.html#ab7af0c09900daed62bbdb01dba180f7cacd6fee581a325642b84f1af5c0be5140">llvm::TowardNegative</a>, and <a class="el" href="namespacellvm.html#ab7af0c09900daed62bbdb01dba180f7ca9f5fca8e6c87d7107d7203b4c2ccd1af">llvm::TowardPositive</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01735">legalizeCustom()</a>.</p>

</div>
</div>
<a id="a594e9cb4df0c39f1f5263fb07273b19f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a594e9cb4df0c39f1f5263fb07273b19f">&#9670;&nbsp;</a></span>legalizeFrem()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeFrem </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02104">2104</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01735">legalizeCustom()</a>.</p>

</div>
</div>
<a id="a6f7197d20955f93cdb3d88403ce7c040"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f7197d20955f93cdb3d88403ce7c040">&#9670;&nbsp;</a></span>legalizeFrint()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeFrint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02049">2049</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00263">C1</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="InstrTypes_8h_source.html#l00723">llvm::CmpInst::FCMP_OGT</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00152">llvm::LLT::getSizeInBits()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="APFloat_8cpp_source.html#l00173">llvm::APFloatBase::IEEEdouble()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00118">llvm::LLT::isScalar()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01735">legalizeCustom()</a>.</p>

</div>
</div>
<a id="a04975f118b224e8cd322d1aa86f2ceb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04975f118b224e8cd322d1aa86f2ceb2">&#9670;&nbsp;</a></span>legalizeGlobalValue()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeGlobalValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02516">2516</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Align</a>, <a class="el" href="AMDGPUMachineFunction_8cpp_source.html#l00051">llvm::AMDGPUMachineFunction::allocateLDSGlobal()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02456">buildPCRelGlobalAddress()</a>, <a class="el" href="AMDGPU_8h_source.html#l00371">llvm::AMDGPUAS::CONSTANT_ADDRESS</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00186">llvm::MachineRegisterInfo::createGenericVirtualRegister()</a>, <a class="el" href="LLVMContext_8cpp_source.html#l00243">llvm::LLVMContext::diagnose()</a>, <a class="el" href="DiagnosticInfo_8h_source.html#l00051">llvm::DS_Warning</a>, <a class="el" href="StringRef_8h_source.html#l00187">llvm::StringRef::equals()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00238">llvm::LLT::getAddressSpace()</a>, <a class="el" href="Function_8cpp_source.html#l00320">llvm::Function::getContext()</a>, <a class="el" href="MachineFunction_8h_source.html#l00622">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01015">llvm::MachinePointerInfo::getGOT()</a>, <a class="el" href="MachineFunction_8h_source.html#l00754">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00454">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="Value_8cpp_source.html#l00305">llvm::Value::getName()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00152">llvm::LLT::getSizeInBits()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00221">llvm::GCNSubtarget::getTargetLowering()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="GlobalValue_8h_source.html#l00278">llvm::GlobalValue::getValueType()</a>, <a class="el" href="GlobalValue_8h_source.html#l00492">llvm::GlobalValue::hasExternalLinkage()</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00091">llvm::AMDGPUMachineFunction::isModuleEntryFunction()</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00032">llvm::SPII::Load</a>, <a class="el" href="AMDGPU_8h_source.html#l00372">llvm::AMDGPUAS::LOCAL_ADDRESS</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00173">llvm::SIInstrInfo::MO_ABS32_LO</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00161">llvm::SIInstrInfo::MO_GOTPCREL32</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00166">llvm::SIInstrInfo::MO_REL32</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00142">llvm::MachineMemOperand::MODereferenceable</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00144">llvm::MachineMemOperand::MOInvariant</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00049">llvm::LLT::pointer()</a>, <a class="el" href="AMDGPU_8h_source.html#l00369">llvm::AMDGPUAS::REGION_ADDRESS</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, <a class="el" href="AMDGPUMachineFunction_8cpp_source.html#l00120">llvm::AMDGPUMachineFunction::setDynLDSAlign()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l05131">llvm::SITargetLowering::shouldEmitFixup()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l05147">llvm::SITargetLowering::shouldEmitPCReloc()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l05151">llvm::SITargetLowering::shouldUseLDSConstAddress()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01735">legalizeCustom()</a>.</p>

</div>
</div>
<a id="ad0be6e871a184d6f7b814515324eee1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0be6e871a184d6f7b814515324eee1b">&#9670;&nbsp;</a></span>legalizeImageIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeImageIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;&#160;</td>
          <td class="paramname"><em>Observer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">AMDGPU::ImageDimIntrinsicInfo</a> *&#160;</td>
          <td class="paramname"><em>Intr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rewrite image intrinsics to use register layouts expected by the subtarget. </p>
<p>Depending on the subtarget, load/store with 16-bit element data need to be rewritten to use the low half of 32-bit registers, or directly use a packed layout. 16-bit addresses should also sometimes be packed into 32-bit registers.</p>
<p>We don't want to directly select image instructions just yet, but also want to exposes all register repacking to the legalizer/combiners. We also don't want a selected instruction entering <a class="el" href="classllvm_1_1RegBankSelect.html" title="This pass implements the reg bank selector pass used in the GlobalISel pipeline.">RegBankSelect</a>. In order to avoid defining a multitude of intermediate image instructions, directly hack on the intrinsic's arguments. In cases like a16 addresses, this requires padding now unnecessary arguments with $noreg. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04861">4861</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00303">llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00304">llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html#a45a05a932f80f51023592ff5131d56a5">llvm::GISelChangeObserver::changedInstr()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00189">llvm::LLT::changeElementCount()</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html#a1f637715070a99aa4140444e12697f9a">llvm::GISelChangeObserver::changingInstr()</a>, <a class="el" href="X86InterleavedAccess_8cpp_source.html#l00239">Concat</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04813">convertImageAddrToPacked()</a>, <a class="el" href="MathExtras_8h_source.html#l00567">llvm::countPopulation()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00186">llvm::MachineRegisterInfo::createGenericVirtualRegister()</a>, <a class="el" href="MachineOperand_8h_source.html#l00782">llvm::MachineOperand::CreateImm()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00074">llvm::LLT::fixed_vector()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00306">llvm::AMDGPU::MIMGBaseOpcodeInfo::Gather4</a>, <a class="el" href="TypeSize_8h_source.html#l00283">llvm::LinearPolySize&lt; ElementCount &gt;::getFixed()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00200">llvm::SrcOp::getImm()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a8adcca4377f5dfb320d2f81a84a9998e">llvm::AMDGPU::getMIMGBaseOpcodeInfo()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00905">llvm::GCNSubtarget::getNSAMaxSize()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00126">llvm::LLT::getNumElements()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00178">llvm::SrcOp::getReg()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00167">llvm::LLT::getScalarType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00152">llvm::LLT::getSizeInBits()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00309">llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04319">handleD16VData()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00891">llvm::GCNSubtarget::hasA16()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00893">llvm::GCNSubtarget::hasG16()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00903">llvm::GCNSubtarget::hasNSAEncoding()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00652">llvm::GCNSubtarget::hasUnpackedD16VMem()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02375">Intr</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00122">llvm::LLT::isVector()</a>, <a class="el" href="ScopeExit_8h_source.html#l00059">llvm::make_scope_exit()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04752">packImage16bitOpsToDwords()</a>, <a class="el" href="SmallVector_8h_source.html#l00619">llvm::SmallVectorImpl&lt; T &gt;::resize()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00097">llvm::LLT::scalarOrVector()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00302">llvm::AMDGPU::MIMGBaseOpcodeInfo::Store</a>, and <a class="el" href="MachineInstrBuilder_8h_source.html#l00052">llvm::RegState::Undef</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05548">legalizeIntrinsic()</a>.</p>

</div>
</div>
<a id="a8bc1455f0ec29a33f76adecf8e668af8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bc1455f0ec29a33f76adecf8e668af8">&#9670;&nbsp;</a></span>legalizeImplicitArgPtr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeImplicitArgPtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04183">4183</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04164">getImplicitArgPtr()</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00112">llvm::AMDGPUFunctionArgInfo::IMPLICIT_ARG_PTR</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00087">llvm::AMDGPUMachineFunction::isEntryFunction()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03330">legalizePreloadedArgIntrin()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05548">legalizeIntrinsic()</a>.</p>

</div>
</div>
<a id="a762e3485a3d139ec7ed9d30a7f38f74d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a762e3485a3d139ec7ed9d30a7f38f74d">&#9670;&nbsp;</a></span>legalizeInsertVectorElt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeInsertVectorElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02366">2366</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00186">llvm::MachineRegisterInfo::createGenericVirtualRegister()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00248">llvm::LLT::getElementType()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00407">llvm::getIConstantVRegValWithLookThrough()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00126">llvm::LLT::getNumElements()</a>, <a class="el" href="APInt_8h_source.html#l01478">llvm::APInt::getSExtValue()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00160">llvm::MipsISD::Ins</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00179">llvm::ValueAndVReg::Value</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01735">legalizeCustom()</a>.</p>

</div>
</div>
<a id="a5892da00df1f8fb432eab72498344583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5892da00df1f8fb432eab72498344583">&#9670;&nbsp;</a></span>legalizeIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;&#160;</td>
          <td class="paramname"><em>Helper</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if MI is either legal or has been legalized and false if not legal. Return true if MI is either legal or has been legalized and false if not legal. </dd></dl>

<p>Reimplemented from <a class="el" href="classllvm_1_1LegalizerInfo.html#ae30bcd7968bd73b473060d15644aa60f">llvm::LegalizerInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05548">5548</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Def</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00104">llvm::AMDGPUFunctionArgInfo::DISPATCH_ID</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00101">llvm::AMDGPUFunctionArgInfo::DISPATCH_PTR</a>, <a class="el" href="DiagnosticInfo_8h_source.html#l00050">llvm::DS_Error</a>, <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a3f263a048bfe2f3f16b9bd70a01031f6">llvm::AMDGPU::getImageDimIntrinsicInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00501">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00151">llvm::MachineRegisterInfo::getTargetRegisterInfo()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00200">llvm::AMDGPUSubtarget::getWavefrontSize()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01326">llvm::SI::KernelInputOffsets::GLOBAL_SIZE_X</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01327">llvm::SI::KernelInputOffsets::GLOBAL_SIZE_Y</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01328">llvm::SI::KernelInputOffsets::GLOBAL_SIZE_Z</a>, <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html#l00072">llvm::AMDGPU::hasAtomicFaddRtnForTy()</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00111">llvm::AMDGPUFunctionArgInfo::IMPLICIT_BUFFER_PTR</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00811">llvm::AMDGPU::isKernel()</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00103">llvm::AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00106">llvm::AMDGPUFunctionArgInfo::LDS_KERNEL_ID</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04610">legalizeAtomicIncDec()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04679">legalizeBufferAtomic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04492">legalizeBufferLoad()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04405">legalizeBufferStore()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05385">legalizeBVHIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05364">legalizeDebugTrapIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04146">legalizeDSAtomicFPIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04049">legalizeFDIVFastIntrin()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04861">legalizeImageIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04183">legalizeImplicitArgPtr()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04229">legalizeIsAddrSpace()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03405">legalizeKernargMemParameter()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03330">legalizePreloadedArgIntrin()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04090">legalizeRsqClampIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05216">legalizeSBufferLoad()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05267">legalizeTrapIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03347">legalizeWorkitemIDIntrinsic()</a>, <a class="el" href="AMDGPU_8h_source.html#l00372">llvm::AMDGPUAS::LOCAL_ADDRESS</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01329">llvm::SI::KernelInputOffsets::LOCAL_SIZE_X</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01330">llvm::SI::KernelInputOffsets::LOCAL_SIZE_Y</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01331">llvm::SI::KernelInputOffsets::LOCAL_SIZE_Z</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="LegalizerHelper_8h_source.html#l00050">llvm::LegalizerHelper::MIRBuilder</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01323">llvm::SI::KernelInputOffsets::NGROUPS_X</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01324">llvm::SI::KernelInputOffsets::NGROUPS_Y</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01325">llvm::SI::KernelInputOffsets::NGROUPS_Z</a>, <a class="el" href="LegalizerHelper_8h_source.html#l00053">llvm::LegalizerHelper::Observer</a>, <a class="el" href="AMDGPU_8h_source.html#l00373">llvm::AMDGPUAS::PRIVATE_ADDRESS</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00102">llvm::AMDGPUFunctionArgInfo::QUEUE_PTR</a>, <a class="el" href="MachineOperand_8h_source.html#l00698">llvm::MachineOperand::setMBB()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00056">llvm::MachineRegisterInfo::setRegClass()</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00514">llvm::MachineRegisterInfo::use_empty()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03228">verifyCFIntrinsic()</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00107">llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_X</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00108">llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_Y</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00109">llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_Z</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00115">llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_X</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00116">llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_Y</a>, and <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00117">llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_Z</a>.</p>

</div>
</div>
<a id="a0e7378d479179ae1df0b61b83c637a4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e7378d479179ae1df0b61b83c637a4d">&#9670;&nbsp;</a></span>legalizeIntrinsicTrunc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeIntrinsicTrunc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02138">2138</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02121">extractF64Exponent()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="InstrTypes_8h_source.html#l00746">llvm::CmpInst::ICMP_SGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00748">llvm::CmpInst::ICMP_SLT</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01735">legalizeCustom()</a>.</p>

</div>
</div>
<a id="a1a1ef8cdc87d83bb4e114e897e86d58c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a1ef8cdc87d83bb4e114e897e86d58c">&#9670;&nbsp;</a></span>legalizeIsAddrSpace()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeIsAddrSpace </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>AddrSpace</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04229">4229</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01819">getSegmentAperture()</a>, <a class="el" href="InstrTypes_8h_source.html#l00740">llvm::CmpInst::ICMP_EQ</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05548">legalizeIntrinsic()</a>.</p>

</div>
</div>
<a id="abb023d557c720f8730e0c266c1cd0f9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb023d557c720f8730e0c266c1cd0f9c">&#9670;&nbsp;</a></span>legalizeITOFP()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeITOFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>Signed</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02183">2183</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00264">llvm::AArch64CC::LS</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04710">Signed</a>, and <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01735">legalizeCustom()</a>.</p>

</div>
</div>
<a id="acd7e869bdfe172fce447a9d289343d1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd7e869bdfe172fce447a9d289343d1a">&#9670;&nbsp;</a></span>legalizeKernargMemParameter()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeKernargMemParameter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a>&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1Align.html">Align</a>&#160;</td>
          <td class="paramname"><em>Alignment</em> = <code><a class="el" href="structllvm_1_1Align.html">Align</a>(4)</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Legalize a value that's loaded from kernel arguments. </p>
<p>This is only used by legacy intrinsics. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03405">3405</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Align</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="AMDGPU_8h_source.html#l00371">llvm::AMDGPUAS::CONSTANT_ADDRESS</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03387">getKernargParameterPtr()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00142">llvm::MachineMemOperand::MODereferenceable</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00144">llvm::MachineMemOperand::MOInvariant</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05548">legalizeIntrinsic()</a>.</p>

</div>
</div>
<a id="ab40f765949a66d4973d528dcf38615fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab40f765949a66d4973d528dcf38615fc">&#9670;&nbsp;</a></span>legalizeLDSKernelId()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeLDSKernelId </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04211">4211</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04200">getLDSKernelId()</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00087">llvm::AMDGPUMachineFunction::isEntryFunction()</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00106">llvm::AMDGPUFunctionArgInfo::LDS_KERNEL_ID</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03330">legalizePreloadedArgIntrin()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="af13d2c38b3bf7586a8f07d511eda68e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af13d2c38b3bf7586a8f07d511eda68e8">&#9670;&nbsp;</a></span>legalizeLoad()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;&#160;</td>
          <td class="paramname"><em>Helper</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02625">2625</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html#a45a05a932f80f51023592ff5131d56a5">llvm::GISelChangeObserver::changedInstr()</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html#a1f637715070a99aa4140444e12697f9a">llvm::GISelChangeObserver::changingInstr()</a>, <a class="el" href="AMDGPU_8h_source.html#l00371">llvm::AMDGPUAS::CONSTANT_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00375">llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00238">llvm::LLT::getAddressSpace()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01087">llvm::MachineMemOperand::getAlign()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00454">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00232">llvm::MachineMemOperand::getMemoryType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00152">llvm::LLT::getSizeInBits()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l00201">isRegisterType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00122">llvm::LLT::isVector()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="LegalizerHelper_8h_source.html#l00050">llvm::LegalizerHelper::MIRBuilder</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LegalizerHelper_8h_source.html#l00053">llvm::LegalizerHelper::Observer</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00049">llvm::LLT::pointer()</a>, <a class="el" href="MathExtras_8h_source.html#l00729">llvm::PowerOf2Ceil()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l00382">shouldWidenLoad()</a>, <a class="el" href="Alignment_8h_source.html#l00085">llvm::Align::value()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02618">widenToNextPowerOf2()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01735">legalizeCustom()</a>.</p>

</div>
</div>
<a id="a91b85787aa32d7f1f0d38d59a77cee68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91b85787aa32d7f1f0d38d59a77cee68">&#9670;&nbsp;</a></span>legalizeMinNumMaxNum()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeMinNumMaxNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;&#160;</td>
          <td class="paramname"><em>Helper</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02313">2313</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00754">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00269">llvm::MachineIRBuilder::getMF()</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00083">llvm::AMDGPUMachineFunction::getMode()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l01017">llvm::AMDGPU::SIModeRegisterDefaults::IEEE</a>, <a class="el" href="LegalizerHelper_8h_source.html#l00067">llvm::LegalizerHelper::Legalized</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06380">llvm::LegalizerHelper::lowerFMinNumMaxNum()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="LegalizerHelper_8h_source.html#l00050">llvm::LegalizerHelper::MIRBuilder</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01735">legalizeCustom()</a>.</p>

</div>
</div>
<a id="a2645b2c5fc9b404821322ad403c87810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2645b2c5fc9b404821322ad403c87810">&#9670;&nbsp;</a></span>legalizeMul()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeMul </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;&#160;</td>
          <td class="paramname"><em>Helper</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03148">3148</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02914">buildMultiply()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00186">llvm::MachineRegisterInfo::createGenericVirtualRegister()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00264">llvm::GCNSubtarget::getGeneration()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00152">llvm::LLT::getSizeInBits()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00041">llvm::AMDGPUSubtarget::GFX10</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00322">llvm::GCNSubtarget::hasFullRate64Ops()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00661">llvm::GCNSubtarget::hasMad64_32()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00118">llvm::LLT::isScalar()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="LegalizerHelper_8h_source.html#l00050">llvm::LegalizerHelper::MIRBuilder</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01735">legalizeCustom()</a>.</p>

</div>
</div>
<a id="a59e8a7f7af57ac84f0bfa83a2e6cd4c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59e8a7f7af57ac84f0bfa83a2e6cd4c3">&#9670;&nbsp;</a></span>legalizePreloadedArgIntrin()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizePreloadedArgIntrin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98b">AMDGPUFunctionArgInfo::PreloadedValue</a>&#160;</td>
          <td class="paramname"><em>ArgType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03330">3330</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03269">loadInputValue()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04183">legalizeImplicitArgPtr()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05548">legalizeIntrinsic()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04211">legalizeLDSKernelId()</a>.</p>

</div>
</div>
<a id="a61d09b40ef0ead40be6b346f78910ed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61d09b40ef0ead40be6b346f78910ed6">&#9670;&nbsp;</a></span>legalizeRawBufferLoad()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPULegalizerInfo::legalizeRawBufferLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsFormat</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c57c9361bfaf0c266f9bb16e9ae6d20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c57c9361bfaf0c266f9bb16e9ae6d20">&#9670;&nbsp;</a></span>legalizeRawBufferStore()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPULegalizerInfo::legalizeRawBufferStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsFormat</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68b29f4aff8a6db0040bc8e00a520116"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68b29f4aff8a6db0040bc8e00a520116">&#9670;&nbsp;</a></span>legalizeRsqClampIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeRsqClampIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04090">4090</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00264">llvm::GCNSubtarget::getGeneration()</a>, <a class="el" href="APFloat_8h_source.html#l00934">llvm::APFloat::getLargest()</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00083">llvm::AMDGPUMachineFunction::getMode()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l01017">llvm::AMDGPU::SIModeRegisterDefaults::IEEE</a>, <a class="el" href="APFloat_8cpp_source.html#l00173">llvm::APFloatBase::IEEEdouble()</a>, <a class="el" href="APFloat_8cpp_source.html#l00170">llvm::APFloatBase::IEEEsingle()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l00039">llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05548">legalizeIntrinsic()</a>.</p>

</div>
</div>
<a id="ae0d1532576a7c6e3bda2d8966700d27a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0d1532576a7c6e3bda2d8966700d27a">&#9670;&nbsp;</a></span>legalizeSBufferLoad()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeSBufferLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> &amp;&#160;</td>
          <td class="paramname"><em>Helper</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05216">5216</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01487">llvm::LegalizerHelper::bitcastDst()</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html#a45a05a932f80f51023592ff5131d56a5">llvm::GISelChangeObserver::changedInstr()</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html#a1f637715070a99aa4140444e12697f9a">llvm::GISelChangeObserver::changingInstr()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l00135">getBitcastRegisterType()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00454">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l00057">getPow2ScalarType()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l00050">getPow2VectorType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00152">llvm::LLT::getSizeInBits()</a>, <a class="el" href="MathExtras_8h_source.html#l00491">llvm::isPowerOf2_32()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00122">llvm::LLT::isVector()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="LegalizerHelper_8h_source.html#l00050">llvm::LegalizerHelper::MIRBuilder</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00142">llvm::MachineMemOperand::MODereferenceable</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00144">llvm::MachineMemOperand::MOInvariant</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01465">llvm::LegalizerHelper::moreElementsVectorDst()</a>, <a class="el" href="LegalizerHelper_8h_source.html#l00053">llvm::LegalizerHelper::Observer</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l00363">shouldBitcastLoadStoreType()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l01447">llvm::LegalizerHelper::widenScalarDst()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05548">legalizeIntrinsic()</a>.</p>

</div>
</div>
<a id="a0da85f95f3385a27d88aa93bbc323a62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0da85f95f3385a27d88aa93bbc323a62">&#9670;&nbsp;</a></span>legalizeShuffleVector()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeShuffleVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02408">2408</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00074">llvm::LLT::fixed_vector()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html#l00063">llvm::AMDGPU::isLegalVOP3PShuffleMask()</a>, <a class="el" href="LegalizerHelper_8h_source.html#l00067">llvm::LegalizerHelper::Legalized</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06637">llvm::LegalizerHelper::lowerShuffleVector()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01735">legalizeCustom()</a>.</p>

</div>
</div>
<a id="aba263b2348b84c2d9a10adc0a42d9606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba263b2348b84c2d9a10adc0a42d9606">&#9670;&nbsp;</a></span>legalizeSignedDIV_REM()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeSignedDIV_REM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03680">3680</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00186">llvm::MachineRegisterInfo::createGenericVirtualRegister()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00152">llvm::LLT::getSizeInBits()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03442">legalizeUnsignedDIV_REM32Impl()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03528">legalizeUnsignedDIV_REM64Impl()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01735">legalizeCustom()</a>.</p>

</div>
</div>
<a id="aaac467545afeead836946e5842563fea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaac467545afeead836946e5842563fea">&#9670;&nbsp;</a></span>legalizeSinCos()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeSinCos </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02428">2428</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00192">llvm::AMDGPUSubtarget::hasTrigReducedRange()</a>, <a class="el" href="MathExtras_8h_source.html#l00064">llvm::numbers::inv_pi</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01735">legalizeCustom()</a>.</p>

</div>
</div>
<a id="aff7dfc9d1d4355acbd741d76ce27fca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff7dfc9d1d4355acbd741d76ce27fca1">&#9670;&nbsp;</a></span>legalizeTrapEndpgm()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeTrapEndpgm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05290">5290</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05267">legalizeTrapIntrinsic()</a>.</p>

</div>
</div>
<a id="a22adf879f91d77dee4214883f1b94a07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22adf879f91d77dee4214883f1b94a07">&#9670;&nbsp;</a></span>legalizeTrapHsa()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeTrapHsa </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05356">5356</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="classllvm_1_1GCNSubtarget.html#a80e7aa469ce27c761eef3c645e55ed88a47de73eb7c73a07ac2cfc17fc3533f33">llvm::GCNSubtarget::LLVMAMDHSATrap</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05267">legalizeTrapIntrinsic()</a>.</p>

</div>
</div>
<a id="af9de933caeeaebd4387c7c62f02a3bbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9de933caeeaebd4387c7c62f02a3bbd">&#9670;&nbsp;</a></span>legalizeTrapHsaQueuePtr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeTrapHsaQueuePtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05297">5297</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Align</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="Alignment_8h_source.html#l00213">llvm::commonAlignment()</a>, <a class="el" href="AMDGPU_8h_source.html#l00371">llvm::AMDGPUAS::CONSTANT_ADDRESS</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00186">llvm::MachineRegisterInfo::createGenericVirtualRegister()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00153">llvm::AMDGPU::getAmdhsaCodeObjectVersion()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04244">llvm::AMDGPUTargetLowering::getImplicitParameterOffset()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00454">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00221">llvm::GCNSubtarget::getTargetLowering()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Implicit</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00103">llvm::AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR</a>, <a class="el" href="classllvm_1_1GCNSubtarget.html#a80e7aa469ce27c761eef3c645e55ed88a47de73eb7c73a07ac2cfc17fc3533f33">llvm::GCNSubtarget::LLVMAMDHSATrap</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03269">loadInputValue()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00142">llvm::MachineMemOperand::MODereferenceable</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00144">llvm::MachineMemOperand::MOInvariant</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="NVPTXLowerArgs_8cpp_source.html#l00164">Param</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00049">llvm::LLT::pointer()</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00102">llvm::AMDGPUFunctionArgInfo::QUEUE_PTR</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00325">llvm::AMDGPUTargetLowering::QUEUE_PTR</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05267">legalizeTrapIntrinsic()</a>.</p>

</div>
</div>
<a id="a880b2600880891353accd4a93efedace"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a880b2600880891353accd4a93efedace">&#9670;&nbsp;</a></span>legalizeTrapIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeTrapIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05267">5267</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="classllvm_1_1GCNSubtarget.html#a347289a8e670a14bc5c60464df2f445caf778ffa73665e8e41448bf12f1350f02">llvm::GCNSubtarget::AMDHSA</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="BinaryFormat_2ELF_8h_source.html#l00374">llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V2</a>, <a class="el" href="BinaryFormat_2ELF_8h_source.html#l00375">llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V3</a>, <a class="el" href="BinaryFormat_2ELF_8h_source.html#l00376">llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V4</a>, <a class="el" href="BinaryFormat_2ELF_8h_source.html#l00377">llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V5</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00105">llvm::AMDGPU::getHsaAbiVersion()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00400">llvm::GCNSubtarget::getTrapHandlerAbi()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00538">llvm::GCNSubtarget::isTrapHandlerEnabled()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05290">legalizeTrapEndpgm()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05356">legalizeTrapHsa()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05297">legalizeTrapHsaQueuePtr()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l00404">llvm::GCNSubtarget::supportsGetDoorbellID()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05548">legalizeIntrinsic()</a>.</p>

</div>
</div>
<a id="a1d0eafc5b0af4bf05b288d62caa72ac9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d0eafc5b0af4bf05b288d62caa72ac9">&#9670;&nbsp;</a></span>legalizeUnsignedDIV_REM()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeUnsignedDIV_REM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03640">3640</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03442">legalizeUnsignedDIV_REM32Impl()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03528">legalizeUnsignedDIV_REM64Impl()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01735">legalizeCustom()</a>.</p>

</div>
</div>
<a id="a3db547888c8d2ed5323f320bb5763014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3db547888c8d2ed5323f320bb5763014">&#9670;&nbsp;</a></span>legalizeUnsignedDIV_REM32Impl()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AMDGPULegalizerInfo::legalizeUnsignedDIV_REM32Impl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DstDivReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DstRemReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Den</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03442">3442</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="MathExtras_8h_source.html#l00670">llvm::BitsToFloat()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="InstrTypes_8h_source.html#l00743">llvm::CmpInst::ICMP_UGE</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03680">legalizeSignedDIV_REM()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03640">legalizeUnsignedDIV_REM()</a>.</p>

</div>
</div>
<a id="a93bbde2af63d129f752ef7c3a0f84c15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93bbde2af63d129f752ef7c3a0f84c15">&#9670;&nbsp;</a></span>legalizeUnsignedDIV_REM64Impl()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AMDGPULegalizerInfo::legalizeUnsignedDIV_REM64Impl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DstDivReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DstRemReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Den</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03528">3528</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00263">C1</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03498">emitReciprocalU64()</a>, <a class="el" href="InstrTypes_8h_source.html#l00740">llvm::CmpInst::ICMP_EQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00741">llvm::CmpInst::ICMP_NE</a>, <a class="el" href="InstrTypes_8h_source.html#l00743">llvm::CmpInst::ICMP_UGE</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03680">legalizeSignedDIV_REM()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03640">legalizeUnsignedDIV_REM()</a>.</p>

</div>
</div>
<a id="af7e4619611fab877c69f6ec0a1d57525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7e4619611fab877c69f6ec0a1d57525">&#9670;&nbsp;</a></span>legalizeWorkitemIDIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::legalizeWorkitemIDIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Dim</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98b">AMDGPUFunctionArgInfo::PreloadedValue</a>&#160;</td>
          <td class="paramname"><em>ArgType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03347">3347</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00186">Arg</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="MathExtras_8h_source.html#l00225">llvm::countLeadingZeros()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00186">llvm::MachineRegisterInfo::createGenericVirtualRegister()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00440">llvm::AMDGPUSubtarget::getMaxWorkitemID()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00747">llvm::SIMachineFunctionInfo::getPreloadedValue()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03269">loadInputValue()</a>, <a class="el" href="CallingConv_8h_source.html#l00256">llvm::CallingConv::MaxID</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03340">replaceWithConstant()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05548">legalizeIntrinsic()</a>.</p>

</div>
</div>
<a id="a724c83948fec4d3162f4620ec6f61a7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a724c83948fec4d3162f4620ec6f61a7a">&#9670;&nbsp;</a></span>loadInputValue() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::loadInputValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98b">AMDGPUFunctionArgInfo::PreloadedValue</a>&#160;</td>
          <td class="paramname"><em>ArgType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03302">3302</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00186">Arg</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00747">llvm::SIMachineFunctionInfo::getPreloadedValue()</a>, <a class="el" href="AMDGPUArgumentUsageInfo_8h_source.html#l00103">llvm::AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03269">loadInputValue()</a>.</p>

</div>
</div>
<a id="ae63198baedfab72494f0d79823e99b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae63198baedfab72494f0d79823e99b75">&#9670;&nbsp;</a></span>loadInputValue() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPULegalizerInfo::loadInputValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> *&#160;</td>
          <td class="paramname"><em>Arg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>ArgRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td>
          <td class="paramname"><em>ArgTy</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03269">3269</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00186">Arg</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00712">llvm::getFunctionLiveInPhysReg()</a>, <a class="el" href="Register_8h_source.html#l00065">llvm::Register::isPhysicalRegister()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04164">getImplicitArgPtr()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03387">getKernargParameterPtr()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01819">getSegmentAperture()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03330">legalizePreloadedArgIntrin()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05297">legalizeTrapHsaQueuePtr()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03347">legalizeWorkitemIDIntrinsic()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03302">loadInputValue()</a>.</p>

</div>
</div>
<a id="a14daf64c8f1ebcbe259a41854f49ad12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14daf64c8f1ebcbe259a41854f49ad12">&#9670;&nbsp;</a></span>splitBufferOffsets()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, unsigned &gt; AMDGPULegalizerInfo::splitBufferOffsets </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>OrigOffset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04249">4249</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html#l00019">llvm::AMDGPU::getBaseWithConstantOffset()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00740">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00120">llvm::LLT::isPointer()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04679">legalizeBufferAtomic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04492">legalizeBufferLoad()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04405">legalizeBufferStore()</a>.</p>

</div>
</div>
<a id="ad19d3a061adf35e67b35092cfee60864"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad19d3a061adf35e67b35092cfee60864">&#9670;&nbsp;</a></span>updateBufferMMO()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AMDGPULegalizerInfo::updateBufferMMO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&#160;</td>
          <td class="paramname"><em>MMO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VOffset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SOffset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ImmOffset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update <code>MMO</code> based on the offset inputs to a raw/struct buffer intrinsic. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04294">4294</a> of file <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00407">llvm::getIConstantVRegValWithLookThrough()</a>, <a class="el" href="APInt_8h_source.html#l01466">llvm::APInt::getZExtValue()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00319">llvm::MachineMemOperand::setOffset()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00317">llvm::MachineMemOperand::setValue()</a>, and <a class="el" href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00179">llvm::ValueAndVReg::Value</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04679">legalizeBufferAtomic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04492">legalizeBufferLoad()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04405">legalizeBufferStore()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/AMDGPU/<a class="el" href="AMDGPULegalizerInfo_8h_source.html">AMDGPULegalizerInfo.h</a></li>
<li>lib/Target/AMDGPU/<a class="el" href="AMDGPULegalizerInfo_8cpp_source.html">AMDGPULegalizerInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Sep 20 2022 08:29:52 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
