###############################################################
#  Generated by:      Cadence Tempus 20.10-p003_1
#  OS:                Linux x86_64(Host ID edatools-server2.iiitd.edu.in)
#  Generated on:      Fri Oct 10 16:00:51 2025
#  Design:            collision_avoidance_car
#  Command:           report_timing -nworst 100 -early > $report_dir/timing_hold.rpt
###############################################################
Path 1: MET Hold Check with Pin speed_limit_zone_reg_reg[1]/CK 
Endpoint:   speed_limit_zone_reg_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: speed_limit_zone[1]           (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.132
+ Phase Shift                   0.000
= Required Time                 0.132
  Arrival Time                  0.400
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      ---------------------------------------------------------------------------------------
      Instance                     Arc                    Cell       Delay  Arrival  Required  
                                                                            Time     Time  
      ---------------------------------------------------------------------------------------
      -                            speed_limit_zone[1] ^  -          -      0.400    0.132  
      speed_limit_zone_reg_reg[1]  D ^                    SDFFRHQX1  0.000  0.400    0.132  
      ---------------------------------------------------------------------------------------
Path 2: MET Hold Check with Pin speed_limit_zone_reg_reg[0]/CK 
Endpoint:   speed_limit_zone_reg_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: speed_limit_zone[0]           (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.132
+ Phase Shift                   0.000
= Required Time                 0.132
  Arrival Time                  0.400
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      ---------------------------------------------------------------------------------------
      Instance                     Arc                    Cell       Delay  Arrival  Required  
                                                                            Time     Time  
      ---------------------------------------------------------------------------------------
      -                            speed_limit_zone[0] ^  -          -      0.400    0.132  
      speed_limit_zone_reg_reg[0]  D ^                    SDFFRHQX1  0.000  0.400    0.132  
      ---------------------------------------------------------------------------------------
Path 3: MET Hold Check with Pin right_obstacle_history_reg[0]/CK 
Endpoint:   right_obstacle_history_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: right_obstacle_detected         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.132
+ Phase Shift                   0.000
= Required Time                 0.132
  Arrival Time                  0.400
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      ---------------------------------------------------------------------------------------------
      Instance                       Arc                        Cell       Delay  Arrival  Required  
                                                                                  Time     Time  
      ---------------------------------------------------------------------------------------------
      -                              right_obstacle_detected ^  -          -      0.400    0.132  
      right_obstacle_history_reg[0]  D ^                        SDFFRHQX1  0.000  0.400    0.132  
      ---------------------------------------------------------------------------------------------
Path 4: MET Hold Check with Pin left_obstacle_history_reg[0]/CK 
Endpoint:   left_obstacle_history_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: left_obstacle_detected         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.132
+ Phase Shift                   0.000
= Required Time                 0.132
  Arrival Time                  0.400
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      -------------------------------------------------------------------------------------------
      Instance                      Arc                       Cell       Delay  Arrival  Required  
                                                                                Time     Time  
      -------------------------------------------------------------------------------------------
      -                             left_obstacle_detected ^  -          -      0.400    0.132  
      left_obstacle_history_reg[0]  D ^                       SDFFRHQX1  0.000  0.400    0.132  
      -------------------------------------------------------------------------------------------
Path 5: MET Hold Check with Pin lane_clear_right_reg_reg/CK 
Endpoint:   lane_clear_right_reg_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: lane_clear_right           (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.132
+ Phase Shift                   0.000
= Required Time                 0.132
  Arrival Time                  0.400
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      ---------------------------------------------------------------------------------
      Instance                  Arc                 Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                         lane_clear_right ^  -          -      0.400    0.132  
      lane_clear_right_reg_reg  D ^                 SDFFRHQX1  0.000  0.400    0.132  
      ---------------------------------------------------------------------------------
Path 6: MET Hold Check with Pin lane_clear_left_reg_reg/CK 
Endpoint:   lane_clear_left_reg_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: lane_clear_left           (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.132
+ Phase Shift                   0.000
= Required Time                 0.132
  Arrival Time                  0.400
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      -------------------------------------------------------------------------------
      Instance                 Arc                Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                        lane_clear_left ^  -          -      0.400    0.132  
      lane_clear_left_reg_reg  D ^                SDFFRHQX1  0.000  0.400    0.132  
      -------------------------------------------------------------------------------
Path 7: MET Hold Check with Pin front_obstacle_slow_reg_reg/CK 
Endpoint:   front_obstacle_slow_reg_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: front_obstacle_slow           (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.132
+ Phase Shift                   0.000
= Required Time                 0.132
  Arrival Time                  0.400
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      ---------------------------------------------------------------------------------------
      Instance                     Arc                    Cell       Delay  Arrival  Required  
                                                                            Time     Time  
      ---------------------------------------------------------------------------------------
      -                            front_obstacle_slow ^  -          -      0.400    0.132  
      front_obstacle_slow_reg_reg  D ^                    SDFFRHQX1  0.000  0.400    0.132  
      ---------------------------------------------------------------------------------------
Path 8: MET Hold Check with Pin front_obstacle_history_reg[0]/CK 
Endpoint:   front_obstacle_history_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: front_obstacle_detected         (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.132
+ Phase Shift                   0.000
= Required Time                 0.132
  Arrival Time                  0.400
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      ---------------------------------------------------------------------------------------------
      Instance                       Arc                        Cell       Delay  Arrival  Required  
                                                                                  Time     Time  
      ---------------------------------------------------------------------------------------------
      -                              front_obstacle_detected ^  -          -      0.400    0.132  
      front_obstacle_history_reg[0]  D ^                        SDFFRHQX1  0.000  0.400    0.132  
      ---------------------------------------------------------------------------------------------
Path 9: MET Hold Check with Pin destination_reached_reg_reg/CK 
Endpoint:   destination_reached_reg_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: destination_reached           (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.132
+ Phase Shift                   0.000
= Required Time                 0.132
  Arrival Time                  0.400
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      ---------------------------------------------------------------------------------------
      Instance                     Arc                    Cell       Delay  Arrival  Required  
                                                                            Time     Time  
      ---------------------------------------------------------------------------------------
      -                            destination_reached ^  -          -      0.400    0.132  
      destination_reached_reg_reg  D ^                    SDFFRHQX1  0.000  0.400    0.132  
      ---------------------------------------------------------------------------------------
Path 10: MET Hold Check with Pin total_power_consumed_out_reg[31]/CK 
Endpoint:   total_power_consumed_out_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[31]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.043
+ Phase Shift                   0.000
= Required Time                 0.043
  Arrival Time                  0.356
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------------------
      Instance                          Arc          Cell       Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      total_power_consumed_reg[31]      CK ^         -          -      0.000    -0.313  
      total_power_consumed_reg[31]      CK ^ -> Q v  SDFFRHQX1  0.356  0.356    0.043  
      total_power_consumed_out_reg[31]  D v          SDFFRHQX4  0.000  0.356    0.043  
      ----------------------------------------------------------------------------------
Path 11: MET Hold Check with Pin right_obstacle_history_reg[1]/CK 
Endpoint:   right_obstacle_history_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: right_obstacle_history_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.043
+ Phase Shift                   0.000
= Required Time                 0.043
  Arrival Time                  0.356
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      right_obstacle_history_reg[0]  CK ^         -          -      0.000    -0.313  
      right_obstacle_history_reg[0]  CK ^ -> Q v  SDFFRHQX1  0.356  0.356    0.043  
      right_obstacle_history_reg[1]  D v          SDFFRHQX1  0.000  0.356    0.043  
      -------------------------------------------------------------------------------
Path 12: MET Hold Check with Pin left_obstacle_history_reg[1]/CK 
Endpoint:   left_obstacle_history_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: left_obstacle_history_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.043
+ Phase Shift                   0.000
= Required Time                 0.043
  Arrival Time                  0.356
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                      Arc          Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      left_obstacle_history_reg[0]  CK ^         -          -      0.000    -0.313  
      left_obstacle_history_reg[0]  CK ^ -> Q v  SDFFRHQX1  0.356  0.356    0.043  
      left_obstacle_history_reg[1]  D v          SDFFRHQX1  0.000  0.356    0.043  
      ------------------------------------------------------------------------------
Path 13: MET Hold Check with Pin right_obstacle_history_reg[2]/CK 
Endpoint:   right_obstacle_history_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: right_obstacle_history_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.043
+ Phase Shift                   0.000
= Required Time                 0.043
  Arrival Time                  0.356
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      right_obstacle_history_reg[1]  CK ^         -          -      0.000    -0.314  
      right_obstacle_history_reg[1]  CK ^ -> Q v  SDFFRHQX1  0.356  0.356    0.043  
      right_obstacle_history_reg[2]  D v          SDFFRHQX1  0.000  0.356    0.043  
      -------------------------------------------------------------------------------
Path 14: MET Hold Check with Pin left_obstacle_history_reg[2]/CK 
Endpoint:   left_obstacle_history_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: left_obstacle_history_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.043
+ Phase Shift                   0.000
= Required Time                 0.043
  Arrival Time                  0.356
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                      Arc          Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      left_obstacle_history_reg[1]  CK ^         -          -      0.000    -0.314  
      left_obstacle_history_reg[1]  CK ^ -> Q v  SDFFRHQX1  0.356  0.356    0.043  
      left_obstacle_history_reg[2]  D v          SDFFRHQX1  0.000  0.356    0.043  
      ------------------------------------------------------------------------------
Path 15: MET Hold Check with Pin front_obstacle_history_reg[2]/CK 
Endpoint:   front_obstacle_history_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: front_obstacle_history_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.049
+ Phase Shift                   0.000
= Required Time                 0.049
  Arrival Time                  0.363
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      front_obstacle_history_reg[1]  CK ^         -          -      0.000    -0.314  
      front_obstacle_history_reg[1]  CK ^ -> Q v  SDFFRHQX1  0.363  0.363    0.049  
      front_obstacle_history_reg[2]  D v          SDFFRHQX1  0.000  0.363    0.049  
      -------------------------------------------------------------------------------
Path 16: MET Hold Check with Pin front_obstacle_history_reg[1]/CK 
Endpoint:   front_obstacle_history_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: front_obstacle_history_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.049
+ Phase Shift                   0.000
= Required Time                 0.049
  Arrival Time                  0.363
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      front_obstacle_history_reg[0]  CK ^         -          -      0.000    -0.314  
      front_obstacle_history_reg[0]  CK ^ -> Q v  SDFFRHQX1  0.363  0.363    0.049  
      front_obstacle_history_reg[1]  D v          SDFFRHQX1  0.000  0.363    0.049  
      -------------------------------------------------------------------------------
Path 17: MET Hold Check with Pin distance_travelled_out_reg[30]/CK 
Endpoint:   distance_travelled_out_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[30]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.051
+ Phase Shift                   0.000
= Required Time                 0.051
  Arrival Time                  0.365
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                        Arc          Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      distance_travelled_reg[30]      CK ^         -          -      0.000    -0.314  
      distance_travelled_reg[30]      CK ^ -> Q v  SDFFRHQX1  0.365  0.365    0.051  
      distance_travelled_out_reg[30]  D v          SDFFRHQX4  0.000  0.365    0.051  
      --------------------------------------------------------------------------------
Path 18: MET Hold Check with Pin distance_travelled_out_reg[5]/CK 
Endpoint:   distance_travelled_out_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[5]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.051
+ Phase Shift                   0.000
= Required Time                 0.051
  Arrival Time                  0.366
  Slack Time                    0.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[5]      CK ^         -          -      0.000    -0.315  
      distance_travelled_reg[5]      CK ^ -> Q v  SDFFRHQX1  0.366  0.366    0.051  
      distance_travelled_out_reg[5]  D v          SDFFRHQX4  0.000  0.366    0.051  
      -------------------------------------------------------------------------------
Path 19: MET Hold Check with Pin distance_travelled_out_reg[4]/CK 
Endpoint:   distance_travelled_out_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[4]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.051
+ Phase Shift                   0.000
= Required Time                 0.051
  Arrival Time                  0.366
  Slack Time                    0.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[4]      CK ^         -          -      0.000    -0.315  
      distance_travelled_reg[4]      CK ^ -> Q v  SDFFRHQX1  0.366  0.366    0.051  
      distance_travelled_out_reg[4]  D v          SDFFRHQX4  0.000  0.366    0.051  
      -------------------------------------------------------------------------------
Path 20: MET Hold Check with Pin distance_travelled_out_reg[0]/CK 
Endpoint:   distance_travelled_out_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[0]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.051
+ Phase Shift                   0.000
= Required Time                 0.051
  Arrival Time                  0.366
  Slack Time                    0.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[0]      CK ^         -          -      0.000    -0.315  
      distance_travelled_reg[0]      CK ^ -> Q v  SDFFRHQX1  0.366  0.366    0.051  
      distance_travelled_out_reg[0]  D v          SDFFRHQX4  0.000  0.366    0.051  
      -------------------------------------------------------------------------------
Path 21: MET Hold Check with Pin total_power_consumed_out_reg[1]/CK 
Endpoint:   total_power_consumed_out_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[1]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.051
+ Phase Shift                   0.000
= Required Time                 0.051
  Arrival Time                  0.367
  Slack Time                    0.316
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                         Arc          Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[1]      CK ^         -          -      0.000    -0.316  
      total_power_consumed_reg[1]      CK ^ -> Q v  SDFFRHQX1  0.367  0.367    0.051  
      total_power_consumed_out_reg[1]  D v          SDFFRHQX4  0.000  0.367    0.051  
      ---------------------------------------------------------------------------------
Path 22: MET Hold Check with Pin distance_travelled_out_reg[25]/CK 
Endpoint:   distance_travelled_out_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[25]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.049
+ Phase Shift                   0.000
= Required Time                 0.049
  Arrival Time                  0.370
  Slack Time                    0.321
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                        Arc          Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      distance_travelled_reg[25]      CK ^         -          -      0.000    -0.321  
      distance_travelled_reg[25]      CK ^ -> Q v  SDFFRHQX1  0.370  0.370    0.049  
      distance_travelled_out_reg[25]  D v          SDFFRHQX4  0.000  0.370    0.049  
      --------------------------------------------------------------------------------
Path 23: MET Hold Check with Pin distance_travelled_out_reg[21]/CK 
Endpoint:   distance_travelled_out_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[21]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.049
+ Phase Shift                   0.000
= Required Time                 0.049
  Arrival Time                  0.370
  Slack Time                    0.321
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                        Arc          Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      distance_travelled_reg[21]      CK ^         -          -      0.000    -0.321  
      distance_travelled_reg[21]      CK ^ -> Q v  SDFFRHQX1  0.370  0.370    0.049  
      distance_travelled_out_reg[21]  D v          SDFFRHQX4  0.000  0.370    0.049  
      --------------------------------------------------------------------------------
Path 24: MET Hold Check with Pin distance_travelled_out_reg[31]/CK 
Endpoint:   distance_travelled_out_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[31]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.049
+ Phase Shift                   0.000
= Required Time                 0.049
  Arrival Time                  0.370
  Slack Time                    0.321
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                        Arc          Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      distance_travelled_reg[31]      CK ^         -          -      0.000    -0.321  
      distance_travelled_reg[31]      CK ^ -> Q v  SDFFRHQX1  0.370  0.370    0.049  
      distance_travelled_out_reg[31]  D v          SDFFRHQX4  0.000  0.370    0.049  
      --------------------------------------------------------------------------------
Path 25: MET Hold Check with Pin distance_travelled_out_reg[17]/CK 
Endpoint:   distance_travelled_out_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[17]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.049
+ Phase Shift                   0.000
= Required Time                 0.049
  Arrival Time                  0.371
  Slack Time                    0.322
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                        Arc          Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      distance_travelled_reg[17]      CK ^         -          -      0.000    -0.322  
      distance_travelled_reg[17]      CK ^ -> Q v  SDFFRHQX1  0.371  0.371    0.049  
      distance_travelled_out_reg[17]  D v          SDFFRHQX4  0.000  0.371    0.049  
      --------------------------------------------------------------------------------
Path 26: MET Hold Check with Pin distance_travelled_out_reg[13]/CK 
Endpoint:   distance_travelled_out_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[13]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.049
+ Phase Shift                   0.000
= Required Time                 0.049
  Arrival Time                  0.371
  Slack Time                    0.322
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                        Arc          Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      distance_travelled_reg[13]      CK ^         -          -      0.000    -0.322  
      distance_travelled_reg[13]      CK ^ -> Q v  SDFFRHQX1  0.371  0.371    0.049  
      distance_travelled_out_reg[13]  D v          SDFFRHQX4  0.000  0.371    0.049  
      --------------------------------------------------------------------------------
Path 27: MET Hold Check with Pin distance_travelled_out_reg[9]/CK 
Endpoint:   distance_travelled_out_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[9]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.049
+ Phase Shift                   0.000
= Required Time                 0.049
  Arrival Time                  0.371
  Slack Time                    0.322
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[9]      CK ^         -          -      0.000    -0.322  
      distance_travelled_reg[9]      CK ^ -> Q v  SDFFRHQX1  0.371  0.371    0.049  
      distance_travelled_out_reg[9]  D v          SDFFRHQX4  0.000  0.371    0.049  
      -------------------------------------------------------------------------------
Path 28: MET Hold Check with Pin total_power_consumed_out_reg[4]/CK 
Endpoint:   total_power_consumed_out_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[4]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.049
+ Phase Shift                   0.000
= Required Time                 0.049
  Arrival Time                  0.371
  Slack Time                    0.322
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                         Arc          Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[4]      CK ^         -          -      0.000    -0.322  
      total_power_consumed_reg[4]      CK ^ -> Q v  SDFFRHQX1  0.371  0.371    0.049  
      total_power_consumed_out_reg[4]  D v          SDFFRHQX4  0.000  0.371    0.049  
      ---------------------------------------------------------------------------------
Path 29: MET Hold Check with Pin distance_travelled_out_reg[24]/CK 
Endpoint:   distance_travelled_out_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[24]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.048
+ Phase Shift                   0.000
= Required Time                 0.048
  Arrival Time                  0.373
  Slack Time                    0.325
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                        Arc          Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      distance_travelled_reg[24]      CK ^         -          -      0.000    -0.325  
      distance_travelled_reg[24]      CK ^ -> Q v  SDFFRHQX1  0.373  0.373    0.048  
      distance_travelled_out_reg[24]  D v          SDFFRHQX4  0.000  0.373    0.048  
      --------------------------------------------------------------------------------
Path 30: MET Hold Check with Pin distance_travelled_out_reg[20]/CK 
Endpoint:   distance_travelled_out_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[20]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.048
+ Phase Shift                   0.000
= Required Time                 0.048
  Arrival Time                  0.373
  Slack Time                    0.325
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                        Arc          Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      distance_travelled_reg[20]      CK ^         -          -      0.000    -0.325  
      distance_travelled_reg[20]      CK ^ -> Q v  SDFFRHQX1  0.373  0.373    0.048  
      distance_travelled_out_reg[20]  D v          SDFFRHQX4  0.000  0.373    0.048  
      --------------------------------------------------------------------------------
Path 31: MET Hold Check with Pin distance_travelled_out_reg[18]/CK 
Endpoint:   distance_travelled_out_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[18]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.048
+ Phase Shift                   0.000
= Required Time                 0.048
  Arrival Time                  0.373
  Slack Time                    0.325
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                        Arc          Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      distance_travelled_reg[18]      CK ^         -          -      0.000    -0.325  
      distance_travelled_reg[18]      CK ^ -> Q v  SDFFRHQX1  0.373  0.373    0.048  
      distance_travelled_out_reg[18]  D v          SDFFRHQX4  0.000  0.373    0.048  
      --------------------------------------------------------------------------------
Path 32: MET Hold Check with Pin distance_travelled_out_reg[14]/CK 
Endpoint:   distance_travelled_out_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[14]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.048
+ Phase Shift                   0.000
= Required Time                 0.048
  Arrival Time                  0.373
  Slack Time                    0.325
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                        Arc          Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      distance_travelled_reg[14]      CK ^         -          -      0.000    -0.325  
      distance_travelled_reg[14]      CK ^ -> Q v  SDFFRHQX1  0.373  0.373    0.048  
      distance_travelled_out_reg[14]  D v          SDFFRHQX4  0.000  0.373    0.048  
      --------------------------------------------------------------------------------
Path 33: MET Hold Check with Pin distance_travelled_out_reg[10]/CK 
Endpoint:   distance_travelled_out_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[10]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.048
+ Phase Shift                   0.000
= Required Time                 0.048
  Arrival Time                  0.373
  Slack Time                    0.325
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                        Arc          Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      distance_travelled_reg[10]      CK ^         -          -      0.000    -0.325  
      distance_travelled_reg[10]      CK ^ -> Q v  SDFFRHQX1  0.373  0.373    0.048  
      distance_travelled_out_reg[10]  D v          SDFFRHQX4  0.000  0.373    0.048  
      --------------------------------------------------------------------------------
Path 34: MET Hold Check with Pin distance_travelled_out_reg[26]/CK 
Endpoint:   distance_travelled_out_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[26]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.048
+ Phase Shift                   0.000
= Required Time                 0.048
  Arrival Time                  0.373
  Slack Time                    0.325
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                        Arc          Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      distance_travelled_reg[26]      CK ^         -          -      0.000    -0.325  
      distance_travelled_reg[26]      CK ^ -> Q v  SDFFRHQX1  0.373  0.373    0.048  
      distance_travelled_out_reg[26]  D v          SDFFRHQX4  0.000  0.373    0.048  
      --------------------------------------------------------------------------------
Path 35: MET Hold Check with Pin distance_travelled_out_reg[22]/CK 
Endpoint:   distance_travelled_out_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[22]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.048
+ Phase Shift                   0.000
= Required Time                 0.048
  Arrival Time                  0.373
  Slack Time                    0.325
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                        Arc          Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      distance_travelled_reg[22]      CK ^         -          -      0.000    -0.325  
      distance_travelled_reg[22]      CK ^ -> Q v  SDFFRHQX1  0.373  0.373    0.048  
      distance_travelled_out_reg[22]  D v          SDFFRHQX4  0.000  0.373    0.048  
      --------------------------------------------------------------------------------
Path 36: MET Hold Check with Pin distance_travelled_out_reg[16]/CK 
Endpoint:   distance_travelled_out_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[16]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.048
+ Phase Shift                   0.000
= Required Time                 0.048
  Arrival Time                  0.373
  Slack Time                    0.325
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                        Arc          Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      distance_travelled_reg[16]      CK ^         -          -      0.000    -0.325  
      distance_travelled_reg[16]      CK ^ -> Q v  SDFFRHQX1  0.373  0.373    0.048  
      distance_travelled_out_reg[16]  D v          SDFFRHQX4  0.000  0.373    0.048  
      --------------------------------------------------------------------------------
Path 37: MET Hold Check with Pin distance_travelled_out_reg[12]/CK 
Endpoint:   distance_travelled_out_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[12]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.048
+ Phase Shift                   0.000
= Required Time                 0.048
  Arrival Time                  0.373
  Slack Time                    0.325
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                        Arc          Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      distance_travelled_reg[12]      CK ^         -          -      0.000    -0.325  
      distance_travelled_reg[12]      CK ^ -> Q v  SDFFRHQX1  0.373  0.373    0.048  
      distance_travelled_out_reg[12]  D v          SDFFRHQX4  0.000  0.373    0.048  
      --------------------------------------------------------------------------------
Path 38: MET Hold Check with Pin distance_travelled_out_reg[8]/CK 
Endpoint:   distance_travelled_out_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[8]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.048
+ Phase Shift                   0.000
= Required Time                 0.048
  Arrival Time                  0.373
  Slack Time                    0.325
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[8]      CK ^         -          -      0.000    -0.325  
      distance_travelled_reg[8]      CK ^ -> Q v  SDFFRHQX1  0.373  0.373    0.048  
      distance_travelled_out_reg[8]  D v          SDFFRHQX4  0.000  0.373    0.048  
      -------------------------------------------------------------------------------
Path 39: MET Hold Check with Pin distance_travelled_out_reg[28]/CK 
Endpoint:   distance_travelled_out_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[28]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.047
+ Phase Shift                   0.000
= Required Time                 0.047
  Arrival Time                  0.374
  Slack Time                    0.326
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                        Arc          Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      distance_travelled_reg[28]      CK ^         -          -      0.000    -0.326  
      distance_travelled_reg[28]      CK ^ -> Q v  SDFFRHQX1  0.374  0.374    0.047  
      distance_travelled_out_reg[28]  D v          SDFFRHQX4  0.000  0.374    0.047  
      --------------------------------------------------------------------------------
Path 40: MET Hold Check with Pin total_power_consumed_out_reg[11]/CK 
Endpoint:   total_power_consumed_out_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[11]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.046
+ Phase Shift                   0.000
= Required Time                 0.046
  Arrival Time                  0.375
  Slack Time                    0.329
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------------------
      Instance                          Arc          Cell       Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      total_power_consumed_reg[11]      CK ^         -          -      0.000    -0.329  
      total_power_consumed_reg[11]      CK ^ -> Q v  SDFFRHQX1  0.375  0.375    0.046  
      total_power_consumed_out_reg[11]  D v          SDFFRHQX4  0.000  0.375    0.046  
      ----------------------------------------------------------------------------------
Path 41: MET Hold Check with Pin total_power_consumed_out_reg[6]/CK 
Endpoint:   total_power_consumed_out_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[6]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.046
+ Phase Shift                   0.000
= Required Time                 0.046
  Arrival Time                  0.375
  Slack Time                    0.329
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                         Arc          Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[6]      CK ^         -          -      0.000    -0.329  
      total_power_consumed_reg[6]      CK ^ -> Q v  SDFFRHQX1  0.375  0.375    0.046  
      total_power_consumed_out_reg[6]  D v          SDFFRHQX4  0.000  0.375    0.046  
      ---------------------------------------------------------------------------------
Path 42: MET Hold Check with Pin total_power_consumed_out_reg[9]/CK 
Endpoint:   total_power_consumed_out_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[9]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.046
+ Phase Shift                   0.000
= Required Time                 0.046
  Arrival Time                  0.376
  Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                         Arc          Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[9]      CK ^         -          -      0.000    -0.330  
      total_power_consumed_reg[9]      CK ^ -> Q v  SDFFRHQX1  0.376  0.376    0.046  
      total_power_consumed_out_reg[9]  D v          SDFFRHQX4  0.000  0.376    0.046  
      ---------------------------------------------------------------------------------
Path 43: MET Hold Check with Pin total_power_consumed_out_reg[10]/CK 
Endpoint:   total_power_consumed_out_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[10]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.045
+ Phase Shift                   0.000
= Required Time                 0.045
  Arrival Time                  0.377
  Slack Time                    0.332
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------------------
      Instance                          Arc          Cell       Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      total_power_consumed_reg[10]      CK ^         -          -      0.000    -0.332  
      total_power_consumed_reg[10]      CK ^ -> Q v  SDFFRHQX1  0.377  0.377    0.045  
      total_power_consumed_out_reg[10]  D v          SDFFRHQX4  0.000  0.377    0.045  
      ----------------------------------------------------------------------------------
Path 44: MET Hold Check with Pin distance_travelled_out_reg[19]/CK 
Endpoint:   distance_travelled_out_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[19]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.045
+ Phase Shift                   0.000
= Required Time                 0.045
  Arrival Time                  0.378
  Slack Time                    0.333
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                        Arc          Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      distance_travelled_reg[19]      CK ^         -          -      0.000    -0.333  
      distance_travelled_reg[19]      CK ^ -> Q v  SDFFRHQX1  0.378  0.378    0.045  
      distance_travelled_out_reg[19]  D v          SDFFRHQX4  0.000  0.378    0.045  
      --------------------------------------------------------------------------------
Path 45: MET Hold Check with Pin distance_travelled_out_reg[15]/CK 
Endpoint:   distance_travelled_out_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[15]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.045
+ Phase Shift                   0.000
= Required Time                 0.045
  Arrival Time                  0.378
  Slack Time                    0.333
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                        Arc          Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      distance_travelled_reg[15]      CK ^         -          -      0.000    -0.333  
      distance_travelled_reg[15]      CK ^ -> Q v  SDFFRHQX1  0.378  0.378    0.045  
      distance_travelled_out_reg[15]  D v          SDFFRHQX4  0.000  0.378    0.045  
      --------------------------------------------------------------------------------
Path 46: MET Hold Check with Pin distance_travelled_out_reg[11]/CK 
Endpoint:   distance_travelled_out_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[11]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.045
+ Phase Shift                   0.000
= Required Time                 0.045
  Arrival Time                  0.378
  Slack Time                    0.333
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                        Arc          Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      distance_travelled_reg[11]      CK ^         -          -      0.000    -0.333  
      distance_travelled_reg[11]      CK ^ -> Q v  SDFFRHQX1  0.378  0.378    0.045  
      distance_travelled_out_reg[11]  D v          SDFFRHQX4  0.000  0.378    0.045  
      --------------------------------------------------------------------------------
Path 47: MET Hold Check with Pin total_power_consumed_out_reg[14]/CK 
Endpoint:   total_power_consumed_out_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[14]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.045
+ Phase Shift                   0.000
= Required Time                 0.045
  Arrival Time                  0.378
  Slack Time                    0.333
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------------------
      Instance                          Arc          Cell       Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      total_power_consumed_reg[14]      CK ^         -          -      0.000    -0.333  
      total_power_consumed_reg[14]      CK ^ -> Q v  SDFFRHQX1  0.378  0.378    0.045  
      total_power_consumed_out_reg[14]  D v          SDFFRHQX4  0.000  0.378    0.045  
      ----------------------------------------------------------------------------------
Path 48: MET Hold Check with Pin total_power_consumed_out_reg[12]/CK 
Endpoint:   total_power_consumed_out_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[12]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.045
+ Phase Shift                   0.000
= Required Time                 0.045
  Arrival Time                  0.378
  Slack Time                    0.333
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------------------
      Instance                          Arc          Cell       Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      total_power_consumed_reg[12]      CK ^         -          -      0.000    -0.333  
      total_power_consumed_reg[12]      CK ^ -> Q v  SDFFRHQX1  0.378  0.378    0.045  
      total_power_consumed_out_reg[12]  D v          SDFFRHQX4  0.000  0.378    0.045  
      ----------------------------------------------------------------------------------
Path 49: MET Hold Check with Pin total_power_consumed_out_reg[3]/CK 
Endpoint:   total_power_consumed_out_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[3]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.045
+ Phase Shift                   0.000
= Required Time                 0.045
  Arrival Time                  0.378
  Slack Time                    0.333
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                         Arc          Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[3]      CK ^         -          -      0.000    -0.333  
      total_power_consumed_reg[3]      CK ^ -> Q v  SDFFRHQX1  0.378  0.378    0.045  
      total_power_consumed_out_reg[3]  D v          SDFFRHQX4  0.000  0.378    0.045  
      ---------------------------------------------------------------------------------
Path 50: MET Hold Check with Pin total_power_consumed_out_reg[22]/CK 
Endpoint:   total_power_consumed_out_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[22]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.045
+ Phase Shift                   0.000
= Required Time                 0.045
  Arrival Time                  0.379
  Slack Time                    0.334
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------------------
      Instance                          Arc          Cell       Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      total_power_consumed_reg[22]      CK ^         -          -      0.000    -0.334  
      total_power_consumed_reg[22]      CK ^ -> Q v  SDFFRHQX1  0.379  0.379    0.045  
      total_power_consumed_out_reg[22]  D v          SDFFRHQX4  0.000  0.379    0.045  
      ----------------------------------------------------------------------------------
Path 51: MET Hold Check with Pin distance_travelled_out_reg[27]/CK 
Endpoint:   distance_travelled_out_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[27]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.045
+ Phase Shift                   0.000
= Required Time                 0.045
  Arrival Time                  0.379
  Slack Time                    0.334
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                        Arc          Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      distance_travelled_reg[27]      CK ^         -          -      0.000    -0.334  
      distance_travelled_reg[27]      CK ^ -> Q v  SDFFRHQX1  0.379  0.379    0.045  
      distance_travelled_out_reg[27]  D v          SDFFRHQX4  0.000  0.379    0.045  
      --------------------------------------------------------------------------------
Path 52: MET Hold Check with Pin distance_travelled_out_reg[23]/CK 
Endpoint:   distance_travelled_out_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[23]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.045
+ Phase Shift                   0.000
= Required Time                 0.045
  Arrival Time                  0.379
  Slack Time                    0.334
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                        Arc          Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      distance_travelled_reg[23]      CK ^         -          -      0.000    -0.334  
      distance_travelled_reg[23]      CK ^ -> Q v  SDFFRHQX1  0.379  0.379    0.045  
      distance_travelled_out_reg[23]  D v          SDFFRHQX4  0.000  0.379    0.045  
      --------------------------------------------------------------------------------
Path 53: MET Hold Check with Pin total_power_consumed_out_reg[29]/CK 
Endpoint:   total_power_consumed_out_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[29]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.045
+ Phase Shift                   0.000
= Required Time                 0.045
  Arrival Time                  0.379
  Slack Time                    0.334
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------------------
      Instance                          Arc          Cell       Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      total_power_consumed_reg[29]      CK ^         -          -      0.000    -0.334  
      total_power_consumed_reg[29]      CK ^ -> Q v  SDFFRHQX1  0.379  0.379    0.045  
      total_power_consumed_out_reg[29]  D v          SDFFRHQX4  0.000  0.379    0.045  
      ----------------------------------------------------------------------------------
Path 54: MET Hold Check with Pin total_power_consumed_out_reg[26]/CK 
Endpoint:   total_power_consumed_out_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[26]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.045
+ Phase Shift                   0.000
= Required Time                 0.045
  Arrival Time                  0.379
  Slack Time                    0.334
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------------------
      Instance                          Arc          Cell       Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      total_power_consumed_reg[26]      CK ^         -          -      0.000    -0.334  
      total_power_consumed_reg[26]      CK ^ -> Q v  SDFFRHQX1  0.379  0.379    0.045  
      total_power_consumed_out_reg[26]  D v          SDFFRHQX4  0.000  0.379    0.045  
      ----------------------------------------------------------------------------------
Path 55: MET Hold Check with Pin total_power_consumed_out_reg[2]/CK 
Endpoint:   total_power_consumed_out_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[2]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.045
+ Phase Shift                   0.000
= Required Time                 0.045
  Arrival Time                  0.379
  Slack Time                    0.335
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                         Arc          Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[2]      CK ^         -          -      0.000    -0.335  
      total_power_consumed_reg[2]      CK ^ -> Q v  SDFFRHQX1  0.379  0.379    0.045  
      total_power_consumed_out_reg[2]  D v          SDFFRHQX4  0.000  0.379    0.045  
      ---------------------------------------------------------------------------------
Path 56: MET Hold Check with Pin distance_travelled_out_reg[29]/CK 
Endpoint:   distance_travelled_out_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[29]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.044
+ Phase Shift                   0.000
= Required Time                 0.044
  Arrival Time                  0.379
  Slack Time                    0.335
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                        Arc          Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      distance_travelled_reg[29]      CK ^         -          -      0.000    -0.335  
      distance_travelled_reg[29]      CK ^ -> Q v  SDFFRHQX1  0.379  0.379    0.044  
      distance_travelled_out_reg[29]  D v          SDFFRHQX4  0.000  0.379    0.044  
      --------------------------------------------------------------------------------
Path 57: MET Hold Check with Pin total_power_consumed_out_reg[8]/CK 
Endpoint:   total_power_consumed_out_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[8]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.044
+ Phase Shift                   0.000
= Required Time                 0.044
  Arrival Time                  0.380
  Slack Time                    0.335
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                         Arc          Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[8]      CK ^         -          -      0.000    -0.335  
      total_power_consumed_reg[8]      CK ^ -> Q v  SDFFRHQX1  0.380  0.380    0.044  
      total_power_consumed_out_reg[8]  D v          SDFFRHQX4  0.000  0.380    0.044  
      ---------------------------------------------------------------------------------
Path 58: MET Hold Check with Pin total_power_consumed_out_reg[27]/CK 
Endpoint:   total_power_consumed_out_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[27]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.044
+ Phase Shift                   0.000
= Required Time                 0.044
  Arrival Time                  0.380
  Slack Time                    0.335
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------------------
      Instance                          Arc          Cell       Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      total_power_consumed_reg[27]      CK ^         -          -      0.000    -0.335  
      total_power_consumed_reg[27]      CK ^ -> Q v  SDFFRHQX1  0.380  0.380    0.044  
      total_power_consumed_out_reg[27]  D v          SDFFRHQX4  0.000  0.380    0.044  
      ----------------------------------------------------------------------------------
Path 59: MET Hold Check with Pin total_power_consumed_out_reg[5]/CK 
Endpoint:   total_power_consumed_out_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[5]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.044
+ Phase Shift                   0.000
= Required Time                 0.044
  Arrival Time                  0.380
  Slack Time                    0.336
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                         Arc          Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[5]      CK ^         -          -      0.000    -0.336  
      total_power_consumed_reg[5]      CK ^ -> Q v  SDFFRHQX1  0.380  0.380    0.044  
      total_power_consumed_out_reg[5]  D v          SDFFRHQX4  0.000  0.380    0.044  
      ---------------------------------------------------------------------------------
Path 60: MET Hold Check with Pin total_power_consumed_out_reg[17]/CK 
Endpoint:   total_power_consumed_out_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[17]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.044
+ Phase Shift                   0.000
= Required Time                 0.044
  Arrival Time                  0.380
  Slack Time                    0.336
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------------------
      Instance                          Arc          Cell       Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      total_power_consumed_reg[17]      CK ^         -          -      0.000    -0.336  
      total_power_consumed_reg[17]      CK ^ -> Q v  SDFFRHQX1  0.380  0.380    0.044  
      total_power_consumed_out_reg[17]  D v          SDFFRHQX4  0.000  0.380    0.044  
      ----------------------------------------------------------------------------------
Path 61: MET Hold Check with Pin total_power_consumed_out_reg[15]/CK 
Endpoint:   total_power_consumed_out_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[15]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.043
+ Phase Shift                   0.000
= Required Time                 0.043
  Arrival Time                  0.380
  Slack Time                    0.337
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------------------
      Instance                          Arc          Cell       Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      total_power_consumed_reg[15]      CK ^         -          -      0.000    -0.337  
      total_power_consumed_reg[15]      CK ^ -> Q v  SDFFRXL    0.380  0.380    0.043  
      total_power_consumed_out_reg[15]  D v          SDFFRHQX4  0.000  0.380    0.043  
      ----------------------------------------------------------------------------------
Path 62: MET Hold Check with Pin distance_travelled_out_reg[7]/CK 
Endpoint:   distance_travelled_out_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[7]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.043
+ Phase Shift                   0.000
= Required Time                 0.043
  Arrival Time                  0.382
  Slack Time                    0.339
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[7]      CK ^         -          -      0.000    -0.339  
      distance_travelled_reg[7]      CK ^ -> Q v  SDFFRHQX1  0.382  0.382    0.043  
      distance_travelled_out_reg[7]  D v          SDFFRHQX4  0.000  0.382    0.043  
      -------------------------------------------------------------------------------
Path 63: MET Hold Check with Pin distance_travelled_out_reg[6]/CK 
Endpoint:   distance_travelled_out_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[6]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.043
+ Phase Shift                   0.000
= Required Time                 0.043
  Arrival Time                  0.382
  Slack Time                    0.339
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[6]      CK ^         -          -      0.000    -0.339  
      distance_travelled_reg[6]      CK ^ -> Q v  SDFFRHQX1  0.382  0.382    0.043  
      distance_travelled_out_reg[6]  D v          SDFFRHQX4  0.000  0.382    0.043  
      -------------------------------------------------------------------------------
Path 64: MET Hold Check with Pin distance_travelled_out_reg[3]/CK 
Endpoint:   distance_travelled_out_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[3]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.043
+ Phase Shift                   0.000
= Required Time                 0.043
  Arrival Time                  0.382
  Slack Time                    0.339
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[3]      CK ^         -          -      0.000    -0.339  
      distance_travelled_reg[3]      CK ^ -> Q v  SDFFRHQX1  0.382  0.382    0.043  
      distance_travelled_out_reg[3]  D v          SDFFRHQX4  0.000  0.382    0.043  
      -------------------------------------------------------------------------------
Path 65: MET Hold Check with Pin distance_travelled_out_reg[2]/CK 
Endpoint:   distance_travelled_out_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[2]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.043
+ Phase Shift                   0.000
= Required Time                 0.043
  Arrival Time                  0.382
  Slack Time                    0.339
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[2]      CK ^         -          -      0.000    -0.339  
      distance_travelled_reg[2]      CK ^ -> Q v  SDFFRHQX1  0.382  0.382    0.043  
      distance_travelled_out_reg[2]  D v          SDFFRHQX4  0.000  0.382    0.043  
      -------------------------------------------------------------------------------
Path 66: MET Hold Check with Pin distance_travelled_out_reg[1]/CK 
Endpoint:   distance_travelled_out_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[1]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.043
+ Phase Shift                   0.000
= Required Time                 0.043
  Arrival Time                  0.382
  Slack Time                    0.339
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[1]      CK ^         -          -      0.000    -0.339  
      distance_travelled_reg[1]      CK ^ -> Q v  SDFFRHQX1  0.382  0.382    0.043  
      distance_travelled_out_reg[1]  D v          SDFFRHQX4  0.000  0.382    0.043  
      -------------------------------------------------------------------------------
Path 67: MET Hold Check with Pin total_power_consumed_out_reg[24]/CK 
Endpoint:   total_power_consumed_out_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[24]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.042
+ Phase Shift                   0.000
= Required Time                 0.042
  Arrival Time                  0.384
  Slack Time                    0.341
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------------------
      Instance                          Arc          Cell       Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      total_power_consumed_reg[24]      CK ^         -          -      0.000    -0.341  
      total_power_consumed_reg[24]      CK ^ -> Q v  SDFFRHQX1  0.384  0.384    0.042  
      total_power_consumed_out_reg[24]  D v          SDFFRHQX4  0.000  0.384    0.042  
      ----------------------------------------------------------------------------------
Path 68: MET Hold Check with Pin total_power_consumed_out_reg[13]/CK 
Endpoint:   total_power_consumed_out_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[13]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.042
+ Phase Shift                   0.000
= Required Time                 0.042
  Arrival Time                  0.384
  Slack Time                    0.342
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------------------
      Instance                          Arc          Cell       Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      total_power_consumed_reg[13]      CK ^         -          -      0.000    -0.342  
      total_power_consumed_reg[13]      CK ^ -> Q v  SDFFRHQX1  0.384  0.384    0.042  
      total_power_consumed_out_reg[13]  D v          SDFFRHQX4  0.000  0.384    0.042  
      ----------------------------------------------------------------------------------
Path 69: MET Hold Check with Pin total_power_consumed_out_reg[20]/CK 
Endpoint:   total_power_consumed_out_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[20]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.041
+ Phase Shift                   0.000
= Required Time                 0.041
  Arrival Time                  0.386
  Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------------------
      Instance                          Arc          Cell       Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      total_power_consumed_reg[20]      CK ^         -          -      0.000    -0.344  
      total_power_consumed_reg[20]      CK ^ -> Q v  SDFFRHQX1  0.386  0.386    0.041  
      total_power_consumed_out_reg[20]  D v          SDFFRHQX4  0.000  0.386    0.041  
      ----------------------------------------------------------------------------------
Path 70: MET Hold Check with Pin total_power_consumed_out_reg[23]/CK 
Endpoint:   total_power_consumed_out_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[23]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.039
+ Phase Shift                   0.000
= Required Time                 0.039
  Arrival Time                  0.389
  Slack Time                    0.350
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------------------
      Instance                          Arc          Cell       Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      total_power_consumed_reg[23]      CK ^         -          -      0.000    -0.350  
      total_power_consumed_reg[23]      CK ^ -> Q v  SDFFRHQX1  0.389  0.389    0.039  
      total_power_consumed_out_reg[23]  D v          SDFFRHQX4  0.000  0.389    0.039  
      ----------------------------------------------------------------------------------
Path 71: MET Hold Check with Pin total_power_consumed_out_reg[19]/CK 
Endpoint:   total_power_consumed_out_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[19]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.039
+ Phase Shift                   0.000
= Required Time                 0.039
  Arrival Time                  0.389
  Slack Time                    0.350
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------------------
      Instance                          Arc          Cell       Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      total_power_consumed_reg[19]      CK ^         -          -      0.000    -0.350  
      total_power_consumed_reg[19]      CK ^ -> Q v  SDFFRHQX1  0.389  0.389    0.039  
      total_power_consumed_out_reg[19]  D v          SDFFRHQX4  0.000  0.389    0.039  
      ----------------------------------------------------------------------------------
Path 72: MET Hold Check with Pin total_power_consumed_out_reg[28]/CK 
Endpoint:   total_power_consumed_out_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[28]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.038
+ Phase Shift                   0.000
= Required Time                 0.038
  Arrival Time                  0.391
  Slack Time                    0.353
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------------------
      Instance                          Arc          Cell       Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      total_power_consumed_reg[28]      CK ^         -          -      0.000    -0.353  
      total_power_consumed_reg[28]      CK ^ -> Q v  SDFFRHQX1  0.391  0.391    0.038  
      total_power_consumed_out_reg[28]  D v          SDFFRHQX4  0.000  0.391    0.038  
      ----------------------------------------------------------------------------------
Path 73: MET Hold Check with Pin total_power_consumed_out_reg[30]/CK 
Endpoint:   total_power_consumed_out_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[30]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.026
+ Phase Shift                   0.000
= Required Time                 0.026
  Arrival Time                  0.381
  Slack Time                    0.355
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------------------
      Instance                          Arc          Cell       Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      total_power_consumed_reg[30]      CK ^         -          -      0.000    -0.355  
      total_power_consumed_reg[30]      CK ^ -> Q v  SDFFRHQX4  0.381  0.381    0.026  
      total_power_consumed_out_reg[30]  D v          SDFFRHQX4  0.000  0.381    0.026  
      ----------------------------------------------------------------------------------
Path 74: MET Hold Check with Pin total_power_consumed_out_reg[25]/CK 
Endpoint:   total_power_consumed_out_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[25]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.037
+ Phase Shift                   0.000
= Required Time                 0.037
  Arrival Time                  0.393
  Slack Time                    0.356
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------------------
      Instance                          Arc          Cell       Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      total_power_consumed_reg[25]      CK ^         -          -      0.000    -0.356  
      total_power_consumed_reg[25]      CK ^ -> Q v  SDFFRHQX1  0.393  0.393    0.037  
      total_power_consumed_out_reg[25]  D v          SDFFRHQX4  0.000  0.393    0.037  
      ----------------------------------------------------------------------------------
Path 75: MET Hold Check with Pin total_power_consumed_out_reg[21]/CK 
Endpoint:   total_power_consumed_out_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[21]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.037
+ Phase Shift                   0.000
= Required Time                 0.037
  Arrival Time                  0.393
  Slack Time                    0.356
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------------------
      Instance                          Arc          Cell       Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      total_power_consumed_reg[21]      CK ^         -          -      0.000    -0.356  
      total_power_consumed_reg[21]      CK ^ -> Q v  SDFFRHQX1  0.393  0.393    0.037  
      total_power_consumed_out_reg[21]  D v          SDFFRHQX4  0.000  0.393    0.037  
      ----------------------------------------------------------------------------------
Path 76: MET Hold Check with Pin total_power_consumed_out_reg[7]/CK 
Endpoint:   total_power_consumed_out_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[7]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.037
+ Phase Shift                   0.000
= Required Time                 0.037
  Arrival Time                  0.394
  Slack Time                    0.357
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                         Arc          Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[7]      CK ^         -          -      0.000    -0.357  
      total_power_consumed_reg[7]      CK ^ -> Q v  SDFFRHQX1  0.394  0.394    0.037  
      total_power_consumed_out_reg[7]  D v          SDFFRHQX4  0.000  0.394    0.037  
      ---------------------------------------------------------------------------------
Path 77: MET Hold Check with Pin total_power_consumed_out_reg[18]/CK 
Endpoint:   total_power_consumed_out_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[18]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.034
+ Phase Shift                   0.000
= Required Time                 0.034
  Arrival Time                  0.398
  Slack Time                    0.364
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------------------
      Instance                          Arc          Cell       Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      total_power_consumed_reg[18]      CK ^         -          -      0.000    -0.364  
      total_power_consumed_reg[18]      CK ^ -> Q v  SDFFRHQX1  0.398  0.398    0.034  
      total_power_consumed_out_reg[18]  D v          SDFFRHQX4  0.000  0.398    0.034  
      ----------------------------------------------------------------------------------
Path 78: MET Hold Check with Pin total_power_consumed_out_reg[16]/CK 
Endpoint:   total_power_consumed_out_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[16]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.034
+ Phase Shift                   0.000
= Required Time                 0.034
  Arrival Time                  0.399
  Slack Time                    0.364
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------------------
      Instance                          Arc          Cell       Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      total_power_consumed_reg[16]      CK ^         -          -      0.000    -0.364  
      total_power_consumed_reg[16]      CK ^ -> Q v  SDFFRHQX1  0.399  0.399    0.034  
      total_power_consumed_out_reg[16]  D v          SDFFRHQX4  0.000  0.399    0.034  
      ----------------------------------------------------------------------------------
Path 79: MET Hold Check with Pin current_speed_out_reg[2]/CK 
Endpoint:   current_speed_out_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[2]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.041
+ Phase Shift                   0.000
= Required Time                 0.041
  Arrival Time                  0.416
  Slack Time                    0.375
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------
      Instance                  Arc          Cell       Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      current_speed_reg[2]      CK ^         -          -      0.000    -0.375  
      current_speed_reg[2]      CK ^ -> Q v  SDFFRX4    0.416  0.416    0.041  
      current_speed_out_reg[2]  D v          SDFFRHQX4  0.000  0.416    0.041  
      --------------------------------------------------------------------------
Path 80: MET Hold Check with Pin current_speed_out_reg[0]/CK 
Endpoint:   current_speed_out_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.028
+ Phase Shift                   0.000
= Required Time                 0.028
  Arrival Time                  0.421
  Slack Time                    0.392
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------
      Instance                  Arc          Cell       Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      current_speed_reg[0]      CK ^         -          -      0.000    -0.392  
      current_speed_reg[0]      CK ^ -> Q v  SDFFRX2    0.421  0.421    0.028  
      current_speed_out_reg[0]  D v          SDFFRHQX4  0.000  0.421    0.028  
      --------------------------------------------------------------------------
Path 81: MET Hold Check with Pin total_power_consumed_out_reg[31]/CK 
Endpoint:   total_power_consumed_out_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[31]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.356
  Slack Time                    0.403
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------------------
      Instance                          Arc          Cell       Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      total_power_consumed_reg[31]      CK ^         -          -      0.000    -0.403  
      total_power_consumed_reg[31]      CK ^ -> Q ^  SDFFRHQX1  0.356  0.356    -0.047  
      total_power_consumed_out_reg[31]  D ^          SDFFRHQX4  0.000  0.356    -0.047  
      ----------------------------------------------------------------------------------
Path 82: MET Hold Check with Pin right_obstacle_history_reg[1]/CK 
Endpoint:   right_obstacle_history_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: right_obstacle_history_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.356
  Slack Time                    0.403
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      right_obstacle_history_reg[0]  CK ^         -          -      0.000    -0.403  
      right_obstacle_history_reg[0]  CK ^ -> Q ^  SDFFRHQX1  0.356  0.356    -0.047  
      right_obstacle_history_reg[1]  D ^          SDFFRHQX1  0.000  0.356    -0.047  
      -------------------------------------------------------------------------------
Path 83: MET Hold Check with Pin left_obstacle_history_reg[1]/CK 
Endpoint:   left_obstacle_history_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: left_obstacle_history_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.356
  Slack Time                    0.403
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                      Arc          Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      left_obstacle_history_reg[0]  CK ^         -          -      0.000    -0.403  
      left_obstacle_history_reg[0]  CK ^ -> Q ^  SDFFRHQX1  0.356  0.356    -0.047  
      left_obstacle_history_reg[1]  D ^          SDFFRHQX1  0.000  0.356    -0.047  
      ------------------------------------------------------------------------------
Path 84: MET Hold Check with Pin right_obstacle_history_reg[2]/CK 
Endpoint:   right_obstacle_history_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: right_obstacle_history_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.356
  Slack Time                    0.403
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      right_obstacle_history_reg[1]  CK ^         -          -      0.000    -0.403  
      right_obstacle_history_reg[1]  CK ^ -> Q ^  SDFFRHQX1  0.356  0.356    -0.047  
      right_obstacle_history_reg[2]  D ^          SDFFRHQX1  0.000  0.356    -0.047  
      -------------------------------------------------------------------------------
Path 85: MET Hold Check with Pin left_obstacle_history_reg[2]/CK 
Endpoint:   left_obstacle_history_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: left_obstacle_history_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.356
  Slack Time                    0.403
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                      Arc          Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      left_obstacle_history_reg[1]  CK ^         -          -      0.000    -0.403  
      left_obstacle_history_reg[1]  CK ^ -> Q ^  SDFFRHQX1  0.356  0.356    -0.047  
      left_obstacle_history_reg[2]  D ^          SDFFRHQX1  0.000  0.356    -0.047  
      ------------------------------------------------------------------------------
Path 86: MET Hold Check with Pin current_speed_out_reg[7]/CK 
Endpoint:   current_speed_out_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[7]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.028
+ Phase Shift                   0.000
= Required Time                 0.028
  Arrival Time                  0.433
  Slack Time                    0.405
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------
      Instance                  Arc          Cell       Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      current_speed_reg[7]      CK ^         -          -      0.000    -0.405  
      current_speed_reg[7]      CK ^ -> Q v  SDFFRHQX2  0.433  0.433    0.028  
      current_speed_out_reg[7]  D v          SDFFRHQX4  0.000  0.433    0.028  
      --------------------------------------------------------------------------
Path 87: MET Hold Check with Pin front_obstacle_history_reg[2]/CK 
Endpoint:   front_obstacle_history_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: front_obstacle_history_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.050
+ Phase Shift                   0.000
= Required Time                -0.050
  Arrival Time                  0.365
  Slack Time                    0.415
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      front_obstacle_history_reg[1]  CK ^         -          -      0.000    -0.415  
      front_obstacle_history_reg[1]  CK ^ -> Q ^  SDFFRHQX1  0.365  0.365    -0.050  
      front_obstacle_history_reg[2]  D ^          SDFFRHQX1  0.000  0.365    -0.050  
      -------------------------------------------------------------------------------
Path 88: MET Hold Check with Pin front_obstacle_history_reg[1]/CK 
Endpoint:   front_obstacle_history_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: front_obstacle_history_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.050
+ Phase Shift                   0.000
= Required Time                -0.050
  Arrival Time                  0.365
  Slack Time                    0.415
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      front_obstacle_history_reg[0]  CK ^         -          -      0.000    -0.415  
      front_obstacle_history_reg[0]  CK ^ -> Q ^  SDFFRHQX1  0.365  0.365    -0.050  
      front_obstacle_history_reg[1]  D ^          SDFFRHQX1  0.000  0.365    -0.050  
      -------------------------------------------------------------------------------
Path 89: MET Hold Check with Pin distance_travelled_out_reg[30]/CK 
Endpoint:   distance_travelled_out_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[30]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
= Required Time                -0.052
  Arrival Time                  0.368
  Slack Time                    0.419
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                        Arc          Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      distance_travelled_reg[30]      CK ^         -          -      0.000    -0.419  
      distance_travelled_reg[30]      CK ^ -> Q ^  SDFFRHQX1  0.368  0.368    -0.052  
      distance_travelled_out_reg[30]  D ^          SDFFRHQX4  0.000  0.368    -0.052  
      --------------------------------------------------------------------------------
Path 90: MET Hold Check with Pin speed_limit_zone_reg_reg[1]/CK 
Endpoint:   speed_limit_zone_reg_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: speed_limit_zone[1]           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.400
  Slack Time                    0.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      ---------------------------------------------------------------------------------------
      Instance                     Arc                    Cell       Delay  Arrival  Required  
                                                                            Time     Time  
      ---------------------------------------------------------------------------------------
      -                            speed_limit_zone[1] v  -          -      0.400    -0.020  
      speed_limit_zone_reg_reg[1]  D v                    SDFFRHQX1  0.000  0.400    -0.020  
      ---------------------------------------------------------------------------------------
Path 91: MET Hold Check with Pin speed_limit_zone_reg_reg[0]/CK 
Endpoint:   speed_limit_zone_reg_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: speed_limit_zone[0]           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.400
  Slack Time                    0.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      ---------------------------------------------------------------------------------------
      Instance                     Arc                    Cell       Delay  Arrival  Required  
                                                                            Time     Time  
      ---------------------------------------------------------------------------------------
      -                            speed_limit_zone[0] v  -          -      0.400    -0.020  
      speed_limit_zone_reg_reg[0]  D v                    SDFFRHQX1  0.000  0.400    -0.020  
      ---------------------------------------------------------------------------------------
Path 92: MET Hold Check with Pin right_obstacle_history_reg[0]/CK 
Endpoint:   right_obstacle_history_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: right_obstacle_detected         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.400
  Slack Time                    0.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      ---------------------------------------------------------------------------------------------
      Instance                       Arc                        Cell       Delay  Arrival  Required  
                                                                                  Time     Time  
      ---------------------------------------------------------------------------------------------
      -                              right_obstacle_detected v  -          -      0.400    -0.020  
      right_obstacle_history_reg[0]  D v                        SDFFRHQX1  0.000  0.400    -0.020  
      ---------------------------------------------------------------------------------------------
Path 93: MET Hold Check with Pin left_obstacle_history_reg[0]/CK 
Endpoint:   left_obstacle_history_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: left_obstacle_detected         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.400
  Slack Time                    0.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      -------------------------------------------------------------------------------------------
      Instance                      Arc                       Cell       Delay  Arrival  Required  
                                                                                Time     Time  
      -------------------------------------------------------------------------------------------
      -                             left_obstacle_detected v  -          -      0.400    -0.020  
      left_obstacle_history_reg[0]  D v                       SDFFRHQX1  0.000  0.400    -0.020  
      -------------------------------------------------------------------------------------------
Path 94: MET Hold Check with Pin lane_clear_right_reg_reg/CK 
Endpoint:   lane_clear_right_reg_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: lane_clear_right           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.400
  Slack Time                    0.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      ---------------------------------------------------------------------------------
      Instance                  Arc                 Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                         lane_clear_right v  -          -      0.400    -0.020  
      lane_clear_right_reg_reg  D v                 SDFFRHQX1  0.000  0.400    -0.020  
      ---------------------------------------------------------------------------------
Path 95: MET Hold Check with Pin lane_clear_left_reg_reg/CK 
Endpoint:   lane_clear_left_reg_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: lane_clear_left           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.400
  Slack Time                    0.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      -------------------------------------------------------------------------------
      Instance                 Arc                Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                        lane_clear_left v  -          -      0.400    -0.020  
      lane_clear_left_reg_reg  D v                SDFFRHQX1  0.000  0.400    -0.020  
      -------------------------------------------------------------------------------
Path 96: MET Hold Check with Pin front_obstacle_slow_reg_reg/CK 
Endpoint:   front_obstacle_slow_reg_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: front_obstacle_slow           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.400
  Slack Time                    0.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      ---------------------------------------------------------------------------------------
      Instance                     Arc                    Cell       Delay  Arrival  Required  
                                                                            Time     Time  
      ---------------------------------------------------------------------------------------
      -                            front_obstacle_slow v  -          -      0.400    -0.020  
      front_obstacle_slow_reg_reg  D v                    SDFFRHQX1  0.000  0.400    -0.020  
      ---------------------------------------------------------------------------------------
Path 97: MET Hold Check with Pin front_obstacle_history_reg[0]/CK 
Endpoint:   front_obstacle_history_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: front_obstacle_detected         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.400
  Slack Time                    0.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      ---------------------------------------------------------------------------------------------
      Instance                       Arc                        Cell       Delay  Arrival  Required  
                                                                                  Time     Time  
      ---------------------------------------------------------------------------------------------
      -                              front_obstacle_detected v  -          -      0.400    -0.020  
      front_obstacle_history_reg[0]  D v                        SDFFRHQX1  0.000  0.400    -0.020  
      ---------------------------------------------------------------------------------------------
Path 98: MET Hold Check with Pin destination_reached_reg_reg/CK 
Endpoint:   destination_reached_reg_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: destination_reached           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                -0.020
  Arrival Time                  0.400
  Slack Time                    0.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      ---------------------------------------------------------------------------------------
      Instance                     Arc                    Cell       Delay  Arrival  Required  
                                                                            Time     Time  
      ---------------------------------------------------------------------------------------
      -                            destination_reached v  -          -      0.400    -0.020  
      destination_reached_reg_reg  D v                    SDFFRHQX1  0.000  0.400    -0.020  
      ---------------------------------------------------------------------------------------
Path 99: MET Hold Check with Pin total_power_consumed_reg[31]/CK 
Endpoint:   total_power_consumed_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[31]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.023
+ Phase Shift                   0.000
= Required Time                 0.023
  Arrival Time                  0.443
  Slack Time                    0.420
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------------------
      Instance                          Arc          Cell       Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      total_power_consumed_reg[31]      CK ^         -          -      0.000    -0.420  
      total_power_consumed_reg[31]      CK ^ -> Q ^  SDFFRHQX1  0.356  0.356    -0.064  
      csa_tree_add_158_58_groupi/g3985  A0 ^ -> Y v  OAI21X1    0.087  0.443    0.023  
      total_power_consumed_reg[31]      D v          SDFFRHQX1  0.000  0.443    0.023  
      ----------------------------------------------------------------------------------
Path 100: MET Hold Check with Pin distance_travelled_out_reg[5]/CK 
Endpoint:   distance_travelled_out_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[5]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
= Required Time                -0.052
  Arrival Time                  0.369
  Slack Time                    0.421
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                       Arc          Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[5]      CK ^         -          -      0.000    -0.421  
      distance_travelled_reg[5]      CK ^ -> Q ^  SDFFRHQX1  0.369  0.369    -0.052  
      distance_travelled_out_reg[5]  D ^          SDFFRHQX4  0.000  0.369    -0.052  
      -------------------------------------------------------------------------------

