# Ignore ModelSim work directories
**/work/

# Ignore ModelSim waveform log file
**/vsim.wlf

Verilog/get_info.py
Verilog/get_text.py