
*** Running vivado
    with args -log design_1_order_book_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_order_book_0_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Jun  1 15:33:28 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_order_book_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 620.344 ; gain = 191.238
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/fast_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/order_book_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/threshold_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/microblaze_to_switch_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/udp_hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_order_book_0_0
Command: synth_design -top design_1_order_book_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 572
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1332.344 ; gain = 468.754
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_order_book_0_0' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ip/design_1_order_book_0_0/synth/design_1_order_book_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'order_book' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book.v:9]
INFO: [Synth 8-6157] synthesizing module 'order_book_hole_lvl_bid_RAM_AUTO_1R1W' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_hole_lvl_bid_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './order_book_hole_lvl_bid_RAM_AUTO_1R1W.dat' is read successfully [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_hole_lvl_bid_RAM_AUTO_1R1W.v:31]
INFO: [Synth 8-6155] done synthesizing module 'order_book_hole_lvl_bid_RAM_AUTO_1R1W' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_hole_lvl_bid_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'order_book_hole_idx_bid_RAM_AUTO_1R1W' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_hole_idx_bid_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './order_book_hole_idx_bid_RAM_AUTO_1R1W.dat' is read successfully [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_hole_idx_bid_RAM_AUTO_1R1W.v:31]
INFO: [Synth 8-6155] done synthesizing module 'order_book_hole_idx_bid_RAM_AUTO_1R1W' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_hole_idx_bid_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'order_book_log_rom_ROM_AUTO_1R' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_log_rom_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './order_book_log_rom_ROM_AUTO_1R.dat' is read successfully [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_log_rom_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'order_book_log_rom_ROM_AUTO_1R' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_log_rom_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_727_bkb' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_727_bkb.v:7]
INFO: [Synth 8-3876] $readmem data file './order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_727_bkb.dat' is read successfully [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_727_bkb.v:31]
INFO: [Synth 8-6155] done synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_727_bkb' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_727_bkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_755_cud' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_755_cud.v:7]
INFO: [Synth 8-3876] $readmem data file './order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_755_cud.dat' is read successfully [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_755_cud.v:31]
INFO: [Synth 8-6155] done synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_755_cud' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_755_cud.v:7]
INFO: [Synth 8-6157] synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_671_eOg' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_671_eOg.v:7]
INFO: [Synth 8-3876] $readmem data file './order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_671_eOg.dat' is read successfully [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_671_eOg.v:31]
INFO: [Synth 8-6155] done synthesizing module 'order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_671_eOg' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_671_eOg.v:7]
INFO: [Synth 8-6157] synthesizing module 'order_book_order_book_Pipeline_ASK_PUSH_LOOP2' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:9]
INFO: [Synth 8-6157] synthesizing module 'order_book_sparsemux_9_2_8_1_1' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_sparsemux_9_2_8_1_1.v:9]
INFO: [Synth 8-226] default block is never used [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_sparsemux_9_2_8_1_1.v:55]
INFO: [Synth 8-6155] done synthesizing module 'order_book_sparsemux_9_2_8_1_1' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_sparsemux_9_2_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'order_book_sparsemux_13_3_8_1_1' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_sparsemux_13_3_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'order_book_sparsemux_13_3_8_1_1' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_sparsemux_13_3_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'order_book_sparsemux_9_2_3_1_1' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_sparsemux_9_2_3_1_1.v:9]
INFO: [Synth 8-226] default block is never used [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_sparsemux_9_2_3_1_1.v:55]
INFO: [Synth 8-6155] done synthesizing module 'order_book_sparsemux_9_2_3_1_1' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_sparsemux_9_2_3_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'order_book_sparsemux_13_3_3_1_1' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_sparsemux_13_3_3_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'order_book_sparsemux_13_3_3_1_1' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_sparsemux_13_3_3_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'order_book_bitselect_1ns_32ns_32s_1_1_1' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_bitselect_1ns_32ns_32s_1_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'order_book_bitselect_1ns_32ns_32s_1_1_1' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_bitselect_1ns_32ns_32s_1_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'order_book_sparsemux_9_2_16_1_1' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_sparsemux_9_2_16_1_1.v:9]
INFO: [Synth 8-226] default block is never used [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_sparsemux_9_2_16_1_1.v:55]
INFO: [Synth 8-6155] done synthesizing module 'order_book_sparsemux_9_2_16_1_1' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_sparsemux_9_2_16_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'order_book_sparsemux_13_3_16_1_1' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_sparsemux_13_3_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'order_book_sparsemux_13_3_16_1_1' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_sparsemux_13_3_16_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'order_book_flow_control_loop_pipe_sequential_init' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'order_book_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'order_book_order_book_Pipeline_ASK_PUSH_LOOP2' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP2.v:9]
INFO: [Synth 8-6157] synthesizing module 'order_book_order_book_Pipeline_ASK_PUSH_LOOP' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'order_book_order_book_Pipeline_ASK_PUSH_LOOP' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_order_book_Pipeline_ASK_PUSH_LOOP.v:9]
INFO: [Synth 8-6157] synthesizing module 'order_book_order_book_Pipeline_BID_PUSH_LOOP1' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_order_book_Pipeline_BID_PUSH_LOOP1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'order_book_order_book_Pipeline_BID_PUSH_LOOP1' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_order_book_Pipeline_BID_PUSH_LOOP1.v:9]
INFO: [Synth 8-6157] synthesizing module 'order_book_order_book_Pipeline_BID_PUSH_LOOP' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_order_book_Pipeline_BID_PUSH_LOOP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'order_book_order_book_Pipeline_BID_PUSH_LOOP' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_order_book_Pipeline_BID_PUSH_LOOP.v:9]
INFO: [Synth 8-6157] synthesizing module 'order_book_control_s_axi' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_control_s_axi.v:181]
INFO: [Synth 8-6155] done synthesizing module 'order_book_control_s_axi' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'order_book_regslice_both' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'order_book_regslice_both' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'order_book_regslice_both__parameterized0' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'order_book_regslice_both__parameterized0' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'order_book_regslice_both__parameterized1' [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'order_book_regslice_both__parameterized1' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'order_book' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_order_book_0_0' (0#1) [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ip/design_1_order_book_0_0/synth/design_1_order_book_0_0.v:53]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element waddr_reg was removed.  [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book_control_s_axi.v:138]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port AWADDR[5] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[4] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[3] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[2] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[7] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[1] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[0] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[0] in module order_book_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_671_eOg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_727_bkb is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module order_book_order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_755_cud is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module order_book_hole_idx_bid_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module order_book_hole_lvl_bid_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module order_book_log_rom_ROM_AUTO_1R is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1911.211 ; gain = 1047.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1911.211 ; gain = 1047.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1911.211 ; gain = 1047.621
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.691 . Memory (MB): peak = 1911.211 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ip/design_1_order_book_0_0/constraints/order_book_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ip/design_1_order_book_0_0/constraints/order_book_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.runs/design_1_order_book_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.runs/design_1_order_book_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1970.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1974.430 ; gain = 1110.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1974.430 ; gain = 1110.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.runs/design_1_order_book_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1974.430 ; gain = 1110.840
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'order_book_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'order_book_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'order_book_regslice_both'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'order_book_regslice_both__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'order_book_regslice_both__parameterized1'
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_50_reg_35542_reg' and it is trimmed from '32' to '7' bits. [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book.v:19054]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln244_1_reg_31679_reg' and it is trimmed from '32' to '7' bits. [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book.v:19301]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln244_reg_29417_reg' and it is trimmed from '31' to '7' bits. [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book.v:19276]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln34_51_reg_30934_reg' and it is trimmed from '32' to '7' bits. [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book.v:19251]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln130_1_reg_36279_reg' and it is trimmed from '32' to '7' bits. [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book.v:19104]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln130_reg_34041_reg' and it is trimmed from '31' to '7' bits. [c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.gen/sources_1/bd/design_1/ipshared/c960/hdl/verilog/order_book.v:19079]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7082] The signal ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'order_book_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'order_book_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'order_book_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'order_book_regslice_both__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'order_book_regslice_both__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1974.430 ; gain = 1110.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 26    
	   3 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 4     
	   3 Input    8 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	              128 Bit    Registers := 5     
	               64 Bit    Registers := 7     
	               32 Bit    Registers := 89    
	               31 Bit    Registers := 8     
	               16 Bit    Registers := 522   
	                8 Bit    Registers := 253   
	                7 Bit    Registers := 14    
	                6 Bit    Registers := 16    
	                4 Bit    Registers := 40    
	                3 Bit    Registers := 287   
	                2 Bit    Registers := 48    
	                1 Bit    Registers := 314   
+---RAMs : 
	              768 Bit	(128 X 6 bit)          RAMs := 4     
	              256 Bit	(16 X 16 bit)          RAMs := 224   
	              256 Bit	(128 X 2 bit)          RAMs := 4     
	              128 Bit	(16 X 8 bit)          RAMs := 112   
	               48 Bit	(16 X 3 bit)          RAMs := 112   
+---Muxes : 
	   2 Input  181 Bit        Muxes := 7     
	   2 Input  179 Bit        Muxes := 1     
	   2 Input  178 Bit        Muxes := 1     
	   2 Input  177 Bit        Muxes := 1     
	   2 Input  176 Bit        Muxes := 2     
	   2 Input  175 Bit        Muxes := 1     
	   2 Input  174 Bit        Muxes := 1     
	   2 Input  173 Bit        Muxes := 1     
	   2 Input  171 Bit        Muxes := 1     
	   2 Input  151 Bit        Muxes := 1     
	   2 Input  148 Bit        Muxes := 1     
	   2 Input  136 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 2     
	   2 Input  115 Bit        Muxes := 2     
	   2 Input  111 Bit        Muxes := 1     
	   3 Input  101 Bit        Muxes := 1     
	   2 Input  100 Bit        Muxes := 1     
	   2 Input   92 Bit        Muxes := 1     
	   2 Input   91 Bit        Muxes := 1     
	   2 Input   90 Bit        Muxes := 2     
	   2 Input   89 Bit        Muxes := 1     
	   2 Input   88 Bit        Muxes := 1     
	   2 Input   87 Bit        Muxes := 1     
	   2 Input   85 Bit        Muxes := 3     
	   2 Input   84 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 9     
	   2 Input   61 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 51    
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 4     
	   4 Input   31 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 296   
	   4 Input   16 Bit        Muxes := 48    
	   3 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 24    
	   2 Input    8 Bit        Muxes := 170   
	   2 Input    7 Bit        Muxes := 25    
	   2 Input    6 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 791   
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 153   
	   4 Input    3 Bit        Muxes := 24    
	   3 Input    3 Bit        Muxes := 1     
	 129 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 30    
	   2 Input    2 Bit        Muxes := 70    
	   2 Input    1 Bit        Muxes := 892   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port sel[31] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[30] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[29] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[28] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[27] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[26] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[25] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[24] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[23] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[22] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[21] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[20] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[19] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[18] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[17] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[16] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[15] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[14] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[13] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[12] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[11] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[10] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[9] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[8] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[7] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[6] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[5] in module order_book_bitselect_1ns_32ns_32s_1_1_1__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[31] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[30] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[29] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[28] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[27] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[26] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[25] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[24] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[23] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[22] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[21] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[20] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[19] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[18] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[17] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[16] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[15] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[14] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[13] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[12] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[11] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[10] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[9] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[8] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel[7] in module order_book_bitselect_1ns_32ns_32s_1_1_1__2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_727_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_755_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_671_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_756_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_757_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_758_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_759_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_760_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_761_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_762_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_763_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_764_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_765_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_766_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_767_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_768_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_769_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_770_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_771_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_772_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_773_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_774_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_775_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_776_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_777_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_778_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_700_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_701_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_702_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_705_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_706_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_707_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_708_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_709_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_710_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_722_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_672_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_673_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_674_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_675_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_676_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_677_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_678_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_679_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_680_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_681_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_682_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_683_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_684_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_685_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_686_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_687_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_688_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_689_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_690_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_691_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_692_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_693_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_694_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_728_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_729_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_730_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_733_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_734_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_735_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_736_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_737_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_738_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_743_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_744_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_745_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_746_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_747_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_748_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_749_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_750_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_695_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_696_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_697_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_698_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_503_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_531_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_447_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_532_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_533_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_534_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_535_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_536_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_537_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_538_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_539_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_540_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_541_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_542_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_543_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_544_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_545_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Common 17-14] Message 'Synth 8-7082' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7082' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_4116_reg_27933_reg[0]' (FDE) to 'offset_78_reg_27919_reg[0]'
INFO: [Synth 8-3886] merging instance 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3844_reg_28703_reg[0]' (FDE) to 'offset_79_reg_28689_reg[0]'
INFO: [Synth 8-3886] merging instance 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3444_reg_30214_reg[0]' (FDE) to 'offset_76_reg_30200_reg[0]'
INFO: [Synth 8-3886] merging instance 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3572_reg_30964_reg[0]' (FDE) to 'offset_77_reg_30950_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1851_reg_3232_reg[0]' (FDE) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/zext_ln362_reg_3132_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1851_reg_3232_pp0_iter1_reg_reg[0]' (FDE) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1755_reg_3812_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1851_reg_3232_reg[1]' (FDE) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/zext_ln362_reg_3132_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1851_reg_3232_pp0_iter1_reg_reg[1]' (FDE) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1755_reg_3812_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1851_reg_3232_reg[2]' (FDE) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/zext_ln362_reg_3132_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1851_reg_3232_pp0_iter1_reg_reg[2]' (FDE) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1755_reg_3812_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1851_reg_3232_reg[3]' (FDE) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/zext_ln362_reg_3132_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1851_reg_3232_pp0_iter1_reg_reg[3]' (FDE) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1755_reg_3812_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/zext_ln362_reg_3308_reg[0]' (FDE) to 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1275_reg_3456_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/zext_ln362_reg_3308_pp0_iter1_reg_reg[0]' (FDE) to 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1155_reg_3740_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1155_reg_3740_reg[0]' (FDE) to 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1275_reg_3456_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1131_reg_4132_reg[0]' (FDE) to 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1155_reg_3740_pp0_iter2_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1155_reg_3740_pp0_iter2_reg_reg[0]' (FDE) to 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1275_reg_3456_pp0_iter2_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/zext_ln362_reg_3308_reg[1]' (FDE) to 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1275_reg_3456_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/zext_ln362_reg_3308_pp0_iter1_reg_reg[1]' (FDE) to 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1155_reg_3740_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1155_reg_3740_reg[1]' (FDE) to 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1275_reg_3456_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1131_reg_4132_reg[1]' (FDE) to 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1155_reg_3740_pp0_iter2_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1155_reg_3740_pp0_iter2_reg_reg[1]' (FDE) to 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1275_reg_3456_pp0_iter2_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/zext_ln362_reg_3308_reg[2]' (FDE) to 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1275_reg_3456_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/zext_ln362_reg_3308_pp0_iter1_reg_reg[2]' (FDE) to 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1155_reg_3740_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1155_reg_3740_reg[2]' (FDE) to 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1275_reg_3456_pp0_iter1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1131_reg_4132_reg[2]' (FDE) to 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1155_reg_3740_pp0_iter2_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1155_reg_3740_pp0_iter2_reg_reg[2]' (FDE) to 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1275_reg_3456_pp0_iter2_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/zext_ln362_reg_3308_reg[3]' (FDE) to 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1275_reg_3456_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/zext_ln362_reg_3308_pp0_iter1_reg_reg[3]' (FDE) to 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1155_reg_3740_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1155_reg_3740_reg[3]' (FDE) to 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1275_reg_3456_pp0_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1131_reg_4132_reg[3]' (FDE) to 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1155_reg_3740_pp0_iter2_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1155_reg_3740_pp0_iter2_reg_reg[3]' (FDE) to 'grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1275_reg_3456_pp0_iter2_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_order_book_Pipeline_BID_PUSH_LOOP_fu_16347/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_order_book_Pipeline_ASK_PUSH_LOOP_fu_15930/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3315_reg_32573_reg[0]' (FDE) to 'offset_74_reg_32559_reg[0]'
INFO: [Synth 8-3886] merging instance 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3043_reg_33335_reg[0]' (FDE) to 'offset_75_reg_33321_reg[0]'
INFO: [Synth 8-3886] merging instance 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2643_reg_34830_reg[0]' (FDE) to 'offset_72_reg_34816_reg[0]'
INFO: [Synth 8-3886] merging instance 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_2771_reg_35572_reg[0]' (FDE) to 'offset_73_reg_35558_reg[0]'
INFO: [Synth 8-7067] Removed DRAM instance i_12/i_0/hole_lvl_ask_remove_U/ram_reg_0_127_0_0 from module extram__26 due to constant propagation
INFO: [Synth 8-3886] merging instance 'add_ln240_3_reg_29411_reg[0]' (FDE) to 'zext_ln244_reg_29417_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln240_4_reg_31673_reg[0]' (FDE) to 'zext_ln244_1_reg_31679_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln240_3_reg_29411_reg[1]' (FDE) to 'zext_ln244_reg_29417_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln240_4_reg_31673_reg[1]' (FDE) to 'zext_ln244_1_reg_31679_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln240_3_reg_29411_reg[2]' (FDE) to 'zext_ln244_reg_29417_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln240_4_reg_31673_reg[2]' (FDE) to 'zext_ln244_1_reg_31679_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln240_3_reg_29411_reg[3]' (FDE) to 'zext_ln244_reg_29417_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln240_4_reg_31673_reg[3]' (FDE) to 'zext_ln244_1_reg_31679_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln240_3_reg_29411_reg[4]' (FDE) to 'zext_ln244_reg_29417_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln240_4_reg_31673_reg[4]' (FDE) to 'zext_ln244_1_reg_31679_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln240_3_reg_29411_reg[5]' (FDE) to 'zext_ln244_reg_29417_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln240_4_reg_31673_reg[5]' (FDE) to 'zext_ln244_1_reg_31679_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln240_3_reg_29411_reg[6]' (FDE) to 'zext_ln244_reg_29417_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln240_4_reg_31673_reg[6]' (FDE) to 'zext_ln244_1_reg_31679_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_12/\hole_lvl_ask_remove_U/q0_reg[0] )
INFO: [Synth 8-7067] Removed DRAM instance i_12/i_0/hole_lvl_ask_remove_U/ram_reg_0_127_0_0 from module extram__26 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_16/i_0/hole_lvl_bid_remove_U/ram_reg_0_127_0_0 from module extram__29 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_17/i_0/hole_lvl_bid_U/ram_reg_0_127_0_0 from module extram__31 due to constant propagation
INFO: [Synth 8-3886] merging instance 'add_ln126_2_reg_35536_reg[6]' (FDE) to 'zext_ln34_50_reg_35542_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln126_2_reg_35536_reg[5]' (FDE) to 'zext_ln34_50_reg_35542_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln126_2_reg_35536_reg[4]' (FDE) to 'zext_ln34_50_reg_35542_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln126_2_reg_35536_reg[3]' (FDE) to 'zext_ln34_50_reg_35542_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln126_2_reg_35536_reg[2]' (FDE) to 'zext_ln34_50_reg_35542_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln126_2_reg_35536_reg[1]' (FDE) to 'zext_ln34_50_reg_35542_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln126_2_reg_35536_reg[0]' (FDE) to 'zext_ln34_50_reg_35542_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln125_6_reg_33309_reg[5]' (FDE) to 'zext_ln34_48_reg_33315_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln125_6_reg_33309_reg[4]' (FDE) to 'zext_ln34_48_reg_33315_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln125_6_reg_33309_reg[3]' (FDE) to 'zext_ln34_48_reg_33315_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln125_6_reg_33309_reg[2]' (FDE) to 'zext_ln34_48_reg_33315_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln125_6_reg_33309_reg[1]' (FDE) to 'zext_ln34_48_reg_33315_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln125_6_reg_33309_reg[0]' (FDE) to 'zext_ln34_48_reg_33315_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln125_6_reg_33309_reg[6]' (FDE) to 'zext_ln34_48_reg_33315_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln126_3_reg_34035_reg[0]' (FDE) to 'zext_ln130_reg_34041_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln126_4_reg_36273_reg[0]' (FDE) to 'zext_ln130_1_reg_36279_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln126_3_reg_34035_reg[1]' (FDE) to 'zext_ln130_reg_34041_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln126_4_reg_36273_reg[1]' (FDE) to 'zext_ln130_1_reg_36279_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln126_3_reg_34035_reg[2]' (FDE) to 'zext_ln130_reg_34041_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln126_4_reg_36273_reg[2]' (FDE) to 'zext_ln130_1_reg_36279_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln126_3_reg_34035_reg[3]' (FDE) to 'zext_ln130_reg_34041_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln126_4_reg_36273_reg[3]' (FDE) to 'zext_ln130_1_reg_36279_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln126_3_reg_34035_reg[4]' (FDE) to 'zext_ln130_reg_34041_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln126_4_reg_36273_reg[4]' (FDE) to 'zext_ln130_1_reg_36279_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln126_3_reg_34035_reg[5]' (FDE) to 'zext_ln130_reg_34041_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln126_4_reg_36273_reg[5]' (FDE) to 'zext_ln130_1_reg_36279_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln126_3_reg_34035_reg[6]' (FDE) to 'zext_ln130_reg_34041_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln126_4_reg_36273_reg[6]' (FDE) to 'zext_ln130_1_reg_36279_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\hole_lvl_bid_U/q0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_16/\hole_lvl_bid_remove_U/q0_reg[0] )
INFO: [Synth 8-7067] Removed DRAM instance i_16/i_0/hole_lvl_bid_remove_U/ram_reg_0_127_0_0 from module extram__29 due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-7082' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance i_6_163/i_6_0/hole_lvl_ask_U/ram_reg_0_127_0_0 from module extram__350 due to constant propagation
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_15720/zext_ln362_reg_3132_reg[0]' (FDE) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_15720/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1563_reg_3232_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_15720/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1467_reg_3812_reg[0]' (FDE) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_15720/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1563_reg_3232_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_15720/zext_ln362_reg_3132_reg[1]' (FDE) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_15720/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1563_reg_3232_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_15720/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1467_reg_3812_reg[1]' (FDE) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_15720/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1563_reg_3232_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_15720/zext_ln362_reg_3132_reg[2]' (FDE) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_15720/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1563_reg_3232_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_15720/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1467_reg_3812_reg[2]' (FDE) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_15720/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1563_reg_3232_pp0_iter1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_15720/zext_ln362_reg_3132_reg[3]' (FDE) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_15720/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1563_reg_3232_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_15720/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1467_reg_3812_reg[3]' (FDE) to 'grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_15720/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1563_reg_3232_pp0_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3716_reg_31699_reg[0]' (FDE) to 'offset_82_reg_31685_reg[0]'
INFO: [Synth 8-3886] merging instance 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_3988_reg_29437_reg[0]' (FDE) to 'offset_83_reg_29423_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln240_2_reg_30928_reg[6]' (FDE) to 'zext_ln34_51_reg_30934_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln240_2_reg_30928_reg[5]' (FDE) to 'zext_ln34_51_reg_30934_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln240_2_reg_30928_reg[4]' (FDE) to 'zext_ln34_51_reg_30934_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln240_2_reg_30928_reg[3]' (FDE) to 'zext_ln34_51_reg_30934_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln240_2_reg_30928_reg[2]' (FDE) to 'zext_ln34_51_reg_30934_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln240_2_reg_30928_reg[1]' (FDE) to 'zext_ln34_51_reg_30934_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln240_2_reg_30928_reg[0]' (FDE) to 'zext_ln34_51_reg_30934_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln239_6_reg_28677_reg[5]' (FDE) to 'zext_ln34_49_reg_28683_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln239_6_reg_28677_reg[4]' (FDE) to 'zext_ln34_49_reg_28683_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln239_6_reg_28677_reg[3]' (FDE) to 'zext_ln34_49_reg_28683_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln239_6_reg_28677_reg[2]' (FDE) to 'zext_ln34_49_reg_28683_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln239_6_reg_28677_reg[1]' (FDE) to 'zext_ln34_49_reg_28683_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (control_s_axi_U/\int_top_ask_id_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (control_s_axi_U/\int_top_bid_id_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_order_book_Pipeline_ASK_PUSH_LOOP2_fu_15720/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6_163/\hole_lvl_ask_U/q0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_4180_reg_28255_reg[3] )
INFO: [Synth 8-7067] Removed DRAM instance i_6_163/i_6_0/hole_lvl_ask_U/ram_reg_0_127_0_0 from module extram__350 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (control_s_axi_U/\rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module order_book_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module order_book_control_s_axi.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_order_book_Pipeline_BID_PUSH_LOOP1_fu_16137/ap_done_reg_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:28 . Memory (MB): peak = 1974.430 ; gain = 1110.840
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 392, Available = 280. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------+----------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object                                                                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+----------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_454_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_455_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_456_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_457_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_458_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_459_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_460_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_461_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_462_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_463_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_464_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_465_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_466_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_467_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_468_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_469_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_470_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_504_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_505_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_506_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_507_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_508_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_509_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_510_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_511_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_515_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_516_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_517_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_518_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_524_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_476_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_477_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_478_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_481_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_482_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_483_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_487_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_488_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_489_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_490_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_491_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_492_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_493_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_494_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_497_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_498_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_471_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_472_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_473_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_474_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB1 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_782_U/ram_reg | 16 x 8(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB1 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_781_U/ram_reg | 16 x 8(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB1 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_780_U/ram_reg | 16 x 8(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB1 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_779_U/ram_reg | 16 x 8(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB1 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_742_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB1 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_741_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB1 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_740_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB1 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB1 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_714_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB1 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_713_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB1 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB1 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_711_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_587_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_502_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_558_U/ram_reg | 16 x 8(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_501_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_557_U/ram_reg | 16 x 8(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_500_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_556_U/ram_reg | 16 x 8(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_499_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_555_U/ram_reg | 16 x 8(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_486_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_485_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_484_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_480_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_479_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_514_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_513_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_512_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_475_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_56_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_57_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_58_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_59_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB3 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_83_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB3 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_732_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB3 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_731_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB3 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_721_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB3 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_720_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB3 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_719_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB3 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_718_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB3 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_717_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB3 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_716_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB3 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_715_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB3 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_704_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB3 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_703_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB3 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_699_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB4 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_496_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB4 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_495_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB4 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_526_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB4 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_525_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB4 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_523_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB4 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_522_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB4 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_521_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB4 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_520_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB4 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB4 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_726_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB4 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_725_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB4 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_724_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB4 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_723_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_586_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_614_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_642_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_585_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_613_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_641_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_584_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_612_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_640_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_583_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_611_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_639_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_610_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_609_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_608_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_607_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_606_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_605_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_604_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_603_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_602_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_601_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_600_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_599_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_598_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_597_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_596_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_595_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_594_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_593_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_592_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_591_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_590_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_589_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_588_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_638_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_637_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_636_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_635_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_634_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_633_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_632_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_631_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_630_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_629_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_628_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_627_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_626_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_625_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_624_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_623_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_622_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_621_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_620_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_619_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_618_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_617_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_616_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_582_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_581_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_580_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_579_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_578_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_577_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_576_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_575_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_574_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_573_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_572_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_571_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_570_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_569_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_568_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_567_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_566_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_565_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_564_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_563_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_562_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_561_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_560_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_559_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_615_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_530_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_529_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_528_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_527_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_84_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_28_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_85_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_29_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_86_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_30_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_87_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_31_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_32_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_33_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_34_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_35_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_36_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_37_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_38_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_39_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_40_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_41_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_42_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_43_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_44_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_45_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_46_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_47_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_48_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_49_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_50_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_51_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_52_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_53_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_54_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_88_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_89_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_90_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_91_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_92_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_93_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_94_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_95_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_96_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_97_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_98_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_99_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_794_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_793_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_792_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_791_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_790_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_789_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_788_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_787_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_786_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_785_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_784_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_60_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_61_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_62_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_63_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_64_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_65_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_66_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_67_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_68_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_69_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_70_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_71_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_72_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_73_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_74_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_75_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_76_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_77_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_78_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_79_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_80_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_81_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_82_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_783_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_55_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_754_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_753_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_752_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_751_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+----------------+----------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------+----------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name     | RTL Object                                                                             | Inference | Size (Depth x Width) | Primitives     | 
+----------------+----------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|order_book__GB0 | hole_idx_bid_U/ram_reg                                                                 | Implied   | 128 x 6              | RAM128X1S x 6  | 
|order_book__GB0 | hole_idx_ask_U/ram_reg                                                                 | Implied   | 128 x 6              | RAM128X1S x 6  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_727_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_755_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_671_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_756_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_757_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_758_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_759_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_760_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_761_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_762_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_763_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_764_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_765_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_766_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_767_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_768_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_769_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_770_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_771_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_772_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_773_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_774_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_775_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_776_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_777_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_778_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_700_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_701_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_702_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_705_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_706_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_707_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_708_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_709_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_710_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_722_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_672_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_673_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_674_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_675_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_676_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_677_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_678_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_679_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_680_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_681_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_682_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_683_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_684_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_685_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_686_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_687_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_688_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_689_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_690_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_691_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_692_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_693_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_694_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_728_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_729_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_730_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_733_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_734_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_735_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_736_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_737_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_738_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_743_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_744_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_745_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_746_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_747_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_748_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_749_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_750_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_695_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_696_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_697_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_698_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_503_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_531_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_447_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_532_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_533_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_534_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_535_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_536_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_537_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_538_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_539_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_540_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_541_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_542_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_543_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_544_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_545_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_546_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_547_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_549_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_550_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_551_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_552_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_553_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_554_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_448_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_449_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_450_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_451_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_452_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_453_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|order_book__GB1 | hole_lvl_ask_remove_U/ram_reg                                                          | Implied   | 128 x 2              | RAM128X1S x 2  | 
|order_book__GB4 | hole_lvl_bid_remove_U/ram_reg                                                          | Implied   | 128 x 2              | RAM128X1S x 2  | 
|order_book__GB4 | hole_lvl_bid_U/ram_reg                                                                 | Implied   | 128 x 2              | RAM128X1S x 2  | 
|order_book__GB5 | hole_idx_ask_remove_U/ram_reg                                                          | Implied   | 128 x 6              | RAM128X1S x 6  | 
|order_book__GB5 | hole_lvl_ask_U/ram_reg                                                                 | Implied   | 128 x 2              | RAM128X1S x 2  | 
|order_book__GB6 | hole_idx_bid_remove_U/ram_reg                                                          | Implied   | 128 x 6              | RAM128X1S x 6  | 
+----------------+----------------------------------------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:35 . Memory (MB): peak = 1974.430 ; gain = 1110.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:04 ; elapsed = 00:03:26 . Memory (MB): peak = 2410.457 ; gain = 1546.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------+----------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object                                                                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+----------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|order_book__GB1 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_782_U/ram_reg | 16 x 8(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB1 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_781_U/ram_reg | 16 x 8(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB1 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_780_U/ram_reg | 16 x 8(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB1 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_779_U/ram_reg | 16 x 8(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB1 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_742_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB1 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_741_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB1 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_740_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB1 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB1 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_714_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB1 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_713_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB1 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB1 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_711_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB3 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_699_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB3 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_83_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB3 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_732_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB3 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_731_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB3 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_718_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB3 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_717_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB3 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_716_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB3 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_715_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB3 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_704_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB3 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_703_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_530_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_529_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_528_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_527_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_516_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_524_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_488_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_471_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_472_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_473_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_474_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB4 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_496_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_56_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_57_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_58_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_59_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_610_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_609_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_608_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_607_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_606_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_605_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_604_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_603_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_602_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_601_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_600_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_599_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_598_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_597_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_596_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_595_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_594_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_593_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_592_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_591_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_590_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_589_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_588_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_638_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_637_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_636_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_635_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_634_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_633_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_632_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_631_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_630_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_629_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_628_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_627_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_626_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_625_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_624_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_623_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_622_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_621_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_620_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_619_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_618_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_617_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_616_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_582_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_581_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_580_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_579_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_578_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_577_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_576_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_575_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_574_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_573_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_572_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_571_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_570_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_569_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_568_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_567_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_566_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_565_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_564_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_563_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_562_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_561_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_560_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_559_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_615_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB3 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_721_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB3 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_720_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB3 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_719_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_32_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_33_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_34_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_35_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_36_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_37_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_38_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_39_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_40_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_41_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_42_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_43_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_44_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_45_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_46_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_47_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_48_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_49_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_50_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_51_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_52_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_53_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_54_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_88_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_89_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_90_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_91_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_92_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_93_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_94_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_95_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_96_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_97_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_98_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_99_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_794_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_793_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_792_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_791_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_786_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_785_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_784_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_60_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_61_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_62_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_63_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_64_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_65_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_66_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_67_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_68_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_69_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_70_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_71_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_72_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_73_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_74_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_75_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_76_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_77_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_78_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_79_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_80_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_81_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_82_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_783_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_55_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_459_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_460_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_462_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_463_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_464_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_465_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_466_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_468_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_790_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_789_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_788_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_787_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_502_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_558_U/ram_reg | 16 x 8(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_501_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_557_U/ram_reg | 16 x 8(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_500_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_556_U/ram_reg | 16 x 8(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_499_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_555_U/ram_reg | 16 x 8(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_586_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_614_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_642_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_585_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_613_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_641_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_584_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_612_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_640_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_583_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_611_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB5 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_639_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_587_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_486_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_485_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_484_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_514_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_513_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_512_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_480_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_479_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_507_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB2 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_475_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_454_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_455_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_456_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_457_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_458_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_504_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_505_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_506_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_508_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_509_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_510_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_511_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_476_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_477_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_478_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_481_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_482_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_483_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_497_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_498_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB4 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_526_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB4 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_525_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_28_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_29_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_30_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_31_U/ram_reg  | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_754_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_753_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_752_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_751_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_461_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_467_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_469_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_470_U/ram_reg | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_515_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_517_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_518_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_487_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_489_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_490_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_491_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_492_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_493_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB0 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_494_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB4 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_495_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB4 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_523_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB4 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_522_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB4 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_521_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB4 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_520_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB4 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB4 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_726_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB4 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_725_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB4 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_724_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB4 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_723_U/ram_reg | 16 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_84_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_85_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_86_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
|order_book__GB6 | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_87_U/ram_reg  | 16 x 3(READ_FIRST)     | W | R |                        |   |   | Port A           | 1      | 0      | 
+----------------+----------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+----------------+----------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name     | RTL Object                                                                             | Inference | Size (Depth x Width) | Primitives     | 
+----------------+----------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|order_book__GB1 | hole_lvl_ask_remove_U/ram_reg                                                          | Implied   | 128 x 2              | RAM128X1S x 2  | 
|order_book__GB5 | hole_lvl_ask_U/ram_reg                                                                 | Implied   | 128 x 2              | RAM128X1S x 2  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_773_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_774_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_722_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_689_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_690_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_728_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_733_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_747_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_748_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_749_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_750_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_727_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_755_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_671_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_756_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_757_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_758_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_759_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_760_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_761_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_762_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_763_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_764_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_765_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_766_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_771_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_772_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_775_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_776_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_777_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_778_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_700_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_701_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_702_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_705_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_706_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_707_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_708_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_709_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_710_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_672_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_673_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_674_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_675_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_676_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_677_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_678_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_679_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_680_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_681_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_682_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_687_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_688_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_691_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_692_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_693_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_694_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_729_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_730_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_734_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_735_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_736_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_737_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_738_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_743_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_744_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_745_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_746_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_531_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_447_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_543_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_546_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_547_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_549_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_550_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|order_book__GB6 | hole_idx_bid_remove_U/ram_reg                                                          | Implied   | 128 x 6              | RAM128X1S x 6  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_695_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_696_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_697_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_698_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|order_book__GB5 | hole_idx_ask_remove_U/ram_reg                                                          | Implied   | 128 x 6              | RAM128X1S x 6  | 
|order_book__GB0 | hole_idx_bid_U/ram_reg                                                                 | Implied   | 128 x 6              | RAM128X1S x 6  | 
|order_book__GB4 | hole_lvl_bid_remove_U/ram_reg                                                          | Implied   | 128 x 2              | RAM128X1S x 2  | 
|order_book__GB4 | hole_lvl_bid_U/ram_reg                                                                 | Implied   | 128 x 2              | RAM128X1S x 2  | 
|order_book__GB0 | hole_idx_ask_U/ram_reg                                                                 | Implied   | 128 x 6              | RAM128X1S x 6  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_767_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_768_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_769_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_770_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_683_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_684_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_685_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_686_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_532_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_533_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_534_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_535_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_536_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_537_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_538_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_539_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_540_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_541_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_542_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_551_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_552_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_553_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_554_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_448_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_449_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_450_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_451_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_452_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_453_U/ram_reg | Implied   | 16 x 3               | RAM16X1S x 3   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_503_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_544_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst            | order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_545_U/ram_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
+----------------+----------------------------------------------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_7_3/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_530_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_3/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_529_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_3/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_528_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_3/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_527_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_3/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_516_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_3/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_524_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_3/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_488_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_3/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_471_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_3/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_472_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_3/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_473_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_3/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_474_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_3/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_496_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_3/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_56_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_3/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_57_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_3/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_58_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_3/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_59_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_610_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_609_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_608_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_607_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_606_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_605_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_604_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_603_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_602_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_601_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_600_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_599_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_598_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_597_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_596_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_595_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_594_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_593_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_592_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_591_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_590_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_589_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_588_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_638_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_637_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_636_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_635_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_634_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_633_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_632_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_631_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_630_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_629_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_628_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_627_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_626_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_625_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_624_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_623_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_622_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_621_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_620_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_619_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_618_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_617_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_616_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_582_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_581_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_580_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_579_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_578_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_577_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_576_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_575_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_574_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_573_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_572_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_571_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_570_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_569_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_568_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_567_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_566_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_565_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_564_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_563_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_562_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_561_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_560_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_559_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_615_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_721_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_720_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_719_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_32_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_33_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_34_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_35_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_36_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_37_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_38_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_39_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_40_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_6/order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_41_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:13 ; elapsed = 00:03:41 . Memory (MB): peak = 2410.457 ; gain = 1546.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:19 ; elapsed = 00:03:48 . Memory (MB): peak = 2410.457 ; gain = 1546.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:19 ; elapsed = 00:03:48 . Memory (MB): peak = 2410.457 ; gain = 1546.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:23 ; elapsed = 00:03:52 . Memory (MB): peak = 2410.457 ; gain = 1546.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:24 ; elapsed = 00:03:53 . Memory (MB): peak = 2410.457 ; gain = 1546.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:24 ; elapsed = 00:03:53 . Memory (MB): peak = 2410.457 ; gain = 1546.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:24 ; elapsed = 00:03:54 . Memory (MB): peak = 2410.457 ; gain = 1546.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   702|
|2     |LUT1      |   599|
|3     |LUT2      |   843|
|4     |LUT3      |  6442|
|5     |LUT4      |  4149|
|6     |LUT5      |  4367|
|7     |LUT6      | 11195|
|8     |MUXF7     |   121|
|9     |RAM128X1S |    28|
|10    |RAM16X1S  |   953|
|11    |RAMB18E1  |   280|
|12    |FDRE      | 11621|
|13    |FDSE      |    19|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:25 ; elapsed = 00:03:54 . Memory (MB): peak = 2410.457 ; gain = 1546.867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 159 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:59 ; elapsed = 00:03:48 . Memory (MB): peak = 2410.457 ; gain = 1483.648
Synthesis Optimization Complete : Time (s): cpu = 00:03:25 ; elapsed = 00:03:54 . Memory (MB): peak = 2410.457 ; gain = 1546.867
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.455 . Memory (MB): peak = 2410.457 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2084 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2410.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 981 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 28 instances
  RAM16X1S => RAM32X1S (RAMS32): 953 instances

Synth Design complete | Checksum: 9a0c8556
INFO: [Common 17-83] Releasing license: Synthesis
431 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:33 ; elapsed = 00:04:04 . Memory (MB): peak = 2410.457 ; gain = 1770.668
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2410.457 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.runs/design_1_order_book_0_0_synth_1/design_1_order_book_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_order_book_0_0, cache-ID = 8f7dfe1f09e49f9c
INFO: [Coretcl 2-1174] Renamed 418 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2410.457 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/ECE1373_2016_hft_on_fpga/src/hft_proj/hft_proj.runs/design_1_order_book_0_0_synth_1/design_1_order_book_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_order_book_0_0_utilization_synth.rpt -pb design_1_order_book_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun  1 15:37:54 2025...
