/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 184 264)
	(text "AddEn_FP" (rect 61 0 135 16)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 248 25 260)(font "Arial" ))
	(port
		(pt 0 40)
		(input)
		(text "dataa[31..0]" (rect 0 0 67 14)(font "Arial" (font_size 8)))
		(text "dataa[31..0]" (rect 20 34 77 47)(font "Arial" (font_size 8)))
		(line (pt 0 40)(pt 16 40)(line_width 3))
	)
	(port
		(pt 0 56)
		(input)
		(text "datab[31..0]" (rect 0 0 67 14)(font "Arial" (font_size 8)))
		(text "datab[31..0]" (rect 20 50 77 63)(font "Arial" (font_size 8)))
		(line (pt 0 56)(pt 16 56)(line_width 3))
	)
	(port
		(pt 0 88)
		(input)
		(text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8)))
		(text "clock" (rect 20 82 43 95)(font "Arial" (font_size 8)))
		(line (pt 0 88)(pt 16 88)(line_width 1))
	)
	(port
		(pt 0 104)
		(input)
		(text "clk_en" (rect 0 0 36 14)(font "Arial" (font_size 8)))
		(text "clk_en" (rect 20 98 50 111)(font "Arial" (font_size 8)))
		(line (pt 0 104)(pt 16 104)(line_width 1))
	)
	(port
		(pt 0 120)
		(input)
		(text "aclr" (rect 0 0 21 14)(font "Arial" (font_size 8)))
		(text "aclr" (rect 20 114 37 127)(font "Arial" (font_size 8)))
		(line (pt 0 120)(pt 16 120)(line_width 1))
	)
	(port
		(pt 184 40)
		(output)
		(text "result[31..0]" (rect 0 0 67 14)(font "Arial" (font_size 8)))
		(text "result[31..0]" (rect 108 34 163 47)(font "Arial" (font_size 8)))
		(line (pt 184 40)(pt 168 40)(line_width 3))
	)
	(drawing
		(text "Clock Cycles: 7" (rect 20 130 88 142)(font "Arial" ))
		(text "Single Precision" (rect 20 146 86 158)(font "Arial" ))
		(text "Exponent Width: 8" (rect 20 162 97 174)(font "Arial" ))
		(text "Mantissa Width: 23" (rect 20 178 100 190)(font "Arial" ))
		(text "Direction: Add" (rect 20 194 79 206)(font "Arial" ))
		(text "Optimization: Speed" (rect 20 210 103 222)(font "Arial" ))
		(line (pt 0 0)(pt 185 0)(line_width 1))
		(line (pt 185 0)(pt 185 265)(line_width 1))
		(line (pt 0 265)(pt 185 265)(line_width 1))
		(line (pt 0 0)(pt 0 265)(line_width 1))
		(line (pt 16 24)(pt 169 24)(line_width 1))
		(line (pt 169 24)(pt 169 241)(line_width 1))
		(line (pt 16 241)(pt 169 241)(line_width 1))
		(line (pt 16 24)(pt 16 241)(line_width 1))
	)
)
