

================================================================
== Vitis HLS Report for 'fft_64pt_Pipeline_VITIS_LOOP_281_3'
================================================================
* Date:           Sun Aug 31 16:41:51 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       85|       85|  0.850 us|  0.850 us|   85|   85|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_281_3  |       83|       83|         9|          5|          5|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    727|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    160|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    113|    -|
|Register         |        -|    -|    1286|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|    1286|   1000|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_42_32_1_1_U505  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U506  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U507  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U508  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U517  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U518  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U519  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U520  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0| 160|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                             Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |TWIDDLE_IMAG_V_U  |fft_16pt_Pipeline_VITIS_LOOP_131_2_TWIDDLE_IMAG_V_ROM_AUTO_1R  |        1|  0|   0|    0|    64|   18|     1|         1152|
    |TWIDDLE_REAL_V_U  |fft_16pt_Pipeline_VITIS_LOOP_131_2_TWIDDLE_REAL_V_ROM_AUTO_1R  |        1|  0|   0|    0|    64|   18|     1|         1152|
    +------------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                                               |        2|  0|   0|    0|   128|   36|     2|         2304|
    +------------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln281_fu_838_p2    |         +|   0|  0|  13|           5|           1|
    |b_imag_V_3_fu_1166_p2  |         +|   0|  0|  39|          32|          32|
    |b_real_V_3_fu_1090_p2  |         +|   0|  0|  39|          32|          32|
    |r_imag_V_9_fu_1205_p2  |         +|   0|  0|  39|          32|          32|
    |r_imag_V_fu_1211_p2    |         +|   0|  0|  39|          32|          32|
    |r_real_V_5_fu_1217_p2  |         +|   0|  0|  39|          32|          32|
    |r_real_V_fu_1176_p2    |         +|   0|  0|  39|          32|          32|
    |ret_V_1_fu_1054_p2     |         +|   0|  0|  55|          48|          48|
    |ret_V_3_fu_1152_p2     |         +|   0|  0|  55|          48|          48|
    |a_imag_V_2_fu_1171_p2  |         -|   0|  0|  39|          32|          32|
    |a_real_V_6_fu_1095_p2  |         -|   0|  0|  39|          32|          32|
    |r_imag_V_6_fu_1193_p2  |         -|   0|  0|  39|          32|          32|
    |r_imag_V_7_fu_1223_p2  |         -|   0|  0|  39|          32|          32|
    |r_real_V_6_fu_1199_p2  |         -|   0|  0|  39|          32|          32|
    |r_real_V_7_fu_1229_p2  |         -|   0|  0|  39|          32|          32|
    |ret_V_2_fu_1076_p2     |         -|   0|  0|  55|          48|          48|
    |ret_V_fu_1014_p2       |         -|   0|  0|  55|          48|          48|
    |sub_ln284_fu_896_p2    |         -|   0|  0|  14|           6|           6|
    |icmp_ln281_fu_832_p2   |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 727|         593|         591|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |TWIDDLE_IMAG_V_address0      |  14|          3|    6|         18|
    |TWIDDLE_REAL_V_address0      |  14|          3|    6|         18|
    |ap_NS_fsm                    |  31|          6|    1|          6|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_1         |   9|          2|    5|         10|
    |k_fu_146                     |   9|          2|    5|         10|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 113|         24|   27|         70|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |a_imag_V_1_reg_1610                 |  32|   0|   32|          0|
    |a_imag_V_2_reg_1634                 |  32|   0|   32|          0|
    |a_imag_V_3_reg_1622                 |  32|   0|   32|          0|
    |a_real_V_1_reg_1604                 |  32|   0|   32|          0|
    |a_real_V_3_reg_1616                 |  32|   0|   32|          0|
    |a_real_V_6_reg_1598                 |  32|   0|   32|          0|
    |ap_CS_fsm                           |   5|   0|    5|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |b_imag_V_1_reg_1403                 |  32|   0|   32|          0|
    |b_imag_V_3_reg_1628                 |  32|   0|   32|          0|
    |b_imag_V_reg_1393                   |  32|   0|   32|          0|
    |b_real_V_1_reg_1398                 |  32|   0|   32|          0|
    |b_real_V_3_reg_1592                 |  32|   0|   32|          0|
    |b_real_V_reg_1388                   |  32|   0|   32|          0|
    |icmp_ln281_reg_1251                 |   1|   0|    1|          0|
    |k_1_reg_1242                        |   5|   0|    5|          0|
    |k_fu_146                            |   5|   0|    5|          0|
    |lshr_ln286_cast_reg_1380            |   2|   0|    2|          0|
    |mul_ln1347_1_reg_1587               |  48|   0|   48|          0|
    |mul_ln1347_reg_1457                 |  48|   0|   48|          0|
    |mul_ln1348_1_reg_1497               |  48|   0|   48|          0|
    |mul_ln1348_reg_1441                 |  48|   0|   48|          0|
    |mul_ln813_1_reg_1452                |  48|   0|   48|          0|
    |mul_ln813_2_reg_1492                |  48|   0|   48|          0|
    |mul_ln813_3_reg_1582                |  48|   0|   48|          0|
    |mul_ln813_reg_1436                  |  48|   0|   48|          0|
    |r_imag_V_11_reg_1486                |  32|   0|   32|          0|
    |r_real_V_8_reg_1446                 |  32|   0|   32|          0|
    |reg_816                             |  18|   0|   18|          0|
    |reg_820                             |  18|   0|   18|          0|
    |sext_ln1273_1_reg_1418              |  48|   0|   48|          0|
    |sext_ln1273_2_reg_1424              |  48|   0|   48|          0|
    |sext_ln1273_3_reg_1430              |  48|   0|   48|          0|
    |sext_ln1273_4_reg_1462              |  48|   0|   48|          0|
    |sext_ln1273_5_reg_1468              |  48|   0|   48|          0|
    |sext_ln1273_6_reg_1474              |  48|   0|   48|          0|
    |sext_ln1273_7_reg_1480              |  48|   0|   48|          0|
    |sext_ln1273_reg_1412                |  48|   0|   48|          0|
    |tmp_reg_1408                        |   1|   0|    1|          0|
    |tmp_reg_1408_pp0_iter1_reg          |   1|   0|    1|          0|
    |trunc_ln281_reg_1365                |   3|   0|    3|          0|
    |trunc_ln281_reg_1365_pp0_iter1_reg  |   3|   0|    3|          0|
    |zext_ln286_reg_1265                 |   2|   0|   64|         62|
    |zext_ln292_reg_1640                 |   3|   0|   64|         61|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1286|   0| 1409|        123|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+--------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_616_p_din0         |  out|   32|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_616_p_din1         |  out|   18|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_616_p_dout0        |   in|   48|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_616_p_ce           |  out|    1|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_620_p_din0         |  out|   32|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_620_p_din1         |  out|   18|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_620_p_dout0        |   in|   48|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_620_p_ce           |  out|    1|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_624_p_din0         |  out|   32|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_624_p_din1         |  out|   18|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_624_p_dout0        |   in|   48|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_624_p_ce           |  out|    1|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_628_p_din0         |  out|   32|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_628_p_din1         |  out|   18|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_628_p_dout0        |   in|   48|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_628_p_ce           |  out|    1|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_632_p_din0         |  out|   32|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_632_p_din1         |  out|   18|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_632_p_dout0        |   in|   48|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_632_p_ce           |  out|    1|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_636_p_din0         |  out|   32|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_636_p_din1         |  out|   18|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_636_p_dout0        |   in|   48|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_636_p_ce           |  out|    1|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_640_p_din0         |  out|   32|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_640_p_din1         |  out|   18|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_640_p_dout0        |   in|   48|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_640_p_ce           |  out|    1|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_644_p_din0         |  out|   32|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_644_p_din1         |  out|   18|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_644_p_dout0        |   in|   48|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|grp_fu_644_p_ce           |  out|    1|  ap_ctrl_hs|  fft_64pt_Pipeline_VITIS_LOOP_281_3|  return value|
|e_out_real_V_4_address0   |  out|    2|   ap_memory|                      e_out_real_V_4|         array|
|e_out_real_V_4_ce0        |  out|    1|   ap_memory|                      e_out_real_V_4|         array|
|e_out_real_V_4_q0         |   in|   32|   ap_memory|                      e_out_real_V_4|         array|
|e_out_real_V_5_address0   |  out|    2|   ap_memory|                      e_out_real_V_5|         array|
|e_out_real_V_5_ce0        |  out|    1|   ap_memory|                      e_out_real_V_5|         array|
|e_out_real_V_5_q0         |   in|   32|   ap_memory|                      e_out_real_V_5|         array|
|e_out_real_V_6_address0   |  out|    2|   ap_memory|                      e_out_real_V_6|         array|
|e_out_real_V_6_ce0        |  out|    1|   ap_memory|                      e_out_real_V_6|         array|
|e_out_real_V_6_q0         |   in|   32|   ap_memory|                      e_out_real_V_6|         array|
|e_out_real_V_7_address0   |  out|    2|   ap_memory|                      e_out_real_V_7|         array|
|e_out_real_V_7_ce0        |  out|    1|   ap_memory|                      e_out_real_V_7|         array|
|e_out_real_V_7_q0         |   in|   32|   ap_memory|                      e_out_real_V_7|         array|
|e_out_imag_V_4_address0   |  out|    2|   ap_memory|                      e_out_imag_V_4|         array|
|e_out_imag_V_4_ce0        |  out|    1|   ap_memory|                      e_out_imag_V_4|         array|
|e_out_imag_V_4_q0         |   in|   32|   ap_memory|                      e_out_imag_V_4|         array|
|e_out_imag_V_5_address0   |  out|    2|   ap_memory|                      e_out_imag_V_5|         array|
|e_out_imag_V_5_ce0        |  out|    1|   ap_memory|                      e_out_imag_V_5|         array|
|e_out_imag_V_5_q0         |   in|   32|   ap_memory|                      e_out_imag_V_5|         array|
|e_out_imag_V_6_address0   |  out|    2|   ap_memory|                      e_out_imag_V_6|         array|
|e_out_imag_V_6_ce0        |  out|    1|   ap_memory|                      e_out_imag_V_6|         array|
|e_out_imag_V_6_q0         |   in|   32|   ap_memory|                      e_out_imag_V_6|         array|
|e_out_imag_V_7_address0   |  out|    2|   ap_memory|                      e_out_imag_V_7|         array|
|e_out_imag_V_7_ce0        |  out|    1|   ap_memory|                      e_out_imag_V_7|         array|
|e_out_imag_V_7_q0         |   in|   32|   ap_memory|                      e_out_imag_V_7|         array|
|out_real_2_address0       |  out|    3|   ap_memory|                          out_real_2|         array|
|out_real_2_ce0            |  out|    1|   ap_memory|                          out_real_2|         array|
|out_real_2_we0            |  out|    1|   ap_memory|                          out_real_2|         array|
|out_real_2_d0             |  out|   32|   ap_memory|                          out_real_2|         array|
|out_real_3_address0       |  out|    3|   ap_memory|                          out_real_3|         array|
|out_real_3_ce0            |  out|    1|   ap_memory|                          out_real_3|         array|
|out_real_3_we0            |  out|    1|   ap_memory|                          out_real_3|         array|
|out_real_3_d0             |  out|   32|   ap_memory|                          out_real_3|         array|
|out_imag_2_address0       |  out|    3|   ap_memory|                          out_imag_2|         array|
|out_imag_2_ce0            |  out|    1|   ap_memory|                          out_imag_2|         array|
|out_imag_2_we0            |  out|    1|   ap_memory|                          out_imag_2|         array|
|out_imag_2_d0             |  out|   32|   ap_memory|                          out_imag_2|         array|
|out_imag_3_address0       |  out|    3|   ap_memory|                          out_imag_3|         array|
|out_imag_3_ce0            |  out|    1|   ap_memory|                          out_imag_3|         array|
|out_imag_3_we0            |  out|    1|   ap_memory|                          out_imag_3|         array|
|out_imag_3_d0             |  out|   32|   ap_memory|                          out_imag_3|         array|
|out_real_4_address0       |  out|    3|   ap_memory|                          out_real_4|         array|
|out_real_4_ce0            |  out|    1|   ap_memory|                          out_real_4|         array|
|out_real_4_we0            |  out|    1|   ap_memory|                          out_real_4|         array|
|out_real_4_d0             |  out|   32|   ap_memory|                          out_real_4|         array|
|out_imag_4_address0       |  out|    3|   ap_memory|                          out_imag_4|         array|
|out_imag_4_ce0            |  out|    1|   ap_memory|                          out_imag_4|         array|
|out_imag_4_we0            |  out|    1|   ap_memory|                          out_imag_4|         array|
|out_imag_4_d0             |  out|   32|   ap_memory|                          out_imag_4|         array|
|out_imag_5_address0       |  out|    3|   ap_memory|                          out_imag_5|         array|
|out_imag_5_ce0            |  out|    1|   ap_memory|                          out_imag_5|         array|
|out_imag_5_we0            |  out|    1|   ap_memory|                          out_imag_5|         array|
|out_imag_5_d0             |  out|   32|   ap_memory|                          out_imag_5|         array|
|out_real_6_address0       |  out|    3|   ap_memory|                          out_real_6|         array|
|out_real_6_ce0            |  out|    1|   ap_memory|                          out_real_6|         array|
|out_real_6_we0            |  out|    1|   ap_memory|                          out_real_6|         array|
|out_real_6_d0             |  out|   32|   ap_memory|                          out_real_6|         array|
|out_imag_6_address0       |  out|    3|   ap_memory|                          out_imag_6|         array|
|out_imag_6_ce0            |  out|    1|   ap_memory|                          out_imag_6|         array|
|out_imag_6_we0            |  out|    1|   ap_memory|                          out_imag_6|         array|
|out_imag_6_d0             |  out|   32|   ap_memory|                          out_imag_6|         array|
|out_imag_7_address0       |  out|    3|   ap_memory|                          out_imag_7|         array|
|out_imag_7_ce0            |  out|    1|   ap_memory|                          out_imag_7|         array|
|out_imag_7_we0            |  out|    1|   ap_memory|                          out_imag_7|         array|
|out_imag_7_d0             |  out|   32|   ap_memory|                          out_imag_7|         array|
|out_imag_1_address0       |  out|    3|   ap_memory|                          out_imag_1|         array|
|out_imag_1_ce0            |  out|    1|   ap_memory|                          out_imag_1|         array|
|out_imag_1_we0            |  out|    1|   ap_memory|                          out_imag_1|         array|
|out_imag_1_d0             |  out|   32|   ap_memory|                          out_imag_1|         array|
|out_imag_0_address0       |  out|    3|   ap_memory|                          out_imag_0|         array|
|out_imag_0_ce0            |  out|    1|   ap_memory|                          out_imag_0|         array|
|out_imag_0_we0            |  out|    1|   ap_memory|                          out_imag_0|         array|
|out_imag_0_d0             |  out|   32|   ap_memory|                          out_imag_0|         array|
|out_real_7_address0       |  out|    3|   ap_memory|                          out_real_7|         array|
|out_real_7_ce0            |  out|    1|   ap_memory|                          out_real_7|         array|
|out_real_7_we0            |  out|    1|   ap_memory|                          out_real_7|         array|
|out_real_7_d0             |  out|   32|   ap_memory|                          out_real_7|         array|
|out_real_5_address0       |  out|    3|   ap_memory|                          out_real_5|         array|
|out_real_5_ce0            |  out|    1|   ap_memory|                          out_real_5|         array|
|out_real_5_we0            |  out|    1|   ap_memory|                          out_real_5|         array|
|out_real_5_d0             |  out|   32|   ap_memory|                          out_real_5|         array|
|out_real_1_address0       |  out|    3|   ap_memory|                          out_real_1|         array|
|out_real_1_ce0            |  out|    1|   ap_memory|                          out_real_1|         array|
|out_real_1_we0            |  out|    1|   ap_memory|                          out_real_1|         array|
|out_real_1_d0             |  out|   32|   ap_memory|                          out_real_1|         array|
|out_real_0_address0       |  out|    3|   ap_memory|                          out_real_0|         array|
|out_real_0_ce0            |  out|    1|   ap_memory|                          out_real_0|         array|
|out_real_0_we0            |  out|    1|   ap_memory|                          out_real_0|         array|
|out_real_0_d0             |  out|   32|   ap_memory|                          out_real_0|         array|
|o1_out_real_V_address0    |  out|    2|   ap_memory|                       o1_out_real_V|         array|
|o1_out_real_V_ce0         |  out|    1|   ap_memory|                       o1_out_real_V|         array|
|o1_out_real_V_q0          |   in|   32|   ap_memory|                       o1_out_real_V|         array|
|o1_out_real_V_1_address0  |  out|    2|   ap_memory|                     o1_out_real_V_1|         array|
|o1_out_real_V_1_ce0       |  out|    1|   ap_memory|                     o1_out_real_V_1|         array|
|o1_out_real_V_1_q0        |   in|   32|   ap_memory|                     o1_out_real_V_1|         array|
|o1_out_real_V_2_address0  |  out|    2|   ap_memory|                     o1_out_real_V_2|         array|
|o1_out_real_V_2_ce0       |  out|    1|   ap_memory|                     o1_out_real_V_2|         array|
|o1_out_real_V_2_q0        |   in|   32|   ap_memory|                     o1_out_real_V_2|         array|
|o1_out_real_V_3_address0  |  out|    2|   ap_memory|                     o1_out_real_V_3|         array|
|o1_out_real_V_3_ce0       |  out|    1|   ap_memory|                     o1_out_real_V_3|         array|
|o1_out_real_V_3_q0        |   in|   32|   ap_memory|                     o1_out_real_V_3|         array|
|o1_out_imag_V_address0    |  out|    2|   ap_memory|                       o1_out_imag_V|         array|
|o1_out_imag_V_ce0         |  out|    1|   ap_memory|                       o1_out_imag_V|         array|
|o1_out_imag_V_q0          |   in|   32|   ap_memory|                       o1_out_imag_V|         array|
|o1_out_imag_V_1_address0  |  out|    2|   ap_memory|                     o1_out_imag_V_1|         array|
|o1_out_imag_V_1_ce0       |  out|    1|   ap_memory|                     o1_out_imag_V_1|         array|
|o1_out_imag_V_1_q0        |   in|   32|   ap_memory|                     o1_out_imag_V_1|         array|
|o1_out_imag_V_2_address0  |  out|    2|   ap_memory|                     o1_out_imag_V_2|         array|
|o1_out_imag_V_2_ce0       |  out|    1|   ap_memory|                     o1_out_imag_V_2|         array|
|o1_out_imag_V_2_q0        |   in|   32|   ap_memory|                     o1_out_imag_V_2|         array|
|o1_out_imag_V_3_address0  |  out|    2|   ap_memory|                     o1_out_imag_V_3|         array|
|o1_out_imag_V_3_ce0       |  out|    1|   ap_memory|                     o1_out_imag_V_3|         array|
|o1_out_imag_V_3_q0        |   in|   32|   ap_memory|                     o1_out_imag_V_3|         array|
|o2_out_real_V_address0    |  out|    2|   ap_memory|                       o2_out_real_V|         array|
|o2_out_real_V_ce0         |  out|    1|   ap_memory|                       o2_out_real_V|         array|
|o2_out_real_V_q0          |   in|   32|   ap_memory|                       o2_out_real_V|         array|
|o2_out_real_V_1_address0  |  out|    2|   ap_memory|                     o2_out_real_V_1|         array|
|o2_out_real_V_1_ce0       |  out|    1|   ap_memory|                     o2_out_real_V_1|         array|
|o2_out_real_V_1_q0        |   in|   32|   ap_memory|                     o2_out_real_V_1|         array|
|o2_out_real_V_2_address0  |  out|    2|   ap_memory|                     o2_out_real_V_2|         array|
|o2_out_real_V_2_ce0       |  out|    1|   ap_memory|                     o2_out_real_V_2|         array|
|o2_out_real_V_2_q0        |   in|   32|   ap_memory|                     o2_out_real_V_2|         array|
|o2_out_real_V_3_address0  |  out|    2|   ap_memory|                     o2_out_real_V_3|         array|
|o2_out_real_V_3_ce0       |  out|    1|   ap_memory|                     o2_out_real_V_3|         array|
|o2_out_real_V_3_q0        |   in|   32|   ap_memory|                     o2_out_real_V_3|         array|
|o2_out_imag_V_address0    |  out|    2|   ap_memory|                       o2_out_imag_V|         array|
|o2_out_imag_V_ce0         |  out|    1|   ap_memory|                       o2_out_imag_V|         array|
|o2_out_imag_V_q0          |   in|   32|   ap_memory|                       o2_out_imag_V|         array|
|o2_out_imag_V_1_address0  |  out|    2|   ap_memory|                     o2_out_imag_V_1|         array|
|o2_out_imag_V_1_ce0       |  out|    1|   ap_memory|                     o2_out_imag_V_1|         array|
|o2_out_imag_V_1_q0        |   in|   32|   ap_memory|                     o2_out_imag_V_1|         array|
|o2_out_imag_V_2_address0  |  out|    2|   ap_memory|                     o2_out_imag_V_2|         array|
|o2_out_imag_V_2_ce0       |  out|    1|   ap_memory|                     o2_out_imag_V_2|         array|
|o2_out_imag_V_2_q0        |   in|   32|   ap_memory|                     o2_out_imag_V_2|         array|
|o2_out_imag_V_3_address0  |  out|    2|   ap_memory|                     o2_out_imag_V_3|         array|
|o2_out_imag_V_3_ce0       |  out|    1|   ap_memory|                     o2_out_imag_V_3|         array|
|o2_out_imag_V_3_q0        |   in|   32|   ap_memory|                     o2_out_imag_V_3|         array|
|e_out_real_V_address0     |  out|    2|   ap_memory|                        e_out_real_V|         array|
|e_out_real_V_ce0          |  out|    1|   ap_memory|                        e_out_real_V|         array|
|e_out_real_V_q0           |   in|   32|   ap_memory|                        e_out_real_V|         array|
|e_out_real_V_1_address0   |  out|    2|   ap_memory|                      e_out_real_V_1|         array|
|e_out_real_V_1_ce0        |  out|    1|   ap_memory|                      e_out_real_V_1|         array|
|e_out_real_V_1_q0         |   in|   32|   ap_memory|                      e_out_real_V_1|         array|
|e_out_real_V_2_address0   |  out|    2|   ap_memory|                      e_out_real_V_2|         array|
|e_out_real_V_2_ce0        |  out|    1|   ap_memory|                      e_out_real_V_2|         array|
|e_out_real_V_2_q0         |   in|   32|   ap_memory|                      e_out_real_V_2|         array|
|e_out_real_V_3_address0   |  out|    2|   ap_memory|                      e_out_real_V_3|         array|
|e_out_real_V_3_ce0        |  out|    1|   ap_memory|                      e_out_real_V_3|         array|
|e_out_real_V_3_q0         |   in|   32|   ap_memory|                      e_out_real_V_3|         array|
|e_out_imag_V_address0     |  out|    2|   ap_memory|                        e_out_imag_V|         array|
|e_out_imag_V_ce0          |  out|    1|   ap_memory|                        e_out_imag_V|         array|
|e_out_imag_V_q0           |   in|   32|   ap_memory|                        e_out_imag_V|         array|
|e_out_imag_V_1_address0   |  out|    2|   ap_memory|                      e_out_imag_V_1|         array|
|e_out_imag_V_1_ce0        |  out|    1|   ap_memory|                      e_out_imag_V_1|         array|
|e_out_imag_V_1_q0         |   in|   32|   ap_memory|                      e_out_imag_V_1|         array|
|e_out_imag_V_2_address0   |  out|    2|   ap_memory|                      e_out_imag_V_2|         array|
|e_out_imag_V_2_ce0        |  out|    1|   ap_memory|                      e_out_imag_V_2|         array|
|e_out_imag_V_2_q0         |   in|   32|   ap_memory|                      e_out_imag_V_2|         array|
|e_out_imag_V_3_address0   |  out|    2|   ap_memory|                      e_out_imag_V_3|         array|
|e_out_imag_V_3_ce0        |  out|    1|   ap_memory|                      e_out_imag_V_3|         array|
|e_out_imag_V_3_q0         |   in|   32|   ap_memory|                      e_out_imag_V_3|         array|
+--------------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 5, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 12 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %k"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body67"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%k_1 = load i5 %k" [radixfft/core.cpp:292]   --->   Operation 15 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.36ns)   --->   "%icmp_ln281 = icmp_eq  i5 %k_1, i5 16" [radixfft/core.cpp:281]   --->   Operation 16 'icmp' 'icmp_ln281' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.78ns)   --->   "%add_ln281 = add i5 %k_1, i5 1" [radixfft/core.cpp:281]   --->   Operation 18 'add' 'add_ln281' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln281 = br i1 %icmp_ln281, void %for.body67.split, void %for.end116.exitStub" [radixfft/core.cpp:281]   --->   Operation 19 'br' 'br_ln281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln281 = zext i5 %k_1" [radixfft/core.cpp:281]   --->   Operation 20 'zext' 'zext_ln281' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln281_1 = trunc i5 %k_1" [radixfft/core.cpp:281]   --->   Operation 21 'trunc' 'trunc_ln281_1' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%TWIDDLE_REAL_V_addr = getelementptr i18 %TWIDDLE_REAL_V, i64 0, i64 %zext_ln281" [radixfft/core.cpp:79]   --->   Operation 22 'getelementptr' 'TWIDDLE_REAL_V_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (3.25ns)   --->   "%w_real_V = load i6 %TWIDDLE_REAL_V_addr" [radixfft/core.cpp:79]   --->   Operation 23 'load' 'w_real_V' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%TWIDDLE_IMAG_V_addr = getelementptr i18 %TWIDDLE_IMAG_V, i64 0, i64 %zext_ln281" [radixfft/core.cpp:80]   --->   Operation 24 'getelementptr' 'TWIDDLE_IMAG_V_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%w_imag_V = load i6 %TWIDDLE_IMAG_V_addr" [radixfft/core.cpp:80]   --->   Operation 25 'load' 'w_imag_V' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln286 = zext i2 %trunc_ln281_1" [radixfft/core.cpp:286]   --->   Operation 26 'zext' 'zext_ln286' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%o1_out_real_V_addr = getelementptr i32 %o1_out_real_V, i64 0, i64 %zext_ln286" [radixfft/core.cpp:286]   --->   Operation 27 'getelementptr' 'o1_out_real_V_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%o1_out_real_V_1_addr = getelementptr i32 %o1_out_real_V_1, i64 0, i64 %zext_ln286" [radixfft/core.cpp:286]   --->   Operation 28 'getelementptr' 'o1_out_real_V_1_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%o1_out_real_V_2_addr = getelementptr i32 %o1_out_real_V_2, i64 0, i64 %zext_ln286" [radixfft/core.cpp:286]   --->   Operation 29 'getelementptr' 'o1_out_real_V_2_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%o1_out_real_V_3_addr = getelementptr i32 %o1_out_real_V_3, i64 0, i64 %zext_ln286" [radixfft/core.cpp:286]   --->   Operation 30 'getelementptr' 'o1_out_real_V_3_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%o1_out_imag_V_addr = getelementptr i32 %o1_out_imag_V, i64 0, i64 %zext_ln286" [radixfft/core.cpp:286]   --->   Operation 31 'getelementptr' 'o1_out_imag_V_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%o1_out_imag_V_1_addr = getelementptr i32 %o1_out_imag_V_1, i64 0, i64 %zext_ln286" [radixfft/core.cpp:286]   --->   Operation 32 'getelementptr' 'o1_out_imag_V_1_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%o1_out_imag_V_2_addr = getelementptr i32 %o1_out_imag_V_2, i64 0, i64 %zext_ln286" [radixfft/core.cpp:286]   --->   Operation 33 'getelementptr' 'o1_out_imag_V_2_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%o1_out_imag_V_3_addr = getelementptr i32 %o1_out_imag_V_3, i64 0, i64 %zext_ln286" [radixfft/core.cpp:286]   --->   Operation 34 'getelementptr' 'o1_out_imag_V_3_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%o1_out_real_V_load = load i2 %o1_out_real_V_addr" [radixfft/core.cpp:286]   --->   Operation 35 'load' 'o1_out_real_V_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%o1_out_real_V_1_load = load i2 %o1_out_real_V_1_addr" [radixfft/core.cpp:286]   --->   Operation 36 'load' 'o1_out_real_V_1_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%o1_out_real_V_2_load = load i2 %o1_out_real_V_2_addr" [radixfft/core.cpp:286]   --->   Operation 37 'load' 'o1_out_real_V_2_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 38 [2/2] (2.32ns)   --->   "%o1_out_real_V_3_load = load i2 %o1_out_real_V_3_addr" [radixfft/core.cpp:286]   --->   Operation 38 'load' 'o1_out_real_V_3_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%o1_out_imag_V_load = load i2 %o1_out_imag_V_addr" [radixfft/core.cpp:286]   --->   Operation 39 'load' 'o1_out_imag_V_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 40 [2/2] (2.32ns)   --->   "%o1_out_imag_V_1_load = load i2 %o1_out_imag_V_1_addr" [radixfft/core.cpp:286]   --->   Operation 40 'load' 'o1_out_imag_V_1_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 41 [2/2] (2.32ns)   --->   "%o1_out_imag_V_2_load = load i2 %o1_out_imag_V_2_addr" [radixfft/core.cpp:286]   --->   Operation 41 'load' 'o1_out_imag_V_2_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 42 [2/2] (2.32ns)   --->   "%o1_out_imag_V_3_load = load i2 %o1_out_imag_V_3_addr" [radixfft/core.cpp:286]   --->   Operation 42 'load' 'o1_out_imag_V_3_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%o2_out_real_V_addr = getelementptr i32 %o2_out_real_V, i64 0, i64 %zext_ln286" [radixfft/core.cpp:287]   --->   Operation 43 'getelementptr' 'o2_out_real_V_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%o2_out_real_V_1_addr = getelementptr i32 %o2_out_real_V_1, i64 0, i64 %zext_ln286" [radixfft/core.cpp:287]   --->   Operation 44 'getelementptr' 'o2_out_real_V_1_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%o2_out_real_V_2_addr = getelementptr i32 %o2_out_real_V_2, i64 0, i64 %zext_ln286" [radixfft/core.cpp:287]   --->   Operation 45 'getelementptr' 'o2_out_real_V_2_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%o2_out_real_V_3_addr = getelementptr i32 %o2_out_real_V_3, i64 0, i64 %zext_ln286" [radixfft/core.cpp:287]   --->   Operation 46 'getelementptr' 'o2_out_real_V_3_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%o2_out_imag_V_addr = getelementptr i32 %o2_out_imag_V, i64 0, i64 %zext_ln286" [radixfft/core.cpp:287]   --->   Operation 47 'getelementptr' 'o2_out_imag_V_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%o2_out_imag_V_1_addr = getelementptr i32 %o2_out_imag_V_1, i64 0, i64 %zext_ln286" [radixfft/core.cpp:287]   --->   Operation 48 'getelementptr' 'o2_out_imag_V_1_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%o2_out_imag_V_2_addr = getelementptr i32 %o2_out_imag_V_2, i64 0, i64 %zext_ln286" [radixfft/core.cpp:287]   --->   Operation 49 'getelementptr' 'o2_out_imag_V_2_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%o2_out_imag_V_3_addr = getelementptr i32 %o2_out_imag_V_3, i64 0, i64 %zext_ln286" [radixfft/core.cpp:287]   --->   Operation 50 'getelementptr' 'o2_out_imag_V_3_addr' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (2.32ns)   --->   "%o2_out_real_V_load = load i2 %o2_out_real_V_addr" [radixfft/core.cpp:287]   --->   Operation 51 'load' 'o2_out_real_V_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 52 [2/2] (2.32ns)   --->   "%o2_out_real_V_1_load = load i2 %o2_out_real_V_1_addr" [radixfft/core.cpp:287]   --->   Operation 52 'load' 'o2_out_real_V_1_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 53 [2/2] (2.32ns)   --->   "%o2_out_real_V_2_load = load i2 %o2_out_real_V_2_addr" [radixfft/core.cpp:287]   --->   Operation 53 'load' 'o2_out_real_V_2_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 54 [2/2] (2.32ns)   --->   "%o2_out_real_V_3_load = load i2 %o2_out_real_V_3_addr" [radixfft/core.cpp:287]   --->   Operation 54 'load' 'o2_out_real_V_3_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 55 [2/2] (2.32ns)   --->   "%o2_out_imag_V_load = load i2 %o2_out_imag_V_addr" [radixfft/core.cpp:287]   --->   Operation 55 'load' 'o2_out_imag_V_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 56 [2/2] (2.32ns)   --->   "%o2_out_imag_V_1_load = load i2 %o2_out_imag_V_1_addr" [radixfft/core.cpp:287]   --->   Operation 56 'load' 'o2_out_imag_V_1_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 57 [2/2] (2.32ns)   --->   "%o2_out_imag_V_2_load = load i2 %o2_out_imag_V_2_addr" [radixfft/core.cpp:287]   --->   Operation 57 'load' 'o2_out_imag_V_2_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 58 [2/2] (2.32ns)   --->   "%o2_out_imag_V_3_load = load i2 %o2_out_imag_V_3_addr" [radixfft/core.cpp:287]   --->   Operation 58 'load' 'o2_out_imag_V_3_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln281 = store i5 %add_ln281, i5 %k" [radixfft/core.cpp:281]   --->   Operation 59 'store' 'store_ln281' <Predicate = (!icmp_ln281)> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln281 = br void %for.body67" [radixfft/core.cpp:281]   --->   Operation 60 'br' 'br_ln281' <Predicate = (!icmp_ln281)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln281 = trunc i5 %k_1" [radixfft/core.cpp:281]   --->   Operation 61 'trunc' 'trunc_ln281' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln281_1 = zext i5 %k_1" [radixfft/core.cpp:281]   --->   Operation 62 'zext' 'zext_ln281_1' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 63 [1/2] (3.25ns)   --->   "%w_real_V = load i6 %TWIDDLE_REAL_V_addr" [radixfft/core.cpp:79]   --->   Operation 63 'load' 'w_real_V' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_2 : Operation 64 [1/2] (3.25ns)   --->   "%w_imag_V = load i6 %TWIDDLE_IMAG_V_addr" [radixfft/core.cpp:80]   --->   Operation 64 'load' 'w_imag_V' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln284 = trunc i5 %k_1" [radixfft/core.cpp:284]   --->   Operation 65 'trunc' 'trunc_ln284' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln284, i2 0" [radixfft/core.cpp:284]   --->   Operation 66 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.82ns)   --->   "%sub_ln284 = sub i6 %shl_ln2, i6 %zext_ln281_1" [radixfft/core.cpp:284]   --->   Operation 67 'sub' 'sub_ln284' <Predicate = (!icmp_ln281)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i6 %sub_ln284" [radixfft/core.cpp:79]   --->   Operation 68 'zext' 'zext_ln79' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%TWIDDLE_REAL_V_addr_1 = getelementptr i18 %TWIDDLE_REAL_V, i64 0, i64 %zext_ln79" [radixfft/core.cpp:79]   --->   Operation 69 'getelementptr' 'TWIDDLE_REAL_V_addr_1' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%w_real_V_1 = load i6 %TWIDDLE_REAL_V_addr_1" [radixfft/core.cpp:79]   --->   Operation 70 'load' 'w_real_V_1' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%TWIDDLE_IMAG_V_addr_1 = getelementptr i18 %TWIDDLE_IMAG_V, i64 0, i64 %zext_ln79" [radixfft/core.cpp:80]   --->   Operation 71 'getelementptr' 'TWIDDLE_IMAG_V_addr_1' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%w_imag_V_1 = load i6 %TWIDDLE_IMAG_V_addr_1" [radixfft/core.cpp:80]   --->   Operation 72 'load' 'w_imag_V_1' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%lshr_ln286_cast = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %k_1, i32 2, i32 3" [radixfft/core.cpp:292]   --->   Operation 73 'partselect' 'lshr_ln286_cast' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 74 [1/2] (2.32ns)   --->   "%o1_out_real_V_load = load i2 %o1_out_real_V_addr" [radixfft/core.cpp:286]   --->   Operation 74 'load' 'o1_out_real_V_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 75 [1/2] (2.32ns)   --->   "%o1_out_real_V_1_load = load i2 %o1_out_real_V_1_addr" [radixfft/core.cpp:286]   --->   Operation 75 'load' 'o1_out_real_V_1_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 76 [1/2] (2.32ns)   --->   "%o1_out_real_V_2_load = load i2 %o1_out_real_V_2_addr" [radixfft/core.cpp:286]   --->   Operation 76 'load' 'o1_out_real_V_2_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 77 [1/2] (2.32ns)   --->   "%o1_out_real_V_3_load = load i2 %o1_out_real_V_3_addr" [radixfft/core.cpp:286]   --->   Operation 77 'load' 'o1_out_real_V_3_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 78 [1/1] (1.82ns)   --->   "%b_real_V = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %o1_out_real_V_load, i32 %o1_out_real_V_1_load, i32 %o1_out_real_V_2_load, i32 %o1_out_real_V_3_load, i2 %lshr_ln286_cast" [radixfft/core.cpp:286]   --->   Operation 78 'mux' 'b_real_V' <Predicate = (!icmp_ln281)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/2] (2.32ns)   --->   "%o1_out_imag_V_load = load i2 %o1_out_imag_V_addr" [radixfft/core.cpp:286]   --->   Operation 79 'load' 'o1_out_imag_V_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 80 [1/2] (2.32ns)   --->   "%o1_out_imag_V_1_load = load i2 %o1_out_imag_V_1_addr" [radixfft/core.cpp:286]   --->   Operation 80 'load' 'o1_out_imag_V_1_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 81 [1/2] (2.32ns)   --->   "%o1_out_imag_V_2_load = load i2 %o1_out_imag_V_2_addr" [radixfft/core.cpp:286]   --->   Operation 81 'load' 'o1_out_imag_V_2_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 82 [1/2] (2.32ns)   --->   "%o1_out_imag_V_3_load = load i2 %o1_out_imag_V_3_addr" [radixfft/core.cpp:286]   --->   Operation 82 'load' 'o1_out_imag_V_3_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 83 [1/1] (1.82ns)   --->   "%b_imag_V = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %o1_out_imag_V_load, i32 %o1_out_imag_V_1_load, i32 %o1_out_imag_V_2_load, i32 %o1_out_imag_V_3_load, i2 %lshr_ln286_cast" [radixfft/core.cpp:286]   --->   Operation 83 'mux' 'b_imag_V' <Predicate = (!icmp_ln281)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/2] (2.32ns)   --->   "%o2_out_real_V_load = load i2 %o2_out_real_V_addr" [radixfft/core.cpp:287]   --->   Operation 84 'load' 'o2_out_real_V_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 85 [1/2] (2.32ns)   --->   "%o2_out_real_V_1_load = load i2 %o2_out_real_V_1_addr" [radixfft/core.cpp:287]   --->   Operation 85 'load' 'o2_out_real_V_1_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 86 [1/2] (2.32ns)   --->   "%o2_out_real_V_2_load = load i2 %o2_out_real_V_2_addr" [radixfft/core.cpp:287]   --->   Operation 86 'load' 'o2_out_real_V_2_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 87 [1/2] (2.32ns)   --->   "%o2_out_real_V_3_load = load i2 %o2_out_real_V_3_addr" [radixfft/core.cpp:287]   --->   Operation 87 'load' 'o2_out_real_V_3_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 88 [1/1] (1.82ns)   --->   "%b_real_V_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %o2_out_real_V_load, i32 %o2_out_real_V_1_load, i32 %o2_out_real_V_2_load, i32 %o2_out_real_V_3_load, i2 %lshr_ln286_cast" [radixfft/core.cpp:287]   --->   Operation 88 'mux' 'b_real_V_1' <Predicate = (!icmp_ln281)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/2] (2.32ns)   --->   "%o2_out_imag_V_load = load i2 %o2_out_imag_V_addr" [radixfft/core.cpp:287]   --->   Operation 89 'load' 'o2_out_imag_V_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 90 [1/2] (2.32ns)   --->   "%o2_out_imag_V_1_load = load i2 %o2_out_imag_V_1_addr" [radixfft/core.cpp:287]   --->   Operation 90 'load' 'o2_out_imag_V_1_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 91 [1/2] (2.32ns)   --->   "%o2_out_imag_V_2_load = load i2 %o2_out_imag_V_2_addr" [radixfft/core.cpp:287]   --->   Operation 91 'load' 'o2_out_imag_V_2_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 92 [1/2] (2.32ns)   --->   "%o2_out_imag_V_3_load = load i2 %o2_out_imag_V_3_addr" [radixfft/core.cpp:287]   --->   Operation 92 'load' 'o2_out_imag_V_3_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 93 [1/1] (1.82ns)   --->   "%b_imag_V_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %o2_out_imag_V_load, i32 %o2_out_imag_V_1_load, i32 %o2_out_imag_V_2_load, i32 %o2_out_imag_V_3_load, i2 %lshr_ln286_cast" [radixfft/core.cpp:287]   --->   Operation 93 'mux' 'b_imag_V_1' <Predicate = (!icmp_ln281)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %k_1, i32 3" [radixfft/core.cpp:292]   --->   Operation 94 'bitselect' 'tmp' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln292 = br i1 %tmp, void %arrayidx85.18.case.0, void %arrayidx85.18.case.1" [radixfft/core.cpp:292]   --->   Operation 95 'br' 'br_ln292' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln293 = br i1 %tmp, void %arrayidx113.114.case.6, void %arrayidx113.114.case.7" [radixfft/core.cpp:293]   --->   Operation 96 'br' 'br_ln293' <Predicate = (!icmp_ln281)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 97 [1/2] (3.25ns)   --->   "%w_real_V_1 = load i6 %TWIDDLE_REAL_V_addr_1" [radixfft/core.cpp:79]   --->   Operation 97 'load' 'w_real_V_1' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_3 : Operation 98 [1/2] (3.25ns)   --->   "%w_imag_V_1 = load i6 %TWIDDLE_IMAG_V_addr_1" [radixfft/core.cpp:80]   --->   Operation 98 'load' 'w_imag_V_1' <Predicate = (!icmp_ln281)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 64> <ROM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i32 %b_real_V"   --->   Operation 99 'sext' 'sext_ln1273' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i18 %w_real_V"   --->   Operation 100 'sext' 'sext_ln1273_1' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1273_2 = sext i32 %b_imag_V"   --->   Operation 101 'sext' 'sext_ln1273_2' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1273_3 = sext i18 %w_imag_V"   --->   Operation 102 'sext' 'sext_ln1273_3' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_3 : Operation 103 [2/2] (6.91ns)   --->   "%mul_ln813 = mul i48 %sext_ln1273, i48 %sext_ln1273_1"   --->   Operation 103 'mul' 'mul_ln813' <Predicate = (!icmp_ln281)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [2/2] (6.91ns)   --->   "%mul_ln1348 = mul i48 %sext_ln1273_2, i48 %sext_ln1273_3"   --->   Operation 104 'mul' 'mul_ln1348' <Predicate = (!icmp_ln281)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 105 [1/2] (6.91ns)   --->   "%mul_ln813 = mul i48 %sext_ln1273, i48 %sext_ln1273_1"   --->   Operation 105 'mul' 'mul_ln813' <Predicate = (!icmp_ln281)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/2] (6.91ns)   --->   "%mul_ln1348 = mul i48 %sext_ln1273_2, i48 %sext_ln1273_3"   --->   Operation 106 'mul' 'mul_ln1348' <Predicate = (!icmp_ln281)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [2/2] (6.91ns)   --->   "%mul_ln813_1 = mul i48 %sext_ln1273, i48 %sext_ln1273_3"   --->   Operation 107 'mul' 'mul_ln813_1' <Predicate = (!icmp_ln281)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [2/2] (6.91ns)   --->   "%mul_ln1347 = mul i48 %sext_ln1273_2, i48 %sext_ln1273_1"   --->   Operation 108 'mul' 'mul_ln1347' <Predicate = (!icmp_ln281)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 234 'ret' 'ret_ln0' <Predicate = (icmp_ln281)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 109 [1/1] (3.10ns)   --->   "%ret_V = sub i48 %mul_ln813, i48 %mul_ln1348"   --->   Operation 109 'sub' 'ret_V' <Predicate = (!icmp_ln281)> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%r_real_V_8 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V, i32 16, i32 47"   --->   Operation 110 'partselect' 'r_real_V_8' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_5 : Operation 111 [1/2] (6.91ns)   --->   "%mul_ln813_1 = mul i48 %sext_ln1273, i48 %sext_ln1273_3"   --->   Operation 111 'mul' 'mul_ln813_1' <Predicate = (!icmp_ln281)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/2] (6.91ns)   --->   "%mul_ln1347 = mul i48 %sext_ln1273_2, i48 %sext_ln1273_1"   --->   Operation 112 'mul' 'mul_ln1347' <Predicate = (!icmp_ln281)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1273_4 = sext i32 %b_real_V_1"   --->   Operation 113 'sext' 'sext_ln1273_4' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1273_5 = sext i18 %w_real_V_1"   --->   Operation 114 'sext' 'sext_ln1273_5' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1273_6 = sext i32 %b_imag_V_1"   --->   Operation 115 'sext' 'sext_ln1273_6' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1273_7 = sext i18 %w_imag_V_1"   --->   Operation 116 'sext' 'sext_ln1273_7' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_5 : Operation 117 [2/2] (6.91ns)   --->   "%mul_ln813_2 = mul i48 %sext_ln1273_4, i48 %sext_ln1273_5"   --->   Operation 117 'mul' 'mul_ln813_2' <Predicate = (!icmp_ln281)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [2/2] (6.91ns)   --->   "%mul_ln1348_1 = mul i48 %sext_ln1273_6, i48 %sext_ln1273_7"   --->   Operation 118 'mul' 'mul_ln1348_1' <Predicate = (!icmp_ln281)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 119 [1/1] (3.10ns)   --->   "%ret_V_1 = add i48 %mul_ln1347, i48 %mul_ln813_1"   --->   Operation 119 'add' 'ret_V_1' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%r_imag_V_11 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_1, i32 16, i32 47"   --->   Operation 120 'partselect' 'r_imag_V_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/2] (6.91ns)   --->   "%mul_ln813_2 = mul i48 %sext_ln1273_4, i48 %sext_ln1273_5"   --->   Operation 121 'mul' 'mul_ln813_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/2] (6.91ns)   --->   "%mul_ln1348_1 = mul i48 %sext_ln1273_6, i48 %sext_ln1273_7"   --->   Operation 122 'mul' 'mul_ln1348_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [2/2] (6.91ns)   --->   "%mul_ln813_3 = mul i48 %sext_ln1273_4, i48 %sext_ln1273_7"   --->   Operation 123 'mul' 'mul_ln813_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [2/2] (6.91ns)   --->   "%mul_ln1347_1 = mul i48 %sext_ln1273_6, i48 %sext_ln1273_5"   --->   Operation 124 'mul' 'mul_ln1347_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%e_out_real_V_addr = getelementptr i32 %e_out_real_V, i64 0, i64 %zext_ln286" [radixfft/core.cpp:292]   --->   Operation 125 'getelementptr' 'e_out_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%e_out_real_V_1_addr = getelementptr i32 %e_out_real_V_1, i64 0, i64 %zext_ln286" [radixfft/core.cpp:292]   --->   Operation 126 'getelementptr' 'e_out_real_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%e_out_real_V_2_addr = getelementptr i32 %e_out_real_V_2, i64 0, i64 %zext_ln286" [radixfft/core.cpp:292]   --->   Operation 127 'getelementptr' 'e_out_real_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%e_out_real_V_3_addr = getelementptr i32 %e_out_real_V_3, i64 0, i64 %zext_ln286" [radixfft/core.cpp:292]   --->   Operation 128 'getelementptr' 'e_out_real_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%e_out_imag_V_addr = getelementptr i32 %e_out_imag_V, i64 0, i64 %zext_ln286" [radixfft/core.cpp:292]   --->   Operation 129 'getelementptr' 'e_out_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%e_out_imag_V_1_addr = getelementptr i32 %e_out_imag_V_1, i64 0, i64 %zext_ln286" [radixfft/core.cpp:292]   --->   Operation 130 'getelementptr' 'e_out_imag_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%e_out_imag_V_2_addr = getelementptr i32 %e_out_imag_V_2, i64 0, i64 %zext_ln286" [radixfft/core.cpp:292]   --->   Operation 131 'getelementptr' 'e_out_imag_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%e_out_imag_V_3_addr = getelementptr i32 %e_out_imag_V_3, i64 0, i64 %zext_ln286" [radixfft/core.cpp:292]   --->   Operation 132 'getelementptr' 'e_out_imag_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [2/2] (2.32ns)   --->   "%e_out_real_V_load = load i2 %e_out_real_V_addr" [radixfft/core.cpp:292]   --->   Operation 133 'load' 'e_out_real_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 134 [2/2] (2.32ns)   --->   "%e_out_real_V_1_load = load i2 %e_out_real_V_1_addr" [radixfft/core.cpp:292]   --->   Operation 134 'load' 'e_out_real_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 135 [2/2] (2.32ns)   --->   "%e_out_real_V_2_load = load i2 %e_out_real_V_2_addr" [radixfft/core.cpp:292]   --->   Operation 135 'load' 'e_out_real_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 136 [2/2] (2.32ns)   --->   "%e_out_real_V_3_load = load i2 %e_out_real_V_3_addr" [radixfft/core.cpp:292]   --->   Operation 136 'load' 'e_out_real_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 137 [2/2] (2.32ns)   --->   "%e_out_imag_V_load = load i2 %e_out_imag_V_addr" [radixfft/core.cpp:292]   --->   Operation 137 'load' 'e_out_imag_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 138 [2/2] (2.32ns)   --->   "%e_out_imag_V_1_load = load i2 %e_out_imag_V_1_addr" [radixfft/core.cpp:292]   --->   Operation 138 'load' 'e_out_imag_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 139 [2/2] (2.32ns)   --->   "%e_out_imag_V_2_load = load i2 %e_out_imag_V_2_addr" [radixfft/core.cpp:292]   --->   Operation 139 'load' 'e_out_imag_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 140 [2/2] (2.32ns)   --->   "%e_out_imag_V_3_load = load i2 %e_out_imag_V_3_addr" [radixfft/core.cpp:292]   --->   Operation 140 'load' 'e_out_imag_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%e_out_real_V_4_addr = getelementptr i32 %e_out_real_V_4, i64 0, i64 %zext_ln286" [radixfft/core.cpp:293]   --->   Operation 141 'getelementptr' 'e_out_real_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%e_out_real_V_5_addr = getelementptr i32 %e_out_real_V_5, i64 0, i64 %zext_ln286" [radixfft/core.cpp:293]   --->   Operation 142 'getelementptr' 'e_out_real_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%e_out_real_V_6_addr = getelementptr i32 %e_out_real_V_6, i64 0, i64 %zext_ln286" [radixfft/core.cpp:293]   --->   Operation 143 'getelementptr' 'e_out_real_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%e_out_real_V_7_addr = getelementptr i32 %e_out_real_V_7, i64 0, i64 %zext_ln286" [radixfft/core.cpp:293]   --->   Operation 144 'getelementptr' 'e_out_real_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%e_out_imag_V_4_addr = getelementptr i32 %e_out_imag_V_4, i64 0, i64 %zext_ln286" [radixfft/core.cpp:293]   --->   Operation 145 'getelementptr' 'e_out_imag_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%e_out_imag_V_5_addr = getelementptr i32 %e_out_imag_V_5, i64 0, i64 %zext_ln286" [radixfft/core.cpp:293]   --->   Operation 146 'getelementptr' 'e_out_imag_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%e_out_imag_V_6_addr = getelementptr i32 %e_out_imag_V_6, i64 0, i64 %zext_ln286" [radixfft/core.cpp:293]   --->   Operation 147 'getelementptr' 'e_out_imag_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%e_out_imag_V_7_addr = getelementptr i32 %e_out_imag_V_7, i64 0, i64 %zext_ln286" [radixfft/core.cpp:293]   --->   Operation 148 'getelementptr' 'e_out_imag_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [2/2] (2.32ns)   --->   "%e_out_real_V_4_load = load i2 %e_out_real_V_4_addr" [radixfft/core.cpp:293]   --->   Operation 149 'load' 'e_out_real_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 150 [2/2] (2.32ns)   --->   "%e_out_real_V_5_load = load i2 %e_out_real_V_5_addr" [radixfft/core.cpp:293]   --->   Operation 150 'load' 'e_out_real_V_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 151 [2/2] (2.32ns)   --->   "%e_out_real_V_6_load = load i2 %e_out_real_V_6_addr" [radixfft/core.cpp:293]   --->   Operation 151 'load' 'e_out_real_V_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 152 [2/2] (2.32ns)   --->   "%e_out_real_V_7_load = load i2 %e_out_real_V_7_addr" [radixfft/core.cpp:293]   --->   Operation 152 'load' 'e_out_real_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 153 [2/2] (2.32ns)   --->   "%e_out_imag_V_4_load = load i2 %e_out_imag_V_4_addr" [radixfft/core.cpp:293]   --->   Operation 153 'load' 'e_out_imag_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 154 [2/2] (2.32ns)   --->   "%e_out_imag_V_5_load = load i2 %e_out_imag_V_5_addr" [radixfft/core.cpp:293]   --->   Operation 154 'load' 'e_out_imag_V_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 155 [2/2] (2.32ns)   --->   "%e_out_imag_V_6_load = load i2 %e_out_imag_V_6_addr" [radixfft/core.cpp:293]   --->   Operation 155 'load' 'e_out_imag_V_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 156 [2/2] (2.32ns)   --->   "%e_out_imag_V_7_load = load i2 %e_out_imag_V_7_addr" [radixfft/core.cpp:293]   --->   Operation 156 'load' 'e_out_imag_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 157 [1/1] (3.10ns)   --->   "%ret_V_2 = sub i48 %mul_ln813_2, i48 %mul_ln1348_1"   --->   Operation 157 'sub' 'ret_V_2' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%r_real_V_9 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_2, i32 16, i32 47"   --->   Operation 158 'partselect' 'r_real_V_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 159 [1/2] (6.91ns)   --->   "%mul_ln813_3 = mul i48 %sext_ln1273_4, i48 %sext_ln1273_7"   --->   Operation 159 'mul' 'mul_ln813_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/2] (6.91ns)   --->   "%mul_ln1347_1 = mul i48 %sext_ln1273_6, i48 %sext_ln1273_5"   --->   Operation 160 'mul' 'mul_ln1347_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (2.55ns)   --->   "%b_real_V_3 = add i32 %r_real_V_9, i32 %r_real_V_8"   --->   Operation 161 'add' 'b_real_V_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (2.55ns)   --->   "%a_real_V_6 = sub i32 %r_real_V_8, i32 %r_real_V_9"   --->   Operation 162 'sub' 'a_real_V_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/2] (2.32ns)   --->   "%e_out_real_V_load = load i2 %e_out_real_V_addr" [radixfft/core.cpp:292]   --->   Operation 163 'load' 'e_out_real_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 164 [1/2] (2.32ns)   --->   "%e_out_real_V_1_load = load i2 %e_out_real_V_1_addr" [radixfft/core.cpp:292]   --->   Operation 164 'load' 'e_out_real_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 165 [1/2] (2.32ns)   --->   "%e_out_real_V_2_load = load i2 %e_out_real_V_2_addr" [radixfft/core.cpp:292]   --->   Operation 165 'load' 'e_out_real_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 166 [1/2] (2.32ns)   --->   "%e_out_real_V_3_load = load i2 %e_out_real_V_3_addr" [radixfft/core.cpp:292]   --->   Operation 166 'load' 'e_out_real_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 167 [1/1] (1.82ns)   --->   "%a_real_V_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %e_out_real_V_load, i32 %e_out_real_V_1_load, i32 %e_out_real_V_2_load, i32 %e_out_real_V_3_load, i2 %lshr_ln286_cast" [radixfft/core.cpp:292]   --->   Operation 167 'mux' 'a_real_V_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/2] (2.32ns)   --->   "%e_out_imag_V_load = load i2 %e_out_imag_V_addr" [radixfft/core.cpp:292]   --->   Operation 168 'load' 'e_out_imag_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 169 [1/2] (2.32ns)   --->   "%e_out_imag_V_1_load = load i2 %e_out_imag_V_1_addr" [radixfft/core.cpp:292]   --->   Operation 169 'load' 'e_out_imag_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 170 [1/2] (2.32ns)   --->   "%e_out_imag_V_2_load = load i2 %e_out_imag_V_2_addr" [radixfft/core.cpp:292]   --->   Operation 170 'load' 'e_out_imag_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 171 [1/2] (2.32ns)   --->   "%e_out_imag_V_3_load = load i2 %e_out_imag_V_3_addr" [radixfft/core.cpp:292]   --->   Operation 171 'load' 'e_out_imag_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 172 [1/1] (1.82ns)   --->   "%a_imag_V_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %e_out_imag_V_load, i32 %e_out_imag_V_1_load, i32 %e_out_imag_V_2_load, i32 %e_out_imag_V_3_load, i2 %lshr_ln286_cast" [radixfft/core.cpp:292]   --->   Operation 172 'mux' 'a_imag_V_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/2] (2.32ns)   --->   "%e_out_real_V_4_load = load i2 %e_out_real_V_4_addr" [radixfft/core.cpp:293]   --->   Operation 173 'load' 'e_out_real_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 174 [1/2] (2.32ns)   --->   "%e_out_real_V_5_load = load i2 %e_out_real_V_5_addr" [radixfft/core.cpp:293]   --->   Operation 174 'load' 'e_out_real_V_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 175 [1/2] (2.32ns)   --->   "%e_out_real_V_6_load = load i2 %e_out_real_V_6_addr" [radixfft/core.cpp:293]   --->   Operation 175 'load' 'e_out_real_V_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 176 [1/2] (2.32ns)   --->   "%e_out_real_V_7_load = load i2 %e_out_real_V_7_addr" [radixfft/core.cpp:293]   --->   Operation 176 'load' 'e_out_real_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 177 [1/1] (1.82ns)   --->   "%a_real_V_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %e_out_real_V_4_load, i32 %e_out_real_V_5_load, i32 %e_out_real_V_6_load, i32 %e_out_real_V_7_load, i2 %lshr_ln286_cast" [radixfft/core.cpp:293]   --->   Operation 177 'mux' 'a_real_V_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [1/2] (2.32ns)   --->   "%e_out_imag_V_4_load = load i2 %e_out_imag_V_4_addr" [radixfft/core.cpp:293]   --->   Operation 178 'load' 'e_out_imag_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 179 [1/2] (2.32ns)   --->   "%e_out_imag_V_5_load = load i2 %e_out_imag_V_5_addr" [radixfft/core.cpp:293]   --->   Operation 179 'load' 'e_out_imag_V_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 180 [1/2] (2.32ns)   --->   "%e_out_imag_V_6_load = load i2 %e_out_imag_V_6_addr" [radixfft/core.cpp:293]   --->   Operation 180 'load' 'e_out_imag_V_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 181 [1/2] (2.32ns)   --->   "%e_out_imag_V_7_load = load i2 %e_out_imag_V_7_addr" [radixfft/core.cpp:293]   --->   Operation 181 'load' 'e_out_imag_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 182 [1/1] (1.82ns)   --->   "%a_imag_V_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %e_out_imag_V_4_load, i32 %e_out_imag_V_5_load, i32 %e_out_imag_V_6_load, i32 %e_out_imag_V_7_load, i2 %lshr_ln286_cast" [radixfft/core.cpp:293]   --->   Operation 182 'mux' 'a_imag_V_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.65>
ST_8 : Operation 183 [1/1] (3.10ns)   --->   "%ret_V_3 = add i48 %mul_ln1347_1, i48 %mul_ln813_3"   --->   Operation 183 'add' 'ret_V_3' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%r_imag_V_12 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %ret_V_3, i32 16, i32 47"   --->   Operation 184 'partselect' 'r_imag_V_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (2.55ns)   --->   "%b_imag_V_3 = add i32 %r_imag_V_12, i32 %r_imag_V_11"   --->   Operation 185 'add' 'b_imag_V_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (2.55ns)   --->   "%a_imag_V_2 = sub i32 %r_imag_V_11, i32 %r_imag_V_12"   --->   Operation 186 'sub' 'a_imag_V_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [1/1] (2.55ns)   --->   "%r_real_V = add i32 %a_real_V_1, i32 %b_real_V_3"   --->   Operation 187 'add' 'r_real_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln292 = zext i3 %trunc_ln281" [radixfft/core.cpp:292]   --->   Operation 188 'zext' 'zext_ln292' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%out_real_0_addr = getelementptr i32 %out_real_0, i64 0, i64 %zext_ln292" [radixfft/core.cpp:292]   --->   Operation 189 'getelementptr' 'out_real_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%out_real_1_addr = getelementptr i32 %out_real_1, i64 0, i64 %zext_ln292" [radixfft/core.cpp:292]   --->   Operation 190 'getelementptr' 'out_real_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (2.32ns)   --->   "%store_ln292 = store i32 %r_real_V, i3 %out_real_0_addr" [radixfft/core.cpp:292]   --->   Operation 191 'store' 'store_ln292' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 192 [1/1] (2.32ns)   --->   "%store_ln292 = store i32 %r_real_V, i3 %out_real_1_addr" [radixfft/core.cpp:292]   --->   Operation 192 'store' 'store_ln292' <Predicate = (tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 193 [1/1] (2.55ns)   --->   "%r_imag_V_6 = sub i32 %a_imag_V_3, i32 %a_real_V_6"   --->   Operation 193 'sub' 'r_imag_V_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%out_imag_2_addr = getelementptr i32 %out_imag_2, i64 0, i64 %zext_ln292" [radixfft/core.cpp:293]   --->   Operation 194 'getelementptr' 'out_imag_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%out_imag_3_addr = getelementptr i32 %out_imag_3, i64 0, i64 %zext_ln292" [radixfft/core.cpp:293]   --->   Operation 195 'getelementptr' 'out_imag_3_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (2.55ns)   --->   "%r_real_V_6 = sub i32 %a_real_V_1, i32 %b_real_V_3"   --->   Operation 196 'sub' 'r_real_V_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%out_real_4_addr = getelementptr i32 %out_real_4, i64 0, i64 %zext_ln292" [radixfft/core.cpp:294]   --->   Operation 197 'getelementptr' 'out_real_4_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (2.55ns)   --->   "%r_imag_V_9 = add i32 %a_imag_V_3, i32 %a_real_V_6"   --->   Operation 198 'add' 'r_imag_V_9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%out_imag_6_addr = getelementptr i32 %out_imag_6, i64 0, i64 %zext_ln292" [radixfft/core.cpp:295]   --->   Operation 199 'getelementptr' 'out_imag_6_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%out_imag_7_addr = getelementptr i32 %out_imag_7, i64 0, i64 %zext_ln292" [radixfft/core.cpp:295]   --->   Operation 200 'getelementptr' 'out_imag_7_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (2.32ns)   --->   "%store_ln293 = store i32 %r_imag_V_6, i3 %out_imag_2_addr" [radixfft/core.cpp:293]   --->   Operation 201 'store' 'store_ln293' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 202 [1/1] (2.32ns)   --->   "%store_ln294 = store i32 %r_real_V_6, i3 %out_real_4_addr" [radixfft/core.cpp:294]   --->   Operation 202 'store' 'store_ln294' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 203 [1/1] (2.32ns)   --->   "%store_ln295 = store i32 %r_imag_V_9, i3 %out_imag_6_addr" [radixfft/core.cpp:295]   --->   Operation 203 'store' 'store_ln295' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 204 [1/1] (2.32ns)   --->   "%store_ln293 = store i32 %r_imag_V_6, i3 %out_imag_3_addr" [radixfft/core.cpp:293]   --->   Operation 204 'store' 'store_ln293' <Predicate = (tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%out_real_5_addr = getelementptr i32 %out_real_5, i64 0, i64 %zext_ln292" [radixfft/core.cpp:294]   --->   Operation 205 'getelementptr' 'out_real_5_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (2.32ns)   --->   "%store_ln294 = store i32 %r_real_V_6, i3 %out_real_5_addr" [radixfft/core.cpp:294]   --->   Operation 206 'store' 'store_ln294' <Predicate = (tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 207 [1/1] (2.32ns)   --->   "%store_ln295 = store i32 %r_imag_V_9, i3 %out_imag_7_addr" [radixfft/core.cpp:295]   --->   Operation 207 'store' 'store_ln295' <Predicate = (tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 4.87>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%specpipeline_ln282 = specpipeline void @_ssdm_op_SpecPipeline, i32 5, i32 0, i32 0, i32 0, void @empty" [radixfft/core.cpp:282]   --->   Operation 208 'specpipeline' 'specpipeline_ln282' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [radixfft/core.cpp:75]   --->   Operation 209 'specloopname' 'specloopname_ln75' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (2.55ns)   --->   "%r_imag_V = add i32 %a_imag_V_1, i32 %b_imag_V_3"   --->   Operation 210 'add' 'r_imag_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%out_imag_0_addr = getelementptr i32 %out_imag_0, i64 0, i64 %zext_ln292" [radixfft/core.cpp:292]   --->   Operation 211 'getelementptr' 'out_imag_0_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%out_imag_1_addr = getelementptr i32 %out_imag_1, i64 0, i64 %zext_ln292" [radixfft/core.cpp:292]   --->   Operation 212 'getelementptr' 'out_imag_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (2.32ns)   --->   "%store_ln292 = store i32 %r_imag_V, i3 %out_imag_0_addr" [radixfft/core.cpp:292]   --->   Operation 213 'store' 'store_ln292' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln292 = br void %arrayidx85.18.exit" [radixfft/core.cpp:292]   --->   Operation 214 'br' 'br_ln292' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (2.32ns)   --->   "%store_ln292 = store i32 %r_imag_V, i3 %out_imag_1_addr" [radixfft/core.cpp:292]   --->   Operation 215 'store' 'store_ln292' <Predicate = (tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln292 = br void %arrayidx85.18.exit" [radixfft/core.cpp:292]   --->   Operation 216 'br' 'br_ln292' <Predicate = (tmp)> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (2.55ns)   --->   "%r_real_V_5 = add i32 %a_real_V_3, i32 %a_imag_V_2"   --->   Operation 217 'add' 'r_real_V_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%out_real_2_addr = getelementptr i32 %out_real_2, i64 0, i64 %zext_ln292" [radixfft/core.cpp:293]   --->   Operation 218 'getelementptr' 'out_real_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%out_real_3_addr = getelementptr i32 %out_real_3, i64 0, i64 %zext_ln292" [radixfft/core.cpp:293]   --->   Operation 219 'getelementptr' 'out_real_3_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (2.55ns)   --->   "%r_imag_V_7 = sub i32 %a_imag_V_1, i32 %b_imag_V_3"   --->   Operation 220 'sub' 'r_imag_V_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%out_imag_4_addr = getelementptr i32 %out_imag_4, i64 0, i64 %zext_ln292" [radixfft/core.cpp:294]   --->   Operation 221 'getelementptr' 'out_imag_4_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%out_imag_5_addr = getelementptr i32 %out_imag_5, i64 0, i64 %zext_ln292" [radixfft/core.cpp:294]   --->   Operation 222 'getelementptr' 'out_imag_5_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (2.55ns)   --->   "%r_real_V_7 = sub i32 %a_real_V_3, i32 %a_imag_V_2"   --->   Operation 223 'sub' 'r_real_V_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%out_real_6_addr = getelementptr i32 %out_real_6, i64 0, i64 %zext_ln292" [radixfft/core.cpp:295]   --->   Operation 224 'getelementptr' 'out_real_6_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (2.32ns)   --->   "%store_ln293 = store i32 %r_real_V_5, i3 %out_real_2_addr" [radixfft/core.cpp:293]   --->   Operation 225 'store' 'store_ln293' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 226 [1/1] (2.32ns)   --->   "%store_ln294 = store i32 %r_imag_V_7, i3 %out_imag_4_addr" [radixfft/core.cpp:294]   --->   Operation 226 'store' 'store_ln294' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 227 [1/1] (2.32ns)   --->   "%store_ln295 = store i32 %r_real_V_7, i3 %out_real_6_addr" [radixfft/core.cpp:295]   --->   Operation 227 'store' 'store_ln295' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln295 = br void %arrayidx113.114.exit" [radixfft/core.cpp:295]   --->   Operation 228 'br' 'br_ln295' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 229 [1/1] (2.32ns)   --->   "%store_ln293 = store i32 %r_real_V_5, i3 %out_real_3_addr" [radixfft/core.cpp:293]   --->   Operation 229 'store' 'store_ln293' <Predicate = (tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 230 [1/1] (2.32ns)   --->   "%store_ln294 = store i32 %r_imag_V_7, i3 %out_imag_5_addr" [radixfft/core.cpp:294]   --->   Operation 230 'store' 'store_ln294' <Predicate = (tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%out_real_7_addr = getelementptr i32 %out_real_7, i64 0, i64 %zext_ln292" [radixfft/core.cpp:295]   --->   Operation 231 'getelementptr' 'out_real_7_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (2.32ns)   --->   "%store_ln295 = store i32 %r_real_V_7, i3 %out_real_7_addr" [radixfft/core.cpp:295]   --->   Operation 232 'store' 'store_ln295' <Predicate = (tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln295 = br void %arrayidx113.114.exit" [radixfft/core.cpp:295]   --->   Operation 233 'br' 'br_ln295' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ e_out_real_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ e_out_real_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ e_out_real_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ e_out_real_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ e_out_imag_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ e_out_imag_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ e_out_imag_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ e_out_imag_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_real_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ o1_out_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o1_out_real_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o1_out_real_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o1_out_real_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o1_out_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o1_out_imag_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o1_out_imag_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o1_out_imag_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o2_out_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o2_out_real_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o2_out_real_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o2_out_real_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o2_out_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o2_out_imag_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o2_out_imag_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o2_out_imag_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ e_out_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ e_out_real_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ e_out_real_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ e_out_real_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ e_out_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ e_out_imag_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ e_out_imag_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ e_out_imag_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ TWIDDLE_REAL_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ TWIDDLE_IMAG_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                     (alloca           ) [ 0100000000]
store_ln0             (store            ) [ 0000000000]
br_ln0                (br               ) [ 0000000000]
k_1                   (load             ) [ 0010000000]
icmp_ln281            (icmp             ) [ 0111110000]
empty                 (speclooptripcount) [ 0000000000]
add_ln281             (add              ) [ 0000000000]
br_ln281              (br               ) [ 0000000000]
zext_ln281            (zext             ) [ 0000000000]
trunc_ln281_1         (trunc            ) [ 0000000000]
TWIDDLE_REAL_V_addr   (getelementptr    ) [ 0010000000]
TWIDDLE_IMAG_V_addr   (getelementptr    ) [ 0010000000]
zext_ln286            (zext             ) [ 0111111000]
o1_out_real_V_addr    (getelementptr    ) [ 0010000000]
o1_out_real_V_1_addr  (getelementptr    ) [ 0010000000]
o1_out_real_V_2_addr  (getelementptr    ) [ 0010000000]
o1_out_real_V_3_addr  (getelementptr    ) [ 0010000000]
o1_out_imag_V_addr    (getelementptr    ) [ 0010000000]
o1_out_imag_V_1_addr  (getelementptr    ) [ 0010000000]
o1_out_imag_V_2_addr  (getelementptr    ) [ 0010000000]
o1_out_imag_V_3_addr  (getelementptr    ) [ 0010000000]
o2_out_real_V_addr    (getelementptr    ) [ 0010000000]
o2_out_real_V_1_addr  (getelementptr    ) [ 0010000000]
o2_out_real_V_2_addr  (getelementptr    ) [ 0010000000]
o2_out_real_V_3_addr  (getelementptr    ) [ 0010000000]
o2_out_imag_V_addr    (getelementptr    ) [ 0010000000]
o2_out_imag_V_1_addr  (getelementptr    ) [ 0010000000]
o2_out_imag_V_2_addr  (getelementptr    ) [ 0010000000]
o2_out_imag_V_3_addr  (getelementptr    ) [ 0010000000]
store_ln281           (store            ) [ 0000000000]
br_ln281              (br               ) [ 0000000000]
trunc_ln281           (trunc            ) [ 0111111110]
zext_ln281_1          (zext             ) [ 0000000000]
w_real_V              (load             ) [ 0001000000]
w_imag_V              (load             ) [ 0001000000]
trunc_ln284           (trunc            ) [ 0000000000]
shl_ln2               (bitconcatenate   ) [ 0000000000]
sub_ln284             (sub              ) [ 0000000000]
zext_ln79             (zext             ) [ 0000000000]
TWIDDLE_REAL_V_addr_1 (getelementptr    ) [ 0001000000]
TWIDDLE_IMAG_V_addr_1 (getelementptr    ) [ 0001000000]
lshr_ln286_cast       (partselect       ) [ 0111111100]
o1_out_real_V_load    (load             ) [ 0000000000]
o1_out_real_V_1_load  (load             ) [ 0000000000]
o1_out_real_V_2_load  (load             ) [ 0000000000]
o1_out_real_V_3_load  (load             ) [ 0000000000]
b_real_V              (mux              ) [ 0001000000]
o1_out_imag_V_load    (load             ) [ 0000000000]
o1_out_imag_V_1_load  (load             ) [ 0000000000]
o1_out_imag_V_2_load  (load             ) [ 0000000000]
o1_out_imag_V_3_load  (load             ) [ 0000000000]
b_imag_V              (mux              ) [ 0001000000]
o2_out_real_V_load    (load             ) [ 0000000000]
o2_out_real_V_1_load  (load             ) [ 0000000000]
o2_out_real_V_2_load  (load             ) [ 0000000000]
o2_out_real_V_3_load  (load             ) [ 0000000000]
b_real_V_1            (mux              ) [ 0001110000]
o2_out_imag_V_load    (load             ) [ 0000000000]
o2_out_imag_V_1_load  (load             ) [ 0000000000]
o2_out_imag_V_2_load  (load             ) [ 0000000000]
o2_out_imag_V_3_load  (load             ) [ 0000000000]
b_imag_V_1            (mux              ) [ 0001110000]
tmp                   (bitselect        ) [ 0111111111]
br_ln292              (br               ) [ 0000000000]
br_ln293              (br               ) [ 0000000000]
w_real_V_1            (load             ) [ 0000110000]
w_imag_V_1            (load             ) [ 0000110000]
sext_ln1273           (sext             ) [ 0000110000]
sext_ln1273_1         (sext             ) [ 0000110000]
sext_ln1273_2         (sext             ) [ 0000110000]
sext_ln1273_3         (sext             ) [ 0000110000]
mul_ln813             (mul              ) [ 0000010000]
mul_ln1348            (mul              ) [ 0000010000]
ret_V                 (sub              ) [ 0000000000]
r_real_V_8            (partselect       ) [ 0110001100]
mul_ln813_1           (mul              ) [ 0100001000]
mul_ln1347            (mul              ) [ 0100001000]
sext_ln1273_4         (sext             ) [ 0110001100]
sext_ln1273_5         (sext             ) [ 0110001100]
sext_ln1273_6         (sext             ) [ 0110001100]
sext_ln1273_7         (sext             ) [ 0110001100]
ret_V_1               (add              ) [ 0000000000]
r_imag_V_11           (partselect       ) [ 0011000110]
mul_ln813_2           (mul              ) [ 0010000100]
mul_ln1348_1          (mul              ) [ 0010000100]
e_out_real_V_addr     (getelementptr    ) [ 0010000100]
e_out_real_V_1_addr   (getelementptr    ) [ 0010000100]
e_out_real_V_2_addr   (getelementptr    ) [ 0010000100]
e_out_real_V_3_addr   (getelementptr    ) [ 0010000100]
e_out_imag_V_addr     (getelementptr    ) [ 0010000100]
e_out_imag_V_1_addr   (getelementptr    ) [ 0010000100]
e_out_imag_V_2_addr   (getelementptr    ) [ 0010000100]
e_out_imag_V_3_addr   (getelementptr    ) [ 0010000100]
e_out_real_V_4_addr   (getelementptr    ) [ 0010000100]
e_out_real_V_5_addr   (getelementptr    ) [ 0010000100]
e_out_real_V_6_addr   (getelementptr    ) [ 0010000100]
e_out_real_V_7_addr   (getelementptr    ) [ 0010000100]
e_out_imag_V_4_addr   (getelementptr    ) [ 0010000100]
e_out_imag_V_5_addr   (getelementptr    ) [ 0010000100]
e_out_imag_V_6_addr   (getelementptr    ) [ 0010000100]
e_out_imag_V_7_addr   (getelementptr    ) [ 0010000100]
ret_V_2               (sub              ) [ 0000000000]
r_real_V_9            (partselect       ) [ 0000000000]
mul_ln813_3           (mul              ) [ 0001000010]
mul_ln1347_1          (mul              ) [ 0001000010]
b_real_V_3            (add              ) [ 0001000010]
a_real_V_6            (sub              ) [ 0001000010]
e_out_real_V_load     (load             ) [ 0000000000]
e_out_real_V_1_load   (load             ) [ 0000000000]
e_out_real_V_2_load   (load             ) [ 0000000000]
e_out_real_V_3_load   (load             ) [ 0000000000]
a_real_V_1            (mux              ) [ 0001000010]
e_out_imag_V_load     (load             ) [ 0000000000]
e_out_imag_V_1_load   (load             ) [ 0000000000]
e_out_imag_V_2_load   (load             ) [ 0000000000]
e_out_imag_V_3_load   (load             ) [ 0000000000]
a_imag_V_1            (mux              ) [ 0001100011]
e_out_real_V_4_load   (load             ) [ 0000000000]
e_out_real_V_5_load   (load             ) [ 0000000000]
e_out_real_V_6_load   (load             ) [ 0000000000]
e_out_real_V_7_load   (load             ) [ 0000000000]
a_real_V_3            (mux              ) [ 0001100011]
e_out_imag_V_4_load   (load             ) [ 0000000000]
e_out_imag_V_5_load   (load             ) [ 0000000000]
e_out_imag_V_6_load   (load             ) [ 0000000000]
e_out_imag_V_7_load   (load             ) [ 0000000000]
a_imag_V_3            (mux              ) [ 0001000010]
ret_V_3               (add              ) [ 0000000000]
r_imag_V_12           (partselect       ) [ 0000000000]
b_imag_V_3            (add              ) [ 0000100001]
a_imag_V_2            (sub              ) [ 0000100001]
r_real_V              (add              ) [ 0000000000]
zext_ln292            (zext             ) [ 0000100001]
out_real_0_addr       (getelementptr    ) [ 0000000000]
out_real_1_addr       (getelementptr    ) [ 0000000000]
store_ln292           (store            ) [ 0000000000]
store_ln292           (store            ) [ 0000000000]
r_imag_V_6            (sub              ) [ 0000000000]
out_imag_2_addr       (getelementptr    ) [ 0000000000]
out_imag_3_addr       (getelementptr    ) [ 0000000000]
r_real_V_6            (sub              ) [ 0000000000]
out_real_4_addr       (getelementptr    ) [ 0000000000]
r_imag_V_9            (add              ) [ 0000000000]
out_imag_6_addr       (getelementptr    ) [ 0000000000]
out_imag_7_addr       (getelementptr    ) [ 0000000000]
store_ln293           (store            ) [ 0000000000]
store_ln294           (store            ) [ 0000000000]
store_ln295           (store            ) [ 0000000000]
store_ln293           (store            ) [ 0000000000]
out_real_5_addr       (getelementptr    ) [ 0000000000]
store_ln294           (store            ) [ 0000000000]
store_ln295           (store            ) [ 0000000000]
specpipeline_ln282    (specpipeline     ) [ 0000000000]
specloopname_ln75     (specloopname     ) [ 0000000000]
r_imag_V              (add              ) [ 0000000000]
out_imag_0_addr       (getelementptr    ) [ 0000000000]
out_imag_1_addr       (getelementptr    ) [ 0000000000]
store_ln292           (store            ) [ 0000000000]
br_ln292              (br               ) [ 0000000000]
store_ln292           (store            ) [ 0000000000]
br_ln292              (br               ) [ 0000000000]
r_real_V_5            (add              ) [ 0000000000]
out_real_2_addr       (getelementptr    ) [ 0000000000]
out_real_3_addr       (getelementptr    ) [ 0000000000]
r_imag_V_7            (sub              ) [ 0000000000]
out_imag_4_addr       (getelementptr    ) [ 0000000000]
out_imag_5_addr       (getelementptr    ) [ 0000000000]
r_real_V_7            (sub              ) [ 0000000000]
out_real_6_addr       (getelementptr    ) [ 0000000000]
store_ln293           (store            ) [ 0000000000]
store_ln294           (store            ) [ 0000000000]
store_ln295           (store            ) [ 0000000000]
br_ln295              (br               ) [ 0000000000]
store_ln293           (store            ) [ 0000000000]
store_ln294           (store            ) [ 0000000000]
out_real_7_addr       (getelementptr    ) [ 0000000000]
store_ln295           (store            ) [ 0000000000]
br_ln295              (br               ) [ 0000000000]
ret_ln0               (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="e_out_real_V_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_real_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="e_out_real_V_5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_real_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="e_out_real_V_6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_real_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="e_out_real_V_7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_real_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="e_out_imag_V_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_imag_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="e_out_imag_V_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_imag_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="e_out_imag_V_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_imag_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="e_out_imag_V_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_imag_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_real_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_real_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_imag_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_imag_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_real_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_imag_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="out_imag_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="out_real_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="out_imag_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="out_imag_7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="out_imag_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="out_imag_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="out_real_7">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="out_real_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="out_real_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="out_real_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="o1_out_real_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_out_real_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="o1_out_real_V_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_out_real_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="o1_out_real_V_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_out_real_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="o1_out_real_V_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_out_real_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="o1_out_imag_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_out_imag_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="o1_out_imag_V_1">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_out_imag_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="o1_out_imag_V_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_out_imag_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="o1_out_imag_V_3">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_out_imag_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="o2_out_real_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_out_real_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="o2_out_real_V_1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_out_real_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="o2_out_real_V_2">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_out_real_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="o2_out_real_V_3">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_out_real_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="o2_out_imag_V">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_out_imag_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="o2_out_imag_V_1">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_out_imag_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="o2_out_imag_V_2">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_out_imag_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="o2_out_imag_V_3">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_out_imag_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="e_out_real_V">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_real_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="e_out_real_V_1">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_real_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="e_out_real_V_2">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_real_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="e_out_real_V_3">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_real_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="e_out_imag_V">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_imag_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="e_out_imag_V_1">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_imag_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="e_out_imag_V_2">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_imag_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="e_out_imag_V_3">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_out_imag_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="TWIDDLE_REAL_V">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TWIDDLE_REAL_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="TWIDDLE_IMAG_V">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TWIDDLE_IMAG_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="146" class="1004" name="k_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="TWIDDLE_REAL_V_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="18" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="5" slack="0"/>
<pin id="154" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="TWIDDLE_REAL_V_addr/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="0"/>
<pin id="159" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_real_V/1 w_real_V_1/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="TWIDDLE_IMAG_V_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="18" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="5" slack="0"/>
<pin id="167" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="TWIDDLE_IMAG_V_addr/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_imag_V/1 w_imag_V_1/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="o1_out_real_V_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="2" slack="0"/>
<pin id="180" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_out_real_V_addr/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="o1_out_real_V_1_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="2" slack="0"/>
<pin id="187" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_out_real_V_1_addr/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="o1_out_real_V_2_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="2" slack="0"/>
<pin id="194" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_out_real_V_2_addr/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="o1_out_real_V_3_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="2" slack="0"/>
<pin id="201" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_out_real_V_3_addr/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="o1_out_imag_V_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="2" slack="0"/>
<pin id="208" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_out_imag_V_addr/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="o1_out_imag_V_1_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="2" slack="0"/>
<pin id="215" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_out_imag_V_1_addr/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="o1_out_imag_V_2_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="2" slack="0"/>
<pin id="222" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_out_imag_V_2_addr/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="o1_out_imag_V_3_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="2" slack="0"/>
<pin id="229" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_out_imag_V_3_addr/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o1_out_real_V_load/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o1_out_real_V_1_load/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o1_out_real_V_2_load/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o1_out_real_V_3_load/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="2" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o1_out_imag_V_load/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="2" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o1_out_imag_V_1_load/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o1_out_imag_V_2_load/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o1_out_imag_V_3_load/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="o2_out_real_V_addr_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="2" slack="0"/>
<pin id="284" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_out_real_V_addr/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="o2_out_real_V_1_addr_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="2" slack="0"/>
<pin id="291" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_out_real_V_1_addr/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="o2_out_real_V_2_addr_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="2" slack="0"/>
<pin id="298" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_out_real_V_2_addr/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="o2_out_real_V_3_addr_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="2" slack="0"/>
<pin id="305" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_out_real_V_3_addr/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="o2_out_imag_V_addr_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="2" slack="0"/>
<pin id="312" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_out_imag_V_addr/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="o2_out_imag_V_1_addr_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="2" slack="0"/>
<pin id="319" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_out_imag_V_1_addr/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="o2_out_imag_V_2_addr_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="2" slack="0"/>
<pin id="326" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_out_imag_V_2_addr/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="o2_out_imag_V_3_addr_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="2" slack="0"/>
<pin id="333" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_out_imag_V_3_addr/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="2" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_out_real_V_load/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="2" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_out_real_V_1_load/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_out_real_V_2_load/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="2" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_out_real_V_3_load/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="2" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_out_imag_V_load/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_out_imag_V_1_load/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_out_imag_V_2_load/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="2" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_out_imag_V_3_load/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="TWIDDLE_REAL_V_addr_1_gep_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="18" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="6" slack="0"/>
<pin id="388" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="TWIDDLE_REAL_V_addr_1/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="TWIDDLE_IMAG_V_addr_1_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="18" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="6" slack="0"/>
<pin id="396" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="TWIDDLE_IMAG_V_addr_1/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="e_out_real_V_addr_gep_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="2" slack="5"/>
<pin id="404" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_real_V_addr/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="e_out_real_V_1_addr_gep_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="2" slack="5"/>
<pin id="411" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_real_V_1_addr/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="e_out_real_V_2_addr_gep_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="2" slack="5"/>
<pin id="418" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_real_V_2_addr/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="e_out_real_V_3_addr_gep_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="0" index="2" bw="2" slack="5"/>
<pin id="425" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_real_V_3_addr/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="e_out_imag_V_addr_gep_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="0" index="2" bw="2" slack="5"/>
<pin id="432" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_imag_V_addr/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="e_out_imag_V_1_addr_gep_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="0" index="2" bw="2" slack="5"/>
<pin id="439" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_imag_V_1_addr/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="e_out_imag_V_2_addr_gep_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="2" slack="5"/>
<pin id="446" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_imag_V_2_addr/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="e_out_imag_V_3_addr_gep_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="0" index="2" bw="2" slack="5"/>
<pin id="453" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_imag_V_3_addr/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_access_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="459" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_out_real_V_load/6 "/>
</bind>
</comp>

<comp id="462" class="1004" name="grp_access_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="466" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_out_real_V_1_load/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="grp_access_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="472" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_out_real_V_2_load/6 "/>
</bind>
</comp>

<comp id="474" class="1004" name="grp_access_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="2" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="477" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="478" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_out_real_V_3_load/6 "/>
</bind>
</comp>

<comp id="480" class="1004" name="grp_access_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="2" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="483" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="484" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_out_imag_V_load/6 "/>
</bind>
</comp>

<comp id="486" class="1004" name="grp_access_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="2" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="489" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="490" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_out_imag_V_1_load/6 "/>
</bind>
</comp>

<comp id="492" class="1004" name="grp_access_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="2" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="495" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="496" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_out_imag_V_2_load/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="grp_access_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="2" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="501" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="502" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_out_imag_V_3_load/6 "/>
</bind>
</comp>

<comp id="504" class="1004" name="e_out_real_V_4_addr_gep_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="0" index="2" bw="2" slack="5"/>
<pin id="508" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_real_V_4_addr/6 "/>
</bind>
</comp>

<comp id="511" class="1004" name="e_out_real_V_5_addr_gep_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="0" index="2" bw="2" slack="5"/>
<pin id="515" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_real_V_5_addr/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="e_out_real_V_6_addr_gep_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="0" index="2" bw="2" slack="5"/>
<pin id="522" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_real_V_6_addr/6 "/>
</bind>
</comp>

<comp id="525" class="1004" name="e_out_real_V_7_addr_gep_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="0" index="2" bw="2" slack="5"/>
<pin id="529" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_real_V_7_addr/6 "/>
</bind>
</comp>

<comp id="532" class="1004" name="e_out_imag_V_4_addr_gep_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="0" index="2" bw="2" slack="5"/>
<pin id="536" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_imag_V_4_addr/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="e_out_imag_V_5_addr_gep_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="0" index="2" bw="2" slack="5"/>
<pin id="543" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_imag_V_5_addr/6 "/>
</bind>
</comp>

<comp id="546" class="1004" name="e_out_imag_V_6_addr_gep_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="0" index="2" bw="2" slack="5"/>
<pin id="550" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_imag_V_6_addr/6 "/>
</bind>
</comp>

<comp id="553" class="1004" name="e_out_imag_V_7_addr_gep_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="0" index="2" bw="2" slack="5"/>
<pin id="557" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_out_imag_V_7_addr/6 "/>
</bind>
</comp>

<comp id="560" class="1004" name="grp_access_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="2" slack="0"/>
<pin id="562" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="563" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="564" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_out_real_V_4_load/6 "/>
</bind>
</comp>

<comp id="566" class="1004" name="grp_access_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="2" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="569" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="570" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_out_real_V_5_load/6 "/>
</bind>
</comp>

<comp id="572" class="1004" name="grp_access_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="2" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="575" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="576" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_out_real_V_6_load/6 "/>
</bind>
</comp>

<comp id="578" class="1004" name="grp_access_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="2" slack="0"/>
<pin id="580" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="581" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="582" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_out_real_V_7_load/6 "/>
</bind>
</comp>

<comp id="584" class="1004" name="grp_access_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="2" slack="0"/>
<pin id="586" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="587" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="588" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_out_imag_V_4_load/6 "/>
</bind>
</comp>

<comp id="590" class="1004" name="grp_access_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="2" slack="0"/>
<pin id="592" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="593" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="594" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_out_imag_V_5_load/6 "/>
</bind>
</comp>

<comp id="596" class="1004" name="grp_access_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="2" slack="0"/>
<pin id="598" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="599" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="600" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_out_imag_V_6_load/6 "/>
</bind>
</comp>

<comp id="602" class="1004" name="grp_access_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="2" slack="0"/>
<pin id="604" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="605" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="606" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_out_imag_V_7_load/6 "/>
</bind>
</comp>

<comp id="608" class="1004" name="out_real_0_addr_gep_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="0" index="2" bw="3" slack="0"/>
<pin id="612" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_real_0_addr/8 "/>
</bind>
</comp>

<comp id="615" class="1004" name="out_real_1_addr_gep_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="0" index="2" bw="3" slack="0"/>
<pin id="619" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_real_1_addr/8 "/>
</bind>
</comp>

<comp id="622" class="1004" name="store_ln292_access_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="3" slack="0"/>
<pin id="624" dir="0" index="1" bw="32" slack="0"/>
<pin id="625" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="626" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln292/8 "/>
</bind>
</comp>

<comp id="628" class="1004" name="store_ln292_access_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="3" slack="0"/>
<pin id="630" dir="0" index="1" bw="32" slack="0"/>
<pin id="631" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="632" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln292/8 "/>
</bind>
</comp>

<comp id="634" class="1004" name="out_imag_2_addr_gep_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="0" index="2" bw="3" slack="0"/>
<pin id="638" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_imag_2_addr/8 "/>
</bind>
</comp>

<comp id="641" class="1004" name="out_imag_3_addr_gep_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="0" index="2" bw="3" slack="0"/>
<pin id="645" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_imag_3_addr/8 "/>
</bind>
</comp>

<comp id="648" class="1004" name="out_real_4_addr_gep_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="0" index="2" bw="3" slack="0"/>
<pin id="652" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_real_4_addr/8 "/>
</bind>
</comp>

<comp id="655" class="1004" name="out_imag_6_addr_gep_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="0" index="2" bw="3" slack="0"/>
<pin id="659" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_imag_6_addr/8 "/>
</bind>
</comp>

<comp id="662" class="1004" name="out_imag_7_addr_gep_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="0" index="2" bw="3" slack="0"/>
<pin id="666" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_imag_7_addr/8 "/>
</bind>
</comp>

<comp id="669" class="1004" name="store_ln293_access_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="3" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="0"/>
<pin id="672" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="673" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln293/8 "/>
</bind>
</comp>

<comp id="675" class="1004" name="store_ln294_access_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="3" slack="0"/>
<pin id="677" dir="0" index="1" bw="32" slack="0"/>
<pin id="678" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="679" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln294/8 "/>
</bind>
</comp>

<comp id="681" class="1004" name="store_ln295_access_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="3" slack="0"/>
<pin id="683" dir="0" index="1" bw="32" slack="0"/>
<pin id="684" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="685" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln295/8 "/>
</bind>
</comp>

<comp id="687" class="1004" name="store_ln293_access_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="3" slack="0"/>
<pin id="689" dir="0" index="1" bw="32" slack="0"/>
<pin id="690" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="691" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln293/8 "/>
</bind>
</comp>

<comp id="693" class="1004" name="out_real_5_addr_gep_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="0" index="2" bw="3" slack="0"/>
<pin id="697" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_real_5_addr/8 "/>
</bind>
</comp>

<comp id="700" class="1004" name="store_ln294_access_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="3" slack="0"/>
<pin id="702" dir="0" index="1" bw="32" slack="0"/>
<pin id="703" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="704" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln294/8 "/>
</bind>
</comp>

<comp id="706" class="1004" name="store_ln295_access_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="3" slack="0"/>
<pin id="708" dir="0" index="1" bw="32" slack="0"/>
<pin id="709" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="710" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln295/8 "/>
</bind>
</comp>

<comp id="712" class="1004" name="out_imag_0_addr_gep_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="0" index="2" bw="3" slack="1"/>
<pin id="716" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_imag_0_addr/9 "/>
</bind>
</comp>

<comp id="719" class="1004" name="out_imag_1_addr_gep_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="0" index="2" bw="3" slack="1"/>
<pin id="723" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_imag_1_addr/9 "/>
</bind>
</comp>

<comp id="726" class="1004" name="store_ln292_access_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="3" slack="0"/>
<pin id="728" dir="0" index="1" bw="32" slack="0"/>
<pin id="729" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="730" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln292/9 "/>
</bind>
</comp>

<comp id="732" class="1004" name="store_ln292_access_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="3" slack="0"/>
<pin id="734" dir="0" index="1" bw="32" slack="0"/>
<pin id="735" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="736" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln292/9 "/>
</bind>
</comp>

<comp id="738" class="1004" name="out_real_2_addr_gep_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="0"/>
<pin id="741" dir="0" index="2" bw="3" slack="1"/>
<pin id="742" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_real_2_addr/9 "/>
</bind>
</comp>

<comp id="745" class="1004" name="out_real_3_addr_gep_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="0" index="2" bw="3" slack="1"/>
<pin id="749" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_real_3_addr/9 "/>
</bind>
</comp>

<comp id="752" class="1004" name="out_imag_4_addr_gep_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="0"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="0" index="2" bw="3" slack="1"/>
<pin id="756" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_imag_4_addr/9 "/>
</bind>
</comp>

<comp id="759" class="1004" name="out_imag_5_addr_gep_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="0"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="0" index="2" bw="3" slack="1"/>
<pin id="763" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_imag_5_addr/9 "/>
</bind>
</comp>

<comp id="766" class="1004" name="out_real_6_addr_gep_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="0"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="0" index="2" bw="3" slack="1"/>
<pin id="770" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_real_6_addr/9 "/>
</bind>
</comp>

<comp id="773" class="1004" name="store_ln293_access_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="3" slack="0"/>
<pin id="775" dir="0" index="1" bw="32" slack="0"/>
<pin id="776" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="777" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln293/9 "/>
</bind>
</comp>

<comp id="779" class="1004" name="store_ln294_access_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="3" slack="0"/>
<pin id="781" dir="0" index="1" bw="32" slack="0"/>
<pin id="782" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="783" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln294/9 "/>
</bind>
</comp>

<comp id="785" class="1004" name="store_ln295_access_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="3" slack="0"/>
<pin id="787" dir="0" index="1" bw="32" slack="0"/>
<pin id="788" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="789" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln295/9 "/>
</bind>
</comp>

<comp id="791" class="1004" name="store_ln293_access_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="3" slack="0"/>
<pin id="793" dir="0" index="1" bw="32" slack="0"/>
<pin id="794" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="795" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln293/9 "/>
</bind>
</comp>

<comp id="797" class="1004" name="store_ln294_access_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="3" slack="0"/>
<pin id="799" dir="0" index="1" bw="32" slack="0"/>
<pin id="800" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="801" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln294/9 "/>
</bind>
</comp>

<comp id="803" class="1004" name="out_real_7_addr_gep_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="0"/>
<pin id="805" dir="0" index="1" bw="1" slack="0"/>
<pin id="806" dir="0" index="2" bw="3" slack="1"/>
<pin id="807" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_real_7_addr/9 "/>
</bind>
</comp>

<comp id="810" class="1004" name="store_ln295_access_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="3" slack="0"/>
<pin id="812" dir="0" index="1" bw="32" slack="0"/>
<pin id="813" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="814" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln295/9 "/>
</bind>
</comp>

<comp id="816" class="1005" name="reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="18" slack="1"/>
<pin id="818" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="w_real_V w_real_V_1 "/>
</bind>
</comp>

<comp id="820" class="1005" name="reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="18" slack="1"/>
<pin id="822" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="w_imag_V w_imag_V_1 "/>
</bind>
</comp>

<comp id="824" class="1004" name="store_ln0_store_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="5" slack="0"/>
<pin id="827" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="829" class="1004" name="k_1_load_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="5" slack="0"/>
<pin id="831" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="832" class="1004" name="icmp_ln281_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="5" slack="0"/>
<pin id="834" dir="0" index="1" bw="5" slack="0"/>
<pin id="835" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln281/1 "/>
</bind>
</comp>

<comp id="838" class="1004" name="add_ln281_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="5" slack="0"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln281/1 "/>
</bind>
</comp>

<comp id="844" class="1004" name="zext_ln281_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="5" slack="0"/>
<pin id="846" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln281/1 "/>
</bind>
</comp>

<comp id="850" class="1004" name="trunc_ln281_1_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="5" slack="0"/>
<pin id="852" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln281_1/1 "/>
</bind>
</comp>

<comp id="854" class="1004" name="zext_ln286_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="2" slack="0"/>
<pin id="856" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln286/1 "/>
</bind>
</comp>

<comp id="874" class="1004" name="store_ln281_store_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="5" slack="0"/>
<pin id="876" dir="0" index="1" bw="5" slack="0"/>
<pin id="877" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln281/1 "/>
</bind>
</comp>

<comp id="879" class="1004" name="trunc_ln281_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="5" slack="1"/>
<pin id="881" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln281/2 "/>
</bind>
</comp>

<comp id="882" class="1004" name="zext_ln281_1_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="5" slack="1"/>
<pin id="884" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln281_1/2 "/>
</bind>
</comp>

<comp id="885" class="1004" name="trunc_ln284_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="5" slack="1"/>
<pin id="887" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln284/2 "/>
</bind>
</comp>

<comp id="888" class="1004" name="shl_ln2_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="6" slack="0"/>
<pin id="890" dir="0" index="1" bw="4" slack="0"/>
<pin id="891" dir="0" index="2" bw="1" slack="0"/>
<pin id="892" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/2 "/>
</bind>
</comp>

<comp id="896" class="1004" name="sub_ln284_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="6" slack="0"/>
<pin id="898" dir="0" index="1" bw="5" slack="0"/>
<pin id="899" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln284/2 "/>
</bind>
</comp>

<comp id="902" class="1004" name="zext_ln79_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="6" slack="0"/>
<pin id="904" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/2 "/>
</bind>
</comp>

<comp id="908" class="1004" name="lshr_ln286_cast_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="2" slack="0"/>
<pin id="910" dir="0" index="1" bw="5" slack="1"/>
<pin id="911" dir="0" index="2" bw="3" slack="0"/>
<pin id="912" dir="0" index="3" bw="3" slack="0"/>
<pin id="913" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln286_cast/2 "/>
</bind>
</comp>

<comp id="917" class="1004" name="b_real_V_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="0"/>
<pin id="919" dir="0" index="1" bw="32" slack="0"/>
<pin id="920" dir="0" index="2" bw="32" slack="0"/>
<pin id="921" dir="0" index="3" bw="32" slack="0"/>
<pin id="922" dir="0" index="4" bw="32" slack="0"/>
<pin id="923" dir="0" index="5" bw="2" slack="0"/>
<pin id="924" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="b_real_V/2 "/>
</bind>
</comp>

<comp id="931" class="1004" name="b_imag_V_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="0"/>
<pin id="933" dir="0" index="1" bw="32" slack="0"/>
<pin id="934" dir="0" index="2" bw="32" slack="0"/>
<pin id="935" dir="0" index="3" bw="32" slack="0"/>
<pin id="936" dir="0" index="4" bw="32" slack="0"/>
<pin id="937" dir="0" index="5" bw="2" slack="0"/>
<pin id="938" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="b_imag_V/2 "/>
</bind>
</comp>

<comp id="945" class="1004" name="b_real_V_1_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="0"/>
<pin id="947" dir="0" index="1" bw="32" slack="0"/>
<pin id="948" dir="0" index="2" bw="32" slack="0"/>
<pin id="949" dir="0" index="3" bw="32" slack="0"/>
<pin id="950" dir="0" index="4" bw="32" slack="0"/>
<pin id="951" dir="0" index="5" bw="2" slack="0"/>
<pin id="952" dir="1" index="6" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="b_real_V_1/2 "/>
</bind>
</comp>

<comp id="959" class="1004" name="b_imag_V_1_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="0"/>
<pin id="961" dir="0" index="1" bw="32" slack="0"/>
<pin id="962" dir="0" index="2" bw="32" slack="0"/>
<pin id="963" dir="0" index="3" bw="32" slack="0"/>
<pin id="964" dir="0" index="4" bw="32" slack="0"/>
<pin id="965" dir="0" index="5" bw="2" slack="0"/>
<pin id="966" dir="1" index="6" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="b_imag_V_1/2 "/>
</bind>
</comp>

<comp id="973" class="1004" name="tmp_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="0"/>
<pin id="975" dir="0" index="1" bw="5" slack="1"/>
<pin id="976" dir="0" index="2" bw="3" slack="0"/>
<pin id="977" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="980" class="1004" name="sext_ln1273_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="1"/>
<pin id="982" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/3 "/>
</bind>
</comp>

<comp id="983" class="1004" name="sext_ln1273_1_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="18" slack="1"/>
<pin id="985" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_1/3 "/>
</bind>
</comp>

<comp id="987" class="1004" name="sext_ln1273_2_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="1"/>
<pin id="989" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_2/3 "/>
</bind>
</comp>

<comp id="990" class="1004" name="sext_ln1273_3_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="18" slack="1"/>
<pin id="992" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_3/3 "/>
</bind>
</comp>

<comp id="994" class="1004" name="grp_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="0"/>
<pin id="996" dir="0" index="1" bw="18" slack="0"/>
<pin id="997" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813/3 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="grp_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="0"/>
<pin id="1002" dir="0" index="1" bw="18" slack="0"/>
<pin id="1003" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1348/3 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="grp_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="1"/>
<pin id="1008" dir="0" index="1" bw="18" slack="1"/>
<pin id="1009" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_1/4 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="grp_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="1"/>
<pin id="1012" dir="0" index="1" bw="18" slack="1"/>
<pin id="1013" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347/4 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="ret_V_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="48" slack="1"/>
<pin id="1016" dir="0" index="1" bw="48" slack="1"/>
<pin id="1017" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="r_real_V_8_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="0"/>
<pin id="1020" dir="0" index="1" bw="48" slack="0"/>
<pin id="1021" dir="0" index="2" bw="6" slack="0"/>
<pin id="1022" dir="0" index="3" bw="7" slack="0"/>
<pin id="1023" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_real_V_8/5 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="sext_ln1273_4_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="3"/>
<pin id="1030" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_4/5 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="sext_ln1273_5_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="18" slack="2"/>
<pin id="1033" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_5/5 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="sext_ln1273_6_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="32" slack="3"/>
<pin id="1037" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_6/5 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="sext_ln1273_7_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="18" slack="2"/>
<pin id="1040" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_7/5 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="grp_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="32" slack="0"/>
<pin id="1044" dir="0" index="1" bw="18" slack="0"/>
<pin id="1045" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_2/5 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="grp_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="32" slack="0"/>
<pin id="1050" dir="0" index="1" bw="18" slack="0"/>
<pin id="1051" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1348_1/5 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="ret_V_1_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="48" slack="1"/>
<pin id="1056" dir="0" index="1" bw="48" slack="1"/>
<pin id="1057" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/6 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="r_imag_V_11_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="0"/>
<pin id="1060" dir="0" index="1" bw="48" slack="0"/>
<pin id="1061" dir="0" index="2" bw="6" slack="0"/>
<pin id="1062" dir="0" index="3" bw="7" slack="0"/>
<pin id="1063" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_imag_V_11/6 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="grp_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="32" slack="1"/>
<pin id="1070" dir="0" index="1" bw="18" slack="1"/>
<pin id="1071" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_3/6 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="grp_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="1"/>
<pin id="1074" dir="0" index="1" bw="18" slack="1"/>
<pin id="1075" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347_1/6 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="ret_V_2_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="48" slack="1"/>
<pin id="1078" dir="0" index="1" bw="48" slack="1"/>
<pin id="1079" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2/7 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="r_real_V_9_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="0"/>
<pin id="1082" dir="0" index="1" bw="48" slack="0"/>
<pin id="1083" dir="0" index="2" bw="6" slack="0"/>
<pin id="1084" dir="0" index="3" bw="7" slack="0"/>
<pin id="1085" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_real_V_9/7 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="b_real_V_3_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="0"/>
<pin id="1092" dir="0" index="1" bw="32" slack="2"/>
<pin id="1093" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_real_V_3/7 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="a_real_V_6_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="2"/>
<pin id="1097" dir="0" index="1" bw="32" slack="0"/>
<pin id="1098" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="a_real_V_6/7 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="a_real_V_1_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="0"/>
<pin id="1102" dir="0" index="1" bw="32" slack="0"/>
<pin id="1103" dir="0" index="2" bw="32" slack="0"/>
<pin id="1104" dir="0" index="3" bw="32" slack="0"/>
<pin id="1105" dir="0" index="4" bw="32" slack="0"/>
<pin id="1106" dir="0" index="5" bw="2" slack="5"/>
<pin id="1107" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="a_real_V_1/7 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="a_imag_V_1_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="32" slack="0"/>
<pin id="1115" dir="0" index="1" bw="32" slack="0"/>
<pin id="1116" dir="0" index="2" bw="32" slack="0"/>
<pin id="1117" dir="0" index="3" bw="32" slack="0"/>
<pin id="1118" dir="0" index="4" bw="32" slack="0"/>
<pin id="1119" dir="0" index="5" bw="2" slack="5"/>
<pin id="1120" dir="1" index="6" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="a_imag_V_1/7 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="a_real_V_3_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="0"/>
<pin id="1128" dir="0" index="1" bw="32" slack="0"/>
<pin id="1129" dir="0" index="2" bw="32" slack="0"/>
<pin id="1130" dir="0" index="3" bw="32" slack="0"/>
<pin id="1131" dir="0" index="4" bw="32" slack="0"/>
<pin id="1132" dir="0" index="5" bw="2" slack="5"/>
<pin id="1133" dir="1" index="6" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="a_real_V_3/7 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="a_imag_V_3_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="32" slack="0"/>
<pin id="1141" dir="0" index="1" bw="32" slack="0"/>
<pin id="1142" dir="0" index="2" bw="32" slack="0"/>
<pin id="1143" dir="0" index="3" bw="32" slack="0"/>
<pin id="1144" dir="0" index="4" bw="32" slack="0"/>
<pin id="1145" dir="0" index="5" bw="2" slack="5"/>
<pin id="1146" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="a_imag_V_3/7 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="ret_V_3_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="48" slack="1"/>
<pin id="1154" dir="0" index="1" bw="48" slack="1"/>
<pin id="1155" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/8 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="r_imag_V_12_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="32" slack="0"/>
<pin id="1158" dir="0" index="1" bw="48" slack="0"/>
<pin id="1159" dir="0" index="2" bw="6" slack="0"/>
<pin id="1160" dir="0" index="3" bw="7" slack="0"/>
<pin id="1161" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_imag_V_12/8 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="b_imag_V_3_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="32" slack="0"/>
<pin id="1168" dir="0" index="1" bw="32" slack="2"/>
<pin id="1169" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_imag_V_3/8 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="a_imag_V_2_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="32" slack="2"/>
<pin id="1173" dir="0" index="1" bw="32" slack="0"/>
<pin id="1174" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="a_imag_V_2/8 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="r_real_V_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="32" slack="1"/>
<pin id="1178" dir="0" index="1" bw="32" slack="1"/>
<pin id="1179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V/8 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="zext_ln292_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="3" slack="6"/>
<pin id="1184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln292/8 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="r_imag_V_6_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="32" slack="1"/>
<pin id="1195" dir="0" index="1" bw="32" slack="1"/>
<pin id="1196" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_6/8 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="r_real_V_6_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="32" slack="1"/>
<pin id="1201" dir="0" index="1" bw="32" slack="1"/>
<pin id="1202" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_6/8 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="r_imag_V_9_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="32" slack="1"/>
<pin id="1207" dir="0" index="1" bw="32" slack="1"/>
<pin id="1208" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V_9/8 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="r_imag_V_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="2"/>
<pin id="1213" dir="0" index="1" bw="32" slack="1"/>
<pin id="1214" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V/9 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="r_real_V_5_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="32" slack="2"/>
<pin id="1219" dir="0" index="1" bw="32" slack="1"/>
<pin id="1220" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V_5/9 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="r_imag_V_7_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="32" slack="2"/>
<pin id="1225" dir="0" index="1" bw="32" slack="1"/>
<pin id="1226" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_7/9 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="r_real_V_7_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="32" slack="2"/>
<pin id="1231" dir="0" index="1" bw="32" slack="1"/>
<pin id="1232" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_7/9 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="k_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="5" slack="0"/>
<pin id="1237" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1242" class="1005" name="k_1_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="5" slack="1"/>
<pin id="1244" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="icmp_ln281_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="1" slack="1"/>
<pin id="1253" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln281 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="TWIDDLE_REAL_V_addr_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="6" slack="1"/>
<pin id="1257" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="TWIDDLE_REAL_V_addr "/>
</bind>
</comp>

<comp id="1260" class="1005" name="TWIDDLE_IMAG_V_addr_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="6" slack="1"/>
<pin id="1262" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="TWIDDLE_IMAG_V_addr "/>
</bind>
</comp>

<comp id="1265" class="1005" name="zext_ln286_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="64" slack="5"/>
<pin id="1267" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln286 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="o1_out_real_V_addr_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="2" slack="1"/>
<pin id="1287" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o1_out_real_V_addr "/>
</bind>
</comp>

<comp id="1290" class="1005" name="o1_out_real_V_1_addr_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="2" slack="1"/>
<pin id="1292" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o1_out_real_V_1_addr "/>
</bind>
</comp>

<comp id="1295" class="1005" name="o1_out_real_V_2_addr_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="2" slack="1"/>
<pin id="1297" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o1_out_real_V_2_addr "/>
</bind>
</comp>

<comp id="1300" class="1005" name="o1_out_real_V_3_addr_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="2" slack="1"/>
<pin id="1302" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o1_out_real_V_3_addr "/>
</bind>
</comp>

<comp id="1305" class="1005" name="o1_out_imag_V_addr_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="2" slack="1"/>
<pin id="1307" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o1_out_imag_V_addr "/>
</bind>
</comp>

<comp id="1310" class="1005" name="o1_out_imag_V_1_addr_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="2" slack="1"/>
<pin id="1312" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o1_out_imag_V_1_addr "/>
</bind>
</comp>

<comp id="1315" class="1005" name="o1_out_imag_V_2_addr_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="2" slack="1"/>
<pin id="1317" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o1_out_imag_V_2_addr "/>
</bind>
</comp>

<comp id="1320" class="1005" name="o1_out_imag_V_3_addr_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="2" slack="1"/>
<pin id="1322" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o1_out_imag_V_3_addr "/>
</bind>
</comp>

<comp id="1325" class="1005" name="o2_out_real_V_addr_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="2" slack="1"/>
<pin id="1327" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o2_out_real_V_addr "/>
</bind>
</comp>

<comp id="1330" class="1005" name="o2_out_real_V_1_addr_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="2" slack="1"/>
<pin id="1332" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o2_out_real_V_1_addr "/>
</bind>
</comp>

<comp id="1335" class="1005" name="o2_out_real_V_2_addr_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="2" slack="1"/>
<pin id="1337" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o2_out_real_V_2_addr "/>
</bind>
</comp>

<comp id="1340" class="1005" name="o2_out_real_V_3_addr_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="2" slack="1"/>
<pin id="1342" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o2_out_real_V_3_addr "/>
</bind>
</comp>

<comp id="1345" class="1005" name="o2_out_imag_V_addr_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="2" slack="1"/>
<pin id="1347" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o2_out_imag_V_addr "/>
</bind>
</comp>

<comp id="1350" class="1005" name="o2_out_imag_V_1_addr_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="2" slack="1"/>
<pin id="1352" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o2_out_imag_V_1_addr "/>
</bind>
</comp>

<comp id="1355" class="1005" name="o2_out_imag_V_2_addr_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="2" slack="1"/>
<pin id="1357" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o2_out_imag_V_2_addr "/>
</bind>
</comp>

<comp id="1360" class="1005" name="o2_out_imag_V_3_addr_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="2" slack="1"/>
<pin id="1362" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o2_out_imag_V_3_addr "/>
</bind>
</comp>

<comp id="1365" class="1005" name="trunc_ln281_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="3" slack="6"/>
<pin id="1367" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln281 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="TWIDDLE_REAL_V_addr_1_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="6" slack="1"/>
<pin id="1372" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="TWIDDLE_REAL_V_addr_1 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="TWIDDLE_IMAG_V_addr_1_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="6" slack="1"/>
<pin id="1377" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="TWIDDLE_IMAG_V_addr_1 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="lshr_ln286_cast_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="2" slack="5"/>
<pin id="1382" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="lshr_ln286_cast "/>
</bind>
</comp>

<comp id="1388" class="1005" name="b_real_V_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="32" slack="1"/>
<pin id="1390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_real_V "/>
</bind>
</comp>

<comp id="1393" class="1005" name="b_imag_V_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="32" slack="1"/>
<pin id="1395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_imag_V "/>
</bind>
</comp>

<comp id="1398" class="1005" name="b_real_V_1_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="32" slack="3"/>
<pin id="1400" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_real_V_1 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="b_imag_V_1_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="32" slack="3"/>
<pin id="1405" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_imag_V_1 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="tmp_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="1" slack="6"/>
<pin id="1410" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1412" class="1005" name="sext_ln1273_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="48" slack="1"/>
<pin id="1414" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="sext_ln1273_1_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="48" slack="1"/>
<pin id="1420" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_1 "/>
</bind>
</comp>

<comp id="1424" class="1005" name="sext_ln1273_2_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="48" slack="1"/>
<pin id="1426" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_2 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="sext_ln1273_3_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="48" slack="1"/>
<pin id="1432" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_3 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="mul_ln813_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="48" slack="1"/>
<pin id="1438" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="mul_ln1348_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="48" slack="1"/>
<pin id="1443" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1348 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="r_real_V_8_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="32" slack="2"/>
<pin id="1448" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="r_real_V_8 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="mul_ln813_1_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="48" slack="1"/>
<pin id="1454" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813_1 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="mul_ln1347_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="48" slack="1"/>
<pin id="1459" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1347 "/>
</bind>
</comp>

<comp id="1462" class="1005" name="sext_ln1273_4_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="48" slack="1"/>
<pin id="1464" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_4 "/>
</bind>
</comp>

<comp id="1468" class="1005" name="sext_ln1273_5_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="48" slack="1"/>
<pin id="1470" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_5 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="sext_ln1273_6_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="48" slack="1"/>
<pin id="1476" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_6 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="sext_ln1273_7_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="48" slack="1"/>
<pin id="1482" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_7 "/>
</bind>
</comp>

<comp id="1486" class="1005" name="r_imag_V_11_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="32" slack="2"/>
<pin id="1488" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="r_imag_V_11 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="mul_ln813_2_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="48" slack="1"/>
<pin id="1494" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813_2 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="mul_ln1348_1_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="48" slack="1"/>
<pin id="1499" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1348_1 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="e_out_real_V_addr_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="2" slack="1"/>
<pin id="1504" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_out_real_V_addr "/>
</bind>
</comp>

<comp id="1507" class="1005" name="e_out_real_V_1_addr_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="2" slack="1"/>
<pin id="1509" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_out_real_V_1_addr "/>
</bind>
</comp>

<comp id="1512" class="1005" name="e_out_real_V_2_addr_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="2" slack="1"/>
<pin id="1514" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_out_real_V_2_addr "/>
</bind>
</comp>

<comp id="1517" class="1005" name="e_out_real_V_3_addr_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="2" slack="1"/>
<pin id="1519" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_out_real_V_3_addr "/>
</bind>
</comp>

<comp id="1522" class="1005" name="e_out_imag_V_addr_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="2" slack="1"/>
<pin id="1524" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_out_imag_V_addr "/>
</bind>
</comp>

<comp id="1527" class="1005" name="e_out_imag_V_1_addr_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="2" slack="1"/>
<pin id="1529" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_out_imag_V_1_addr "/>
</bind>
</comp>

<comp id="1532" class="1005" name="e_out_imag_V_2_addr_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="2" slack="1"/>
<pin id="1534" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_out_imag_V_2_addr "/>
</bind>
</comp>

<comp id="1537" class="1005" name="e_out_imag_V_3_addr_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="2" slack="1"/>
<pin id="1539" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_out_imag_V_3_addr "/>
</bind>
</comp>

<comp id="1542" class="1005" name="e_out_real_V_4_addr_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="2" slack="1"/>
<pin id="1544" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_out_real_V_4_addr "/>
</bind>
</comp>

<comp id="1547" class="1005" name="e_out_real_V_5_addr_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="2" slack="1"/>
<pin id="1549" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_out_real_V_5_addr "/>
</bind>
</comp>

<comp id="1552" class="1005" name="e_out_real_V_6_addr_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="2" slack="1"/>
<pin id="1554" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_out_real_V_6_addr "/>
</bind>
</comp>

<comp id="1557" class="1005" name="e_out_real_V_7_addr_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="2" slack="1"/>
<pin id="1559" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_out_real_V_7_addr "/>
</bind>
</comp>

<comp id="1562" class="1005" name="e_out_imag_V_4_addr_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="2" slack="1"/>
<pin id="1564" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_out_imag_V_4_addr "/>
</bind>
</comp>

<comp id="1567" class="1005" name="e_out_imag_V_5_addr_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="2" slack="1"/>
<pin id="1569" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_out_imag_V_5_addr "/>
</bind>
</comp>

<comp id="1572" class="1005" name="e_out_imag_V_6_addr_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="2" slack="1"/>
<pin id="1574" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_out_imag_V_6_addr "/>
</bind>
</comp>

<comp id="1577" class="1005" name="e_out_imag_V_7_addr_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="2" slack="1"/>
<pin id="1579" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="e_out_imag_V_7_addr "/>
</bind>
</comp>

<comp id="1582" class="1005" name="mul_ln813_3_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="48" slack="1"/>
<pin id="1584" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln813_3 "/>
</bind>
</comp>

<comp id="1587" class="1005" name="mul_ln1347_1_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="48" slack="1"/>
<pin id="1589" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1347_1 "/>
</bind>
</comp>

<comp id="1592" class="1005" name="b_real_V_3_reg_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="32" slack="1"/>
<pin id="1594" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_real_V_3 "/>
</bind>
</comp>

<comp id="1598" class="1005" name="a_real_V_6_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="32" slack="1"/>
<pin id="1600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_real_V_6 "/>
</bind>
</comp>

<comp id="1604" class="1005" name="a_real_V_1_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="32" slack="1"/>
<pin id="1606" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_real_V_1 "/>
</bind>
</comp>

<comp id="1610" class="1005" name="a_imag_V_1_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="32" slack="2"/>
<pin id="1612" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a_imag_V_1 "/>
</bind>
</comp>

<comp id="1616" class="1005" name="a_real_V_3_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="32" slack="2"/>
<pin id="1618" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a_real_V_3 "/>
</bind>
</comp>

<comp id="1622" class="1005" name="a_imag_V_3_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="32" slack="1"/>
<pin id="1624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_imag_V_3 "/>
</bind>
</comp>

<comp id="1628" class="1005" name="b_imag_V_3_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="32" slack="1"/>
<pin id="1630" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_imag_V_3 "/>
</bind>
</comp>

<comp id="1634" class="1005" name="a_imag_V_2_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="32" slack="1"/>
<pin id="1636" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_imag_V_2 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="zext_ln292_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="64" slack="1"/>
<pin id="1642" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln292 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="149"><net_src comp="100" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="96" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="112" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="98" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="112" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="48" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="112" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="112" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="52" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="112" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="54" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="112" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="56" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="112" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="58" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="112" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="60" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="112" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="62" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="112" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="176" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="183" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="190" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="197" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="261"><net_src comp="204" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="267"><net_src comp="211" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="218" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="225" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="285"><net_src comp="64" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="112" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="66" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="112" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="68" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="112" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="70" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="112" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="72" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="112" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="74" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="112" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="76" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="112" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="78" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="112" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="280" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="287" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="294" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="359"><net_src comp="301" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="308" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="371"><net_src comp="315" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="377"><net_src comp="322" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="383"><net_src comp="329" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="389"><net_src comp="96" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="112" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="384" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="397"><net_src comp="98" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="112" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="392" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="405"><net_src comp="80" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="112" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="412"><net_src comp="82" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="112" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="419"><net_src comp="84" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="112" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="426"><net_src comp="86" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="112" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="433"><net_src comp="88" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="112" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="440"><net_src comp="90" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="112" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="447"><net_src comp="92" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="112" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="454"><net_src comp="94" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="112" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="461"><net_src comp="400" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="467"><net_src comp="407" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="473"><net_src comp="414" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="479"><net_src comp="421" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="485"><net_src comp="428" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="491"><net_src comp="435" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="497"><net_src comp="442" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="503"><net_src comp="449" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="509"><net_src comp="0" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="112" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="516"><net_src comp="2" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="112" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="523"><net_src comp="4" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="112" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="530"><net_src comp="6" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="112" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="537"><net_src comp="8" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="112" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="544"><net_src comp="10" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="112" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="551"><net_src comp="12" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="112" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="558"><net_src comp="14" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="112" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="565"><net_src comp="504" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="571"><net_src comp="511" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="577"><net_src comp="518" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="583"><net_src comp="525" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="589"><net_src comp="532" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="595"><net_src comp="539" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="601"><net_src comp="546" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="607"><net_src comp="553" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="613"><net_src comp="46" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="112" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="620"><net_src comp="44" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="112" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="627"><net_src comp="608" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="633"><net_src comp="615" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="639"><net_src comp="20" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="112" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="646"><net_src comp="22" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="112" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="653"><net_src comp="24" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="112" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="660"><net_src comp="32" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="112" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="667"><net_src comp="34" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="112" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="674"><net_src comp="634" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="680"><net_src comp="648" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="686"><net_src comp="655" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="692"><net_src comp="641" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="698"><net_src comp="42" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="112" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="705"><net_src comp="693" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="711"><net_src comp="662" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="717"><net_src comp="38" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="112" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="724"><net_src comp="36" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="112" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="731"><net_src comp="712" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="737"><net_src comp="719" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="743"><net_src comp="16" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="112" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="750"><net_src comp="18" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="112" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="757"><net_src comp="26" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="112" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="764"><net_src comp="28" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="765"><net_src comp="112" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="771"><net_src comp="30" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="112" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="778"><net_src comp="738" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="784"><net_src comp="752" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="790"><net_src comp="766" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="796"><net_src comp="745" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="802"><net_src comp="759" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="808"><net_src comp="40" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="112" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="815"><net_src comp="803" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="819"><net_src comp="157" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="823"><net_src comp="170" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="828"><net_src comp="102" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="836"><net_src comp="829" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="104" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="842"><net_src comp="829" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="110" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="847"><net_src comp="829" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="849"><net_src comp="844" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="853"><net_src comp="829" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="857"><net_src comp="850" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="859"><net_src comp="854" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="860"><net_src comp="854" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="861"><net_src comp="854" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="862"><net_src comp="854" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="863"><net_src comp="854" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="864"><net_src comp="854" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="865"><net_src comp="854" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="866"><net_src comp="854" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="867"><net_src comp="854" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="868"><net_src comp="854" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="869"><net_src comp="854" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="870"><net_src comp="854" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="871"><net_src comp="854" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="872"><net_src comp="854" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="873"><net_src comp="854" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="878"><net_src comp="838" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="893"><net_src comp="114" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="894"><net_src comp="885" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="895"><net_src comp="116" pin="0"/><net_sink comp="888" pin=2"/></net>

<net id="900"><net_src comp="888" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="882" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="905"><net_src comp="896" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="914"><net_src comp="118" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="915"><net_src comp="120" pin="0"/><net_sink comp="908" pin=2"/></net>

<net id="916"><net_src comp="122" pin="0"/><net_sink comp="908" pin=3"/></net>

<net id="925"><net_src comp="124" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="926"><net_src comp="232" pin="3"/><net_sink comp="917" pin=1"/></net>

<net id="927"><net_src comp="238" pin="3"/><net_sink comp="917" pin=2"/></net>

<net id="928"><net_src comp="244" pin="3"/><net_sink comp="917" pin=3"/></net>

<net id="929"><net_src comp="250" pin="3"/><net_sink comp="917" pin=4"/></net>

<net id="930"><net_src comp="908" pin="4"/><net_sink comp="917" pin=5"/></net>

<net id="939"><net_src comp="124" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="940"><net_src comp="256" pin="3"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="262" pin="3"/><net_sink comp="931" pin=2"/></net>

<net id="942"><net_src comp="268" pin="3"/><net_sink comp="931" pin=3"/></net>

<net id="943"><net_src comp="274" pin="3"/><net_sink comp="931" pin=4"/></net>

<net id="944"><net_src comp="908" pin="4"/><net_sink comp="931" pin=5"/></net>

<net id="953"><net_src comp="124" pin="0"/><net_sink comp="945" pin=0"/></net>

<net id="954"><net_src comp="336" pin="3"/><net_sink comp="945" pin=1"/></net>

<net id="955"><net_src comp="342" pin="3"/><net_sink comp="945" pin=2"/></net>

<net id="956"><net_src comp="348" pin="3"/><net_sink comp="945" pin=3"/></net>

<net id="957"><net_src comp="354" pin="3"/><net_sink comp="945" pin=4"/></net>

<net id="958"><net_src comp="908" pin="4"/><net_sink comp="945" pin=5"/></net>

<net id="967"><net_src comp="124" pin="0"/><net_sink comp="959" pin=0"/></net>

<net id="968"><net_src comp="360" pin="3"/><net_sink comp="959" pin=1"/></net>

<net id="969"><net_src comp="366" pin="3"/><net_sink comp="959" pin=2"/></net>

<net id="970"><net_src comp="372" pin="3"/><net_sink comp="959" pin=3"/></net>

<net id="971"><net_src comp="378" pin="3"/><net_sink comp="959" pin=4"/></net>

<net id="972"><net_src comp="908" pin="4"/><net_sink comp="959" pin=5"/></net>

<net id="978"><net_src comp="126" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="979"><net_src comp="122" pin="0"/><net_sink comp="973" pin=2"/></net>

<net id="986"><net_src comp="816" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="993"><net_src comp="820" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="998"><net_src comp="980" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="999"><net_src comp="983" pin="1"/><net_sink comp="994" pin=1"/></net>

<net id="1004"><net_src comp="987" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="990" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1024"><net_src comp="128" pin="0"/><net_sink comp="1018" pin=0"/></net>

<net id="1025"><net_src comp="1014" pin="2"/><net_sink comp="1018" pin=1"/></net>

<net id="1026"><net_src comp="130" pin="0"/><net_sink comp="1018" pin=2"/></net>

<net id="1027"><net_src comp="132" pin="0"/><net_sink comp="1018" pin=3"/></net>

<net id="1034"><net_src comp="816" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1041"><net_src comp="820" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1046"><net_src comp="1028" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="1031" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1052"><net_src comp="1035" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="1038" pin="1"/><net_sink comp="1048" pin=1"/></net>

<net id="1064"><net_src comp="128" pin="0"/><net_sink comp="1058" pin=0"/></net>

<net id="1065"><net_src comp="1054" pin="2"/><net_sink comp="1058" pin=1"/></net>

<net id="1066"><net_src comp="130" pin="0"/><net_sink comp="1058" pin=2"/></net>

<net id="1067"><net_src comp="132" pin="0"/><net_sink comp="1058" pin=3"/></net>

<net id="1086"><net_src comp="128" pin="0"/><net_sink comp="1080" pin=0"/></net>

<net id="1087"><net_src comp="1076" pin="2"/><net_sink comp="1080" pin=1"/></net>

<net id="1088"><net_src comp="130" pin="0"/><net_sink comp="1080" pin=2"/></net>

<net id="1089"><net_src comp="132" pin="0"/><net_sink comp="1080" pin=3"/></net>

<net id="1094"><net_src comp="1080" pin="4"/><net_sink comp="1090" pin=0"/></net>

<net id="1099"><net_src comp="1080" pin="4"/><net_sink comp="1095" pin=1"/></net>

<net id="1108"><net_src comp="124" pin="0"/><net_sink comp="1100" pin=0"/></net>

<net id="1109"><net_src comp="456" pin="3"/><net_sink comp="1100" pin=1"/></net>

<net id="1110"><net_src comp="462" pin="3"/><net_sink comp="1100" pin=2"/></net>

<net id="1111"><net_src comp="468" pin="3"/><net_sink comp="1100" pin=3"/></net>

<net id="1112"><net_src comp="474" pin="3"/><net_sink comp="1100" pin=4"/></net>

<net id="1121"><net_src comp="124" pin="0"/><net_sink comp="1113" pin=0"/></net>

<net id="1122"><net_src comp="480" pin="3"/><net_sink comp="1113" pin=1"/></net>

<net id="1123"><net_src comp="486" pin="3"/><net_sink comp="1113" pin=2"/></net>

<net id="1124"><net_src comp="492" pin="3"/><net_sink comp="1113" pin=3"/></net>

<net id="1125"><net_src comp="498" pin="3"/><net_sink comp="1113" pin=4"/></net>

<net id="1134"><net_src comp="124" pin="0"/><net_sink comp="1126" pin=0"/></net>

<net id="1135"><net_src comp="560" pin="3"/><net_sink comp="1126" pin=1"/></net>

<net id="1136"><net_src comp="566" pin="3"/><net_sink comp="1126" pin=2"/></net>

<net id="1137"><net_src comp="572" pin="3"/><net_sink comp="1126" pin=3"/></net>

<net id="1138"><net_src comp="578" pin="3"/><net_sink comp="1126" pin=4"/></net>

<net id="1147"><net_src comp="124" pin="0"/><net_sink comp="1139" pin=0"/></net>

<net id="1148"><net_src comp="584" pin="3"/><net_sink comp="1139" pin=1"/></net>

<net id="1149"><net_src comp="590" pin="3"/><net_sink comp="1139" pin=2"/></net>

<net id="1150"><net_src comp="596" pin="3"/><net_sink comp="1139" pin=3"/></net>

<net id="1151"><net_src comp="602" pin="3"/><net_sink comp="1139" pin=4"/></net>

<net id="1162"><net_src comp="128" pin="0"/><net_sink comp="1156" pin=0"/></net>

<net id="1163"><net_src comp="1152" pin="2"/><net_sink comp="1156" pin=1"/></net>

<net id="1164"><net_src comp="130" pin="0"/><net_sink comp="1156" pin=2"/></net>

<net id="1165"><net_src comp="132" pin="0"/><net_sink comp="1156" pin=3"/></net>

<net id="1170"><net_src comp="1156" pin="4"/><net_sink comp="1166" pin=0"/></net>

<net id="1175"><net_src comp="1156" pin="4"/><net_sink comp="1171" pin=1"/></net>

<net id="1180"><net_src comp="1176" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="1181"><net_src comp="1176" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="1185"><net_src comp="1182" pin="1"/><net_sink comp="608" pin=2"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="615" pin=2"/></net>

<net id="1187"><net_src comp="1182" pin="1"/><net_sink comp="634" pin=2"/></net>

<net id="1188"><net_src comp="1182" pin="1"/><net_sink comp="641" pin=2"/></net>

<net id="1189"><net_src comp="1182" pin="1"/><net_sink comp="648" pin=2"/></net>

<net id="1190"><net_src comp="1182" pin="1"/><net_sink comp="655" pin=2"/></net>

<net id="1191"><net_src comp="1182" pin="1"/><net_sink comp="662" pin=2"/></net>

<net id="1192"><net_src comp="1182" pin="1"/><net_sink comp="693" pin=2"/></net>

<net id="1197"><net_src comp="1193" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="1198"><net_src comp="1193" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="1203"><net_src comp="1199" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="1204"><net_src comp="1199" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="1209"><net_src comp="1205" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="1210"><net_src comp="1205" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="1215"><net_src comp="1211" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="1216"><net_src comp="1211" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="1221"><net_src comp="1217" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="1222"><net_src comp="1217" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="1227"><net_src comp="1223" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="1228"><net_src comp="1223" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="1233"><net_src comp="1229" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="1234"><net_src comp="1229" pin="2"/><net_sink comp="810" pin=1"/></net>

<net id="1238"><net_src comp="146" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="1240"><net_src comp="1235" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1241"><net_src comp="1235" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="1245"><net_src comp="829" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1247"><net_src comp="1242" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="1248"><net_src comp="1242" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1249"><net_src comp="1242" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="1250"><net_src comp="1242" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="1254"><net_src comp="832" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1258"><net_src comp="150" pin="3"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1263"><net_src comp="163" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="1268"><net_src comp="854" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="1270"><net_src comp="1265" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="1271"><net_src comp="1265" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="1272"><net_src comp="1265" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="1273"><net_src comp="1265" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="1274"><net_src comp="1265" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="1275"><net_src comp="1265" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="1276"><net_src comp="1265" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="1277"><net_src comp="1265" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="1278"><net_src comp="1265" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="1279"><net_src comp="1265" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="1280"><net_src comp="1265" pin="1"/><net_sink comp="525" pin=2"/></net>

<net id="1281"><net_src comp="1265" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="1282"><net_src comp="1265" pin="1"/><net_sink comp="539" pin=2"/></net>

<net id="1283"><net_src comp="1265" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="1284"><net_src comp="1265" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="1288"><net_src comp="176" pin="3"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="1293"><net_src comp="183" pin="3"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="1298"><net_src comp="190" pin="3"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="1303"><net_src comp="197" pin="3"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="1308"><net_src comp="204" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="1313"><net_src comp="211" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1318"><net_src comp="218" pin="3"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="1323"><net_src comp="225" pin="3"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="1328"><net_src comp="280" pin="3"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1333"><net_src comp="287" pin="3"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="1338"><net_src comp="294" pin="3"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1343"><net_src comp="301" pin="3"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="1348"><net_src comp="308" pin="3"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1353"><net_src comp="315" pin="3"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1358"><net_src comp="322" pin="3"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1363"><net_src comp="329" pin="3"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1368"><net_src comp="879" pin="1"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1373"><net_src comp="384" pin="3"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1378"><net_src comp="392" pin="3"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="1383"><net_src comp="908" pin="4"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="1100" pin=5"/></net>

<net id="1385"><net_src comp="1380" pin="1"/><net_sink comp="1113" pin=5"/></net>

<net id="1386"><net_src comp="1380" pin="1"/><net_sink comp="1126" pin=5"/></net>

<net id="1387"><net_src comp="1380" pin="1"/><net_sink comp="1139" pin=5"/></net>

<net id="1391"><net_src comp="917" pin="6"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="1396"><net_src comp="931" pin="6"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1401"><net_src comp="945" pin="6"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1406"><net_src comp="959" pin="6"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1411"><net_src comp="973" pin="3"/><net_sink comp="1408" pin=0"/></net>

<net id="1415"><net_src comp="980" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1417"><net_src comp="1412" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1421"><net_src comp="983" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="994" pin=1"/></net>

<net id="1423"><net_src comp="1418" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1427"><net_src comp="987" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1429"><net_src comp="1424" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1433"><net_src comp="990" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1435"><net_src comp="1430" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1439"><net_src comp="994" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1444"><net_src comp="1000" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="1014" pin=1"/></net>

<net id="1449"><net_src comp="1018" pin="4"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1451"><net_src comp="1446" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1455"><net_src comp="1006" pin="2"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="1054" pin=1"/></net>

<net id="1460"><net_src comp="1010" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1465"><net_src comp="1028" pin="1"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1467"><net_src comp="1462" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1471"><net_src comp="1031" pin="1"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1473"><net_src comp="1468" pin="1"/><net_sink comp="1072" pin=1"/></net>

<net id="1477"><net_src comp="1035" pin="1"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1479"><net_src comp="1474" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1483"><net_src comp="1038" pin="1"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="1048" pin=1"/></net>

<net id="1485"><net_src comp="1480" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="1489"><net_src comp="1058" pin="4"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="1166" pin=1"/></net>

<net id="1491"><net_src comp="1486" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1495"><net_src comp="1042" pin="2"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1500"><net_src comp="1048" pin="2"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="1076" pin=1"/></net>

<net id="1505"><net_src comp="400" pin="3"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="1510"><net_src comp="407" pin="3"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="1515"><net_src comp="414" pin="3"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1520"><net_src comp="421" pin="3"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="1525"><net_src comp="428" pin="3"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1530"><net_src comp="435" pin="3"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1535"><net_src comp="442" pin="3"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="1540"><net_src comp="449" pin="3"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="1545"><net_src comp="504" pin="3"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="1550"><net_src comp="511" pin="3"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="1555"><net_src comp="518" pin="3"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="1560"><net_src comp="525" pin="3"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="1565"><net_src comp="532" pin="3"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1570"><net_src comp="539" pin="3"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1575"><net_src comp="546" pin="3"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="1580"><net_src comp="553" pin="3"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="1585"><net_src comp="1068" pin="2"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="1152" pin=1"/></net>

<net id="1590"><net_src comp="1072" pin="2"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1595"><net_src comp="1090" pin="2"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="1176" pin=1"/></net>

<net id="1597"><net_src comp="1592" pin="1"/><net_sink comp="1199" pin=1"/></net>

<net id="1601"><net_src comp="1095" pin="2"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="1193" pin=1"/></net>

<net id="1603"><net_src comp="1598" pin="1"/><net_sink comp="1205" pin=1"/></net>

<net id="1607"><net_src comp="1100" pin="6"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1609"><net_src comp="1604" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1613"><net_src comp="1113" pin="6"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1615"><net_src comp="1610" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1619"><net_src comp="1126" pin="6"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1621"><net_src comp="1616" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1625"><net_src comp="1139" pin="6"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1627"><net_src comp="1622" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1631"><net_src comp="1166" pin="2"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="1211" pin=1"/></net>

<net id="1633"><net_src comp="1628" pin="1"/><net_sink comp="1223" pin=1"/></net>

<net id="1637"><net_src comp="1171" pin="2"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="1217" pin=1"/></net>

<net id="1639"><net_src comp="1634" pin="1"/><net_sink comp="1229" pin=1"/></net>

<net id="1643"><net_src comp="1182" pin="1"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="712" pin=2"/></net>

<net id="1645"><net_src comp="1640" pin="1"/><net_sink comp="719" pin=2"/></net>

<net id="1646"><net_src comp="1640" pin="1"/><net_sink comp="738" pin=2"/></net>

<net id="1647"><net_src comp="1640" pin="1"/><net_sink comp="745" pin=2"/></net>

<net id="1648"><net_src comp="1640" pin="1"/><net_sink comp="752" pin=2"/></net>

<net id="1649"><net_src comp="1640" pin="1"/><net_sink comp="759" pin=2"/></net>

<net id="1650"><net_src comp="1640" pin="1"/><net_sink comp="766" pin=2"/></net>

<net id="1651"><net_src comp="1640" pin="1"/><net_sink comp="803" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_real_2 | {9 }
	Port: out_real_3 | {9 }
	Port: out_imag_2 | {8 }
	Port: out_imag_3 | {8 }
	Port: out_real_4 | {8 }
	Port: out_imag_4 | {9 }
	Port: out_imag_5 | {9 }
	Port: out_real_6 | {9 }
	Port: out_imag_6 | {8 }
	Port: out_imag_7 | {8 }
	Port: out_imag_1 | {9 }
	Port: out_imag_0 | {9 }
	Port: out_real_7 | {9 }
	Port: out_real_5 | {8 }
	Port: out_real_1 | {8 }
	Port: out_real_0 | {8 }
	Port: TWIDDLE_REAL_V | {}
	Port: TWIDDLE_IMAG_V | {}
 - Input state : 
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : e_out_real_V_4 | {6 7 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : e_out_real_V_5 | {6 7 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : e_out_real_V_6 | {6 7 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : e_out_real_V_7 | {6 7 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : e_out_imag_V_4 | {6 7 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : e_out_imag_V_5 | {6 7 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : e_out_imag_V_6 | {6 7 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : e_out_imag_V_7 | {6 7 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : out_real_2 | {}
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : out_real_3 | {}
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : out_imag_2 | {}
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : out_imag_3 | {}
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : out_real_4 | {}
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : out_imag_4 | {}
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : out_imag_5 | {}
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : out_real_6 | {}
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : out_imag_6 | {}
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : out_imag_7 | {}
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : out_imag_1 | {}
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : out_imag_0 | {}
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : out_real_7 | {}
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : out_real_5 | {}
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : out_real_1 | {}
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : out_real_0 | {}
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : o1_out_real_V | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : o1_out_real_V_1 | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : o1_out_real_V_2 | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : o1_out_real_V_3 | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : o1_out_imag_V | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : o1_out_imag_V_1 | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : o1_out_imag_V_2 | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : o1_out_imag_V_3 | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : o2_out_real_V | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : o2_out_real_V_1 | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : o2_out_real_V_2 | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : o2_out_real_V_3 | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : o2_out_imag_V | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : o2_out_imag_V_1 | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : o2_out_imag_V_2 | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : o2_out_imag_V_3 | {1 2 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : e_out_real_V | {6 7 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : e_out_real_V_1 | {6 7 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : e_out_real_V_2 | {6 7 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : e_out_real_V_3 | {6 7 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : e_out_imag_V | {6 7 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : e_out_imag_V_1 | {6 7 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : e_out_imag_V_2 | {6 7 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : e_out_imag_V_3 | {6 7 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : TWIDDLE_REAL_V | {1 2 3 }
	Port: fft_64pt_Pipeline_VITIS_LOOP_281_3 : TWIDDLE_IMAG_V | {1 2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		k_1 : 1
		icmp_ln281 : 2
		add_ln281 : 2
		br_ln281 : 3
		zext_ln281 : 2
		trunc_ln281_1 : 2
		TWIDDLE_REAL_V_addr : 3
		w_real_V : 4
		TWIDDLE_IMAG_V_addr : 3
		w_imag_V : 4
		zext_ln286 : 3
		o1_out_real_V_addr : 4
		o1_out_real_V_1_addr : 4
		o1_out_real_V_2_addr : 4
		o1_out_real_V_3_addr : 4
		o1_out_imag_V_addr : 4
		o1_out_imag_V_1_addr : 4
		o1_out_imag_V_2_addr : 4
		o1_out_imag_V_3_addr : 4
		o1_out_real_V_load : 5
		o1_out_real_V_1_load : 5
		o1_out_real_V_2_load : 5
		o1_out_real_V_3_load : 5
		o1_out_imag_V_load : 5
		o1_out_imag_V_1_load : 5
		o1_out_imag_V_2_load : 5
		o1_out_imag_V_3_load : 5
		o2_out_real_V_addr : 4
		o2_out_real_V_1_addr : 4
		o2_out_real_V_2_addr : 4
		o2_out_real_V_3_addr : 4
		o2_out_imag_V_addr : 4
		o2_out_imag_V_1_addr : 4
		o2_out_imag_V_2_addr : 4
		o2_out_imag_V_3_addr : 4
		o2_out_real_V_load : 5
		o2_out_real_V_1_load : 5
		o2_out_real_V_2_load : 5
		o2_out_real_V_3_load : 5
		o2_out_imag_V_load : 5
		o2_out_imag_V_1_load : 5
		o2_out_imag_V_2_load : 5
		o2_out_imag_V_3_load : 5
		store_ln281 : 3
	State 2
		shl_ln2 : 1
		sub_ln284 : 2
		zext_ln79 : 3
		TWIDDLE_REAL_V_addr_1 : 4
		w_real_V_1 : 5
		TWIDDLE_IMAG_V_addr_1 : 4
		w_imag_V_1 : 5
		b_real_V : 1
		b_imag_V : 1
		b_real_V_1 : 1
		b_imag_V_1 : 1
		br_ln292 : 1
		br_ln293 : 1
	State 3
		mul_ln813 : 1
		mul_ln1348 : 1
	State 4
	State 5
		r_real_V_8 : 1
		mul_ln813_2 : 1
		mul_ln1348_1 : 1
	State 6
		r_imag_V_11 : 1
		e_out_real_V_load : 1
		e_out_real_V_1_load : 1
		e_out_real_V_2_load : 1
		e_out_real_V_3_load : 1
		e_out_imag_V_load : 1
		e_out_imag_V_1_load : 1
		e_out_imag_V_2_load : 1
		e_out_imag_V_3_load : 1
		e_out_real_V_4_load : 1
		e_out_real_V_5_load : 1
		e_out_real_V_6_load : 1
		e_out_real_V_7_load : 1
		e_out_imag_V_4_load : 1
		e_out_imag_V_5_load : 1
		e_out_imag_V_6_load : 1
		e_out_imag_V_7_load : 1
	State 7
		r_real_V_9 : 1
		b_real_V_3 : 2
		a_real_V_6 : 2
		a_real_V_1 : 1
		a_imag_V_1 : 1
		a_real_V_3 : 1
		a_imag_V_3 : 1
	State 8
		r_imag_V_12 : 1
		b_imag_V_3 : 2
		a_imag_V_2 : 2
		out_real_0_addr : 1
		out_real_1_addr : 1
		store_ln292 : 2
		store_ln292 : 2
		out_imag_2_addr : 1
		out_imag_3_addr : 1
		out_real_4_addr : 1
		out_imag_6_addr : 1
		out_imag_7_addr : 1
		store_ln293 : 2
		store_ln294 : 2
		store_ln295 : 2
		store_ln293 : 2
		out_real_5_addr : 1
		store_ln294 : 2
		store_ln295 : 2
	State 9
		store_ln292 : 1
		store_ln292 : 1
		store_ln293 : 1
		store_ln294 : 1
		store_ln295 : 1
		store_ln293 : 1
		store_ln294 : 1
		store_ln295 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_994       |    2    |   165   |    50   |
|          |       grp_fu_1000      |    2    |   165   |    50   |
|          |       grp_fu_1006      |    2    |   165   |    50   |
|    mul   |       grp_fu_1010      |    2    |   165   |    50   |
|          |       grp_fu_1042      |    2    |   165   |    50   |
|          |       grp_fu_1048      |    2    |   165   |    50   |
|          |       grp_fu_1068      |    2    |   165   |    50   |
|          |       grp_fu_1072      |    2    |   165   |    50   |
|----------|------------------------|---------|---------|---------|
|          |    sub_ln284_fu_896    |    0    |    0    |    14   |
|          |      ret_V_fu_1014     |    0    |    0    |    55   |
|          |     ret_V_2_fu_1076    |    0    |    0    |    55   |
|          |   a_real_V_6_fu_1095   |    0    |    0    |    39   |
|    sub   |   a_imag_V_2_fu_1171   |    0    |    0    |    39   |
|          |   r_imag_V_6_fu_1193   |    0    |    0    |    39   |
|          |   r_real_V_6_fu_1199   |    0    |    0    |    39   |
|          |   r_imag_V_7_fu_1223   |    0    |    0    |    39   |
|          |   r_real_V_7_fu_1229   |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|          |    add_ln281_fu_838    |    0    |    0    |    13   |
|          |     ret_V_1_fu_1054    |    0    |    0    |    55   |
|          |   b_real_V_3_fu_1090   |    0    |    0    |    39   |
|          |     ret_V_3_fu_1152    |    0    |    0    |    55   |
|    add   |   b_imag_V_3_fu_1166   |    0    |    0    |    39   |
|          |    r_real_V_fu_1176    |    0    |    0    |    39   |
|          |   r_imag_V_9_fu_1205   |    0    |    0    |    39   |
|          |    r_imag_V_fu_1211    |    0    |    0    |    39   |
|          |   r_real_V_5_fu_1217   |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|          |     b_real_V_fu_917    |    0    |    0    |    20   |
|          |     b_imag_V_fu_931    |    0    |    0    |    20   |
|          |    b_real_V_1_fu_945   |    0    |    0    |    20   |
|    mux   |    b_imag_V_1_fu_959   |    0    |    0    |    20   |
|          |   a_real_V_1_fu_1100   |    0    |    0    |    20   |
|          |   a_imag_V_1_fu_1113   |    0    |    0    |    20   |
|          |   a_real_V_3_fu_1126   |    0    |    0    |    20   |
|          |   a_imag_V_3_fu_1139   |    0    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln281_fu_832   |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln281_fu_844   |    0    |    0    |    0    |
|          |    zext_ln286_fu_854   |    0    |    0    |    0    |
|   zext   |   zext_ln281_1_fu_882  |    0    |    0    |    0    |
|          |    zext_ln79_fu_902    |    0    |    0    |    0    |
|          |   zext_ln292_fu_1182   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |  trunc_ln281_1_fu_850  |    0    |    0    |    0    |
|   trunc  |   trunc_ln281_fu_879   |    0    |    0    |    0    |
|          |   trunc_ln284_fu_885   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|     shl_ln2_fu_888     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          | lshr_ln286_cast_fu_908 |    0    |    0    |    0    |
|          |   r_real_V_8_fu_1018   |    0    |    0    |    0    |
|partselect|   r_imag_V_11_fu_1058  |    0    |    0    |    0    |
|          |   r_real_V_9_fu_1080   |    0    |    0    |    0    |
|          |   r_imag_V_12_fu_1156  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|       tmp_fu_973       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   sext_ln1273_fu_980   |    0    |    0    |    0    |
|          |  sext_ln1273_1_fu_983  |    0    |    0    |    0    |
|          |  sext_ln1273_2_fu_987  |    0    |    0    |    0    |
|   sext   |  sext_ln1273_3_fu_990  |    0    |    0    |    0    |
|          |  sext_ln1273_4_fu_1028 |    0    |    0    |    0    |
|          |  sext_ln1273_5_fu_1031 |    0    |    0    |    0    |
|          |  sext_ln1273_6_fu_1035 |    0    |    0    |    0    |
|          |  sext_ln1273_7_fu_1038 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    16   |   1320  |   1284  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|TWIDDLE_IMAG_V_addr_1_reg_1375|    6   |
| TWIDDLE_IMAG_V_addr_reg_1260 |    6   |
|TWIDDLE_REAL_V_addr_1_reg_1370|    6   |
| TWIDDLE_REAL_V_addr_reg_1255 |    6   |
|      a_imag_V_1_reg_1610     |   32   |
|      a_imag_V_2_reg_1634     |   32   |
|      a_imag_V_3_reg_1622     |   32   |
|      a_real_V_1_reg_1604     |   32   |
|      a_real_V_3_reg_1616     |   32   |
|      a_real_V_6_reg_1598     |   32   |
|      b_imag_V_1_reg_1403     |   32   |
|      b_imag_V_3_reg_1628     |   32   |
|       b_imag_V_reg_1393      |   32   |
|      b_real_V_1_reg_1398     |   32   |
|      b_real_V_3_reg_1592     |   32   |
|       b_real_V_reg_1388      |   32   |
| e_out_imag_V_1_addr_reg_1527 |    2   |
| e_out_imag_V_2_addr_reg_1532 |    2   |
| e_out_imag_V_3_addr_reg_1537 |    2   |
| e_out_imag_V_4_addr_reg_1562 |    2   |
| e_out_imag_V_5_addr_reg_1567 |    2   |
| e_out_imag_V_6_addr_reg_1572 |    2   |
| e_out_imag_V_7_addr_reg_1577 |    2   |
|  e_out_imag_V_addr_reg_1522  |    2   |
| e_out_real_V_1_addr_reg_1507 |    2   |
| e_out_real_V_2_addr_reg_1512 |    2   |
| e_out_real_V_3_addr_reg_1517 |    2   |
| e_out_real_V_4_addr_reg_1542 |    2   |
| e_out_real_V_5_addr_reg_1547 |    2   |
| e_out_real_V_6_addr_reg_1552 |    2   |
| e_out_real_V_7_addr_reg_1557 |    2   |
|  e_out_real_V_addr_reg_1502  |    2   |
|      icmp_ln281_reg_1251     |    1   |
|         k_1_reg_1242         |    5   |
|          k_reg_1235          |    5   |
|   lshr_ln286_cast_reg_1380   |    2   |
|     mul_ln1347_1_reg_1587    |   48   |
|      mul_ln1347_reg_1457     |   48   |
|     mul_ln1348_1_reg_1497    |   48   |
|      mul_ln1348_reg_1441     |   48   |
|     mul_ln813_1_reg_1452     |   48   |
|     mul_ln813_2_reg_1492     |   48   |
|     mul_ln813_3_reg_1582     |   48   |
|      mul_ln813_reg_1436      |   48   |
| o1_out_imag_V_1_addr_reg_1310|    2   |
| o1_out_imag_V_2_addr_reg_1315|    2   |
| o1_out_imag_V_3_addr_reg_1320|    2   |
|  o1_out_imag_V_addr_reg_1305 |    2   |
| o1_out_real_V_1_addr_reg_1290|    2   |
| o1_out_real_V_2_addr_reg_1295|    2   |
| o1_out_real_V_3_addr_reg_1300|    2   |
|  o1_out_real_V_addr_reg_1285 |    2   |
| o2_out_imag_V_1_addr_reg_1350|    2   |
| o2_out_imag_V_2_addr_reg_1355|    2   |
| o2_out_imag_V_3_addr_reg_1360|    2   |
|  o2_out_imag_V_addr_reg_1345 |    2   |
| o2_out_real_V_1_addr_reg_1330|    2   |
| o2_out_real_V_2_addr_reg_1335|    2   |
| o2_out_real_V_3_addr_reg_1340|    2   |
|  o2_out_real_V_addr_reg_1325 |    2   |
|     r_imag_V_11_reg_1486     |   32   |
|      r_real_V_8_reg_1446     |   32   |
|            reg_816           |   18   |
|            reg_820           |   18   |
|    sext_ln1273_1_reg_1418    |   48   |
|    sext_ln1273_2_reg_1424    |   48   |
|    sext_ln1273_3_reg_1430    |   48   |
|    sext_ln1273_4_reg_1462    |   48   |
|    sext_ln1273_5_reg_1468    |   48   |
|    sext_ln1273_6_reg_1474    |   48   |
|    sext_ln1273_7_reg_1480    |   48   |
|     sext_ln1273_reg_1412     |   48   |
|         tmp_reg_1408         |    1   |
|     trunc_ln281_reg_1365     |    3   |
|      zext_ln286_reg_1265     |   64   |
|      zext_ln292_reg_1640     |   64   |
+------------------------------+--------+
|             Total            |  1485  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_157 |  p0  |   4  |   6  |   24   ||    20   |
| grp_access_fu_170 |  p0  |   4  |   6  |   24   ||    20   |
| grp_access_fu_232 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_238 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_244 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_250 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_256 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_262 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_268 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_274 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_336 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_342 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_348 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_354 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_360 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_366 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_372 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_378 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_456 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_462 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_468 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_474 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_480 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_486 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_492 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_498 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_560 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_566 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_572 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_578 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_584 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_590 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_596 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_602 |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_994    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_994    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1000    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_1000    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1042    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_1042    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1048    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_1048    |  p1  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   576  || 67.1732 ||   400   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |  1320  |  1284  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   67   |    -   |   400  |
|  Register |    -   |    -   |  1485  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   67   |  2805  |  1684  |
+-----------+--------+--------+--------+--------+
