Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jul 18 13:16:29 2018
| Host         : HP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 9 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.891        0.000                      0                12716       -0.407       -0.407                      1                12715        1.600        0.000                       0                  5782  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                          ------------         ----------      --------------
clk_dc                                                                                                         {0.000 8.000}        16.000          62.500          
eth_refclk                                                                                                     {0.000 4.000}        8.000           125.000         
  CLKFBIN                                                                                                      {0.000 4.000}        8.000           125.000         
  I                                                                                                            {0.000 16.000}       32.000          31.250          
infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {0.000 8.000}        16.000          62.500          
infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK  {0.000 8.000}        16.000          62.500          
  clkfbout                                                                                                     {0.000 8.000}        16.000          62.500          
  clkout0                                                                                                      {0.000 4.000}        8.000           125.000         
  clkout1                                                                                                      {0.000 8.000}        16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_dc                                                                                                              10.773        0.000                      0                  536        0.091        0.000                      0                  536        7.500        0.000                       0                   289  
eth_refclk                                                                                                           4.233        0.000                      0                  246        0.115        0.000                      0                  246        1.600        0.000                       0                   169  
  CLKFBIN                                                                                                                                                                                                                                                        6.751        0.000                       0                     2  
  I                                                                                                                 17.128        0.000                      0                 2966        0.071        0.000                      0                 2966       14.750        0.000                       0                  1260  
infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK                                                                                                                                                    5.000        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                      14.751        0.000                       0                     2  
  clkout0                                                                                                            0.891        0.000                      0                 8647       -0.407       -0.407                      1                 8646        2.750        0.000                       0                  3937  
  clkout1                                                                                                           11.649        0.000                      0                  151        0.055        0.000                      0                  151        7.500        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
I             eth_refclk          2.631        0.000                      0                    1        1.162        0.000                      0                    1  
eth_refclk    I                   4.690        0.000                      0                    2        0.335        0.000                      0                    2  
clkout1       clkout0             5.358        0.000                      0                   26        0.164        0.000                      0                   26  
clkout0       clkout1             5.339        0.000                      0                   22        0.162        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  I                  I                       28.017        0.000                      0                   33        0.453        0.000                      0                   33  
**async_default**  clk_dc             clk_dc                  13.027        0.000                      0                   16        0.621        0.000                      0                   16  
**async_default**  clkout0            clkout0                  5.489        0.000                      0                   17        0.334        0.000                      0                   17  
**async_default**  eth_refclk         eth_refclk               5.526        0.000                      0                   54        0.444        0.000                      0                   54  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_dc
  To Clock:  clk_dc

Setup :            0  Failing Endpoints,  Worst Slack       10.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.773ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 0.828ns (18.528%)  route 3.641ns (81.472%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 17.436 - 16.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.736     1.736    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X32Y103        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.456     2.192 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/Q
                         net (fo=2, routed)           1.050     3.242    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]
    SLICE_X33Y103        LUT4 (Prop_lut4_I0_O)        0.124     3.366 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3/O
                         net (fo=1, routed)           0.940     4.306    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3_n_0
    SLICE_X33Y102        LUT6 (Prop_lut6_I0_O)        0.124     4.430 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.645     5.075    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X33Y104        LUT3 (Prop_lut3_I1_O)        0.124     5.199 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          1.006     6.205    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X33Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    16.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.436    17.436    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X33Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/C
                         clock pessimism              0.007    17.443    
                         clock uncertainty           -0.035    17.407    
    SLICE_X33Y99         FDRE (Setup_fdre_C_R)       -0.429    16.978    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]
  -------------------------------------------------------------------
                         required time                         16.978    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                 10.773    

Slack (MET) :             10.773ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 0.828ns (18.528%)  route 3.641ns (81.472%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 17.436 - 16.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.736     1.736    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X32Y103        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.456     2.192 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/Q
                         net (fo=2, routed)           1.050     3.242    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]
    SLICE_X33Y103        LUT4 (Prop_lut4_I0_O)        0.124     3.366 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3/O
                         net (fo=1, routed)           0.940     4.306    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3_n_0
    SLICE_X33Y102        LUT6 (Prop_lut6_I0_O)        0.124     4.430 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.645     5.075    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X33Y104        LUT3 (Prop_lut3_I1_O)        0.124     5.199 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          1.006     6.205    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X33Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    16.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.436    17.436    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X33Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                         clock pessimism              0.007    17.443    
                         clock uncertainty           -0.035    17.407    
    SLICE_X33Y99         FDRE (Setup_fdre_C_R)       -0.429    16.978    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]
  -------------------------------------------------------------------
                         required time                         16.978    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                 10.773    

Slack (MET) :             10.773ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 0.828ns (18.528%)  route 3.641ns (81.472%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 17.436 - 16.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.736     1.736    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X32Y103        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.456     2.192 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/Q
                         net (fo=2, routed)           1.050     3.242    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]
    SLICE_X33Y103        LUT4 (Prop_lut4_I0_O)        0.124     3.366 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3/O
                         net (fo=1, routed)           0.940     4.306    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3_n_0
    SLICE_X33Y102        LUT6 (Prop_lut6_I0_O)        0.124     4.430 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.645     5.075    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X33Y104        LUT3 (Prop_lut3_I1_O)        0.124     5.199 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          1.006     6.205    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X33Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    16.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.436    17.436    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X33Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/C
                         clock pessimism              0.007    17.443    
                         clock uncertainty           -0.035    17.407    
    SLICE_X33Y99         FDRE (Setup_fdre_C_R)       -0.429    16.978    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]
  -------------------------------------------------------------------
                         required time                         16.978    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                 10.773    

Slack (MET) :             10.773ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 0.828ns (18.528%)  route 3.641ns (81.472%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 17.436 - 16.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.736     1.736    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X32Y103        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.456     2.192 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/Q
                         net (fo=2, routed)           1.050     3.242    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]
    SLICE_X33Y103        LUT4 (Prop_lut4_I0_O)        0.124     3.366 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3/O
                         net (fo=1, routed)           0.940     4.306    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3_n_0
    SLICE_X33Y102        LUT6 (Prop_lut6_I0_O)        0.124     4.430 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.645     5.075    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X33Y104        LUT3 (Prop_lut3_I1_O)        0.124     5.199 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          1.006     6.205    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X33Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    16.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.436    17.436    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X33Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[3]/C
                         clock pessimism              0.007    17.443    
                         clock uncertainty           -0.035    17.407    
    SLICE_X33Y99         FDRE (Setup_fdre_C_R)       -0.429    16.978    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[3]
  -------------------------------------------------------------------
                         required time                         16.978    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                 10.773    

Slack (MET) :             11.206ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 0.828ns (19.230%)  route 3.478ns (80.770%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 17.610 - 16.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.736     1.736    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X32Y103        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.456     2.192 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/Q
                         net (fo=2, routed)           1.050     3.242    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]
    SLICE_X33Y103        LUT4 (Prop_lut4_I0_O)        0.124     3.366 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3/O
                         net (fo=1, routed)           0.940     4.306    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3_n_0
    SLICE_X33Y102        LUT6 (Prop_lut6_I0_O)        0.124     4.430 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.645     5.075    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X33Y104        LUT3 (Prop_lut3_I1_O)        0.124     5.199 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.843     6.042    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X33Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    16.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.610    17.610    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X33Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]/C
                         clock pessimism              0.102    17.712    
                         clock uncertainty           -0.035    17.677    
    SLICE_X33Y100        FDRE (Setup_fdre_C_R)       -0.429    17.248    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]
  -------------------------------------------------------------------
                         required time                         17.248    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                 11.206    

Slack (MET) :             11.206ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 0.828ns (19.230%)  route 3.478ns (80.770%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 17.610 - 16.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.736     1.736    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X32Y103        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.456     2.192 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/Q
                         net (fo=2, routed)           1.050     3.242    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]
    SLICE_X33Y103        LUT4 (Prop_lut4_I0_O)        0.124     3.366 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3/O
                         net (fo=1, routed)           0.940     4.306    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3_n_0
    SLICE_X33Y102        LUT6 (Prop_lut6_I0_O)        0.124     4.430 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.645     5.075    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X33Y104        LUT3 (Prop_lut3_I1_O)        0.124     5.199 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.843     6.042    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X33Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    16.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.610    17.610    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X33Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[5]/C
                         clock pessimism              0.102    17.712    
                         clock uncertainty           -0.035    17.677    
    SLICE_X33Y100        FDRE (Setup_fdre_C_R)       -0.429    17.248    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[5]
  -------------------------------------------------------------------
                         required time                         17.248    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                 11.206    

Slack (MET) :             11.206ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 0.828ns (19.230%)  route 3.478ns (80.770%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 17.610 - 16.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.736     1.736    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X32Y103        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.456     2.192 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/Q
                         net (fo=2, routed)           1.050     3.242    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]
    SLICE_X33Y103        LUT4 (Prop_lut4_I0_O)        0.124     3.366 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3/O
                         net (fo=1, routed)           0.940     4.306    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3_n_0
    SLICE_X33Y102        LUT6 (Prop_lut6_I0_O)        0.124     4.430 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.645     5.075    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X33Y104        LUT3 (Prop_lut3_I1_O)        0.124     5.199 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.843     6.042    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X33Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    16.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.610    17.610    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X33Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                         clock pessimism              0.102    17.712    
                         clock uncertainty           -0.035    17.677    
    SLICE_X33Y100        FDRE (Setup_fdre_C_R)       -0.429    17.248    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
  -------------------------------------------------------------------
                         required time                         17.248    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                 11.206    

Slack (MET) :             11.206ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 0.828ns (19.230%)  route 3.478ns (80.770%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 17.610 - 16.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.736     1.736    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X32Y103        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.456     2.192 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/Q
                         net (fo=2, routed)           1.050     3.242    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]
    SLICE_X33Y103        LUT4 (Prop_lut4_I0_O)        0.124     3.366 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3/O
                         net (fo=1, routed)           0.940     4.306    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3_n_0
    SLICE_X33Y102        LUT6 (Prop_lut6_I0_O)        0.124     4.430 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.645     5.075    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X33Y104        LUT3 (Prop_lut3_I1_O)        0.124     5.199 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.843     6.042    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X33Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    16.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.610    17.610    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X33Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/C
                         clock pessimism              0.102    17.712    
                         clock uncertainty           -0.035    17.677    
    SLICE_X33Y100        FDRE (Setup_fdre_C_R)       -0.429    17.248    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]
  -------------------------------------------------------------------
                         required time                         17.248    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                 11.206    

Slack (MET) :             11.293ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.202ns (27.167%)  route 3.222ns (72.833%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 17.608 - 16.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.737     1.737    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X27Y107        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y107        FDRE (Prop_fdre_C_Q)         0.419     2.156 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/Q
                         net (fo=4, routed)           0.874     3.030    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg__0[3]
    SLICE_X27Y107        LUT4 (Prop_lut4_I3_O)        0.327     3.357 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_4__0/O
                         net (fo=4, routed)           1.408     4.765    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/wait_time_cnt_reg[0]
    SLICE_X30Y105        LUT6 (Prop_lut6_I4_O)        0.332     5.097 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/FSM_sequential_rx_state[3]_i_7/O
                         net (fo=1, routed)           0.310     5.407    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[0]_0
    SLICE_X34Y105        LUT6 (Prop_lut6_I5_O)        0.124     5.531 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.631     6.162    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid_n_0
    SLICE_X35Y103        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    16.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.608    17.608    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X35Y103        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism              0.087    17.695    
                         clock uncertainty           -0.035    17.660    
    SLICE_X35Y103        FDRE (Setup_fdre_C_CE)      -0.205    17.455    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         17.455    
                         arrival time                          -6.162    
  -------------------------------------------------------------------
                         slack                                 11.293    

Slack (MET) :             11.319ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.828ns (19.757%)  route 3.363ns (80.243%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 17.608 - 16.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.736     1.736    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X32Y103        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.456     2.192 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/Q
                         net (fo=2, routed)           1.050     3.242    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]
    SLICE_X33Y103        LUT4 (Prop_lut4_I0_O)        0.124     3.366 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3/O
                         net (fo=1, routed)           0.940     4.306    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_3_n_0
    SLICE_X33Y102        LUT6 (Prop_lut6_I0_O)        0.124     4.430 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.645     5.075    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X33Y104        LUT3 (Prop_lut3_I1_O)        0.124     5.199 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.728     5.927    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X32Y107        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    16.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.608    17.608    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X32Y107        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[1]/C
                         clock pessimism              0.102    17.710    
                         clock uncertainty           -0.035    17.675    
    SLICE_X32Y107        FDRE (Setup_fdre_C_R)       -0.429    17.246    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[1]
  -------------------------------------------------------------------
                         required time                         17.246    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                 11.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_tlock_max_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.797%)  route 0.196ns (58.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.642     0.642    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X36Y105        FDSE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDSE (Prop_fdse_C_Q)         0.141     0.783 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg/Q
                         net (fo=35, routed)          0.196     0.979    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg_n_0
    SLICE_X35Y105        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_tlock_max_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.916     0.916    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X35Y105        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_tlock_max_reg/C
                         clock pessimism             -0.009     0.907    
    SLICE_X35Y105        FDRE (Hold_fdre_C_R)        -0.018     0.889    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_tlock_max_reg
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.392ns (69.876%)  route 0.169ns (30.124%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.562     0.562    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X29Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/Q
                         net (fo=5, routed)           0.168     0.871    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]
    SLICE_X29Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.916 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.916    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter[0]_i_5_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.068 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.069    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.123 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.123    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0_n_7
    SLICE_X29Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.918     0.918    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X29Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]/C
                         clock pessimism             -0.005     0.913    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.018    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.392ns (69.876%)  route 0.169ns (30.124%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.562     0.562    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X33Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/Q
                         net (fo=3, routed)           0.168     0.871    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.916 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2[0]_i_3/O
                         net (fo=1, routed)           0.000     0.916    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2[0]_i_3_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.068 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.069    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]_i_2_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.123 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.123    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]_i_1_n_7
    SLICE_X33Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.917     0.917    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X33Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]/C
                         clock pessimism             -0.005     0.912    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105     1.017    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.403ns (70.455%)  route 0.169ns (29.545%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.562     0.562    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X29Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/Q
                         net (fo=5, routed)           0.168     0.871    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]
    SLICE_X29Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.916 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.916    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter[0]_i_5_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.068 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.069    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.134 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.134    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0_n_5
    SLICE_X29Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.918     0.918    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X29Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[6]/C
                         clock pessimism             -0.005     0.913    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.018    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.403ns (70.455%)  route 0.169ns (29.545%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.562     0.562    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X33Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/Q
                         net (fo=3, routed)           0.168     0.871    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.916 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2[0]_i_3/O
                         net (fo=1, routed)           0.000     0.916    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2[0]_i_3_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.068 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.069    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]_i_2_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.134 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.134    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]_i_1_n_5
    SLICE_X33Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.917     0.917    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X33Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                         clock pessimism             -0.005     0.912    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105     1.017    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.554     0.554    infra/eth/phy/U0/core_resets_i/independent_clock_bufg
    SLICE_X36Y81         FDPE                                         r  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDPE (Prop_fdpe_C_Q)         0.141     0.695 r  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[0]/Q
                         net (fo=1, routed)           0.065     0.760    infra/eth/phy/U0/core_resets_i/pma_reset_pipe[0]
    SLICE_X36Y81         FDPE                                         r  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.820     0.820    infra/eth/phy/U0/core_resets_i/independent_clock_bufg
    SLICE_X36Y81         FDPE                                         r  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[1]/C
                         clock pessimism             -0.267     0.554    
    SLICE_X36Y81         FDPE (Hold_fdpe_C_D)         0.075     0.629    infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.428ns (71.692%)  route 0.169ns (28.308%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.562     0.562    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X29Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/Q
                         net (fo=5, routed)           0.168     0.871    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]
    SLICE_X29Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.916 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.916    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter[0]_i_5_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.068 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.069    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.159 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.159    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0_n_6
    SLICE_X29Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.918     0.918    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X29Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[5]/C
                         clock pessimism             -0.005     0.913    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.018    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.428ns (71.692%)  route 0.169ns (28.308%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.562     0.562    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X29Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]/Q
                         net (fo=5, routed)           0.168     0.871    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]
    SLICE_X29Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.916 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.916    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter[0]_i_5_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.068 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.069    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.159 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.159    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0_n_4
    SLICE_X29Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.918     0.918    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X29Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[7]/C
                         clock pessimism             -0.005     0.913    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.018    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.428ns (71.692%)  route 0.169ns (28.308%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.562     0.562    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X33Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/Q
                         net (fo=3, routed)           0.168     0.871    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.916 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2[0]_i_3/O
                         net (fo=1, routed)           0.000     0.916    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2[0]_i_3_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.068 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.069    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]_i_2_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.159 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.159    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]_i_1_n_6
    SLICE_X33Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.917     0.917    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X33Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[5]/C
                         clock pessimism             -0.005     0.912    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105     1.017    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.428ns (71.692%)  route 0.169ns (28.308%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.562     0.562    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X33Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/Q
                         net (fo=3, routed)           0.168     0.871    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.916 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2[0]_i_3/O
                         net (fo=1, routed)           0.000     0.916    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2[0]_i_3_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.068 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.069    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]_i_2_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.159 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.159    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]_i_1_n_4
    SLICE_X33Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.917     0.917    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X33Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/C
                         clock pessimism             -0.005     0.912    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105     1.017    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_dc
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { infra/eth/dc_buf/O }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     GTPE2_COMMON/PLL0LOCKDETCLK  n/a            1.538         16.000      14.462     GTPE2_COMMON_X0Y0  infra/eth/phy/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCKDETCLK
Min Period        n/a     FDRE/C                       n/a            1.000         16.000      15.000     SLICE_X50Y109      infra/eth/phy/U0/core_gt_common_reset_i/COMMON_RESET_reg/C
Min Period        n/a     FDRE/C                       n/a            1.000         16.000      15.000     SLICE_X50Y109      infra/eth/phy/U0/core_gt_common_reset_i/common_reset_asserted_reg/C
Min Period        n/a     FDRE/C                       n/a            1.000         16.000      15.000     SLICE_X53Y110      infra/eth/phy/U0/core_gt_common_reset_i/init_wait_count_reg[0]/C
Min Period        n/a     FDRE/C                       n/a            1.000         16.000      15.000     SLICE_X53Y110      infra/eth/phy/U0/core_gt_common_reset_i/init_wait_count_reg[1]/C
Min Period        n/a     FDRE/C                       n/a            1.000         16.000      15.000     SLICE_X53Y110      infra/eth/phy/U0/core_gt_common_reset_i/init_wait_count_reg[2]/C
Min Period        n/a     FDRE/C                       n/a            1.000         16.000      15.000     SLICE_X53Y110      infra/eth/phy/U0/core_gt_common_reset_i/init_wait_count_reg[3]/C
Min Period        n/a     FDRE/C                       n/a            1.000         16.000      15.000     SLICE_X52Y110      infra/eth/phy/U0/core_gt_common_reset_i/init_wait_count_reg[4]/C
Min Period        n/a     FDRE/C                       n/a            1.000         16.000      15.000     SLICE_X52Y110      infra/eth/phy/U0/core_gt_common_reset_i/init_wait_count_reg[5]/C
Min Period        n/a     FDRE/C                       n/a            1.000         16.000      15.000     SLICE_X52Y110      infra/eth/phy/U0/core_gt_common_reset_i/init_wait_count_reg[6]/C
Low Pulse Width   Fast    FDPE/C                       n/a            0.500         8.000       7.500      SLICE_X36Y81       infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[0]/C
Low Pulse Width   Fast    FDPE/C                       n/a            0.500         8.000       7.500      SLICE_X36Y81       infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[1]/C
Low Pulse Width   Fast    FDPE/C                       n/a            0.500         8.000       7.500      SLICE_X36Y81       infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[2]/C
Low Pulse Width   Fast    FDPE/C                       n/a            0.500         8.000       7.500      SLICE_X36Y81       infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
Low Pulse Width   Fast    FDCE/C                       n/a            0.500         8.000       7.500      SLICE_X28Y104      infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C                       n/a            0.500         8.000       7.500      SLICE_X28Y104      infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C                       n/a            0.500         8.000       7.500      SLICE_X29Y104      infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C                       n/a            0.500         8.000       7.500      SLICE_X29Y104      infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
Low Pulse Width   Fast    FDCE/C                       n/a            0.500         8.000       7.500      SLICE_X29Y104      infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
Low Pulse Width   Fast    FDCE/C                       n/a            0.500         8.000       7.500      SLICE_X28Y104      infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         8.000       7.500      SLICE_X40Y115      infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         8.000       7.500      SLICE_X40Y115      infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[29]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         8.000       7.500      SLICE_X40Y115      infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[30]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         8.000       7.500      SLICE_X40Y115      infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[31]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         8.000       7.500      SLICE_X50Y109      infra/eth/phy/U0/core_gt_common_reset_i/COMMON_RESET_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         8.000       7.500      SLICE_X50Y109      infra/eth/phy/U0/core_gt_common_reset_i/common_reset_asserted_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         8.000       7.500      SLICE_X53Y110      infra/eth/phy/U0/core_gt_common_reset_i/init_wait_count_reg[0]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         8.000       7.500      SLICE_X53Y110      infra/eth/phy/U0/core_gt_common_reset_i/init_wait_count_reg[1]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         8.000       7.500      SLICE_X53Y110      infra/eth/phy/U0/core_gt_common_reset_i/init_wait_count_reg[2]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         8.000       7.500      SLICE_X53Y110      infra/eth/phy/U0/core_gt_common_reset_i/init_wait_count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  eth_refclk

Setup :            0  Failing Endpoints,  Worst Slack        4.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPADDR[4]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 1.041ns (29.445%)  route 2.494ns (70.555%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 12.884 - 8.000 ) 
    Source Clock Delay      (SCD):    5.904ns
    Clock Pessimism Removal (CPR):    1.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.736     5.904    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/CLK
    SLICE_X53Y105        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDCE (Prop_fdce_C_Q)         0.419     6.323 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          1.123     7.446    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/out[0]
    SLICE_X55Y105        LUT2 (Prop_lut2_I0_O)        0.295     7.741 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtpe2_i_i_23/O
                         net (fo=1, routed)           0.268     8.009    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtpe2_i_i_23_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I2_O)        0.327     8.336 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtpe2_i_i_20/O
                         net (fo=2, routed)           1.103     9.439    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/DRPADDR[4]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    10.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.855    12.884    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                         clock pessimism              1.226    14.111    
                         clock uncertainty           -0.035    14.075    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Setup_gtpe2_channel_DRPCLK_DRPADDR[4])
                                                     -0.403    13.672    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         13.672    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 1.781ns (51.517%)  route 1.676ns (48.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 12.639 - 8.000 ) 
    Source Clock Delay      (SCD):    6.150ns
    Clock Pessimism Removal (CPR):    1.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.982     6.150    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPDO[4])
                                                      1.657     7.807 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDO[4]
                         net (fo=4, routed)           1.676     9.483    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/D[4]
    SLICE_X54Y107        LUT3 (Prop_lut3_I1_O)        0.124     9.607 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[4]_i_1__0/O
                         net (fo=1, routed)           0.000     9.607    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[4]_i_1__0_n_0
    SLICE_X54Y107        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    10.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.609    12.639    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X54Y107        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/C
                         clock pessimism              1.226    13.865    
                         clock uncertainty           -0.035    13.829    
    SLICE_X54Y107        FDCE (Setup_fdce_C_D)        0.077    13.906    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                         13.906    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.338ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 1.752ns (55.344%)  route 1.414ns (44.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 12.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.543     5.710    infra/clocks/clkdiv/clk
    SLICE_X34Y84         SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     7.338 f  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=1, routed)           0.307     7.646    infra/clocks/clkdiv/rst_b
    SLICE_X34Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.770 r  infra/clocks/clkdiv/cnt[16]_i_1/O
                         net (fo=28, routed)          1.106     8.876    infra/clocks/clkdiv/clear
    SLICE_X35Y77         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    10.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.417    12.446    infra/clocks/clkdiv/clk
    SLICE_X35Y77         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[0]/C
                         clock pessimism              1.232    13.678    
                         clock uncertainty           -0.035    13.643    
    SLICE_X35Y77         FDRE (Setup_fdre_C_R)       -0.429    13.214    infra/clocks/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.214    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  4.338    

Slack (MET) :             4.338ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 1.752ns (55.344%)  route 1.414ns (44.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 12.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.543     5.710    infra/clocks/clkdiv/clk
    SLICE_X34Y84         SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     7.338 f  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=1, routed)           0.307     7.646    infra/clocks/clkdiv/rst_b
    SLICE_X34Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.770 r  infra/clocks/clkdiv/cnt[16]_i_1/O
                         net (fo=28, routed)          1.106     8.876    infra/clocks/clkdiv/clear
    SLICE_X35Y77         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    10.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.417    12.446    infra/clocks/clkdiv/clk
    SLICE_X35Y77         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[1]/C
                         clock pessimism              1.232    13.678    
                         clock uncertainty           -0.035    13.643    
    SLICE_X35Y77         FDRE (Setup_fdre_C_R)       -0.429    13.214    infra/clocks/clkdiv/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.214    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  4.338    

Slack (MET) :             4.338ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 1.752ns (55.344%)  route 1.414ns (44.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 12.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.543     5.710    infra/clocks/clkdiv/clk
    SLICE_X34Y84         SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     7.338 f  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=1, routed)           0.307     7.646    infra/clocks/clkdiv/rst_b
    SLICE_X34Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.770 r  infra/clocks/clkdiv/cnt[16]_i_1/O
                         net (fo=28, routed)          1.106     8.876    infra/clocks/clkdiv/clear
    SLICE_X35Y77         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    10.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.417    12.446    infra/clocks/clkdiv/clk
    SLICE_X35Y77         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[2]/C
                         clock pessimism              1.232    13.678    
                         clock uncertainty           -0.035    13.643    
    SLICE_X35Y77         FDRE (Setup_fdre_C_R)       -0.429    13.214    infra/clocks/clkdiv/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.214    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  4.338    

Slack (MET) :             4.338ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 1.752ns (55.344%)  route 1.414ns (44.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 12.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.543     5.710    infra/clocks/clkdiv/clk
    SLICE_X34Y84         SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     7.338 f  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=1, routed)           0.307     7.646    infra/clocks/clkdiv/rst_b
    SLICE_X34Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.770 r  infra/clocks/clkdiv/cnt[16]_i_1/O
                         net (fo=28, routed)          1.106     8.876    infra/clocks/clkdiv/clear
    SLICE_X35Y77         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    10.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.417    12.446    infra/clocks/clkdiv/clk
    SLICE_X35Y77         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[3]/C
                         clock pessimism              1.232    13.678    
                         clock uncertainty           -0.035    13.643    
    SLICE_X35Y77         FDRE (Setup_fdre_C_R)       -0.429    13.214    infra/clocks/clkdiv/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.214    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  4.338    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 1.012ns (31.946%)  route 2.156ns (68.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 12.639 - 8.000 ) 
    Source Clock Delay      (SCD):    6.150ns
    Clock Pessimism Removal (CPR):    1.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.982     6.150    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.888     7.038 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=14, routed)          1.005     8.042    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtrxreset_o_reg
    SLICE_X53Y105        LUT2 (Prop_lut2_I1_O)        0.124     8.166 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state[0]_i_1/O
                         net (fo=17, routed)          1.151     9.317    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/next_rd_data
    SLICE_X54Y108        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    10.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.609    12.639    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/CLK
    SLICE_X54Y108        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[4]/C
                         clock pessimism              1.226    13.865    
                         clock uncertainty           -0.035    13.829    
    SLICE_X54Y108        FDCE (Setup_fdce_C_CE)      -0.169    13.660    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                         13.660    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 1.012ns (31.946%)  route 2.156ns (68.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 12.639 - 8.000 ) 
    Source Clock Delay      (SCD):    6.150ns
    Clock Pessimism Removal (CPR):    1.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.982     6.150    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.888     7.038 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=14, routed)          1.005     8.042    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/gtrxreset_o_reg
    SLICE_X53Y105        LUT2 (Prop_lut2_I1_O)        0.124     8.166 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state[0]_i_1/O
                         net (fo=17, routed)          1.151     9.317    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/next_rd_data
    SLICE_X54Y108        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    10.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.609    12.639    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/CLK
    SLICE_X54Y108        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[5]/C
                         clock pessimism              1.226    13.865    
                         clock uncertainty           -0.035    13.829    
    SLICE_X54Y108        FDCE (Setup_fdce_C_CE)      -0.169    13.660    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[5]
  -------------------------------------------------------------------
                         required time                         13.660    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.346ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 1.012ns (32.205%)  route 2.130ns (67.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns = ( 12.638 - 8.000 ) 
    Source Clock Delay      (SCD):    6.150ns
    Clock Pessimism Removal (CPR):    1.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.982     6.150    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.888     7.038 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=14, routed)          1.353     8.390    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg_0
    SLICE_X56Y107        LUT3 (Prop_lut3_I0_O)        0.124     8.514 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.778     9.292    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X57Y109        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    10.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.608    12.638    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X57Y109        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[7]/C
                         clock pessimism              1.240    13.878    
                         clock uncertainty           -0.035    13.842    
    SLICE_X57Y109        FDRE (Setup_fdre_C_CE)      -0.205    13.637    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[7]
  -------------------------------------------------------------------
                         required time                         13.637    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                  4.346    

Slack (MET) :             4.346ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 1.012ns (32.205%)  route 2.130ns (67.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns = ( 12.638 - 8.000 ) 
    Source Clock Delay      (SCD):    6.150ns
    Clock Pessimism Removal (CPR):    1.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.982     6.150    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.888     7.038 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=14, routed)          1.353     8.390    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg_0
    SLICE_X56Y107        LUT3 (Prop_lut3_I0_O)        0.124     8.514 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.778     9.292    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X57Y109        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    10.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.608    12.638    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X57Y109        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[8]/C
                         clock pessimism              1.240    13.878    
                         clock uncertainty           -0.035    13.842    
    SLICE_X57Y109        FDRE (Setup_fdre_C_CE)      -0.205    13.637    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                         13.637    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                  4.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/flag_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.698%)  route 0.063ns (25.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.644     1.585    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X55Y106        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y106        FDCE (Prop_fdce_C_Q)         0.141     1.726 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.063     1.789    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/p_3_in
    SLICE_X54Y106        LUT6 (Prop_lut6_I4_O)        0.045     1.834 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/flag_i_1__0/O
                         net (fo=1, routed)           0.000     1.834    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/flag_i_1__0_n_0
    SLICE_X54Y106        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.917     2.187    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X54Y106        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/flag_reg/C
                         clock pessimism             -0.589     1.598    
    SLICE_X54Y106        FDRE (Hold_fdre_C_D)         0.121     1.719    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/flag_reg
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.644     1.585    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X57Y106        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y106        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/Q
                         net (fo=1, routed)           0.087     1.813    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[0]
    SLICE_X56Y106        LUT3 (Prop_lut3_I0_O)        0.045     1.858 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.858    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[0]_i_1__0_n_0
    SLICE_X56Y106        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.917     2.187    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X56Y106        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/C
                         clock pessimism             -0.589     1.598    
    SLICE_X56Y106        FDCE (Hold_fdce_C_D)         0.120     1.718    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.644     1.585    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X57Y106        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y106        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[14]/Q
                         net (fo=1, routed)           0.089     1.815    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[14]
    SLICE_X56Y106        LUT3 (Prop_lut3_I2_O)        0.045     1.860 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[14]_i_1__0/O
                         net (fo=1, routed)           0.000     1.860    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[14]_i_1__0_n_0
    SLICE_X56Y106        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.917     2.187    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X56Y106        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/C
                         clock pessimism             -0.589     1.598    
    SLICE_X56Y106        FDCE (Hold_fdce_C_D)         0.121     1.719    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.189ns (56.358%)  route 0.146ns (43.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.643     1.584    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X57Y107        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y107        FDRE (Prop_fdre_C_Q)         0.141     1.725 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[5]/Q
                         net (fo=1, routed)           0.146     1.871    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[5]
    SLICE_X54Y107        LUT3 (Prop_lut3_I0_O)        0.048     1.919 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.919    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[5]_i_1__0_n_0
    SLICE_X54Y107        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.916     2.186    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X54Y107        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/C
                         clock pessimism             -0.567     1.619    
    SLICE_X54Y107        FDCE (Hold_fdce_C_D)         0.131     1.750    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/D
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.644     1.585    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X54Y106        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDRE (Prop_fdre_C_Q)         0.164     1.749 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg6/Q
                         net (fo=1, routed)           0.113     1.862    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sync
    SLICE_X55Y106        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.917     2.187    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X55Y106        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/C
                         clock pessimism             -0.589     1.598    
    SLICE_X55Y106        FDCE (Hold_fdce_C_D)         0.075     1.673    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.644     1.585    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X57Y106        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y106        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]/Q
                         net (fo=1, routed)           0.139     1.865    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[12]
    SLICE_X56Y106        LUT3 (Prop_lut3_I2_O)        0.045     1.910 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.910    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[12]_i_1__0_n_0
    SLICE_X56Y106        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.917     2.187    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X56Y106        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/C
                         clock pessimism             -0.589     1.598    
    SLICE_X56Y106        FDCE (Hold_fdce_C_D)         0.121     1.719    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.054%)  route 0.148ns (43.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.644     1.585    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X57Y106        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y106        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/Q
                         net (fo=1, routed)           0.148     1.874    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[13]
    SLICE_X56Y106        LUT3 (Prop_lut3_I2_O)        0.048     1.922 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[13]_i_1__0/O
                         net (fo=1, routed)           0.000     1.922    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[13]_i_1__0_n_0
    SLICE_X56Y106        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.917     2.187    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X56Y106        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/C
                         clock pessimism             -0.589     1.598    
    SLICE_X56Y106        FDCE (Hold_fdce_C_D)         0.131     1.729    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.101%)  route 0.146ns (43.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.644     1.585    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X55Y106        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y106        FDCE (Prop_fdce_C_Q)         0.141     1.726 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.146     1.871    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/p_2_in
    SLICE_X54Y105        LUT3 (Prop_lut3_I2_O)        0.045     1.916 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.916    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state[0]_i_1__0_n_0
    SLICE_X54Y105        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.917     2.187    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X54Y105        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.586     1.601    
    SLICE_X54Y105        FDCE (Hold_fdce_C_D)         0.121     1.722    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 infra/clocks/nuke_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.555     1.495    infra/clocks/clki_fr
    SLICE_X28Y63         FDRE                                         r  infra/clocks/nuke_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.128     1.623 r  infra/clocks/nuke_d2_reg/Q
                         net (fo=1, routed)           0.062     1.685    infra/clocks/nuke_d2
    SLICE_X28Y63         LUT2 (Prop_lut2_I0_O)        0.099     1.784 r  infra/clocks/rst_i_1/O
                         net (fo=1, routed)           0.000     1.784    infra/clocks/rst0
    SLICE_X28Y63         FDRE                                         r  infra/clocks/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.824     2.093    infra/clocks/clki_fr
    SLICE_X28Y63         FDRE                                         r  infra/clocks/rst_reg/C
                         clock pessimism             -0.598     1.495    
    SLICE_X28Y63         FDRE (Hold_fdre_C_D)         0.091     1.586    infra/clocks/rst_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.643     1.584    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/CLK
    SLICE_X53Y105        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDCE (Prop_fdce_C_Q)         0.128     1.712 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[0]/Q
                         net (fo=20, routed)          0.070     1.782    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/out[0]
    SLICE_X53Y105        LUT3 (Prop_lut3_I1_O)        0.099     1.881 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.881    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state[1]_i_1__0_n_0
    SLICE_X53Y105        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.917     2.187    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/CLK
    SLICE_X53Y105        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.603     1.584    
    SLICE_X53Y105        FDCE (Hold_fdce_C_D)         0.091     1.675    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_refclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clk_p }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK    n/a            6.400         8.000       1.600      GTPE2_CHANNEL_X0Y0  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
Min Period        n/a     BUFG/I                  n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16      infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/I
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.538         8.000       6.462      IBUFDS_GTE2_X0Y0    infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         8.000       6.462      GTPE2_COMMON_X0Y0   infra/eth/phy/U0/core_gt_common_i/gtpe2_common_i/GTREFCLK0
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0     infra/clocks/mmcm/CLKIN1
Min Period        n/a     FDRE/C                  n/a            1.000         8.000       7.000      SLICE_X35Y77        infra/clocks/clkdiv/cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a            1.000         8.000       7.000      SLICE_X35Y79        infra/clocks/clkdiv/cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a            1.000         8.000       7.000      SLICE_X35Y79        infra/clocks/clkdiv/cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a            1.000         8.000       7.000      SLICE_X35Y80        infra/clocks/clkdiv/cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a            1.000         8.000       7.000      SLICE_X35Y80        infra/clocks/clkdiv/cnt_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0     infra/clocks/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0     infra/clocks/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0     infra/clocks/mmcm/CLKIN1
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         4.000       3.020      SLICE_X52Y107       infra/eth/phy/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.980         4.000       3.020      SLICE_X52Y107       infra/eth/phy/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         4.000       3.020      SLICE_X52Y107       infra/eth/phy/U0/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.980         4.000       3.020      SLICE_X52Y107       infra/eth/phy/U0/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         4.000       3.020      SLICE_X52Y107       infra/eth/phy/U0/core_gt_common_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.980         4.000       3.020      SLICE_X52Y107       infra/eth/phy/U0/core_gt_common_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         4.000       3.020      SLICE_X52Y107       infra/eth/phy/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.980         4.000       3.020      SLICE_X52Y107       infra/eth/phy/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0     infra/clocks/mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0     infra/clocks/mmcm/CLKIN1
High Pulse Width  Slow    SRL16E/CLK              n/a            0.980         4.000       3.020      SLICE_X34Y84        infra/clocks/clkdiv/reset_gen/CLK
High Pulse Width  Fast    SRL16E/CLK              n/a            0.980         4.000       3.020      SLICE_X34Y84        infra/clocks/clkdiv/reset_gen/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.980         4.000       3.020      SLICE_X56Y122       infra/eth/phy/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         4.000       3.020      SLICE_X56Y122       infra/eth/phy/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.980         4.000       3.020      SLICE_X56Y122       infra/eth/phy/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         4.000       3.020      SLICE_X56Y122       infra/eth/phy/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.980         4.000       3.020      SLICE_X56Y122       infra/eth/phy/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         4.000       3.020      SLICE_X56Y122       infra/eth/phy/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { infra/clocks/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack       17.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.128ns  (required time - arrival time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        14.391ns  (logic 3.760ns (26.128%)  route 10.631ns (73.872%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.758ns = ( 39.758 - 32.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    1.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.576     5.744    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.832 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     7.498    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.594 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.556     9.151    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X9Y20          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     9.607 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/Q
                         net (fo=86, routed)          3.220    12.827    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/ctrl_i[17]
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.951 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.575    13.526    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_6_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    14.159 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.159    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_4_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[7]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.273    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[7]_INST_0_i_4_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.544 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_6/CO[0]
                         net (fo=3, routed)           0.486    15.030    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_6_n_3
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.373    15.403 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.656    16.060    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_10_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    16.716 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.716    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_5_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.050 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[15]_INST_0_i_6/O[1]
                         net (fo=2, routed)           0.889    17.939    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[15]_INST_0_i_6_n_6
    SLICE_X13Y29         LUT6 (Prop_lut6_I3_O)        0.303    18.242 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.825    19.067    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[13]_INST_0_i_1_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.124    19.191 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[13]_INST_0/O
                         net (fo=5, routed)           1.473    20.664    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/alu_res[13]
    SLICE_X6Y22          LUT3 (Prop_lut3_I2_O)        0.124    20.788 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/mem_data_o[13]_INST_0/O
                         net (fo=12, routed)          1.022    21.810    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/data_i[13]
    SLICE_X6Y15          LUT4 (Prop_lut4_I3_O)        0.124    21.934 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_4/O
                         net (fo=2, routed)           0.681    22.615    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_4_n_0
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.124    22.739 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_1/O
                         net (fo=21, routed)          0.802    23.541    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/wren
    SLICE_X4Y17          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    F6                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    33.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    34.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.458    36.488    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    36.571 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    38.158    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.249 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.509    39.758    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/clk_i
    SLICE_X4Y17          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[13]/C
                         clock pessimism              1.425    41.184    
                         clock uncertainty           -0.085    41.099    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.429    40.670    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         40.670    
                         arrival time                         -23.541    
  -------------------------------------------------------------------
                         slack                                 17.128    

Slack (MET) :             17.128ns  (required time - arrival time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        14.391ns  (logic 3.760ns (26.128%)  route 10.631ns (73.872%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.758ns = ( 39.758 - 32.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    1.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.576     5.744    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.832 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     7.498    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.594 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.556     9.151    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X9Y20          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     9.607 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/Q
                         net (fo=86, routed)          3.220    12.827    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/ctrl_i[17]
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.951 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.575    13.526    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_6_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    14.159 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.159    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_4_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[7]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.273    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[7]_INST_0_i_4_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.544 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_6/CO[0]
                         net (fo=3, routed)           0.486    15.030    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_6_n_3
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.373    15.403 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.656    16.060    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_10_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    16.716 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.716    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_5_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.050 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[15]_INST_0_i_6/O[1]
                         net (fo=2, routed)           0.889    17.939    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[15]_INST_0_i_6_n_6
    SLICE_X13Y29         LUT6 (Prop_lut6_I3_O)        0.303    18.242 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.825    19.067    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[13]_INST_0_i_1_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.124    19.191 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[13]_INST_0/O
                         net (fo=5, routed)           1.473    20.664    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/alu_res[13]
    SLICE_X6Y22          LUT3 (Prop_lut3_I2_O)        0.124    20.788 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/mem_data_o[13]_INST_0/O
                         net (fo=12, routed)          1.022    21.810    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/data_i[13]
    SLICE_X6Y15          LUT4 (Prop_lut4_I3_O)        0.124    21.934 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_4/O
                         net (fo=2, routed)           0.681    22.615    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_4_n_0
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.124    22.739 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_1/O
                         net (fo=21, routed)          0.802    23.541    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/wren
    SLICE_X4Y17          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    F6                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    33.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    34.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.458    36.488    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    36.571 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    38.158    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.249 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.509    39.758    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/clk_i
    SLICE_X4Y17          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[14]/C
                         clock pessimism              1.425    41.184    
                         clock uncertainty           -0.085    41.099    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.429    40.670    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         40.670    
                         arrival time                         -23.541    
  -------------------------------------------------------------------
                         slack                                 17.128    

Slack (MET) :             17.128ns  (required time - arrival time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        14.391ns  (logic 3.760ns (26.128%)  route 10.631ns (73.872%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.758ns = ( 39.758 - 32.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    1.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.576     5.744    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.832 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     7.498    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.594 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.556     9.151    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X9Y20          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     9.607 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/Q
                         net (fo=86, routed)          3.220    12.827    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/ctrl_i[17]
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.951 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.575    13.526    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_6_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    14.159 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.159    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_4_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[7]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.273    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[7]_INST_0_i_4_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.544 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_6/CO[0]
                         net (fo=3, routed)           0.486    15.030    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_6_n_3
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.373    15.403 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.656    16.060    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_10_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    16.716 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.716    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_5_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.050 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[15]_INST_0_i_6/O[1]
                         net (fo=2, routed)           0.889    17.939    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[15]_INST_0_i_6_n_6
    SLICE_X13Y29         LUT6 (Prop_lut6_I3_O)        0.303    18.242 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.825    19.067    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[13]_INST_0_i_1_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.124    19.191 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[13]_INST_0/O
                         net (fo=5, routed)           1.473    20.664    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/alu_res[13]
    SLICE_X6Y22          LUT3 (Prop_lut3_I2_O)        0.124    20.788 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/mem_data_o[13]_INST_0/O
                         net (fo=12, routed)          1.022    21.810    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/data_i[13]
    SLICE_X6Y15          LUT4 (Prop_lut4_I3_O)        0.124    21.934 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_4/O
                         net (fo=2, routed)           0.681    22.615    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_4_n_0
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.124    22.739 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_1/O
                         net (fo=21, routed)          0.802    23.541    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/wren
    SLICE_X4Y17          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    F6                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    33.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    34.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.458    36.488    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    36.571 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    38.158    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.249 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.509    39.758    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/clk_i
    SLICE_X4Y17          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[15]/C
                         clock pessimism              1.425    41.184    
                         clock uncertainty           -0.085    41.099    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.429    40.670    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         40.670    
                         arrival time                         -23.541    
  -------------------------------------------------------------------
                         slack                                 17.128    

Slack (MET) :             17.128ns  (required time - arrival time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        14.391ns  (logic 3.760ns (26.128%)  route 10.631ns (73.872%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.758ns = ( 39.758 - 32.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    1.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.576     5.744    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.832 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     7.498    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.594 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.556     9.151    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X9Y20          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     9.607 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/Q
                         net (fo=86, routed)          3.220    12.827    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/ctrl_i[17]
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.951 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.575    13.526    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_6_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    14.159 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.159    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_4_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[7]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.273    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[7]_INST_0_i_4_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.544 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_6/CO[0]
                         net (fo=3, routed)           0.486    15.030    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_6_n_3
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.373    15.403 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.656    16.060    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_10_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    16.716 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.716    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_5_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.050 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[15]_INST_0_i_6/O[1]
                         net (fo=2, routed)           0.889    17.939    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[15]_INST_0_i_6_n_6
    SLICE_X13Y29         LUT6 (Prop_lut6_I3_O)        0.303    18.242 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.825    19.067    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[13]_INST_0_i_1_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.124    19.191 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[13]_INST_0/O
                         net (fo=5, routed)           1.473    20.664    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/alu_res[13]
    SLICE_X6Y22          LUT3 (Prop_lut3_I2_O)        0.124    20.788 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/mem_data_o[13]_INST_0/O
                         net (fo=12, routed)          1.022    21.810    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/data_i[13]
    SLICE_X6Y15          LUT4 (Prop_lut4_I3_O)        0.124    21.934 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_4/O
                         net (fo=2, routed)           0.681    22.615    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_4_n_0
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.124    22.739 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_1/O
                         net (fo=21, routed)          0.802    23.541    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/wren
    SLICE_X4Y17          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    F6                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    33.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    34.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.458    36.488    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    36.571 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    38.158    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.249 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.509    39.758    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/clk_i
    SLICE_X4Y17          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[16]/C
                         clock pessimism              1.425    41.184    
                         clock uncertainty           -0.085    41.099    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.429    40.670    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         40.670    
                         arrival time                         -23.541    
  -------------------------------------------------------------------
                         slack                                 17.128    

Slack (MET) :             17.378ns  (required time - arrival time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_timer_inst_true.neo430_timer_inst/ctrl_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        14.448ns  (logic 3.255ns (22.529%)  route 11.193ns (77.471%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.695ns = ( 39.695 - 32.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    1.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.576     5.744    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.832 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     7.498    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.594 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.556     9.151    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X9Y20          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     9.607 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/Q
                         net (fo=86, routed)          3.220    12.827    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/ctrl_i[17]
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.951 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.575    13.526    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_6_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    14.159 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.159    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_4_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[7]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.273    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[7]_INST_0_i_4_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.544 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_6/CO[0]
                         net (fo=3, routed)           0.486    15.030    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_6_n_3
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.373    15.403 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.656    16.060    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_10_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    16.790 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_5/O[3]
                         net (fo=2, routed)           1.047    17.836    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_5_n_4
    SLICE_X7Y26          LUT6 (Prop_lut6_I3_O)        0.306    18.142 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.433    18.575    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_1_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I0_O)        0.124    18.699 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0/O
                         net (fo=4, routed)           1.263    19.962    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/alu_res[11]
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.124    20.086 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/mem_data_o[3]_INST_0/O
                         net (fo=19, routed)          3.512    23.599    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_timer_inst_true.neo430_timer_inst/data_i[3]
    SLICE_X10Y14         FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_timer_inst_true.neo430_timer_inst/ctrl_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    F6                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    33.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    34.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.458    36.488    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    36.571 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    38.158    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.249 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.446    39.695    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_timer_inst_true.neo430_timer_inst/clk_i
    SLICE_X10Y14         FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_timer_inst_true.neo430_timer_inst/ctrl_reg[3]/C
                         clock pessimism              1.425    41.121    
                         clock uncertainty           -0.085    41.036    
    SLICE_X10Y14         FDRE (Setup_fdre_C_D)       -0.059    40.977    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_timer_inst_true.neo430_timer_inst/ctrl_reg[3]
  -------------------------------------------------------------------
                         required time                         40.977    
                         arrival time                         -23.599    
  -------------------------------------------------------------------
                         slack                                 17.378    

Slack (MET) :             17.409ns  (required time - arrival time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        14.113ns  (logic 3.760ns (26.642%)  route 10.353ns (73.358%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.761ns = ( 39.761 - 32.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    1.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.576     5.744    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.832 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     7.498    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.594 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.556     9.151    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X9Y20          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     9.607 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/Q
                         net (fo=86, routed)          3.220    12.827    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/ctrl_i[17]
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.951 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.575    13.526    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_6_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    14.159 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.159    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_4_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[7]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.273    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[7]_INST_0_i_4_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.544 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_6/CO[0]
                         net (fo=3, routed)           0.486    15.030    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_6_n_3
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.373    15.403 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.656    16.060    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_10_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    16.716 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.716    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_5_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.050 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[15]_INST_0_i_6/O[1]
                         net (fo=2, routed)           0.889    17.939    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[15]_INST_0_i_6_n_6
    SLICE_X13Y29         LUT6 (Prop_lut6_I3_O)        0.303    18.242 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.825    19.067    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[13]_INST_0_i_1_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.124    19.191 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[13]_INST_0/O
                         net (fo=5, routed)           1.473    20.664    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/alu_res[13]
    SLICE_X6Y22          LUT3 (Prop_lut3_I2_O)        0.124    20.788 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/mem_data_o[13]_INST_0/O
                         net (fo=12, routed)          1.022    21.810    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/data_i[13]
    SLICE_X6Y15          LUT4 (Prop_lut4_I3_O)        0.124    21.934 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_4/O
                         net (fo=2, routed)           0.681    22.615    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_4_n_0
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.124    22.739 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_1/O
                         net (fo=21, routed)          0.524    23.264    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/wren
    SLICE_X4Y14          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    F6                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    33.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    34.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.458    36.488    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    36.571 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    38.158    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.249 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.512    39.761    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/clk_i
    SLICE_X4Y14          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[1]/C
                         clock pessimism              1.425    41.187    
                         clock uncertainty           -0.085    41.102    
    SLICE_X4Y14          FDRE (Setup_fdre_C_R)       -0.429    40.673    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         40.673    
                         arrival time                         -23.264    
  -------------------------------------------------------------------
                         slack                                 17.409    

Slack (MET) :             17.409ns  (required time - arrival time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        14.113ns  (logic 3.760ns (26.642%)  route 10.353ns (73.358%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.761ns = ( 39.761 - 32.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    1.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.576     5.744    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.832 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     7.498    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.594 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.556     9.151    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X9Y20          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     9.607 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/Q
                         net (fo=86, routed)          3.220    12.827    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/ctrl_i[17]
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.951 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.575    13.526    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_6_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    14.159 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.159    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_4_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[7]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.273    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[7]_INST_0_i_4_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.544 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_6/CO[0]
                         net (fo=3, routed)           0.486    15.030    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_6_n_3
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.373    15.403 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.656    16.060    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_10_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    16.716 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.716    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_5_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.050 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[15]_INST_0_i_6/O[1]
                         net (fo=2, routed)           0.889    17.939    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[15]_INST_0_i_6_n_6
    SLICE_X13Y29         LUT6 (Prop_lut6_I3_O)        0.303    18.242 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.825    19.067    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[13]_INST_0_i_1_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.124    19.191 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[13]_INST_0/O
                         net (fo=5, routed)           1.473    20.664    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/alu_res[13]
    SLICE_X6Y22          LUT3 (Prop_lut3_I2_O)        0.124    20.788 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/mem_data_o[13]_INST_0/O
                         net (fo=12, routed)          1.022    21.810    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/data_i[13]
    SLICE_X6Y15          LUT4 (Prop_lut4_I3_O)        0.124    21.934 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_4/O
                         net (fo=2, routed)           0.681    22.615    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_4_n_0
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.124    22.739 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_1/O
                         net (fo=21, routed)          0.524    23.264    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/wren
    SLICE_X4Y14          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    F6                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    33.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    34.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.458    36.488    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    36.571 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    38.158    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.249 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.512    39.761    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/clk_i
    SLICE_X4Y14          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[2]/C
                         clock pessimism              1.425    41.187    
                         clock uncertainty           -0.085    41.102    
    SLICE_X4Y14          FDRE (Setup_fdre_C_R)       -0.429    40.673    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         40.673    
                         arrival time                         -23.264    
  -------------------------------------------------------------------
                         slack                                 17.409    

Slack (MET) :             17.409ns  (required time - arrival time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        14.113ns  (logic 3.760ns (26.642%)  route 10.353ns (73.358%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.761ns = ( 39.761 - 32.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    1.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.576     5.744    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.832 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     7.498    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.594 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.556     9.151    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X9Y20          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     9.607 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/Q
                         net (fo=86, routed)          3.220    12.827    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/ctrl_i[17]
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.951 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.575    13.526    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_6_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    14.159 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.159    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_4_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[7]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.273    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[7]_INST_0_i_4_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.544 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_6/CO[0]
                         net (fo=3, routed)           0.486    15.030    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_6_n_3
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.373    15.403 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.656    16.060    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_10_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    16.716 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.716    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_5_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.050 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[15]_INST_0_i_6/O[1]
                         net (fo=2, routed)           0.889    17.939    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[15]_INST_0_i_6_n_6
    SLICE_X13Y29         LUT6 (Prop_lut6_I3_O)        0.303    18.242 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.825    19.067    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[13]_INST_0_i_1_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.124    19.191 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[13]_INST_0/O
                         net (fo=5, routed)           1.473    20.664    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/alu_res[13]
    SLICE_X6Y22          LUT3 (Prop_lut3_I2_O)        0.124    20.788 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/mem_data_o[13]_INST_0/O
                         net (fo=12, routed)          1.022    21.810    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/data_i[13]
    SLICE_X6Y15          LUT4 (Prop_lut4_I3_O)        0.124    21.934 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_4/O
                         net (fo=2, routed)           0.681    22.615    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_4_n_0
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.124    22.739 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_1/O
                         net (fo=21, routed)          0.524    23.264    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/wren
    SLICE_X4Y14          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    F6                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    33.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    34.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.458    36.488    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    36.571 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    38.158    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.249 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.512    39.761    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/clk_i
    SLICE_X4Y14          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[3]/C
                         clock pessimism              1.425    41.187    
                         clock uncertainty           -0.085    41.102    
    SLICE_X4Y14          FDRE (Setup_fdre_C_R)       -0.429    40.673    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         40.673    
                         arrival time                         -23.264    
  -------------------------------------------------------------------
                         slack                                 17.409    

Slack (MET) :             17.409ns  (required time - arrival time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        14.113ns  (logic 3.760ns (26.642%)  route 10.353ns (73.358%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.761ns = ( 39.761 - 32.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    1.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.576     5.744    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.832 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     7.498    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.594 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.556     9.151    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X9Y20          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     9.607 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/Q
                         net (fo=86, routed)          3.220    12.827    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/ctrl_i[17]
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.951 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.575    13.526    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_6_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    14.159 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.159    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_4_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[7]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.273    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[7]_INST_0_i_4_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.544 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_6/CO[0]
                         net (fo=3, routed)           0.486    15.030    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_6_n_3
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.373    15.403 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.656    16.060    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_10_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    16.716 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.716    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_5_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.050 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[15]_INST_0_i_6/O[1]
                         net (fo=2, routed)           0.889    17.939    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[15]_INST_0_i_6_n_6
    SLICE_X13Y29         LUT6 (Prop_lut6_I3_O)        0.303    18.242 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.825    19.067    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[13]_INST_0_i_1_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.124    19.191 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[13]_INST_0/O
                         net (fo=5, routed)           1.473    20.664    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/alu_res[13]
    SLICE_X6Y22          LUT3 (Prop_lut3_I2_O)        0.124    20.788 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/mem_data_o[13]_INST_0/O
                         net (fo=12, routed)          1.022    21.810    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/data_i[13]
    SLICE_X6Y15          LUT4 (Prop_lut4_I3_O)        0.124    21.934 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_4/O
                         net (fo=2, routed)           0.681    22.615    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_4_n_0
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.124    22.739 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_1/O
                         net (fo=21, routed)          0.524    23.264    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/wren
    SLICE_X4Y14          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    F6                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    33.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    34.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.458    36.488    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    36.571 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    38.158    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.249 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.512    39.761    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/clk_i
    SLICE_X4Y14          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[4]/C
                         clock pessimism              1.425    41.187    
                         clock uncertainty           -0.085    41.102    
    SLICE_X4Y14          FDRE (Setup_fdre_C_R)       -0.429    40.673    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         40.673    
                         arrival time                         -23.264    
  -------------------------------------------------------------------
                         slack                                 17.409    

Slack (MET) :             17.413ns  (required time - arrival time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        14.109ns  (logic 3.760ns (26.650%)  route 10.349ns (73.350%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.761ns = ( 39.761 - 32.000 ) 
    Source Clock Delay      (SCD):    9.151ns
    Clock Pessimism Removal (CPR):    1.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.576     5.744    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.832 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     7.498    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.594 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.556     9.151    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X9Y20          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     9.607 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_reg[17]/Q
                         net (fo=86, routed)          3.220    12.827    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/ctrl_i[17]
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.951 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.575    13.526    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_6_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    14.159 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.159    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[3]_INST_0_i_4_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[7]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.273    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[7]_INST_0_i_4_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.544 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_6/CO[0]
                         net (fo=3, routed)           0.486    15.030    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_6_n_3
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.373    15.403 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.656    16.060    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_10_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    16.716 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.716    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[11]_INST_0_i_5_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.050 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[15]_INST_0_i_6/O[1]
                         net (fo=2, routed)           0.889    17.939    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[15]_INST_0_i_6_n_6
    SLICE_X13Y29         LUT6 (Prop_lut6_I3_O)        0.303    18.242 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.825    19.067    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[13]_INST_0_i_1_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I0_O)        0.124    19.191 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_alu_inst/data_o[13]_INST_0/O
                         net (fo=5, routed)           1.473    20.664    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/alu_res[13]
    SLICE_X6Y22          LUT3 (Prop_lut3_I2_O)        0.124    20.788 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/mem_data_o[13]_INST_0/O
                         net (fo=12, routed)          1.022    21.810    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/data_i[13]
    SLICE_X6Y15          LUT4 (Prop_lut4_I3_O)        0.124    21.934 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_4/O
                         net (fo=2, routed)           0.681    22.615    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_4_n_0
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.124    22.739 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_1/O
                         net (fo=21, routed)          0.520    23.259    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/wren
    SLICE_X5Y14          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    F6                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    33.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    34.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.458    36.488    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    36.571 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    38.158    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.249 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.512    39.761    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/clk_i
    SLICE_X5Y14          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[0]/C
                         clock pessimism              1.425    41.187    
                         clock uncertainty           -0.085    41.102    
    SLICE_X5Y14          FDRE (Setup_fdre_C_R)       -0.429    40.673    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         40.673    
                         arrival time                         -23.259    
  -------------------------------------------------------------------
                         slack                                 17.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/clock_crossing_if/req_send_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/req_send_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.181%)  route 0.260ns (64.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.529ns
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.551     1.491    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.541 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     2.030    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.056 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.561     2.617    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X37Y38         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/req_send_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     2.758 r  infra/ipbus/udp_if/clock_crossing_if/req_send_buf_reg[1]/Q
                         net (fo=2, routed)           0.260     3.018    infra/ipbus/udp_if/clock_crossing_if/req_send_buf[1]
    SLICE_X35Y36         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/req_send_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.818     2.088    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.141 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.674    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.703 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.826     3.529    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X35Y36         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/req_send_buf_reg[2]/C
                         clock pessimism             -0.652     2.877    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.070     2.947    infra/ipbus/udp_if/clock_crossing_if/req_send_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.947    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 slaves/slave5/ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave5/reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.493%)  route 0.191ns (57.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.582ns
    Source Clock Delay      (SCD):    2.623ns
    Clock Pessimism Removal (CPR):    0.901ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.551     1.491    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.541 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     2.030    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.056 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.567     2.623    slaves/slave5/clk
    SLICE_X9Y47          FDRE                                         r  slaves/slave5/ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     2.764 r  slaves/slave5/ptr_reg[5]/Q
                         net (fo=4, routed)           0.191     2.955    slaves/slave5/ptr_reg__0[5]
    RAMB36_X0Y9          RAMB36E1                                     r  slaves/slave5/reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.818     2.088    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.141 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.674    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.703 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.879     3.582    slaves/slave5/clk
    RAMB36_X0Y9          RAMB36E1                                     r  slaves/slave5/reg_reg/CLKARDCLK
                         clock pessimism             -0.901     2.681    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.864    slaves/slave5/reg_reg
  -------------------------------------------------------------------
                         required time                         -2.864    
                         arrival time                           2.955    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/rmw_coeff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/sm/rmw_result_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.534ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.551     1.491    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.541 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     2.030    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.056 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.562     2.618    infra/ipbus/trans/sm/clk
    SLICE_X31Y42         FDRE                                         r  infra/ipbus/trans/sm/rmw_coeff_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     2.759 r  infra/ipbus/trans/sm/rmw_coeff_reg[30]/Q
                         net (fo=1, routed)           0.054     2.813    infra/ipbus/trans/sm/rmw_coeff[30]
    SLICE_X30Y42         LUT5 (Prop_lut5_I4_O)        0.045     2.858 r  infra/ipbus/trans/sm/rmw_result[30]_i_1/O
                         net (fo=1, routed)           0.000     2.858    infra/ipbus/trans/sm/rmw_result[30]
    SLICE_X30Y42         FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.818     2.088    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.141 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.674    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.703 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.831     3.534    infra/ipbus/trans/sm/clk
    SLICE_X30Y42         FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[30]/C
                         clock pessimism             -0.903     2.631    
    SLICE_X30Y42         FDRE (Hold_fdre_C_D)         0.121     2.752    infra/ipbus/trans/sm/rmw_result_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.752    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_crc_inst_true.neo430_crc_inst/poly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_crc_inst_true.neo430_crc_inst/crc_sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.551     1.491    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.541 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     2.030    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.056 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.592     2.648    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_crc_inst_true.neo430_crc_inst/clk_i
    SLICE_X7Y7           FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_crc_inst_true.neo430_crc_inst/poly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141     2.789 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_crc_inst_true.neo430_crc_inst/poly_reg[1]/Q
                         net (fo=1, routed)           0.056     2.845    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_crc_inst_true.neo430_crc_inst/poly[1]
    SLICE_X6Y7           LUT5 (Prop_lut5_I2_O)        0.045     2.890 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_crc_inst_true.neo430_crc_inst/crc_sr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.890    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_crc_inst_true.neo430_crc_inst/p_1_in[1]
    SLICE_X6Y7           FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_crc_inst_true.neo430_crc_inst/crc_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.818     2.088    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.141 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.674    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.703 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.863     3.566    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_crc_inst_true.neo430_crc_inst/clk_i
    SLICE_X6Y7           FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_crc_inst_true.neo430_crc_inst/crc_sr_reg[1]/C
                         clock pessimism             -0.905     2.661    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.120     2.781    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_crc_inst_true.neo430_crc_inst/crc_sr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.781    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 slaves/slave0/reg_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/clocks/nuke_i_reg/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.446%)  route 0.274ns (62.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.551     1.491    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.541 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     2.030    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.056 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.566     2.622    slaves/slave0/clk
    SLICE_X14Y46         FDRE                                         r  slaves/slave0/reg_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.164     2.786 r  slaves/slave0/reg_reg[0][1]/Q
                         net (fo=2, routed)           0.274     3.060    infra/clocks/nuke
    SLICE_X14Y52         FDRE                                         r  infra/clocks/nuke_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.818     2.088    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.141 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.674    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.703 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.834     3.538    infra/clocks/clko_ipb
    SLICE_X14Y52         FDRE                                         r  infra/clocks/nuke_i_reg/C
                         clock pessimism             -0.647     2.891    
    SLICE_X14Y52         FDRE (Hold_fdre_C_D)         0.059     2.950    infra/clocks/nuke_i_reg
  -------------------------------------------------------------------
                         required time                         -2.950    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_usart_inst_true.neo430_usart_inst/spi_rtx_sreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_usart_inst_true.neo430_usart_inst/data_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.551     1.491    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.541 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     2.030    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.056 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.585     2.641    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_usart_inst_true.neo430_usart_inst/clk_i
    SLICE_X7Y19          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_usart_inst_true.neo430_usart_inst/spi_rtx_sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141     2.782 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_usart_inst_true.neo430_usart_inst/spi_rtx_sreg_reg[1]/Q
                         net (fo=2, routed)           0.066     2.848    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_usart_inst_true.neo430_usart_inst/spi_rtx_sreg_reg_n_0_[1]
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.045     2.893 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_usart_inst_true.neo430_usart_inst/data_o[1]_i_1/O
                         net (fo=1, routed)           0.000     2.893    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_usart_inst_true.neo430_usart_inst/data_o[1]_i_1_n_0
    SLICE_X6Y19          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_usart_inst_true.neo430_usart_inst/data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.818     2.088    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.141 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.674    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.703 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.854     3.557    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_usart_inst_true.neo430_usart_inst/clk_i
    SLICE_X6Y19          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_usart_inst_true.neo430_usart_inst/data_o_reg[1]/C
                         clock pessimism             -0.903     2.654    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.121     2.775    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_usart_inst_true.neo430_usart_inst/data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/rmw_input_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/sm/rmw_result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.534ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.551     1.491    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.541 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     2.030    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.056 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.562     2.618    infra/ipbus/trans/sm/clk
    SLICE_X31Y41         FDRE                                         r  infra/ipbus/trans/sm/rmw_input_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     2.759 r  infra/ipbus/trans/sm/rmw_input_reg[8]/Q
                         net (fo=3, routed)           0.066     2.825    infra/ipbus/trans/sm/rmw_input[8]
    SLICE_X30Y41         LUT5 (Prop_lut5_I3_O)        0.045     2.870 r  infra/ipbus/trans/sm/rmw_result[8]_i_1/O
                         net (fo=1, routed)           0.000     2.870    infra/ipbus/trans/sm/rmw_result[8]
    SLICE_X30Y41         FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.818     2.088    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.141 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.674    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.703 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.831     3.534    infra/ipbus/trans/sm/clk
    SLICE_X30Y41         FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[8]/C
                         clock pessimism             -0.903     2.631    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.121     2.752    infra/ipbus/trans/sm/rmw_result_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.752    
                         arrival time                           2.870    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/sm/err_d_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.408%)  route 0.226ns (61.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    2.616ns
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.551     1.491    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.541 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     2.030    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.056 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.560     2.616    infra/ipbus/trans/sm/clk
    SLICE_X35Y38         FDSE                                         r  infra/ipbus/trans/sm/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDSE (Prop_fdse_C_Q)         0.141     2.757 r  infra/ipbus/trans/sm/FSM_onehot_state_reg[5]/Q
                         net (fo=4, routed)           0.226     2.983    infra/ipbus/trans/sm/err_d
    SLICE_X36Y38         FDRE                                         r  infra/ipbus/trans/sm/err_d_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.818     2.088    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.141 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.674    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.703 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.830     3.533    infra/ipbus/trans/sm/clk
    SLICE_X36Y38         FDRE                                         r  infra/ipbus/trans/sm/err_d_reg[0]/C
                         clock pessimism             -0.652     2.881    
    SLICE_X36Y38         FDRE (Hold_fdre_C_R)        -0.018     2.863    infra/ipbus/trans/sm/err_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.863    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/rmw_input_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/sm/rmw_result_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.551     1.491    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.541 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     2.030    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.056 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.563     2.619    infra/ipbus/trans/sm/clk
    SLICE_X31Y46         FDRE                                         r  infra/ipbus/trans/sm/rmw_input_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     2.760 r  infra/ipbus/trans/sm/rmw_input_reg[29]/Q
                         net (fo=3, routed)           0.068     2.828    infra/ipbus/trans/sm/rmw_input[29]
    SLICE_X30Y46         LUT5 (Prop_lut5_I3_O)        0.045     2.873 r  infra/ipbus/trans/sm/rmw_result[29]_i_1/O
                         net (fo=1, routed)           0.000     2.873    infra/ipbus/trans/sm/rmw_result[29]
    SLICE_X30Y46         FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.818     2.088    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.141 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.674    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.703 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.832     3.535    infra/ipbus/trans/sm/clk
    SLICE_X30Y46         FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[29]/C
                         clock pessimism             -0.903     2.632    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.120     2.752    infra/ipbus/trans/sm/rmw_result_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.752    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/clock_crossing_if/rx_read_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.141ns (23.041%)  route 0.471ns (76.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.572ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.551     1.491    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.541 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     2.030    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.056 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.557     2.613    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X28Y32         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rx_read_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.141     2.754 r  infra/ipbus/udp_if/clock_crossing_if/rx_read_buffer_reg[0]/Q
                         net (fo=8, routed)           0.471     3.225    infra/ipbus/udp_if/ipbus_rx_ram/rx_addrb[9]
    RAMB36_X1Y6          RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.818     2.088    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.141 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.674    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.703 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.869     3.572    infra/ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKBWRCLK
                         clock pessimism             -0.652     2.920    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     3.103    infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_0
  -------------------------------------------------------------------
                         required time                         -3.103    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { infra/clocks/mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y5      infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X0Y4      infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y1      infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y2      infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X0Y6      infra/ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X0Y5      infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X2Y6      infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y4      infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y8      infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X0Y7      infra/ipbus/udp_if/ipbus_rx_ram/ram3_reg_1/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       32.000      181.360    MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKOUT1
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         16.000      14.750     SLICE_X10Y24     neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         16.000      14.750     SLICE_X10Y24     neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         16.000      14.750     SLICE_X10Y24     neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         16.000      14.750     SLICE_X10Y24     neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         16.000      14.750     SLICE_X10Y24     neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         16.000      14.750     SLICE_X10Y24     neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_14_14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         16.000      14.750     SLICE_X10Y24     neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_15_15/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         16.000      14.750     SLICE_X10Y24     neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         16.000      14.750     SLICE_X14Y22     neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         16.000      14.750     SLICE_X14Y22     neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         16.000      14.750     SLICE_X14Y22     neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         16.000      14.750     SLICE_X14Y22     neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         16.000      14.750     SLICE_X14Y22     neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         16.000      14.750     SLICE_X14Y22     neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_5_5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         16.000      14.750     SLICE_X10Y22     neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         16.000      14.750     SLICE_X10Y22     neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_7_7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         16.000      14.750     SLICE_X10Y22     neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_8_8/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         16.000      14.750     SLICE_X10Y22     neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_9_9/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         16.000      14.750     SLICE_X10Y24     neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         16.000      14.750     SLICE_X10Y24     neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_13_13/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
  To Clock:  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            4.266         16.000      11.734     GTPE2_CHANNEL_X0Y0  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            2.155         16.000      13.845     BUFGCTRL_X0Y17      infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y0     infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X1Y0     infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y0     infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y0     infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y0     infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y0     infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y0  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y0  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X1Y0  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y0  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.891ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.407ns,  Total Violation       -0.407ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/status_buffer/async_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.972ns  (logic 0.580ns (8.319%)  route 6.392ns (91.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.081ns = ( 14.081 - 8.000 ) 
    Source Clock Delay      (SCD):    6.448ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.542     6.448    infra/clocks/clki_125
    SLICE_X33Y68         FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.456     6.904 f  infra/clocks/rst_125_reg/Q
                         net (fo=1112, routed)        6.392    13.296    infra/ipbus/udp_if/status_buffer/rst_macclk
    SLICE_X49Y47         LUT6 (Prop_lut6_I3_O)        0.124    13.420 r  infra/ipbus/udp_if/status_buffer/async_data[4]_i_1/O
                         net (fo=1, routed)           0.000    13.420    infra/ipbus/udp_if/status_buffer/async_data[4]_i_1_n_0
    SLICE_X49Y47         FDRE                                         r  infra/ipbus/udp_if/status_buffer/async_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.452    14.081    infra/ipbus/udp_if/status_buffer/mac_clk
    SLICE_X49Y47         FDRE                                         r  infra/ipbus/udp_if/status_buffer/async_data_reg[4]/C
                         clock pessimism              0.277    14.358    
                         clock uncertainty           -0.077    14.282    
    SLICE_X49Y47         FDRE (Setup_fdre_C_D)        0.029    14.311    infra/ipbus/udp_if/status_buffer/async_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -13.420    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_main/mac_tx_data_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.806ns  (logic 2.826ns (41.523%)  route 3.980ns (58.477%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.069ns = ( 14.069 - 8.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.611     6.517    infra/ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X2Y2          RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     8.971 r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DOBDO[1]
                         net (fo=1, routed)           1.088    10.059    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7_n_66
    SLICE_X53Y13         LUT6 (Prop_lut6_I1_O)        0.124    10.183 r  infra/ipbus/udp_if/ipbus_tx_ram/tx_dob[5]_INST_0/O
                         net (fo=3, routed)           1.853    12.036    infra/ipbus/udp_if/tx_main/udpdob[5]
    SLICE_X51Y57         LUT6 (Prop_lut6_I5_O)        0.124    12.160 r  infra/ipbus/udp_if/tx_main/mac_tx_data_int[5]_i_2/O
                         net (fo=1, routed)           0.433    12.593    infra/ipbus/udp_if/tx_main/mac_tx_data_int[5]_i_2_n_0
    SLICE_X51Y57         LUT4 (Prop_lut4_I0_O)        0.124    12.717 r  infra/ipbus/udp_if/tx_main/mac_tx_data_int[5]_i_1/O
                         net (fo=2, routed)           0.606    13.323    infra/ipbus/udp_if/tx_main/next_mac_tx_data[5]
    SLICE_X52Y57         FDRE                                         r  infra/ipbus/udp_if/tx_main/mac_tx_data_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.441    14.069    infra/ipbus/udp_if/tx_main/mac_clk
    SLICE_X52Y57         FDRE                                         r  infra/ipbus/udp_if/tx_main/mac_tx_data_int_reg[5]/C
                         clock pessimism              0.277    14.347    
                         clock uncertainty           -0.077    14.270    
    SLICE_X52Y57         FDRE (Setup_fdre_C_D)       -0.030    14.240    infra/ipbus/udp_if/tx_main/mac_tx_data_int_reg[5]
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                         -13.323    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/status_buffer/ipbus_out_reg[108]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 0.456ns (6.977%)  route 6.080ns (93.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.149ns = ( 14.149 - 8.000 ) 
    Source Clock Delay      (SCD):    6.448ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.542     6.448    infra/clocks/clki_125
    SLICE_X33Y68         FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.456     6.904 r  infra/clocks/rst_125_reg/Q
                         net (fo=1112, routed)        6.080    12.984    infra/ipbus/udp_if/status_buffer/rst_macclk
    SLICE_X62Y48         FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[108]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.520    14.149    infra/ipbus/udp_if/status_buffer/mac_clk
    SLICE_X62Y48         FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[108]/C
                         clock pessimism              0.277    14.426    
                         clock uncertainty           -0.077    14.350    
    SLICE_X62Y48         FDRE (Setup_fdre_C_R)       -0.429    13.921    infra/ipbus/udp_if/status_buffer/ipbus_out_reg[108]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.984    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/status_buffer/ipbus_out_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 0.456ns (6.977%)  route 6.080ns (93.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.149ns = ( 14.149 - 8.000 ) 
    Source Clock Delay      (SCD):    6.448ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.542     6.448    infra/clocks/clki_125
    SLICE_X33Y68         FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.456     6.904 r  infra/clocks/rst_125_reg/Q
                         net (fo=1112, routed)        6.080    12.984    infra/ipbus/udp_if/status_buffer/rst_macclk
    SLICE_X62Y48         FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.520    14.149    infra/ipbus/udp_if/status_buffer/mac_clk
    SLICE_X62Y48         FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[28]/C
                         clock pessimism              0.277    14.426    
                         clock uncertainty           -0.077    14.350    
    SLICE_X62Y48         FDRE (Setup_fdre_C_R)       -0.429    13.921    infra/ipbus/udp_if/status_buffer/ipbus_out_reg[28]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.984    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/status_buffer/ipbus_out_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 0.456ns (6.977%)  route 6.080ns (93.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.149ns = ( 14.149 - 8.000 ) 
    Source Clock Delay      (SCD):    6.448ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.542     6.448    infra/clocks/clki_125
    SLICE_X33Y68         FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.456     6.904 r  infra/clocks/rst_125_reg/Q
                         net (fo=1112, routed)        6.080    12.984    infra/ipbus/udp_if/status_buffer/rst_macclk
    SLICE_X62Y48         FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.520    14.149    infra/ipbus/udp_if/status_buffer/mac_clk
    SLICE_X62Y48         FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[44]/C
                         clock pessimism              0.277    14.426    
                         clock uncertainty           -0.077    14.350    
    SLICE_X62Y48         FDRE (Setup_fdre_C_R)       -0.429    13.921    infra/ipbus/udp_if/status_buffer/ipbus_out_reg[44]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.984    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/status_buffer/ipbus_out_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 0.456ns (6.977%)  route 6.080ns (93.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.149ns = ( 14.149 - 8.000 ) 
    Source Clock Delay      (SCD):    6.448ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.542     6.448    infra/clocks/clki_125
    SLICE_X33Y68         FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.456     6.904 r  infra/clocks/rst_125_reg/Q
                         net (fo=1112, routed)        6.080    12.984    infra/ipbus/udp_if/status_buffer/rst_macclk
    SLICE_X62Y48         FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.520    14.149    infra/ipbus/udp_if/status_buffer/mac_clk
    SLICE_X62Y48         FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[60]/C
                         clock pessimism              0.277    14.426    
                         clock uncertainty           -0.077    14.350    
    SLICE_X62Y48         FDRE (Setup_fdre_C_R)       -0.429    13.921    infra/ipbus/udp_if/status_buffer/ipbus_out_reg[60]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.984    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/status_buffer/ipbus_out_reg[76]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 0.456ns (6.977%)  route 6.080ns (93.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.149ns = ( 14.149 - 8.000 ) 
    Source Clock Delay      (SCD):    6.448ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.542     6.448    infra/clocks/clki_125
    SLICE_X33Y68         FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.456     6.904 r  infra/clocks/rst_125_reg/Q
                         net (fo=1112, routed)        6.080    12.984    infra/ipbus/udp_if/status_buffer/rst_macclk
    SLICE_X62Y48         FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[76]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.520    14.149    infra/ipbus/udp_if/status_buffer/mac_clk
    SLICE_X62Y48         FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[76]/C
                         clock pessimism              0.277    14.426    
                         clock uncertainty           -0.077    14.350    
    SLICE_X62Y48         FDRE (Setup_fdre_C_R)       -0.429    13.921    infra/ipbus/udp_if/status_buffer/ipbus_out_reg[76]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.984    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_main/mac_tx_data_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 2.826ns (42.026%)  route 3.898ns (57.974%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.069ns = ( 14.069 - 8.000 ) 
    Source Clock Delay      (SCD):    6.519ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.613     6.519    infra/ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X1Y1          RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     8.973 r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DOBDO[2]
                         net (fo=1, routed)           1.203    10.176    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1_n_65
    SLICE_X53Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.300 r  infra/ipbus/udp_if/ipbus_tx_ram/tx_dob[6]_INST_0/O
                         net (fo=3, routed)           1.742    12.042    infra/ipbus/udp_if/tx_main/udpdob[6]
    SLICE_X53Y56         LUT6 (Prop_lut6_I5_O)        0.124    12.166 r  infra/ipbus/udp_if/tx_main/mac_tx_data_int[6]_i_2/O
                         net (fo=1, routed)           0.433    12.599    infra/ipbus/udp_if/tx_main/mac_tx_data_int[6]_i_2_n_0
    SLICE_X53Y56         LUT4 (Prop_lut4_I0_O)        0.124    12.723 r  infra/ipbus/udp_if/tx_main/mac_tx_data_int[6]_i_1/O
                         net (fo=2, routed)           0.520    13.243    infra/ipbus/udp_if/tx_main/next_mac_tx_data[6]
    SLICE_X52Y57         FDRE                                         r  infra/ipbus/udp_if/tx_main/mac_tx_data_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.441    14.069    infra/ipbus/udp_if/tx_main/mac_clk
    SLICE_X52Y57         FDRE                                         r  infra/ipbus/udp_if/tx_main/mac_tx_data_int_reg[6]/C
                         clock pessimism              0.277    14.347    
                         clock uncertainty           -0.077    14.270    
    SLICE_X52Y57         FDRE (Setup_fdre_C_D)       -0.013    14.257    infra/ipbus/udp_if/tx_main/mac_tx_data_int_reg[6]
  -------------------------------------------------------------------
                         required time                         14.257    
                         arrival time                         -13.243    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[8][0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.256ns  (logic 0.456ns (7.289%)  route 5.800ns (92.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns = ( 14.071 - 8.000 ) 
    Source Clock Delay      (SCD):    6.448ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.542     6.448    infra/clocks/clki_125
    SLICE_X33Y68         FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.456     6.904 r  infra/clocks/rst_125_reg/Q
                         net (fo=1112, routed)        5.800    12.704    infra/ipbus/udp_if/tx_transactor/rst_macclk
    SLICE_X50Y31         FDRE                                         r  infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[8][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.442    14.071    infra/ipbus/udp_if/tx_transactor/mac_clk
    SLICE_X50Y31         FDRE                                         r  infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[8][0]/C
                         clock pessimism              0.277    14.348    
                         clock uncertainty           -0.077    14.272    
    SLICE_X50Y31         FDRE (Setup_fdre_C_R)       -0.524    13.748    infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[8][0]
  -------------------------------------------------------------------
                         required time                         13.748    
                         arrival time                         -12.704    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[8][11]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.256ns  (logic 0.456ns (7.289%)  route 5.800ns (92.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns = ( 14.071 - 8.000 ) 
    Source Clock Delay      (SCD):    6.448ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.542     6.448    infra/clocks/clki_125
    SLICE_X33Y68         FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.456     6.904 r  infra/clocks/rst_125_reg/Q
                         net (fo=1112, routed)        5.800    12.704    infra/ipbus/udp_if/tx_transactor/rst_macclk
    SLICE_X50Y31         FDRE                                         r  infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[8][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.442    14.071    infra/ipbus/udp_if/tx_transactor/mac_clk
    SLICE_X50Y31         FDRE                                         r  infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[8][11]/C
                         clock pessimism              0.277    14.348    
                         clock uncertainty           -0.077    14.272    
    SLICE_X50Y31         FDRE (Setup_fdre_C_R)       -0.524    13.748    infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[8][11]
  -------------------------------------------------------------------
                         required time                         13.748    
                         arrival time                         -12.704    
  -------------------------------------------------------------------
                         slack                                  1.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.407ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                            (clock source 'clkout0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uc_if_inst/rst125_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.026ns (2.311%)  route 1.099ns (97.689%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.789ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.613     2.225    uc_if_inst/clk125
    SLICE_X37Y30         FDRE                                         r  uc_if_inst/rst125_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.822     2.789    uc_if_inst/clk125
    SLICE_X37Y30         FDRE                                         r  uc_if_inst/rst125_int_reg/C
                         clock pessimism             -0.309     2.480    
                         clock uncertainty            0.077     2.557    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.075     2.632    uc_if_inst/rst125_int_reg
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                 -0.407    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/RARP_block/data_buffer_reg[233]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/RARP_block/data_buffer_reg[241]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.192%)  route 0.199ns (48.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.556     2.168    infra/ipbus/udp_if/RARP_block/mac_clk
    SLICE_X34Y64         FDRE                                         r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[233]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDRE (Prop_fdre_C_Q)         0.164     2.332 r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[233]/Q
                         net (fo=1, routed)           0.199     2.531    infra/ipbus/udp_if/RARP_block/data_buffer[233]
    SLICE_X36Y64         LUT3 (Prop_lut3_I1_O)        0.045     2.576 r  infra/ipbus/udp_if/RARP_block/data_buffer[241]_i_1/O
                         net (fo=1, routed)           0.000     2.576    infra/ipbus/udp_if/RARP_block/data_buffer0_out[233]
    SLICE_X36Y64         FDRE                                         r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[241]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.824     2.792    infra/ipbus/udp_if/RARP_block/mac_clk
    SLICE_X36Y64         FDRE                                         r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[241]/C
                         clock pessimism             -0.361     2.431    
    SLICE_X36Y64         FDRE (Hold_fdre_C_D)         0.092     2.523    infra/ipbus/udp_if/RARP_block/data_buffer_reg[241]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/payload/ipbus_hdr_int_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/status_buffer/ipbus_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.870%)  route 0.228ns (58.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.567     2.179    infra/ipbus/udp_if/payload/mac_clk
    SLICE_X50Y48         FDRE                                         r  infra/ipbus/udp_if/payload/ipbus_hdr_int_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     2.343 r  infra/ipbus/udp_if/payload/ipbus_hdr_int_reg[13]/Q
                         net (fo=2, routed)           0.228     2.570    infra/ipbus/udp_if/status_buffer/ipbus_in_hdr[13]
    SLICE_X55Y50         FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.835     2.803    infra/ipbus/udp_if/status_buffer/mac_clk
    SLICE_X55Y50         FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_in_reg[13]/C
                         clock pessimism             -0.356     2.447    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.070     2.517    infra/ipbus/udp_if/status_buffer/ipbus_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__1/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.521%)  route 0.231ns (58.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.564     2.176    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X30Y49         FDRE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     2.340 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[5]/Q
                         net (fo=4, routed)           0.231     2.571    infra/ipbus/udp_if/rx_packet_parser/My_IP_addr[5]
    SLICE_X31Y53         FDRE                                         r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.829     2.797    infra/ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X31Y53         FDRE                                         r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__1/C
                         clock pessimism             -0.356     2.441    
    SLICE_X31Y53         FDRE (Hold_fdre_C_D)         0.075     2.516    infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__1
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/RARP_block/data_buffer_reg[203]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/RARP_block/data_buffer_reg[211]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.209ns (47.710%)  route 0.229ns (52.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.556     2.168    infra/ipbus/udp_if/RARP_block/mac_clk
    SLICE_X34Y65         FDRE                                         r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[203]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164     2.332 r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[203]/Q
                         net (fo=1, routed)           0.229     2.561    infra/ipbus/udp_if/RARP_block/data_buffer[203]
    SLICE_X38Y64         LUT3 (Prop_lut3_I2_O)        0.045     2.606 r  infra/ipbus/udp_if/RARP_block/data_buffer[211]_i_1/O
                         net (fo=1, routed)           0.000     2.606    infra/ipbus/udp_if/RARP_block/data_buffer0_out[203]
    SLICE_X38Y64         FDRE                                         r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[211]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.824     2.792    infra/ipbus/udp_if/RARP_block/mac_clk
    SLICE_X38Y64         FDRE                                         r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[211]/C
                         clock pessimism             -0.361     2.431    
    SLICE_X38Y64         FDRE (Hold_fdre_C_D)         0.120     2.551    infra/ipbus/udp_if/RARP_block/data_buffer_reg[211]
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/IPADDR/IP_addr_rx_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/IPADDR/My_IP_addr_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.148ns (42.938%)  route 0.197ns (57.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.562     2.174    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X30Y50         FDRE                                         r  infra/ipbus/udp_if/IPADDR/IP_addr_rx_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.148     2.322 r  infra/ipbus/udp_if/IPADDR/IP_addr_rx_int_reg[5]/Q
                         net (fo=3, routed)           0.197     2.518    infra/ipbus/udp_if/IPADDR/IP_addr_rx_int__0[5]
    SLICE_X31Y49         FDRE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.833     2.800    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X31Y49         FDRE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_int_reg[5]/C
                         clock pessimism             -0.356     2.445    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.018     2.463    infra/ipbus/udp_if/IPADDR/My_IP_addr_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 uc_if_inst/uc_spi_interface_inst/SerialInValid_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uc_if_inst/uc_spi_interface_inst/mode_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.212ns (49.629%)  route 0.215ns (50.372%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.789ns
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.553     2.165    uc_if_inst/uc_spi_interface_inst/clk
    SLICE_X34Y29         FDCE                                         r  uc_if_inst/uc_spi_interface_inst/SerialInValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDCE (Prop_fdce_C_Q)         0.164     2.329 r  uc_if_inst/uc_spi_interface_inst/SerialInValid_reg/Q
                         net (fo=3, routed)           0.215     2.544    uc_if_inst/uc_spi_interface_inst/SerialInValid_reg_n_0
    SLICE_X36Y30         LUT4 (Prop_lut4_I0_O)        0.048     2.592 r  uc_if_inst/uc_spi_interface_inst/mode[1]_i_1/O
                         net (fo=1, routed)           0.000     2.592    uc_if_inst/uc_spi_interface_inst/mode[1]_i_1_n_0
    SLICE_X36Y30         FDCE                                         r  uc_if_inst/uc_spi_interface_inst/mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.822     2.789    uc_if_inst/uc_spi_interface_inst/clk
    SLICE_X36Y30         FDCE                                         r  uc_if_inst/uc_spi_interface_inst/mode_reg[1]/C
                         clock pessimism             -0.361     2.429    
    SLICE_X36Y30         FDCE (Hold_fdce_C_D)         0.107     2.536    uc_if_inst/uc_spi_interface_inst/mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/ARP/buf_to_load_int_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ARP/arp_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.227ns (55.103%)  route 0.185ns (44.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.562     2.174    infra/ipbus/udp_if/ARP/mac_clk
    SLICE_X33Y52         FDRE                                         r  infra/ipbus/udp_if/ARP/buf_to_load_int_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.128     2.302 r  infra/ipbus/udp_if/ARP/buf_to_load_int_reg[42]/Q
                         net (fo=2, routed)           0.185     2.487    infra/ipbus/udp_if/ARP/buf_to_load_int_reg_n_0_[42]
    SLICE_X36Y53         LUT5 (Prop_lut5_I0_O)        0.099     2.586 r  infra/ipbus/udp_if/ARP/arp_data[2]_i_1/O
                         net (fo=1, routed)           0.000     2.586    infra/ipbus/udp_if/ARP/arp_data[2]_i_1_n_0
    SLICE_X36Y53         FDRE                                         r  infra/ipbus/udp_if/ARP/arp_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.829     2.797    infra/ipbus/udp_if/ARP/mac_clk
    SLICE_X36Y53         FDRE                                         r  infra/ipbus/udp_if/ARP/arp_data_reg[2]/C
                         clock pessimism             -0.361     2.436    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.092     2.528    infra/ipbus/udp_if/ARP/arp_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/ARP/buf_to_load_int_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ARP/shift_buf_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.156%)  route 0.208ns (49.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.172ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.560     2.172    infra/ipbus/udp_if/ARP/mac_clk
    SLICE_X34Y54         FDSE                                         r  infra/ipbus/udp_if/ARP/buf_to_load_int_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDSE (Prop_fdse_C_Q)         0.164     2.336 r  infra/ipbus/udp_if/ARP/buf_to_load_int_reg[28]/Q
                         net (fo=2, routed)           0.208     2.543    infra/ipbus/udp_if/ARP/buf_to_load_int_reg_n_0_[28]
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.045     2.588 r  infra/ipbus/udp_if/ARP/shift_buf[28]_i_1/O
                         net (fo=1, routed)           0.000     2.588    infra/ipbus/udp_if/ARP/shift_buf[28]_i_1_n_0
    SLICE_X37Y54         FDRE                                         r  infra/ipbus/udp_if/ARP/shift_buf_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.829     2.797    infra/ipbus/udp_if/ARP/mac_clk
    SLICE_X37Y54         FDRE                                         r  infra/ipbus/udp_if/ARP/shift_buf_reg[28]/C
                         clock pessimism             -0.361     2.436    
    SLICE_X37Y54         FDRE (Hold_fdre_C_D)         0.092     2.528    infra/ipbus/udp_if/ARP/shift_buf_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/ARP/buf_to_load_int_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ARP/shift_buf_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.036%)  route 0.209ns (49.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.172ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.560     2.172    infra/ipbus/udp_if/ARP/mac_clk
    SLICE_X34Y54         FDSE                                         r  infra/ipbus/udp_if/ARP/buf_to_load_int_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDSE (Prop_fdse_C_Q)         0.164     2.336 r  infra/ipbus/udp_if/ARP/buf_to_load_int_reg[28]/Q
                         net (fo=2, routed)           0.209     2.544    infra/ipbus/udp_if/ARP/buf_to_load_int_reg_n_0_[28]
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.045     2.589 r  infra/ipbus/udp_if/ARP/shift_buf[36]_i_1/O
                         net (fo=1, routed)           0.000     2.589    infra/ipbus/udp_if/ARP/shift_buf[36]_i_1_n_0
    SLICE_X37Y54         FDRE                                         r  infra/ipbus/udp_if/ARP/shift_buf_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.829     2.797    infra/ipbus/udp_if/ARP/mac_clk
    SLICE_X37Y54         FDRE                                         r  infra/ipbus/udp_if/ARP/shift_buf_reg[36]/C
                         clock pessimism             -0.361     2.436    
    SLICE_X37Y54         FDRE (Hold_fdre_C_D)         0.092     2.528    infra/ipbus/udp_if/ARP/shift_buf_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y5      infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y4      infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y1      infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y2      infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y6      infra/ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y5      infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y6      infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y4      infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y14     uc_if_inst/uc_trans/ram_in/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y8      infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y97     infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y97     infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y97     infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y97     infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y98     infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y98     infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y98     infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y98     infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X46Y98     infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X46Y98     infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y97     infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y97     infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y97     infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y97     infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y98     infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y98     infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y98     infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y98     infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y99     infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y99     infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       11.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.649ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.828ns (20.387%)  route 3.233ns (79.613%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns = ( 22.071 - 16.000 ) 
    Source Clock Delay      (SCD):    6.466ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.560     6.466    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     6.922 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           1.217     8.139    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X50Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.263 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.833     9.096    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I5_O)        0.124     9.220 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.316     9.536    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X52Y101        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.867    10.527    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X51Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322    17.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    18.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.538    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.443    22.071    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.395    22.466    
                         clock uncertainty           -0.085    22.381    
    SLICE_X51Y99         FDRE (Setup_fdre_C_CE)      -0.205    22.176    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.176    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                 11.649    

Slack (MET) :             11.649ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.828ns (20.387%)  route 3.233ns (79.613%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns = ( 22.071 - 16.000 ) 
    Source Clock Delay      (SCD):    6.466ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.560     6.466    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     6.922 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           1.217     8.139    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X50Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.263 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.833     9.096    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I5_O)        0.124     9.220 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.316     9.536    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X52Y101        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.867    10.527    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X51Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322    17.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    18.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.538    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.443    22.071    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.395    22.466    
                         clock uncertainty           -0.085    22.381    
    SLICE_X51Y99         FDRE (Setup_fdre_C_CE)      -0.205    22.176    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.176    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                 11.649    

Slack (MET) :             11.649ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.828ns (20.387%)  route 3.233ns (79.613%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns = ( 22.071 - 16.000 ) 
    Source Clock Delay      (SCD):    6.466ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.560     6.466    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     6.922 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           1.217     8.139    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X50Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.263 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.833     9.096    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I5_O)        0.124     9.220 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.316     9.536    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X52Y101        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.867    10.527    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X51Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322    17.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    18.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.538    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.443    22.071    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.395    22.466    
                         clock uncertainty           -0.085    22.381    
    SLICE_X51Y99         FDRE (Setup_fdre_C_CE)      -0.205    22.176    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.176    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                 11.649    

Slack (MET) :             11.649ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.828ns (20.387%)  route 3.233ns (79.613%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns = ( 22.071 - 16.000 ) 
    Source Clock Delay      (SCD):    6.466ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.560     6.466    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     6.922 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           1.217     8.139    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X50Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.263 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.833     9.096    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I5_O)        0.124     9.220 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.316     9.536    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X52Y101        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.867    10.527    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X51Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322    17.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    18.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.538    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.443    22.071    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.395    22.466    
                         clock uncertainty           -0.085    22.381    
    SLICE_X51Y99         FDRE (Setup_fdre_C_CE)      -0.205    22.176    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         22.176    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                 11.649    

Slack (MET) :             11.765ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.828ns (21.120%)  route 3.092ns (78.880%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns = ( 22.071 - 16.000 ) 
    Source Clock Delay      (SCD):    6.466ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.560     6.466    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     6.922 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           1.217     8.139    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X50Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.263 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.833     9.096    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I5_O)        0.124     9.220 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.316     9.536    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X52Y101        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.726    10.386    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X51Y98         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322    17.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    18.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.538    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.443    22.071    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y98         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.370    22.441    
                         clock uncertainty           -0.085    22.356    
    SLICE_X51Y98         FDRE (Setup_fdre_C_CE)      -0.205    22.151    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.151    
                         arrival time                         -10.386    
  -------------------------------------------------------------------
                         slack                                 11.765    

Slack (MET) :             11.765ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.828ns (21.120%)  route 3.092ns (78.880%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns = ( 22.071 - 16.000 ) 
    Source Clock Delay      (SCD):    6.466ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.560     6.466    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     6.922 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           1.217     8.139    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X50Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.263 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.833     9.096    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I5_O)        0.124     9.220 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.316     9.536    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X52Y101        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.726    10.386    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X51Y98         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322    17.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    18.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.538    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.443    22.071    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y98         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.370    22.441    
                         clock uncertainty           -0.085    22.356    
    SLICE_X51Y98         FDRE (Setup_fdre_C_CE)      -0.205    22.151    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         22.151    
                         arrival time                         -10.386    
  -------------------------------------------------------------------
                         slack                                 11.765    

Slack (MET) :             11.765ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.828ns (21.120%)  route 3.092ns (78.880%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns = ( 22.071 - 16.000 ) 
    Source Clock Delay      (SCD):    6.466ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.560     6.466    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     6.922 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           1.217     8.139    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X50Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.263 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.833     9.096    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I5_O)        0.124     9.220 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.316     9.536    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X52Y101        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.726    10.386    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X51Y98         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322    17.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    18.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.538    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.443    22.071    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y98         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.370    22.441    
                         clock uncertainty           -0.085    22.356    
    SLICE_X51Y98         FDRE (Setup_fdre_C_CE)      -0.205    22.151    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         22.151    
                         arrival time                         -10.386    
  -------------------------------------------------------------------
                         slack                                 11.765    

Slack (MET) :             11.765ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.828ns (21.120%)  route 3.092ns (78.880%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns = ( 22.071 - 16.000 ) 
    Source Clock Delay      (SCD):    6.466ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.560     6.466    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     6.922 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           1.217     8.139    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X50Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.263 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.833     9.096    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I5_O)        0.124     9.220 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.316     9.536    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X52Y101        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.726    10.386    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X51Y98         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322    17.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    18.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.538    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.443    22.071    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y98         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.370    22.441    
                         clock uncertainty           -0.085    22.356    
    SLICE_X51Y98         FDRE (Setup_fdre_C_CE)      -0.205    22.151    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         22.151    
                         arrival time                         -10.386    
  -------------------------------------------------------------------
                         slack                                 11.765    

Slack (MET) :             12.004ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.828ns (21.986%)  route 2.938ns (78.014%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.242ns = ( 22.242 - 16.000 ) 
    Source Clock Delay      (SCD):    6.466ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.560     6.466    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     6.922 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           1.217     8.139    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X50Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.263 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.833     9.096    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I5_O)        0.124     9.220 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.316     9.536    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X52Y101        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.572    10.232    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X51Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322    17.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    18.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.538    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.613    22.242    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.284    22.526    
                         clock uncertainty           -0.085    22.441    
    SLICE_X51Y100        FDRE (Setup_fdre_C_CE)      -0.205    22.236    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         22.236    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                 12.004    

Slack (MET) :             12.004ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.828ns (21.986%)  route 2.938ns (78.014%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.242ns = ( 22.242 - 16.000 ) 
    Source Clock Delay      (SCD):    6.466ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.560     6.466    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     6.922 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           1.217     8.139    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X50Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.263 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.833     9.096    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I5_O)        0.124     9.220 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.316     9.536    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X52Y101        LUT2 (Prop_lut2_I0_O)        0.124     9.660 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.572    10.232    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X51Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322    17.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    18.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.538    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.613    22.242    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.284    22.526    
                         clock uncertainty           -0.085    22.441    
    SLICE_X51Y100        FDRE (Setup_fdre_C_CE)      -0.205    22.236    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         22.236    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                 12.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.853%)  route 0.118ns (23.147%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.565     2.177    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     2.318 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.117     2.435    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.632 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.633    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.687 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.687    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1_n_7
    SLICE_X51Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.920     2.888    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism             -0.361     2.527    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     2.632    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.342%)  route 0.118ns (22.658%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.565     2.177    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     2.318 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.117     2.435    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.632 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.633    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.698 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.698    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1_n_5
    SLICE_X51Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.920     2.888    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism             -0.361     2.527    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     2.632    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.379%)  route 0.118ns (21.621%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.565     2.177    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     2.318 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.117     2.435    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.632 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.633    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.723 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.723    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1_n_4
    SLICE_X51Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.920     2.888    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism             -0.361     2.527    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     2.632    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.379%)  route 0.118ns (21.621%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.565     2.177    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     2.318 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.117     2.435    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.632 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.633    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.723 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.723    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1_n_6
    SLICE_X51Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.920     2.888    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism             -0.361     2.527    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     2.632    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.431ns (78.497%)  route 0.118ns (21.503%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.565     2.177    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     2.318 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.117     2.435    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.632 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.633    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.672 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.672    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.726 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.726    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]_i_1_n_7
    SLICE_X51Y101        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.920     2.888    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y101        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism             -0.361     2.527    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     2.632    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.442ns (78.920%)  route 0.118ns (21.080%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.565     2.177    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y99         FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     2.318 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.117     2.435    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.632 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.633    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.672 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.672    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.737 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.737    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]_i_1_n_5
    SLICE_X51Y101        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.920     2.888    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X51Y101        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism             -0.361     2.527    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     2.632    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARISK[0]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.461%)  route 0.338ns (70.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.134ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.646     2.258    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X55Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y104        FDRE (Prop_fdre_C_Q)         0.141     2.399 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/Q
                         net (fo=1, routed)           0.338     2.737    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txcharisk_int_reg[1][0]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARISK[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.166     3.134    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/MMCM_RESET_reg
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.594     2.540    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXCHARISK[0])
                                                      0.081     2.621    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -2.621    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[13]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.014%)  route 0.345ns (70.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.134ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.647     2.259    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X57Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     2.400 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/Q
                         net (fo=1, routed)           0.345     2.745    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[13]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.166     3.134    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/MMCM_RESET_reg
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.613     2.521    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[13])
                                                      0.108     2.629    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -2.629    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[14]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.895%)  route 0.347ns (71.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.134ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.647     2.259    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X57Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     2.400 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/Q
                         net (fo=1, routed)           0.347     2.747    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[14]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.166     3.134    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/MMCM_RESET_reg
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.613     2.521    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[14])
                                                      0.108     2.629    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -2.629    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[0]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.141ns (27.614%)  route 0.370ns (72.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.134ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.646     2.258    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X55Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y104        FDRE (Prop_fdre_C_Q)         0.141     2.399 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/Q
                         net (fo=1, routed)           0.370     2.769    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[0]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.166     3.134    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/MMCM_RESET_reg
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.594     2.540    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[0])
                                                      0.108     2.648    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            5.333         16.000      10.667     GTPE2_CHANNEL_X0Y0  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            5.333         16.000      10.667     GTPE2_CHANNEL_X0Y0  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            5.333         16.000      10.667     GTPE2_CHANNEL_X0Y0  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            5.333         16.000      10.667     GTPE2_CHANNEL_X0Y0  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            2.155         16.000      13.845     BUFGCTRL_X0Y0       infra/eth/phy/U0/core_clocking_i/bufg_userclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y0     infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C                   n/a            1.000         16.000      15.000     SLICE_X53Y113       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C
Min Period        n/a     FDPE/C                   n/a            1.000         16.000      15.000     SLICE_X53Y113       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/C
Min Period        n/a     FDPE/C                   n/a            1.000         16.000      15.000     SLICE_X53Y113       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync3/C
Min Period        n/a     FDPE/C                   n/a            1.000         16.000      15.000     SLICE_X53Y113       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync4/C
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y0     infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X56Y110       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X56Y110       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X55Y110       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X55Y110       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X56Y110       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X56Y110       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X56Y111       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X56Y110       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X55Y110       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X56Y110       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
High Pulse Width  Slow    FDPE/C                   n/a            0.500         8.000       7.500      SLICE_X53Y113       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C
High Pulse Width  Slow    FDPE/C                   n/a            0.500         8.000       7.500      SLICE_X53Y113       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/C
High Pulse Width  Slow    FDPE/C                   n/a            0.500         8.000       7.500      SLICE_X53Y113       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync3/C
High Pulse Width  Slow    FDPE/C                   n/a            0.500         8.000       7.500      SLICE_X53Y113       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync4/C
High Pulse Width  Slow    FDPE/C                   n/a            0.500         8.000       7.500      SLICE_X53Y113       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C
High Pulse Width  Slow    FDPE/C                   n/a            0.500         8.000       7.500      SLICE_X53Y114       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X57Y112       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X57Y114       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X57Y112       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X57Y112       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  eth_refclk

Setup :            0  Failing Endpoints,  Worst Slack        2.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.631ns  (required time - arrival time)
  Source:                 infra/clocks/nuke_i_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/clocks/nuke_d_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.518ns (33.410%)  route 1.032ns (66.590%))
  Logic Levels:           0  
  Clock Path Skew:        -3.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 12.458 - 8.000 ) 
    Source Clock Delay      (SCD):    9.152ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.576     5.744    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.832 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     7.498    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.594 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.558     9.152    infra/clocks/clko_ipb
    SLICE_X14Y52         FDRE                                         r  infra/clocks/nuke_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.518     9.670 r  infra/clocks/nuke_i_reg/Q
                         net (fo=1, routed)           1.032    10.703    infra/clocks/nuke_i
    SLICE_X28Y63         FDRE                                         r  infra/clocks/nuke_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    10.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.429    12.458    infra/clocks/clki_fr
    SLICE_X28Y63         FDRE                                         r  infra/clocks/nuke_d_reg/C
                         clock pessimism              1.138    13.596    
                         clock uncertainty           -0.182    13.414    
    SLICE_X28Y63         FDRE (Setup_fdre_C_D)       -0.081    13.333    infra/clocks/nuke_d_reg
  -------------------------------------------------------------------
                         required time                         13.333    
                         arrival time                         -10.703    
  -------------------------------------------------------------------
                         slack                                  2.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.162ns  (arrival time - required time)
  Source:                 infra/clocks/nuke_i_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/clocks/nuke_d_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.164ns (29.634%)  route 0.389ns (70.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.551     1.491    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.541 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     2.030    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.056 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.565     2.621    infra/clocks/clko_ipb
    SLICE_X14Y52         FDRE                                         r  infra/clocks/nuke_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.164     2.785 r  infra/clocks/nuke_i_reg/Q
                         net (fo=1, routed)           0.389     3.174    infra/clocks/nuke_i
    SLICE_X28Y63         FDRE                                         r  infra/clocks/nuke_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.824     2.093    infra/clocks/clki_fr
    SLICE_X28Y63         FDRE                                         r  infra/clocks/nuke_d_reg/C
                         clock pessimism             -0.329     1.764    
                         clock uncertainty            0.182     1.946    
    SLICE_X28Y63         FDRE (Hold_fdre_C_D)         0.066     2.012    infra/clocks/nuke_d_reg
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           3.174    
  -------------------------------------------------------------------
                         slack                                  1.162    





---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        4.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.690ns  (required time - arrival time)
  Source:                 infra/clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - eth_refclk rise@24.000ns)
  Data Path Delay:        6.318ns  (logic 0.580ns (9.180%)  route 5.738ns (90.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.690ns = ( 39.690 - 32.000 ) 
    Source Clock Delay      (SCD):    5.714ns = ( 29.714 - 24.000 ) 
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                     24.000    24.000 r  
    F6                                                0.000    24.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    24.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000    24.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    26.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387    28.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    28.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.547    29.714    infra/clocks/clki_fr
    SLICE_X28Y63         FDRE                                         r  infra/clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456    30.170 r  infra/clocks/rst_reg/Q
                         net (fo=5, routed)           5.738    35.908    infra/clocks/rst_reg_n_0
    SLICE_X14Y51         LUT5 (Prop_lut5_I0_O)        0.124    36.032 r  infra/clocks/rst_ipb_i_1/O
                         net (fo=1, routed)           0.000    36.032    infra/clocks/rst_ipb0
    SLICE_X14Y51         FDRE                                         r  infra/clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    F6                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    33.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    34.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.458    36.488    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    36.571 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    38.158    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.249 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.441    39.690    infra/clocks/clko_ipb
    SLICE_X14Y51         FDRE                                         r  infra/clocks/rst_ipb_reg/C
                         clock pessimism              1.138    40.828    
                         clock uncertainty           -0.182    40.646    
    SLICE_X14Y51         FDRE (Setup_fdre_C_D)        0.077    40.723    infra/clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         40.723    
                         arrival time                         -36.032    
  -------------------------------------------------------------------
                         slack                                  4.690    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 infra/clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/rst_ipb_ctrl_reg/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - eth_refclk rise@24.000ns)
  Data Path Delay:        5.726ns  (logic 0.456ns (7.964%)  route 5.270ns (92.036%))
  Logic Levels:           0  
  Clock Path Skew:        3.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.685ns = ( 39.685 - 32.000 ) 
    Source Clock Delay      (SCD):    5.714ns = ( 29.714 - 24.000 ) 
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                     24.000    24.000 r  
    F6                                                0.000    24.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    24.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000    24.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    26.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387    28.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    28.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.547    29.714    infra/clocks/clki_fr
    SLICE_X28Y63         FDRE                                         r  infra/clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.456    30.170 r  infra/clocks/rst_reg/Q
                         net (fo=5, routed)           5.270    35.440    infra/clocks/rst_reg_n_0
    SLICE_X32Y50         FDRE                                         r  infra/clocks/rst_ipb_ctrl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    F6                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    33.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    34.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.458    36.488    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    36.571 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    38.158    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.249 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.436    39.685    infra/clocks/clko_ipb
    SLICE_X32Y50         FDRE                                         r  infra/clocks/rst_ipb_ctrl_reg/C
                         clock pessimism              1.138    40.823    
                         clock uncertainty           -0.182    40.641    
    SLICE_X32Y50         FDRE (Setup_fdre_C_D)       -0.067    40.574    infra/clocks/rst_ipb_ctrl_reg
  -------------------------------------------------------------------
                         required time                         40.574    
                         arrival time                         -35.440    
  -------------------------------------------------------------------
                         slack                                  5.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 infra/clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/rst_ipb_ctrl_reg/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.141ns (6.142%)  route 2.155ns (93.858%))
  Logic Levels:           0  
  Clock Path Skew:        1.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.534ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.555     1.495    infra/clocks/clki_fr
    SLICE_X28Y63         FDRE                                         r  infra/clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  infra/clocks/rst_reg/Q
                         net (fo=5, routed)           2.155     3.791    infra/clocks/rst_reg_n_0
    SLICE_X32Y50         FDRE                                         r  infra/clocks/rst_ipb_ctrl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.818     2.088    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.141 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.674    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.703 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.830     3.534    infra/clocks/clko_ipb
    SLICE_X32Y50         FDRE                                         r  infra/clocks/rst_ipb_ctrl_reg/C
                         clock pessimism             -0.329     3.204    
                         clock uncertainty            0.182     3.386    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.070     3.456    infra/clocks/rst_ipb_ctrl_reg
  -------------------------------------------------------------------
                         required time                         -3.456    
                         arrival time                           3.791    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 infra/clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.186ns (7.381%)  route 2.334ns (92.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.555     1.495    infra/clocks/clki_fr
    SLICE_X28Y63         FDRE                                         r  infra/clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  infra/clocks/rst_reg/Q
                         net (fo=5, routed)           2.334     3.970    infra/clocks/rst_reg_n_0
    SLICE_X14Y51         LUT5 (Prop_lut5_I0_O)        0.045     4.015 r  infra/clocks/rst_ipb_i_1/O
                         net (fo=1, routed)           0.000     4.015    infra/clocks/rst_ipb0
    SLICE_X14Y51         FDRE                                         r  infra/clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.818     2.088    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.141 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.674    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.703 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.834     3.538    infra/clocks/clko_ipb
    SLICE_X14Y51         FDRE                                         r  infra/clocks/rst_ipb_reg/C
                         clock pessimism             -0.329     3.208    
                         clock uncertainty            0.182     3.390    
    SLICE_X14Y51         FDRE (Hold_fdre_C_D)         0.120     3.510    infra/clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         -3.510    
                         arrival time                           4.015    
  -------------------------------------------------------------------
                         slack                                  0.505    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.518ns (23.583%)  route 1.678ns (76.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.236ns = ( 14.236 - 8.000 ) 
    Source Clock Delay      (SCD):    6.640ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.734     6.640    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X56Y114        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y114        FDRE (Prop_fdre_C_Q)         0.518     7.158 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/Q
                         net (fo=1, routed)           1.678     8.837    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[1]
    SLICE_X56Y115        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.607    14.236    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X56Y115        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/C
                         clock pessimism              0.192    14.428    
                         clock uncertainty           -0.205    14.223    
    SLICE_X56Y115        FDRE (Setup_fdre_C_D)       -0.028    14.195    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.456ns (21.133%)  route 1.702ns (78.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.239ns = ( 14.239 - 8.000 ) 
    Source Clock Delay      (SCD):    6.642ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.736     6.642    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X55Y110        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456     7.098 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/Q
                         net (fo=1, routed)           1.702     8.800    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[9]
    SLICE_X55Y111        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.610    14.239    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X55Y111        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/C
                         clock pessimism              0.192    14.431    
                         clock uncertainty           -0.205    14.226    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.062    14.164    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]
  -------------------------------------------------------------------
                         required time                         14.164    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.456ns (21.420%)  route 1.673ns (78.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.235ns = ( 14.235 - 8.000 ) 
    Source Clock Delay      (SCD):    6.641ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.735     6.641    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X57Y112        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y112        FDRE (Prop_fdre_C_Q)         0.456     7.097 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/Q
                         net (fo=1, routed)           1.673     8.770    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/p_0_in
    SLICE_X55Y116        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.606    14.235    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X55Y116        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/C
                         clock pessimism              0.192    14.427    
                         clock uncertainty           -0.205    14.222    
    SLICE_X55Y116        FDRE (Setup_fdre_C_D)       -0.067    14.155    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg
  -------------------------------------------------------------------
                         required time                         14.155    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                  5.385    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.456ns (21.647%)  route 1.651ns (78.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.237ns = ( 14.237 - 8.000 ) 
    Source Clock Delay      (SCD):    6.641ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.735     6.641    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X57Y112        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y112        FDRE (Prop_fdre_C_Q)         0.456     7.097 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/Q
                         net (fo=1, routed)           1.651     8.748    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[0]
    SLICE_X55Y114        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.608    14.237    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X55Y114        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/C
                         clock pessimism              0.192    14.429    
                         clock uncertainty           -0.205    14.224    
    SLICE_X55Y114        FDRE (Setup_fdre_C_D)       -0.081    14.143    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]
  -------------------------------------------------------------------
                         required time                         14.143    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.518ns (24.397%)  route 1.605ns (75.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.239ns = ( 14.239 - 8.000 ) 
    Source Clock Delay      (SCD):    6.642ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.736     6.642    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X56Y111        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDRE (Prop_fdre_C_Q)         0.518     7.160 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/Q
                         net (fo=1, routed)           1.605     8.766    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[1]
    SLICE_X55Y111        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.610    14.239    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X55Y111        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/C
                         clock pessimism              0.192    14.431    
                         clock uncertainty           -0.205    14.226    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.061    14.165    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]
  -------------------------------------------------------------------
                         required time                         14.165    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  5.399    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.518ns (24.505%)  route 1.596ns (75.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.238ns = ( 14.238 - 8.000 ) 
    Source Clock Delay      (SCD):    6.641ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.735     6.641    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X56Y112        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDRE (Prop_fdre_C_Q)         0.518     7.159 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/Q
                         net (fo=1, routed)           1.596     8.755    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[10]
    SLICE_X55Y112        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.609    14.238    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X55Y112        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/C
                         clock pessimism              0.192    14.430    
                         clock uncertainty           -0.205    14.225    
    SLICE_X55Y112        FDRE (Setup_fdre_C_D)       -0.067    14.158    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]
  -------------------------------------------------------------------
                         required time                         14.158    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.456ns (21.407%)  route 1.674ns (78.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.240ns = ( 14.240 - 8.000 ) 
    Source Clock Delay      (SCD):    6.642ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.736     6.642    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X55Y110        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.456     7.098 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/Q
                         net (fo=1, routed)           1.674     8.773    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[12]
    SLICE_X54Y110        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.611    14.240    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X54Y110        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/C
                         clock pessimism              0.192    14.432    
                         clock uncertainty           -0.205    14.227    
    SLICE_X54Y110        FDRE (Setup_fdre_C_D)       -0.047    14.180    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]
  -------------------------------------------------------------------
                         required time                         14.180    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.478ns (24.010%)  route 1.513ns (75.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.240ns = ( 14.240 - 8.000 ) 
    Source Clock Delay      (SCD):    6.643ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.737     6.643    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X56Y110        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.478     7.121 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/Q
                         net (fo=1, routed)           1.513     8.634    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[7]
    SLICE_X54Y110        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.611    14.240    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X54Y110        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/C
                         clock pessimism              0.192    14.432    
                         clock uncertainty           -0.205    14.227    
    SLICE_X54Y110        FDRE (Setup_fdre_C_D)       -0.185    14.042    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]
  -------------------------------------------------------------------
                         required time                         14.042    
                         arrival time                          -8.634    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.478ns (24.571%)  route 1.467ns (75.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.239ns = ( 14.239 - 8.000 ) 
    Source Clock Delay      (SCD):    6.643ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.737     6.643    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X56Y110        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.478     7.121 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/Q
                         net (fo=1, routed)           1.467     8.589    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[4]
    SLICE_X55Y111        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.610    14.239    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X55Y111        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/C
                         clock pessimism              0.192    14.431    
                         clock uncertainty           -0.205    14.226    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.229    13.997    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]
  -------------------------------------------------------------------
                         required time                         13.997    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.518ns (24.364%)  route 1.608ns (75.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.237ns = ( 14.237 - 8.000 ) 
    Source Clock Delay      (SCD):    6.641ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.735     6.641    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X56Y112        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDRE (Prop_fdre_C_Q)         0.518     7.159 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/Q
                         net (fo=1, routed)           1.608     8.767    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[3]
    SLICE_X55Y114        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.608    14.237    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X55Y114        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/C
                         clock pessimism              0.192    14.429    
                         clock uncertainty           -0.205    14.224    
    SLICE_X55Y114        FDRE (Setup_fdre_C_D)       -0.047    14.177    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                  5.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.141ns (18.631%)  route 0.616ns (81.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.882ns
    Source Clock Delay      (SCD):    2.255ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.643     2.255    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X57Y112        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y112        FDRE (Prop_fdre_C_Q)         0.141     2.396 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/Q
                         net (fo=1, routed)           0.616     3.012    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[1]
    SLICE_X55Y114        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.914     2.882    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X55Y114        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/C
                         clock pessimism             -0.309     2.573    
                         clock uncertainty            0.205     2.778    
    SLICE_X55Y114        FDRE (Hold_fdre_C_D)         0.070     2.848    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.848    
                         arrival time                           3.012    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.141ns (18.777%)  route 0.610ns (81.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    2.256ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.644     2.256    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X55Y110        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.141     2.397 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/Q
                         net (fo=1, routed)           0.610     3.007    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[5]
    SLICE_X54Y110        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.917     2.885    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X54Y110        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/C
                         clock pessimism             -0.309     2.576    
                         clock uncertainty            0.205     2.781    
    SLICE_X54Y110        FDRE (Hold_fdre_C_D)         0.060     2.841    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.841    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.141ns (18.606%)  route 0.617ns (81.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    2.255ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.643     2.255    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X57Y112        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y112        FDRE (Prop_fdre_C_Q)         0.141     2.396 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/Q
                         net (fo=1, routed)           0.617     3.013    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/p_0_in
    SLICE_X55Y116        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.912     2.880    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X55Y116        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/C
                         clock pessimism             -0.309     2.571    
                         clock uncertainty            0.205     2.776    
    SLICE_X55Y116        FDRE (Hold_fdre_C_D)         0.070     2.846    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg
  -------------------------------------------------------------------
                         required time                         -2.846    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.164ns (21.353%)  route 0.604ns (78.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.882ns
    Source Clock Delay      (SCD):    2.255ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.643     2.255    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X56Y112        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDRE (Prop_fdre_C_Q)         0.164     2.419 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/Q
                         net (fo=1, routed)           0.604     3.023    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[3]
    SLICE_X55Y114        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.914     2.882    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X55Y114        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/C
                         clock pessimism             -0.309     2.573    
                         clock uncertainty            0.205     2.778    
    SLICE_X55Y114        FDRE (Hold_fdre_C_D)         0.075     2.853    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.853    
                         arrival time                           3.023    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.148ns (20.718%)  route 0.566ns (79.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    2.256ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.644     2.256    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X56Y110        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.148     2.404 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/Q
                         net (fo=1, routed)           0.566     2.970    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[4]
    SLICE_X55Y111        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.917     2.885    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X55Y111        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/C
                         clock pessimism             -0.309     2.576    
                         clock uncertainty            0.205     2.781    
    SLICE_X55Y111        FDRE (Hold_fdre_C_D)         0.019     2.800    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.164ns (21.442%)  route 0.601ns (78.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.883ns
    Source Clock Delay      (SCD):    2.255ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.643     2.255    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X56Y112        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDRE (Prop_fdre_C_Q)         0.164     2.419 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/Q
                         net (fo=1, routed)           0.601     3.020    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[10]
    SLICE_X55Y112        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.915     2.883    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X55Y112        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/C
                         clock pessimism             -0.309     2.574    
                         clock uncertainty            0.205     2.779    
    SLICE_X55Y112        FDRE (Hold_fdre_C_D)         0.070     2.849    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.849    
                         arrival time                           3.020    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.164ns (21.594%)  route 0.595ns (78.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    2.256ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.644     2.256    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X56Y110        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.164     2.420 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/Q
                         net (fo=1, routed)           0.595     3.016    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[15]
    SLICE_X54Y110        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.917     2.885    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X54Y110        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/C
                         clock pessimism             -0.309     2.576    
                         clock uncertainty            0.205     2.781    
    SLICE_X54Y110        FDRE (Hold_fdre_C_D)         0.063     2.844    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.844    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.321%)  route 0.629ns (81.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.646     2.258    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X57Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.141     2.399 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           0.629     3.028    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg[1]
    SLICE_X57Y110        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.917     2.885    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X57Y110        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/C
                         clock pessimism             -0.309     2.576    
                         clock uncertainty            0.205     2.781    
    SLICE_X57Y110        FDRE (Hold_fdre_C_D)         0.070     2.851    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         -2.851    
                         arrival time                           3.028    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.164ns (21.060%)  route 0.615ns (78.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    2.256ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.644     2.256    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X56Y110        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.164     2.420 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/Q
                         net (fo=1, routed)           0.615     3.035    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[14]
    SLICE_X54Y110        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.917     2.885    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X54Y110        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/C
                         clock pessimism             -0.309     2.576    
                         clock uncertainty            0.205     2.781    
    SLICE_X54Y110        FDRE (Hold_fdre_C_D)         0.076     2.857    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.857    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.141ns (18.749%)  route 0.611ns (81.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.882ns
    Source Clock Delay      (SCD):    2.254ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.642     2.254    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X57Y114        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.141     2.395 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/Q
                         net (fo=1, routed)           0.611     3.006    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[0]
    SLICE_X55Y114        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.914     2.882    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X55Y114        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/C
                         clock pessimism             -0.309     2.573    
                         clock uncertainty            0.205     2.778    
    SLICE_X55Y114        FDRE (Hold_fdre_C_D)         0.046     2.824    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.824    
                         arrival time                           3.006    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        5.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        2.008ns  (logic 0.478ns (23.799%)  route 1.530ns (76.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.243ns = ( 22.243 - 16.000 ) 
    Source Clock Delay      (SCD):    6.646ns = ( 14.646 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     9.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577    11.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    12.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    12.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.740    14.646    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X56Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.478    15.124 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           1.530    16.655    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double[9]
    SLICE_X57Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322    17.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    18.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.538    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.614    22.243    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X57Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism              0.192    22.435    
                         clock uncertainty           -0.205    22.230    
    SLICE_X57Y100        FDRE (Setup_fdre_C_D)       -0.236    21.994    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         21.994    
                         arrival time                         -16.655    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        2.150ns  (logic 0.518ns (24.093%)  route 1.632ns (75.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.242ns = ( 22.242 - 16.000 ) 
    Source Clock Delay      (SCD):    6.644ns = ( 14.644 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     9.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577    11.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    12.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    12.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.738    14.644    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X54Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.518    15.162 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/Q
                         net (fo=1, routed)           1.632    16.794    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double[0]
    SLICE_X55Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322    17.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    18.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.538    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.613    22.242    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X55Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
                         clock pessimism              0.192    22.434    
                         clock uncertainty           -0.205    22.229    
    SLICE_X55Y104        FDRE (Setup_fdre_C_D)       -0.095    22.134    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]
  -------------------------------------------------------------------
                         required time                         22.134    
                         arrival time                         -16.794    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.997ns  (logic 0.478ns (23.939%)  route 1.519ns (76.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.242ns = ( 22.242 - 16.000 ) 
    Source Clock Delay      (SCD):    6.645ns = ( 14.645 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     9.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577    11.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    12.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    12.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.739    14.645    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X56Y103        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.478    15.123 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/Q
                         net (fo=1, routed)           1.519    16.642    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double[4]
    SLICE_X57Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322    17.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    18.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.538    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.613    22.242    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X57Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                         clock pessimism              0.192    22.434    
                         clock uncertainty           -0.205    22.229    
    SLICE_X57Y104        FDRE (Setup_fdre_C_D)       -0.218    22.011    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         22.011    
                         arrival time                         -16.642    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.993ns  (logic 0.478ns (23.983%)  route 1.515ns (76.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.242ns = ( 22.242 - 16.000 ) 
    Source Clock Delay      (SCD):    6.645ns = ( 14.645 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     9.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577    11.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    12.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    12.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.739    14.645    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X56Y103        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.478    15.123 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           1.515    16.638    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double[7]
    SLICE_X57Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322    17.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    18.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.538    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.613    22.242    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X57Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism              0.192    22.434    
                         clock uncertainty           -0.205    22.229    
    SLICE_X57Y104        FDRE (Setup_fdre_C_D)       -0.214    22.015    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         22.015    
                         arrival time                         -16.638    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.393ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.951ns  (logic 0.478ns (24.497%)  route 1.473ns (75.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.242ns = ( 22.242 - 16.000 ) 
    Source Clock Delay      (SCD):    6.645ns = ( 14.645 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     9.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577    11.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    12.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    12.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.739    14.645    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X56Y103        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.478    15.123 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/Q
                         net (fo=1, routed)           1.473    16.597    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double[5]
    SLICE_X57Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322    17.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    18.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.538    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.613    22.242    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X57Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                         clock pessimism              0.192    22.434    
                         clock uncertainty           -0.205    22.229    
    SLICE_X57Y104        FDRE (Setup_fdre_C_D)       -0.239    21.990    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         21.990    
                         arrival time                         -16.597    
  -------------------------------------------------------------------
                         slack                                  5.393    

Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        2.126ns  (logic 0.518ns (24.370%)  route 1.608ns (75.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.242ns = ( 22.242 - 16.000 ) 
    Source Clock Delay      (SCD):    6.644ns = ( 14.644 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     9.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577    11.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    12.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    12.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.738    14.644    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X54Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.518    15.162 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/Q
                         net (fo=1, routed)           1.608    16.770    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double[11]
    SLICE_X55Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322    17.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    18.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.538    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.613    22.242    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X55Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/C
                         clock pessimism              0.192    22.434    
                         clock uncertainty           -0.205    22.229    
    SLICE_X55Y104        FDRE (Setup_fdre_C_D)       -0.058    22.171    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         22.171    
                         arrival time                         -16.770    
  -------------------------------------------------------------------
                         slack                                  5.401    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        2.102ns  (logic 0.518ns (24.641%)  route 1.584ns (75.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.242ns = ( 22.242 - 16.000 ) 
    Source Clock Delay      (SCD):    6.645ns = ( 14.645 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     9.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577    11.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    12.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    12.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.739    14.645    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X56Y103        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.518    15.163 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/Q
                         net (fo=1, routed)           1.584    16.748    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double[1]
    SLICE_X57Y103        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322    17.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    18.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.538    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.613    22.242    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X57Y103        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
                         clock pessimism              0.192    22.434    
                         clock uncertainty           -0.205    22.229    
    SLICE_X57Y103        FDRE (Setup_fdre_C_D)       -0.067    22.162    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]
  -------------------------------------------------------------------
                         required time                         22.162    
                         arrival time                         -16.748    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.917ns  (logic 0.478ns (24.940%)  route 1.439ns (75.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.242ns = ( 22.242 - 16.000 ) 
    Source Clock Delay      (SCD):    6.644ns = ( 14.644 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     9.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577    11.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    12.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    12.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.738    14.644    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X54Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478    15.122 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           1.439    16.561    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double[2]
    SLICE_X55Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322    17.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    18.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.538    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.613    22.242    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X55Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism              0.192    22.434    
                         clock uncertainty           -0.205    22.229    
    SLICE_X55Y104        FDRE (Setup_fdre_C_D)       -0.239    21.990    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         21.990    
                         arrival time                         -16.561    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.921ns  (logic 0.478ns (24.881%)  route 1.443ns (75.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.242ns = ( 22.242 - 16.000 ) 
    Source Clock Delay      (SCD):    6.644ns = ( 14.644 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     9.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577    11.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    12.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    12.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.738    14.644    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X54Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.478    15.122 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           1.443    16.566    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double[1]
    SLICE_X55Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322    17.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    18.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.538    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.613    22.242    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X55Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism              0.192    22.434    
                         clock uncertainty           -0.205    22.229    
    SLICE_X55Y104        FDRE (Setup_fdre_C_D)       -0.218    22.011    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         22.011    
                         arrival time                         -16.566    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.918ns  (logic 0.478ns (24.919%)  route 1.440ns (75.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.242ns = ( 22.242 - 16.000 ) 
    Source Clock Delay      (SCD):    6.645ns = ( 14.645 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     9.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577    11.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    12.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    12.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.739    14.645    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X56Y103        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.478    15.123 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/Q
                         net (fo=1, routed)           1.440    16.564    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double[6]
    SLICE_X57Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322    17.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    18.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.538    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         1.613    22.242    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X57Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                         clock pessimism              0.192    22.434    
                         clock uncertainty           -0.205    22.229    
    SLICE_X57Y104        FDRE (Setup_fdre_C_D)       -0.215    22.014    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         22.014    
                         arrival time                         -16.564    
  -------------------------------------------------------------------
                         slack                                  5.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.164ns (22.361%)  route 0.569ns (77.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.646     2.258    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X56Y103        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.164     2.422 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/Q
                         net (fo=1, routed)           0.569     2.992    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double[0]
    SLICE_X57Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.919     2.887    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X57Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
                         clock pessimism             -0.309     2.578    
                         clock uncertainty            0.205     2.783    
    SLICE_X57Y104        FDRE (Hold_fdre_C_D)         0.047     2.830    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.148ns (20.751%)  route 0.565ns (79.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.646     2.258    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X56Y103        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.148     2.406 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/Q
                         net (fo=1, routed)           0.565     2.971    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double[6]
    SLICE_X57Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.919     2.887    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X57Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                         clock pessimism             -0.309     2.578    
                         clock uncertainty            0.205     2.783    
    SLICE_X57Y104        FDRE (Hold_fdre_C_D)         0.023     2.806    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.806    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.148ns (20.611%)  route 0.570ns (79.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.646     2.258    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X56Y103        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.148     2.406 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           0.570     2.976    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double[7]
    SLICE_X57Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.919     2.887    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X57Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism             -0.309     2.578    
                         clock uncertainty            0.205     2.783    
    SLICE_X57Y104        FDRE (Hold_fdre_C_D)         0.025     2.808    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           2.976    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.164ns (21.395%)  route 0.603ns (78.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.646     2.258    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X54Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.164     2.422 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/Q
                         net (fo=1, routed)           0.603     3.025    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double[11]
    SLICE_X55Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.919     2.887    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X55Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/C
                         clock pessimism             -0.309     2.578    
                         clock uncertainty            0.205     2.783    
    SLICE_X55Y104        FDRE (Hold_fdre_C_D)         0.072     2.855    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.855    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.164ns (21.908%)  route 0.585ns (78.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.647     2.259    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X56Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.164     2.423 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/Q
                         net (fo=1, routed)           0.585     3.008    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double[13]
    SLICE_X57Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.920     2.888    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X57Y100        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
                         clock pessimism             -0.309     2.579    
                         clock uncertainty            0.205     2.784    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.047     2.831    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.831    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.148ns (20.381%)  route 0.578ns (79.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.646     2.258    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X54Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.148     2.406 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           0.578     2.984    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double[1]
    SLICE_X55Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.919     2.887    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X55Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism             -0.309     2.578    
                         clock uncertainty            0.205     2.783    
    SLICE_X55Y104        FDRE (Hold_fdre_C_D)         0.022     2.805    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.805    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.164ns (21.735%)  route 0.591ns (78.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.646     2.258    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X54Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.164     2.422 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/Q
                         net (fo=1, routed)           0.591     3.013    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double[1]
    SLICE_X55Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.919     2.887    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X55Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
                         clock pessimism             -0.309     2.578    
                         clock uncertainty            0.205     2.783    
    SLICE_X55Y104        FDRE (Hold_fdre_C_D)         0.047     2.830    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.148ns (20.211%)  route 0.584ns (79.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.646     2.258    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X56Y103        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.148     2.406 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/Q
                         net (fo=1, routed)           0.584     2.990    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double[5]
    SLICE_X57Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.919     2.887    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X57Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                         clock pessimism             -0.309     2.578    
                         clock uncertainty            0.205     2.783    
    SLICE_X57Y104        FDRE (Hold_fdre_C_D)         0.017     2.800    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.148ns (20.175%)  route 0.586ns (79.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.646     2.258    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X54Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.148     2.406 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           0.586     2.992    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double[2]
    SLICE_X55Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.919     2.887    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X55Y104        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism             -0.309     2.578    
                         clock uncertainty            0.205     2.783    
    SLICE_X55Y104        FDRE (Hold_fdre_C_D)         0.017     2.800    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.164ns (20.781%)  route 0.625ns (79.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.646     2.258    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X56Y103        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.164     2.422 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/Q
                         net (fo=1, routed)           0.625     3.047    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double[1]
    SLICE_X57Y103        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk/O
                         net (fo=118, routed)         0.919     2.887    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X57Y103        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
                         clock pessimism             -0.309     2.578    
                         clock uncertainty            0.205     2.783    
    SLICE_X57Y103        FDRE (Hold_fdre_C_D)         0.070     2.853    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.853    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack       28.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.453ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.017ns  (required time - arrival time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.642ns (18.945%)  route 2.747ns (81.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.694ns = ( 39.694 - 32.000 ) 
    Source Clock Delay      (SCD):    9.224ns
    Clock Pessimism Removal (CPR):    1.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.576     5.744    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.832 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     7.498    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.594 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.629     9.224    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/clk_i
    SLICE_X2Y17          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     9.742 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/Q
                         net (fo=4, routed)           0.975    10.717    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_o
    SLICE_X7Y18          LUT2 (Prop_lut2_I1_O)        0.124    10.841 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst_i_1/O
                         net (fo=12, routed)          1.771    12.612    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state[4]_i_3_n_0
    SLICE_X15Y14         FDCE                                         f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    F6                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    33.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    34.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.458    36.488    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    36.571 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    38.158    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.249 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.445    39.694    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X15Y14         FDCE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism              1.425    41.120    
                         clock uncertainty           -0.085    41.035    
    SLICE_X15Y14         FDCE (Recov_fdce_C_CLR)     -0.405    40.630    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         40.630    
                         arrival time                         -12.612    
  -------------------------------------------------------------------
                         slack                                 28.017    

Slack (MET) :             28.022ns  (required time - arrival time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.642ns (19.036%)  route 2.730ns (80.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.682ns = ( 39.682 - 32.000 ) 
    Source Clock Delay      (SCD):    9.224ns
    Clock Pessimism Removal (CPR):    1.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.576     5.744    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.832 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     7.498    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.594 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.629     9.224    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/clk_i
    SLICE_X2Y17          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     9.742 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/Q
                         net (fo=4, routed)           0.975    10.717    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_o
    SLICE_X7Y18          LUT2 (Prop_lut2_I1_O)        0.124    10.841 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst_i_1/O
                         net (fo=12, routed)          1.755    12.596    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/rst_i
    SLICE_X13Y24         FDCE                                         f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    F6                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    33.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    34.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.458    36.488    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    36.571 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    38.158    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.249 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.433    39.682    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/clk_i
    SLICE_X13Y24         FDCE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]/C
                         clock pessimism              1.425    41.108    
                         clock uncertainty           -0.085    41.023    
    SLICE_X13Y24         FDCE (Recov_fdce_C_CLR)     -0.405    40.618    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         40.618    
                         arrival time                         -12.596    
  -------------------------------------------------------------------
                         slack                                 28.022    

Slack (MET) :             28.390ns  (required time - arrival time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 0.642ns (20.694%)  route 2.460ns (79.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.694ns = ( 39.694 - 32.000 ) 
    Source Clock Delay      (SCD):    9.224ns
    Clock Pessimism Removal (CPR):    1.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.576     5.744    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.832 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     7.498    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.594 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.629     9.224    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/clk_i
    SLICE_X2Y17          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     9.742 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/Q
                         net (fo=4, routed)           0.975    10.717    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_o
    SLICE_X7Y18          LUT2 (Prop_lut2_I1_O)        0.124    10.841 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst_i_1/O
                         net (fo=12, routed)          1.485    12.326    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state[4]_i_3_n_0
    SLICE_X12Y14         FDCE                                         f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    F6                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    33.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    34.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.458    36.488    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    36.571 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    38.158    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.249 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.445    39.694    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X12Y14         FDCE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              1.425    41.120    
                         clock uncertainty           -0.085    41.035    
    SLICE_X12Y14         FDCE (Recov_fdce_C_CLR)     -0.319    40.716    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         40.716    
                         arrival time                         -12.326    
  -------------------------------------------------------------------
                         slack                                 28.390    

Slack (MET) :             28.427ns  (required time - arrival time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.642ns (21.027%)  route 2.411ns (78.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.682ns = ( 39.682 - 32.000 ) 
    Source Clock Delay      (SCD):    9.224ns
    Clock Pessimism Removal (CPR):    1.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.576     5.744    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.832 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     7.498    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.594 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.629     9.224    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/clk_i
    SLICE_X2Y17          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     9.742 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/Q
                         net (fo=4, routed)           0.975    10.717    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_o
    SLICE_X7Y18          LUT2 (Prop_lut2_I1_O)        0.124    10.841 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst_i_1/O
                         net (fo=12, routed)          1.436    12.277    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/rst_i
    SLICE_X14Y24         FDCE                                         f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    F6                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    33.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    34.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.458    36.488    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    36.571 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    38.158    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.249 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.433    39.682    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/clk_i
    SLICE_X14Y24         FDCE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]/C
                         clock pessimism              1.425    41.108    
                         clock uncertainty           -0.085    41.023    
    SLICE_X14Y24         FDCE (Recov_fdce_C_CLR)     -0.319    40.704    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]
  -------------------------------------------------------------------
                         required time                         40.704    
                         arrival time                         -12.277    
  -------------------------------------------------------------------
                         slack                                 28.427    

Slack (MET) :             28.433ns  (required time - arrival time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.642ns (21.051%)  route 2.408ns (78.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.685ns = ( 39.685 - 32.000 ) 
    Source Clock Delay      (SCD):    9.224ns
    Clock Pessimism Removal (CPR):    1.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.576     5.744    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.832 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     7.498    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.594 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.629     9.224    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/clk_i
    SLICE_X2Y17          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     9.742 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/Q
                         net (fo=4, routed)           0.975    10.717    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_o
    SLICE_X7Y18          LUT2 (Prop_lut2_I1_O)        0.124    10.841 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst_i_1/O
                         net (fo=12, routed)          1.432    12.273    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/rst_i
    SLICE_X12Y22         FDCE                                         f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    F6                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    33.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    34.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.458    36.488    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    36.571 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    38.158    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.249 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.436    39.685    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/clk_i
    SLICE_X12Y22         FDCE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]/C
                         clock pessimism              1.425    41.111    
                         clock uncertainty           -0.085    41.026    
    SLICE_X12Y22         FDCE (Recov_fdce_C_CLR)     -0.319    40.707    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]
  -------------------------------------------------------------------
                         required time                         40.707    
                         arrival time                         -12.273    
  -------------------------------------------------------------------
                         slack                                 28.433    

Slack (MET) :             28.440ns  (required time - arrival time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.642ns (21.112%)  route 2.399ns (78.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.683ns = ( 39.683 - 32.000 ) 
    Source Clock Delay      (SCD):    9.224ns
    Clock Pessimism Removal (CPR):    1.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.576     5.744    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.832 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     7.498    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.594 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.629     9.224    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/clk_i
    SLICE_X2Y17          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     9.742 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/Q
                         net (fo=4, routed)           0.975    10.717    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_o
    SLICE_X7Y18          LUT2 (Prop_lut2_I1_O)        0.124    10.841 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst_i_1/O
                         net (fo=12, routed)          1.423    12.265    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/rst_i
    SLICE_X10Y25         FDCE                                         f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    F6                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    33.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    34.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.458    36.488    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    36.571 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    38.158    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.249 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.434    39.683    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/clk_i
    SLICE_X10Y25         FDCE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]/C
                         clock pessimism              1.425    41.109    
                         clock uncertainty           -0.085    41.024    
    SLICE_X10Y25         FDCE (Recov_fdce_C_CLR)     -0.319    40.705    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]
  -------------------------------------------------------------------
                         required time                         40.705    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                 28.440    

Slack (MET) :             28.491ns  (required time - arrival time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.642ns (22.100%)  route 2.263ns (77.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.684ns = ( 39.684 - 32.000 ) 
    Source Clock Delay      (SCD):    9.224ns
    Clock Pessimism Removal (CPR):    1.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.576     5.744    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.832 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     7.498    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.594 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.629     9.224    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/clk_i
    SLICE_X2Y17          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     9.742 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/Q
                         net (fo=4, routed)           0.975    10.717    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_o
    SLICE_X7Y18          LUT2 (Prop_lut2_I1_O)        0.124    10.841 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst_i_1/O
                         net (fo=12, routed)          1.287    12.129    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/rst_i
    SLICE_X15Y23         FDCE                                         f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    F6                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    33.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    34.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.458    36.488    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    36.571 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    38.158    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.249 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.435    39.684    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/clk_i
    SLICE_X15Y23         FDCE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]/C
                         clock pessimism              1.425    41.110    
                         clock uncertainty           -0.085    41.025    
    SLICE_X15Y23         FDCE (Recov_fdce_C_CLR)     -0.405    40.620    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]
  -------------------------------------------------------------------
                         required time                         40.620    
                         arrival time                         -12.129    
  -------------------------------------------------------------------
                         slack                                 28.491    

Slack (MET) :             28.493ns  (required time - arrival time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_gen_reg[0]/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.642ns (21.227%)  route 2.382ns (78.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.759ns = ( 39.759 - 32.000 ) 
    Source Clock Delay      (SCD):    9.224ns
    Clock Pessimism Removal (CPR):    1.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.576     5.744    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.832 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     7.498    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.594 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.629     9.224    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/clk_i
    SLICE_X2Y17          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     9.742 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/Q
                         net (fo=4, routed)           1.129    10.870    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_o
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.124    10.994 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_2/O
                         net (fo=8, routed)           1.254    12.248    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable0
    SLICE_X7Y16          FDPE                                         f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_gen_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    F6                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    33.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    34.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.458    36.488    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    36.571 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    38.158    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.249 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.510    39.759    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/clk_i
    SLICE_X7Y16          FDPE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_gen_reg[0]/C
                         clock pessimism              1.425    41.185    
                         clock uncertainty           -0.085    41.100    
    SLICE_X7Y16          FDPE (Recov_fdpe_C_PRE)     -0.359    40.741    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_gen_reg[0]
  -------------------------------------------------------------------
                         required time                         40.741    
                         arrival time                         -12.248    
  -------------------------------------------------------------------
                         slack                                 28.493    

Slack (MET) :             28.493ns  (required time - arrival time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_gen_reg[1]/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.642ns (21.227%)  route 2.382ns (78.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.759ns = ( 39.759 - 32.000 ) 
    Source Clock Delay      (SCD):    9.224ns
    Clock Pessimism Removal (CPR):    1.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.576     5.744    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.832 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     7.498    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.594 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.629     9.224    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/clk_i
    SLICE_X2Y17          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     9.742 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/Q
                         net (fo=4, routed)           1.129    10.870    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_o
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.124    10.994 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_2/O
                         net (fo=8, routed)           1.254    12.248    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable0
    SLICE_X7Y16          FDPE                                         f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_gen_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    F6                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    33.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    34.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.458    36.488    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    36.571 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    38.158    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.249 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.510    39.759    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/clk_i
    SLICE_X7Y16          FDPE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_gen_reg[1]/C
                         clock pessimism              1.425    41.185    
                         clock uncertainty           -0.085    41.100    
    SLICE_X7Y16          FDPE (Recov_fdpe_C_PRE)     -0.359    40.741    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_gen_reg[1]
  -------------------------------------------------------------------
                         required time                         40.741    
                         arrival time                         -12.248    
  -------------------------------------------------------------------
                         slack                                 28.493    

Slack (MET) :             28.493ns  (required time - arrival time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_gen_reg[2]/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.642ns (21.227%)  route 2.382ns (78.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.759ns = ( 39.759 - 32.000 ) 
    Source Clock Delay      (SCD):    9.224ns
    Clock Pessimism Removal (CPR):    1.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.576     5.744    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.832 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     7.498    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.594 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.629     9.224    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/clk_i
    SLICE_X2Y17          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     9.742 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_sync_reg[1]/Q
                         net (fo=4, routed)           1.129    10.870    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_o
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.124    10.994 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable_i_2/O
                         net (fo=8, routed)           1.254    12.248    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable0
    SLICE_X7Y16          FDPE                                         f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_gen_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    F6                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    33.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    34.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.458    36.488    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    36.571 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    38.158    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.249 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        1.510    39.759    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/clk_i
    SLICE_X7Y16          FDPE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_gen_reg[2]/C
                         clock pessimism              1.425    41.185    
                         clock uncertainty           -0.085    41.100    
    SLICE_X7Y16          FDPE (Recov_fdpe_C_PRE)     -0.359    40.741    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/rst_gen_reg[2]
  -------------------------------------------------------------------
                         required time                         40.741    
                         arrival time                         -12.248    
  -------------------------------------------------------------------
                         slack                                 28.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[10]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.723%)  route 0.212ns (53.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.560ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.881ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.551     1.491    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.541 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     2.030    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.056 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.586     2.642    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_i
    SLICE_X5Y18          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     2.783 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/Q
                         net (fo=4, routed)           0.070     2.852    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync[1]
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.045     2.897 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div[0]_i_3/O
                         net (fo=12, routed)          0.142     3.040    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div[0]_i_3_n_0
    SLICE_X3Y18          FDCE                                         f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.818     2.088    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.141 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.674    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.703 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.857     3.560    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_i
    SLICE_X3Y18          FDCE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[10]/C
                         clock pessimism             -0.881     2.679    
    SLICE_X3Y18          FDCE (Remov_fdce_C_CLR)     -0.092     2.587    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.587    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[11]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.723%)  route 0.212ns (53.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.560ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.881ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.551     1.491    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.541 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     2.030    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.056 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.586     2.642    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_i
    SLICE_X5Y18          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     2.783 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/Q
                         net (fo=4, routed)           0.070     2.852    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync[1]
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.045     2.897 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div[0]_i_3/O
                         net (fo=12, routed)          0.142     3.040    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div[0]_i_3_n_0
    SLICE_X3Y18          FDCE                                         f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.818     2.088    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.141 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.674    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.703 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.857     3.560    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_i
    SLICE_X3Y18          FDCE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[11]/C
                         clock pessimism             -0.881     2.679    
    SLICE_X3Y18          FDCE (Remov_fdce_C_CLR)     -0.092     2.587    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.587    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[8]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.723%)  route 0.212ns (53.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.560ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.881ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.551     1.491    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.541 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     2.030    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.056 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.586     2.642    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_i
    SLICE_X5Y18          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     2.783 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/Q
                         net (fo=4, routed)           0.070     2.852    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync[1]
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.045     2.897 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div[0]_i_3/O
                         net (fo=12, routed)          0.142     3.040    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div[0]_i_3_n_0
    SLICE_X3Y18          FDCE                                         f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.818     2.088    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.141 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.674    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.703 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.857     3.560    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_i
    SLICE_X3Y18          FDCE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[8]/C
                         clock pessimism             -0.881     2.679    
    SLICE_X3Y18          FDCE (Remov_fdce_C_CLR)     -0.092     2.587    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.587    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[9]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.723%)  route 0.212ns (53.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.560ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.881ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.551     1.491    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.541 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     2.030    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.056 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.586     2.642    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_i
    SLICE_X5Y18          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     2.783 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/Q
                         net (fo=4, routed)           0.070     2.852    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync[1]
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.045     2.897 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div[0]_i_3/O
                         net (fo=12, routed)          0.142     3.040    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div[0]_i_3_n_0
    SLICE_X3Y18          FDCE                                         f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.818     2.088    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.141 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.674    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.703 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.857     3.560    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_i
    SLICE_X3Y18          FDCE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[9]/C
                         clock pessimism             -0.881     2.679    
    SLICE_X3Y18          FDCE (Remov_fdce_C_CLR)     -0.092     2.587    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.587    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[0]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.993%)  route 0.257ns (58.007%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.881ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.551     1.491    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.541 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     2.030    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.056 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.586     2.642    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_i
    SLICE_X5Y18          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     2.783 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/Q
                         net (fo=4, routed)           0.070     2.852    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync[1]
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.045     2.897 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div[0]_i_3/O
                         net (fo=12, routed)          0.187     3.085    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div[0]_i_3_n_0
    SLICE_X3Y16          FDCE                                         f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.818     2.088    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.141 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.674    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.703 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.859     3.562    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_i
    SLICE_X3Y16          FDCE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[0]/C
                         clock pessimism             -0.881     2.681    
    SLICE_X3Y16          FDCE (Remov_fdce_C_CLR)     -0.092     2.589    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[1]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.993%)  route 0.257ns (58.007%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.881ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.551     1.491    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.541 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     2.030    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.056 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.586     2.642    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_i
    SLICE_X5Y18          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     2.783 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/Q
                         net (fo=4, routed)           0.070     2.852    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync[1]
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.045     2.897 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div[0]_i_3/O
                         net (fo=12, routed)          0.187     3.085    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div[0]_i_3_n_0
    SLICE_X3Y16          FDCE                                         f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.818     2.088    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.141 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.674    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.703 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.859     3.562    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_i
    SLICE_X3Y16          FDCE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[1]/C
                         clock pessimism             -0.881     2.681    
    SLICE_X3Y16          FDCE (Remov_fdce_C_CLR)     -0.092     2.589    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[2]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.993%)  route 0.257ns (58.007%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.881ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.551     1.491    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.541 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     2.030    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.056 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.586     2.642    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_i
    SLICE_X5Y18          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     2.783 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/Q
                         net (fo=4, routed)           0.070     2.852    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync[1]
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.045     2.897 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div[0]_i_3/O
                         net (fo=12, routed)          0.187     3.085    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div[0]_i_3_n_0
    SLICE_X3Y16          FDCE                                         f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.818     2.088    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.141 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.674    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.703 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.859     3.562    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_i
    SLICE_X3Y16          FDCE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[2]/C
                         clock pessimism             -0.881     2.681    
    SLICE_X3Y16          FDCE (Remov_fdce_C_CLR)     -0.092     2.589    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[3]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.993%)  route 0.257ns (58.007%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.881ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.551     1.491    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.541 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     2.030    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.056 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.586     2.642    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_i
    SLICE_X5Y18          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     2.783 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/Q
                         net (fo=4, routed)           0.070     2.852    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync[1]
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.045     2.897 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div[0]_i_3/O
                         net (fo=12, routed)          0.187     3.085    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div[0]_i_3_n_0
    SLICE_X3Y16          FDCE                                         f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.818     2.088    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.141 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.674    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.703 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.859     3.562    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_i
    SLICE_X3Y16          FDCE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[3]/C
                         clock pessimism             -0.881     2.681    
    SLICE_X3Y16          FDCE (Remov_fdce_C_CLR)     -0.092     2.589    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[4]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.105%)  route 0.267ns (58.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.881ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.551     1.491    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.541 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     2.030    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.056 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.586     2.642    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_i
    SLICE_X5Y18          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     2.783 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/Q
                         net (fo=4, routed)           0.070     2.852    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync[1]
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.045     2.897 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div[0]_i_3/O
                         net (fo=12, routed)          0.197     3.094    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div[0]_i_3_n_0
    SLICE_X3Y17          FDCE                                         f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.818     2.088    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.141 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.674    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.703 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.858     3.561    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_i
    SLICE_X3Y17          FDCE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[4]/C
                         clock pessimism             -0.881     2.680    
    SLICE_X3Y17          FDCE (Remov_fdce_C_CLR)     -0.092     2.588    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           3.094    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[5]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.105%)  route 0.267ns (58.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.881ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.551     1.491    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.541 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     2.030    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.056 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.586     2.642    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_i
    SLICE_X5Y18          FDRE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     2.783 r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync_reg[1]/Q
                         net (fo=4, routed)           0.070     2.852    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen_sync[1]
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.045     2.897 f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div[0]_i_3/O
                         net (fo=12, routed)          0.197     3.094    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div[0]_i_3_n_0
    SLICE_X3Y17          FDCE                                         f  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.818     2.088    infra/clocks/clki_fr
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.141 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.674    infra/clocks/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.703 r  infra/clocks/bufgipb/O
                         net (fo=1258, routed)        0.858     3.561    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_i
    SLICE_X3Y17          FDCE                                         r  neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[5]/C
                         clock pessimism             -0.881     2.680    
    SLICE_X3Y17          FDCE (Remov_fdce_C_CLR)     -0.092     2.588    neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           3.094    
  -------------------------------------------------------------------
                         slack                                  0.507    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_dc
  To Clock:  clk_dc

Setup :            0  Failing Endpoints,  Worst Slack       13.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.027ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.456ns (17.482%)  route 2.152ns (82.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 17.611 - 16.000 ) 
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.542     1.542    infra/eth/phy/U0/core_resets_i/independent_clock_bufg
    SLICE_X36Y81         FDPE                                         r  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDPE (Prop_fdpe_C_Q)         0.456     1.998 f  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          2.152     4.150    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X28Y104        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    16.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.611    17.611    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X28Y104        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.007    17.618    
                         clock uncertainty           -0.035    17.583    
    SLICE_X28Y104        FDCE (Recov_fdce_C_CLR)     -0.405    17.178    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.178    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                 13.027    

Slack (MET) :             13.027ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.456ns (17.482%)  route 2.152ns (82.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 17.611 - 16.000 ) 
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.542     1.542    infra/eth/phy/U0/core_resets_i/independent_clock_bufg
    SLICE_X36Y81         FDPE                                         r  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDPE (Prop_fdpe_C_Q)         0.456     1.998 f  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          2.152     4.150    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X28Y104        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    16.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.611    17.611    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X28Y104        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.007    17.618    
                         clock uncertainty           -0.035    17.583    
    SLICE_X28Y104        FDCE (Recov_fdce_C_CLR)     -0.405    17.178    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.178    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                 13.027    

Slack (MET) :             13.027ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.456ns (17.482%)  route 2.152ns (82.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 17.611 - 16.000 ) 
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.542     1.542    infra/eth/phy/U0/core_resets_i/independent_clock_bufg
    SLICE_X36Y81         FDPE                                         r  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDPE (Prop_fdpe_C_Q)         0.456     1.998 f  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          2.152     4.150    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X28Y104        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    16.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.611    17.611    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X28Y104        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.007    17.618    
                         clock uncertainty           -0.035    17.583    
    SLICE_X28Y104        FDCE (Recov_fdce_C_CLR)     -0.405    17.178    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         17.178    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                 13.027    

Slack (MET) :             13.027ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.456ns (17.482%)  route 2.152ns (82.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 17.611 - 16.000 ) 
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.542     1.542    infra/eth/phy/U0/core_resets_i/independent_clock_bufg
    SLICE_X36Y81         FDPE                                         r  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDPE (Prop_fdpe_C_Q)         0.456     1.998 f  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          2.152     4.150    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X28Y104        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    16.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.611    17.611    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X28Y104        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.007    17.618    
                         clock uncertainty           -0.035    17.583    
    SLICE_X28Y104        FDCE (Recov_fdce_C_CLR)     -0.405    17.178    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         17.178    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                 13.027    

Slack (MET) :             13.032ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.456ns (17.511%)  route 2.148ns (82.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 17.611 - 16.000 ) 
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.542     1.542    infra/eth/phy/U0/core_resets_i/independent_clock_bufg
    SLICE_X36Y81         FDPE                                         r  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDPE (Prop_fdpe_C_Q)         0.456     1.998 f  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          2.148     4.146    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X29Y104        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    16.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.611    17.611    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X29Y104        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.007    17.618    
                         clock uncertainty           -0.035    17.583    
    SLICE_X29Y104        FDCE (Recov_fdce_C_CLR)     -0.405    17.178    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.178    
                         arrival time                          -4.146    
  -------------------------------------------------------------------
                         slack                                 13.032    

Slack (MET) :             13.032ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.456ns (17.511%)  route 2.148ns (82.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 17.611 - 16.000 ) 
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.542     1.542    infra/eth/phy/U0/core_resets_i/independent_clock_bufg
    SLICE_X36Y81         FDPE                                         r  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDPE (Prop_fdpe_C_Q)         0.456     1.998 f  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          2.148     4.146    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X29Y104        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    16.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.611    17.611    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X29Y104        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.007    17.618    
                         clock uncertainty           -0.035    17.583    
    SLICE_X29Y104        FDCE (Recov_fdce_C_CLR)     -0.405    17.178    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         17.178    
                         arrival time                          -4.146    
  -------------------------------------------------------------------
                         slack                                 13.032    

Slack (MET) :             13.032ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.456ns (17.511%)  route 2.148ns (82.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 17.611 - 16.000 ) 
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.542     1.542    infra/eth/phy/U0/core_resets_i/independent_clock_bufg
    SLICE_X36Y81         FDPE                                         r  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDPE (Prop_fdpe_C_Q)         0.456     1.998 f  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          2.148     4.146    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X29Y104        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    16.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.611    17.611    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X29Y104        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.007    17.618    
                         clock uncertainty           -0.035    17.583    
    SLICE_X29Y104        FDCE (Recov_fdce_C_CLR)     -0.405    17.178    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         17.178    
                         arrival time                          -4.146    
  -------------------------------------------------------------------
                         slack                                 13.032    

Slack (MET) :             13.248ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.456ns (19.094%)  route 1.932ns (80.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 17.611 - 16.000 ) 
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.542     1.542    infra/eth/phy/U0/core_resets_i/independent_clock_bufg
    SLICE_X36Y81         FDPE                                         r  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDPE (Prop_fdpe_C_Q)         0.456     1.998 f  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.932     3.930    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X48Y107        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    16.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.611    17.611    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X48Y107        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.007    17.618    
                         clock uncertainty           -0.035    17.583    
    SLICE_X48Y107        FDCE (Recov_fdce_C_CLR)     -0.405    17.178    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         17.178    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                 13.248    

Slack (MET) :             13.419ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.456ns (19.819%)  route 1.845ns (80.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 17.609 - 16.000 ) 
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.542     1.542    infra/eth/phy/U0/core_resets_i/independent_clock_bufg
    SLICE_X36Y81         FDPE                                         r  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDPE (Prop_fdpe_C_Q)         0.456     1.998 f  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.845     3.843    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X30Y105        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    16.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.609    17.609    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X30Y105        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.007    17.616    
                         clock uncertainty           -0.035    17.581    
    SLICE_X30Y105        FDCE (Recov_fdce_C_CLR)     -0.319    17.262    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         17.262    
                         arrival time                          -3.843    
  -------------------------------------------------------------------
                         slack                                 13.419    

Slack (MET) :             13.924ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.456ns (28.326%)  route 1.154ns (71.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 17.438 - 16.000 ) 
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.542     1.542    infra/eth/phy/U0/core_resets_i/independent_clock_bufg
    SLICE_X36Y81         FDPE                                         r  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDPE (Prop_fdpe_C_Q)         0.456     1.998 f  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.154     3.152    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X40Y99         FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    16.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         1.438    17.438    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X40Y99         FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.078    17.516    
                         clock uncertainty           -0.035    17.481    
    SLICE_X40Y99         FDCE (Recov_fdce_C_CLR)     -0.405    17.076    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.076    
                         arrival time                          -3.152    
  -------------------------------------------------------------------
                         slack                                 13.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.141ns (15.464%)  route 0.771ns (84.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.554     0.554    infra/eth/phy/U0/core_resets_i/independent_clock_bufg
    SLICE_X36Y81         FDPE                                         r  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDPE (Prop_fdpe_C_Q)         0.141     0.695 f  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.771     1.466    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X30Y105        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.916     0.916    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X30Y105        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.005     0.911    
    SLICE_X30Y105        FDCE (Remov_fdce_C_CLR)     -0.067     0.844    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.717%)  route 0.454ns (76.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.554     0.554    infra/eth/phy/U0/core_resets_i/independent_clock_bufg
    SLICE_X36Y81         FDPE                                         r  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDPE (Prop_fdpe_C_Q)         0.141     0.695 f  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.454     1.148    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X41Y99         FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.832     0.832    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X41Y99         FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X41Y99         FDCE (Remov_fdce_C_CLR)     -0.092     0.506    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.717%)  route 0.454ns (76.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.554     0.554    infra/eth/phy/U0/core_resets_i/independent_clock_bufg
    SLICE_X36Y81         FDPE                                         r  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDPE (Prop_fdpe_C_Q)         0.141     0.695 f  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.454     1.148    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X41Y99         FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.832     0.832    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X41Y99         FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X41Y99         FDCE (Remov_fdce_C_CLR)     -0.092     0.506    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.717%)  route 0.454ns (76.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.554     0.554    infra/eth/phy/U0/core_resets_i/independent_clock_bufg
    SLICE_X36Y81         FDPE                                         r  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDPE (Prop_fdpe_C_Q)         0.141     0.695 f  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.454     1.148    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X41Y99         FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.832     0.832    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X41Y99         FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X41Y99         FDCE (Remov_fdce_C_CLR)     -0.092     0.506    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.717%)  route 0.454ns (76.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.554     0.554    infra/eth/phy/U0/core_resets_i/independent_clock_bufg
    SLICE_X36Y81         FDPE                                         r  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDPE (Prop_fdpe_C_Q)         0.141     0.695 f  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.454     1.148    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X41Y99         FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.832     0.832    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X41Y99         FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X41Y99         FDCE (Remov_fdce_C_CLR)     -0.092     0.506    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.545%)  route 0.458ns (76.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.554     0.554    infra/eth/phy/U0/core_resets_i/independent_clock_bufg
    SLICE_X36Y81         FDPE                                         r  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDPE (Prop_fdpe_C_Q)         0.141     0.695 f  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.458     1.153    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X40Y99         FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.832     0.832    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X40Y99         FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X40Y99         FDCE (Remov_fdce_C_CLR)     -0.092     0.506    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.545%)  route 0.458ns (76.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.554     0.554    infra/eth/phy/U0/core_resets_i/independent_clock_bufg
    SLICE_X36Y81         FDPE                                         r  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDPE (Prop_fdpe_C_Q)         0.141     0.695 f  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.458     1.153    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X40Y99         FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.832     0.832    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X40Y99         FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X40Y99         FDCE (Remov_fdce_C_CLR)     -0.092     0.506    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.545%)  route 0.458ns (76.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.554     0.554    infra/eth/phy/U0/core_resets_i/independent_clock_bufg
    SLICE_X36Y81         FDPE                                         r  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDPE (Prop_fdpe_C_Q)         0.141     0.695 f  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.458     1.153    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X40Y99         FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.832     0.832    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X40Y99         FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X40Y99         FDCE (Remov_fdce_C_CLR)     -0.092     0.506    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.141ns (13.753%)  route 0.884ns (86.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.554     0.554    infra/eth/phy/U0/core_resets_i/independent_clock_bufg
    SLICE_X36Y81         FDPE                                         r  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDPE (Prop_fdpe_C_Q)         0.141     0.695 f  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.884     1.579    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X48Y107        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.918     0.918    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X48Y107        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.005     0.913    
    SLICE_X48Y107        FDCE (Remov_fdce_C_CLR)     -0.092     0.821    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.141ns (13.649%)  route 0.892ns (86.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.554     0.554    infra/eth/phy/U0/core_resets_i/independent_clock_bufg
    SLICE_X36Y81         FDPE                                         r  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDPE (Prop_fdpe_C_Q)         0.141     0.695 f  infra/eth/phy/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.892     1.587    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X29Y104        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  infra/eth/dc_buf/O
                         net (fo=289, routed)         0.917     0.917    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X29Y104        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.005     0.912    
    SLICE_X29Y104        FDCE (Remov_fdce_C_CLR)     -0.092     0.820    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.767    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.773ns (37.735%)  route 1.276ns (62.265%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.237ns = ( 14.237 - 8.000 ) 
    Source Clock Delay      (SCD):    6.642ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.736     6.642    infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X52Y109        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y109        FDPE (Prop_fdpe_C_Q)         0.478     7.120 f  infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.793     7.913    infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X51Y109        LUT2 (Prop_lut2_I0_O)        0.295     8.208 f  infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.483     8.691    infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X51Y112        FDPE                                         f  infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.608    14.237    infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/userclk2
    SLICE_X51Y112        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism              0.379    14.615    
                         clock uncertainty           -0.077    14.539    
    SLICE_X51Y112        FDPE (Recov_fdpe_C_PRE)     -0.359    14.180    infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         14.180    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                  5.489    

Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.773ns (37.735%)  route 1.276ns (62.265%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.237ns = ( 14.237 - 8.000 ) 
    Source Clock Delay      (SCD):    6.642ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.736     6.642    infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X52Y109        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y109        FDPE (Prop_fdpe_C_Q)         0.478     7.120 f  infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.793     7.913    infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X51Y109        LUT2 (Prop_lut2_I0_O)        0.295     8.208 f  infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.483     8.691    infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X51Y112        FDPE                                         f  infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.608    14.237    infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/userclk2
    SLICE_X51Y112        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism              0.379    14.615    
                         clock uncertainty           -0.077    14.539    
    SLICE_X51Y112        FDPE (Recov_fdpe_C_PRE)     -0.359    14.180    infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         14.180    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                  5.489    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 uc_if_inst/rst125_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uc_if_inst/uc_spi_interface_inst/cs_sreg_reg[0]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.419ns (27.371%)  route 1.112ns (72.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.063ns = ( 14.063 - 8.000 ) 
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.553     6.459    uc_if_inst/clk125
    SLICE_X37Y30         FDRE                                         r  uc_if_inst/rst125_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419     6.878 f  uc_if_inst/rst125_int_reg/Q
                         net (fo=19, routed)          1.112     7.990    uc_if_inst/uc_spi_interface_inst/rst
    SLICE_X33Y29         FDCE                                         f  uc_if_inst/uc_spi_interface_inst/cs_sreg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.434    14.063    uc_if_inst/uc_spi_interface_inst/clk
    SLICE_X33Y29         FDCE                                         r  uc_if_inst/uc_spi_interface_inst/cs_sreg_reg[0]/C
                         clock pessimism              0.285    14.348    
                         clock uncertainty           -0.077    14.272    
    SLICE_X33Y29         FDCE (Recov_fdce_C_CLR)     -0.580    13.692    uc_if_inst/uc_spi_interface_inst/cs_sreg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 uc_if_inst/rst125_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uc_if_inst/uc_spi_interface_inst/cs_sreg_reg[1]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.419ns (27.371%)  route 1.112ns (72.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.063ns = ( 14.063 - 8.000 ) 
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.553     6.459    uc_if_inst/clk125
    SLICE_X37Y30         FDRE                                         r  uc_if_inst/rst125_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419     6.878 f  uc_if_inst/rst125_int_reg/Q
                         net (fo=19, routed)          1.112     7.990    uc_if_inst/uc_spi_interface_inst/rst
    SLICE_X33Y29         FDCE                                         f  uc_if_inst/uc_spi_interface_inst/cs_sreg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.434    14.063    uc_if_inst/uc_spi_interface_inst/clk
    SLICE_X33Y29         FDCE                                         r  uc_if_inst/uc_spi_interface_inst/cs_sreg_reg[1]/C
                         clock pessimism              0.285    14.348    
                         clock uncertainty           -0.077    14.272    
    SLICE_X33Y29         FDCE (Recov_fdce_C_CLR)     -0.580    13.692    uc_if_inst/uc_spi_interface_inst/cs_sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 uc_if_inst/rst125_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uc_if_inst/uc_spi_interface_inst/sck_sreg_reg[0]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.419ns (27.371%)  route 1.112ns (72.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.063ns = ( 14.063 - 8.000 ) 
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.553     6.459    uc_if_inst/clk125
    SLICE_X37Y30         FDRE                                         r  uc_if_inst/rst125_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419     6.878 f  uc_if_inst/rst125_int_reg/Q
                         net (fo=19, routed)          1.112     7.990    uc_if_inst/uc_spi_interface_inst/rst
    SLICE_X33Y29         FDCE                                         f  uc_if_inst/uc_spi_interface_inst/sck_sreg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.434    14.063    uc_if_inst/uc_spi_interface_inst/clk
    SLICE_X33Y29         FDCE                                         r  uc_if_inst/uc_spi_interface_inst/sck_sreg_reg[0]/C
                         clock pessimism              0.285    14.348    
                         clock uncertainty           -0.077    14.272    
    SLICE_X33Y29         FDCE (Recov_fdce_C_CLR)     -0.580    13.692    uc_if_inst/uc_spi_interface_inst/sck_sreg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 uc_if_inst/rst125_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uc_if_inst/uc_spi_interface_inst/sck_sreg_reg[1]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.419ns (27.371%)  route 1.112ns (72.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.063ns = ( 14.063 - 8.000 ) 
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.553     6.459    uc_if_inst/clk125
    SLICE_X37Y30         FDRE                                         r  uc_if_inst/rst125_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419     6.878 f  uc_if_inst/rst125_int_reg/Q
                         net (fo=19, routed)          1.112     7.990    uc_if_inst/uc_spi_interface_inst/rst
    SLICE_X33Y29         FDCE                                         f  uc_if_inst/uc_spi_interface_inst/sck_sreg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.434    14.063    uc_if_inst/uc_spi_interface_inst/clk
    SLICE_X33Y29         FDCE                                         r  uc_if_inst/uc_spi_interface_inst/sck_sreg_reg[1]/C
                         clock pessimism              0.285    14.348    
                         clock uncertainty           -0.077    14.272    
    SLICE_X33Y29         FDCE (Recov_fdce_C_CLR)     -0.580    13.692    uc_if_inst/uc_spi_interface_inst/sck_sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 uc_if_inst/rst125_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[0]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.419ns (33.565%)  route 0.829ns (66.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.062ns = ( 14.062 - 8.000 ) 
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.553     6.459    uc_if_inst/clk125
    SLICE_X37Y30         FDRE                                         r  uc_if_inst/rst125_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419     6.878 f  uc_if_inst/rst125_int_reg/Q
                         net (fo=19, routed)          0.829     7.708    uc_if_inst/uc_spi_interface_inst/rst
    SLICE_X35Y29         FDCE                                         f  uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.433    14.062    uc_if_inst/uc_spi_interface_inst/clk
    SLICE_X35Y29         FDCE                                         r  uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[0]/C
                         clock pessimism              0.285    14.347    
                         clock uncertainty           -0.077    14.271    
    SLICE_X35Y29         FDCE (Recov_fdce_C_CLR)     -0.580    13.691    uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[0]
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 uc_if_inst/rst125_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[1]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.419ns (33.565%)  route 0.829ns (66.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.062ns = ( 14.062 - 8.000 ) 
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.553     6.459    uc_if_inst/clk125
    SLICE_X37Y30         FDRE                                         r  uc_if_inst/rst125_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419     6.878 f  uc_if_inst/rst125_int_reg/Q
                         net (fo=19, routed)          0.829     7.708    uc_if_inst/uc_spi_interface_inst/rst
    SLICE_X35Y29         FDCE                                         f  uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.433    14.062    uc_if_inst/uc_spi_interface_inst/clk
    SLICE_X35Y29         FDCE                                         r  uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[1]/C
                         clock pessimism              0.285    14.347    
                         clock uncertainty           -0.077    14.271    
    SLICE_X35Y29         FDCE (Recov_fdce_C_CLR)     -0.580    13.691    uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[1]
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 uc_if_inst/rst125_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[2]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.419ns (33.565%)  route 0.829ns (66.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.062ns = ( 14.062 - 8.000 ) 
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.553     6.459    uc_if_inst/clk125
    SLICE_X37Y30         FDRE                                         r  uc_if_inst/rst125_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419     6.878 f  uc_if_inst/rst125_int_reg/Q
                         net (fo=19, routed)          0.829     7.708    uc_if_inst/uc_spi_interface_inst/rst
    SLICE_X35Y29         FDCE                                         f  uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.433    14.062    uc_if_inst/uc_spi_interface_inst/clk
    SLICE_X35Y29         FDCE                                         r  uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[2]/C
                         clock pessimism              0.285    14.347    
                         clock uncertainty           -0.077    14.271    
    SLICE_X35Y29         FDCE (Recov_fdce_C_CLR)     -0.580    13.691    uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[2]
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 uc_if_inst/rst125_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[3]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.419ns (33.565%)  route 0.829ns (66.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.062ns = ( 14.062 - 8.000 ) 
    Source Clock Delay      (SCD):    6.459ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.387     1.387    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.483 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.577     3.061    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.149 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.810    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.906 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.553     6.459    uc_if_inst/clk125
    SLICE_X37Y30         FDRE                                         r  uc_if_inst/rst125_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419     6.878 f  uc_if_inst/rst125_int_reg/Q
                         net (fo=19, routed)          0.829     7.708    uc_if_inst/uc_spi_interface_inst/rst
    SLICE_X35Y29         FDCE                                         f  uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.322     9.322    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.413 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.460    10.874    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.957 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.538    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.629 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        1.433    14.062    uc_if_inst/uc_spi_interface_inst/clk
    SLICE_X35Y29         FDCE                                         r  uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[3]/C
                         clock pessimism              0.285    14.347    
                         clock uncertainty           -0.077    14.271    
    SLICE_X35Y29         FDCE (Recov_fdce_C_CLR)     -0.580    13.691    uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[3]
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  5.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 uc_if_inst/rst125_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uc_if_inst/uc_spi_interface_inst/SerialInValid_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.128ns (27.042%)  route 0.345ns (72.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.555     2.167    uc_if_inst/clk125
    SLICE_X37Y30         FDRE                                         r  uc_if_inst/rst125_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.128     2.295 f  uc_if_inst/rst125_int_reg/Q
                         net (fo=19, routed)          0.345     2.640    uc_if_inst/uc_spi_interface_inst/rst
    SLICE_X34Y29         FDCE                                         f  uc_if_inst/uc_spi_interface_inst/SerialInValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.820     2.787    uc_if_inst/uc_spi_interface_inst/clk
    SLICE_X34Y29         FDCE                                         r  uc_if_inst/uc_spi_interface_inst/SerialInValid_reg/C
                         clock pessimism             -0.361     2.427    
    SLICE_X34Y29         FDCE (Remov_fdce_C_CLR)     -0.121     2.306    uc_if_inst/uc_spi_interface_inst/SerialInValid_reg
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 uc_if_inst/rst125_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uc_if_inst/uc_spi_interface_inst/rx_state_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.128ns (27.042%)  route 0.345ns (72.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.555     2.167    uc_if_inst/clk125
    SLICE_X37Y30         FDRE                                         r  uc_if_inst/rst125_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.128     2.295 f  uc_if_inst/rst125_int_reg/Q
                         net (fo=19, routed)          0.345     2.640    uc_if_inst/uc_spi_interface_inst/rst
    SLICE_X34Y29         FDCE                                         f  uc_if_inst/uc_spi_interface_inst/rx_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.820     2.787    uc_if_inst/uc_spi_interface_inst/clk
    SLICE_X34Y29         FDCE                                         r  uc_if_inst/uc_spi_interface_inst/rx_state_reg/C
                         clock pessimism             -0.361     2.427    
    SLICE_X34Y29         FDCE (Remov_fdce_C_CLR)     -0.121     2.306    uc_if_inst/uc_spi_interface_inst/rx_state_reg
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 uc_if_inst/rst125_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uc_if_inst/uc_spi_interface_inst/sck_sreg_reg[2]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.128ns (27.042%)  route 0.345ns (72.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.555     2.167    uc_if_inst/clk125
    SLICE_X37Y30         FDRE                                         r  uc_if_inst/rst125_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.128     2.295 f  uc_if_inst/rst125_int_reg/Q
                         net (fo=19, routed)          0.345     2.640    uc_if_inst/uc_spi_interface_inst/rst
    SLICE_X34Y29         FDCE                                         f  uc_if_inst/uc_spi_interface_inst/sck_sreg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.820     2.787    uc_if_inst/uc_spi_interface_inst/clk
    SLICE_X34Y29         FDCE                                         r  uc_if_inst/uc_spi_interface_inst/sck_sreg_reg[2]/C
                         clock pessimism             -0.361     2.427    
    SLICE_X34Y29         FDCE (Remov_fdce_C_CLR)     -0.121     2.306    uc_if_inst/uc_spi_interface_inst/sck_sreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 uc_if_inst/rst125_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uc_if_inst/uc_spi_interface_inst/SerialInTimeout_reg[0]/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.128ns (27.042%)  route 0.345ns (72.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.555     2.167    uc_if_inst/clk125
    SLICE_X37Y30         FDRE                                         r  uc_if_inst/rst125_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.128     2.295 f  uc_if_inst/rst125_int_reg/Q
                         net (fo=19, routed)          0.345     2.640    uc_if_inst/uc_spi_interface_inst/rst
    SLICE_X34Y29         FDPE                                         f  uc_if_inst/uc_spi_interface_inst/SerialInTimeout_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.820     2.787    uc_if_inst/uc_spi_interface_inst/clk
    SLICE_X34Y29         FDPE                                         r  uc_if_inst/uc_spi_interface_inst/SerialInTimeout_reg[0]/C
                         clock pessimism             -0.361     2.427    
    SLICE_X34Y29         FDPE (Remov_fdpe_C_PRE)     -0.125     2.302    uc_if_inst/uc_spi_interface_inst/SerialInTimeout_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 uc_if_inst/rst125_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[0]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.128ns (27.042%)  route 0.345ns (72.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.555     2.167    uc_if_inst/clk125
    SLICE_X37Y30         FDRE                                         r  uc_if_inst/rst125_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.128     2.295 f  uc_if_inst/rst125_int_reg/Q
                         net (fo=19, routed)          0.345     2.640    uc_if_inst/uc_spi_interface_inst/rst
    SLICE_X35Y29         FDCE                                         f  uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.820     2.787    uc_if_inst/uc_spi_interface_inst/clk
    SLICE_X35Y29         FDCE                                         r  uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[0]/C
                         clock pessimism             -0.361     2.427    
    SLICE_X35Y29         FDCE (Remov_fdce_C_CLR)     -0.146     2.281    uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 uc_if_inst/rst125_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[1]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.128ns (27.042%)  route 0.345ns (72.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.555     2.167    uc_if_inst/clk125
    SLICE_X37Y30         FDRE                                         r  uc_if_inst/rst125_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.128     2.295 f  uc_if_inst/rst125_int_reg/Q
                         net (fo=19, routed)          0.345     2.640    uc_if_inst/uc_spi_interface_inst/rst
    SLICE_X35Y29         FDCE                                         f  uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.820     2.787    uc_if_inst/uc_spi_interface_inst/clk
    SLICE_X35Y29         FDCE                                         r  uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[1]/C
                         clock pessimism             -0.361     2.427    
    SLICE_X35Y29         FDCE (Remov_fdce_C_CLR)     -0.146     2.281    uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 uc_if_inst/rst125_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[2]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.128ns (27.042%)  route 0.345ns (72.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.555     2.167    uc_if_inst/clk125
    SLICE_X37Y30         FDRE                                         r  uc_if_inst/rst125_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.128     2.295 f  uc_if_inst/rst125_int_reg/Q
                         net (fo=19, routed)          0.345     2.640    uc_if_inst/uc_spi_interface_inst/rst
    SLICE_X35Y29         FDCE                                         f  uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.820     2.787    uc_if_inst/uc_spi_interface_inst/clk
    SLICE_X35Y29         FDCE                                         r  uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[2]/C
                         clock pessimism             -0.361     2.427    
    SLICE_X35Y29         FDCE (Remov_fdce_C_CLR)     -0.146     2.281    uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 uc_if_inst/rst125_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[3]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.128ns (27.042%)  route 0.345ns (72.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.555     2.167    uc_if_inst/clk125
    SLICE_X37Y30         FDRE                                         r  uc_if_inst/rst125_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.128     2.295 f  uc_if_inst/rst125_int_reg/Q
                         net (fo=19, routed)          0.345     2.640    uc_if_inst/uc_spi_interface_inst/rst
    SLICE_X35Y29         FDCE                                         f  uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.820     2.787    uc_if_inst/uc_spi_interface_inst/clk
    SLICE_X35Y29         FDCE                                         r  uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[3]/C
                         clock pessimism             -0.361     2.427    
    SLICE_X35Y29         FDCE (Remov_fdce_C_CLR)     -0.146     2.281    uc_if_inst/uc_spi_interface_inst/SerialInIndex_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 uc_if_inst/rst125_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uc_if_inst/uc_spi_interface_inst/cs_sreg_reg[0]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.128ns (22.114%)  route 0.451ns (77.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.555     2.167    uc_if_inst/clk125
    SLICE_X37Y30         FDRE                                         r  uc_if_inst/rst125_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.128     2.295 f  uc_if_inst/rst125_int_reg/Q
                         net (fo=19, routed)          0.451     2.745    uc_if_inst/uc_spi_interface_inst/rst
    SLICE_X33Y29         FDCE                                         f  uc_if_inst/uc_spi_interface_inst/cs_sreg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.821     2.788    uc_if_inst/uc_spi_interface_inst/clk
    SLICE_X33Y29         FDCE                                         r  uc_if_inst/uc_spi_interface_inst/cs_sreg_reg[0]/C
                         clock pessimism             -0.361     2.428    
    SLICE_X33Y29         FDCE (Remov_fdce_C_CLR)     -0.146     2.282    uc_if_inst/uc_spi_interface_inst/cs_sreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 uc_if_inst/rst125_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uc_if_inst/uc_spi_interface_inst/cs_sreg_reg[1]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.128ns (22.114%)  route 0.451ns (77.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.473     0.473    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.499 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.551     1.050    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.100 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.586    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.612 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.555     2.167    uc_if_inst/clk125
    SLICE_X37Y30         FDRE                                         r  uc_if_inst/rst125_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.128     2.295 f  uc_if_inst/rst125_int_reg/Q
                         net (fo=19, routed)          0.451     2.745    uc_if_inst/uc_spi_interface_inst/rst
    SLICE_X33Y29         FDCE                                         f  uc_if_inst/uc_spi_interface_inst/cs_sreg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.509     0.509    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.538 r  infra/eth/phy/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.819     1.356    infra/eth/phy/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.409 r  infra/eth/phy/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.939    infra/eth/phy/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.968 r  infra/eth/phy/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=3936, routed)        0.821     2.788    uc_if_inst/uc_spi_interface_inst/clk
    SLICE_X33Y29         FDCE                                         r  uc_if_inst/uc_spi_interface_inst/cs_sreg_reg[1]/C
                         clock pessimism             -0.361     2.428    
    SLICE_X33Y29         FDCE (Remov_fdce_C_CLR)     -0.146     2.282    uc_if_inst/uc_spi_interface_inst/cs_sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  0.464    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_refclk
  To Clock:  eth_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[1]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.419ns (22.431%)  route 1.449ns (77.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 12.640 - 8.000 ) 
    Source Clock Delay      (SCD):    5.901ns
    Clock Pessimism Removal (CPR):    1.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.733     5.901    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/CLK
    SLICE_X51Y111        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDPE (Prop_fdpe_C_Q)         0.419     6.320 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=23, routed)          1.449     7.769    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rst_sync
    SLICE_X56Y105        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    10.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.610    12.640    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/CLK
    SLICE_X56Y105        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[1]/C
                         clock pessimism              1.226    13.866    
                         clock uncertainty           -0.035    13.830    
    SLICE_X56Y105        FDCE (Recov_fdce_C_CLR)     -0.536    13.294    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         13.294    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[0]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.419ns (22.431%)  route 1.449ns (77.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 12.640 - 8.000 ) 
    Source Clock Delay      (SCD):    5.901ns
    Clock Pessimism Removal (CPR):    1.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.733     5.901    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/CLK
    SLICE_X51Y111        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDPE (Prop_fdpe_C_Q)         0.419     6.320 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=23, routed)          1.449     7.769    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rst_sync
    SLICE_X56Y105        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    10.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.610    12.640    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/CLK
    SLICE_X56Y105        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[0]/C
                         clock pessimism              1.226    13.866    
                         clock uncertainty           -0.035    13.830    
    SLICE_X56Y105        FDCE (Recov_fdce_C_CLR)     -0.494    13.336    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         13.336    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.478ns (28.561%)  route 1.196ns (71.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 12.639 - 8.000 ) 
    Source Clock Delay      (SCD):    5.901ns
    Clock Pessimism Removal (CPR):    1.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.733     5.901    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y111        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDPE (Prop_fdpe_C_Q)         0.478     6.379 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.196     7.574    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X57Y108        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    10.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.609    12.639    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X57Y108        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/C
                         clock pessimism              1.226    13.865    
                         clock uncertainty           -0.035    13.829    
    SLICE_X57Y108        FDCE (Recov_fdce_C_CLR)     -0.576    13.253    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         13.253    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.478ns (28.561%)  route 1.196ns (71.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 12.639 - 8.000 ) 
    Source Clock Delay      (SCD):    5.901ns
    Clock Pessimism Removal (CPR):    1.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.733     5.901    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y111        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDPE (Prop_fdpe_C_Q)         0.478     6.379 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.196     7.574    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X57Y108        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    10.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.609    12.639    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X57Y108        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/C
                         clock pessimism              1.226    13.865    
                         clock uncertainty           -0.035    13.829    
    SLICE_X57Y108        FDCE (Recov_fdce_C_CLR)     -0.576    13.253    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                         13.253    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.478ns (28.561%)  route 1.196ns (71.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 12.639 - 8.000 ) 
    Source Clock Delay      (SCD):    5.901ns
    Clock Pessimism Removal (CPR):    1.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.733     5.901    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y111        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDPE (Prop_fdpe_C_Q)         0.478     6.379 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.196     7.574    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X57Y108        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    10.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.609    12.639    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X57Y108        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/C
                         clock pessimism              1.226    13.865    
                         clock uncertainty           -0.035    13.829    
    SLICE_X57Y108        FDCE (Recov_fdce_C_CLR)     -0.576    13.253    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                         13.253    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.478ns (28.561%)  route 1.196ns (71.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 12.639 - 8.000 ) 
    Source Clock Delay      (SCD):    5.901ns
    Clock Pessimism Removal (CPR):    1.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.733     5.901    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y111        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDPE (Prop_fdpe_C_Q)         0.478     6.379 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.196     7.574    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X57Y108        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    10.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.609    12.639    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X57Y108        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]/C
                         clock pessimism              1.226    13.865    
                         clock uncertainty           -0.035    13.829    
    SLICE_X57Y108        FDCE (Recov_fdce_C_CLR)     -0.576    13.253    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]
  -------------------------------------------------------------------
                         required time                         13.253    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.478ns (28.561%)  route 1.196ns (71.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 12.639 - 8.000 ) 
    Source Clock Delay      (SCD):    5.901ns
    Clock Pessimism Removal (CPR):    1.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.733     5.901    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y111        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDPE (Prop_fdpe_C_Q)         0.478     6.379 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.196     7.574    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X57Y108        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    10.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.609    12.639    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X57Y108        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/C
                         clock pessimism              1.226    13.865    
                         clock uncertainty           -0.035    13.829    
    SLICE_X57Y108        FDCE (Recov_fdce_C_CLR)     -0.576    13.253    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                         13.253    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.478ns (28.561%)  route 1.196ns (71.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 12.639 - 8.000 ) 
    Source Clock Delay      (SCD):    5.901ns
    Clock Pessimism Removal (CPR):    1.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.733     5.901    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y111        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDPE (Prop_fdpe_C_Q)         0.478     6.379 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.196     7.574    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X57Y108        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    10.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.609    12.639    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X57Y108        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/C
                         clock pessimism              1.226    13.865    
                         clock uncertainty           -0.035    13.829    
    SLICE_X57Y108        FDCE (Recov_fdce_C_CLR)     -0.576    13.253    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]
  -------------------------------------------------------------------
                         required time                         13.253    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[0]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.419ns (26.760%)  route 1.147ns (73.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 12.639 - 8.000 ) 
    Source Clock Delay      (SCD):    5.901ns
    Clock Pessimism Removal (CPR):    1.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.733     5.901    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/CLK
    SLICE_X51Y111        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDPE (Prop_fdpe_C_Q)         0.419     6.320 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=23, routed)          1.147     7.467    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rst_sync
    SLICE_X53Y105        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    10.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.609    12.639    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/CLK
    SLICE_X53Y105        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[0]/C
                         clock pessimism              1.240    13.879    
                         clock uncertainty           -0.035    13.843    
    SLICE_X53Y105        FDCE (Recov_fdce_C_CLR)     -0.580    13.263    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.263    
                         arrival time                          -7.467    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.419ns (26.760%)  route 1.147ns (73.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 12.639 - 8.000 ) 
    Source Clock Delay      (SCD):    5.901ns
    Clock Pessimism Removal (CPR):    1.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.387     4.071    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.167 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.733     5.901    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/CLK
    SLICE_X51Y111        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDPE (Prop_fdpe_C_Q)         0.419     6.320 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=23, routed)          1.147     7.467    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rst_sync
    SLICE_X53Y105        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    F6                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.322    10.938    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.029 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         1.609    12.639    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/CLK
    SLICE_X53Y105        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[1]/C
                         clock pessimism              1.240    13.879    
                         clock uncertainty           -0.035    13.843    
    SLICE_X53Y105        FDCE (Recov_fdce_C_CLR)     -0.580    13.263    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.263    
                         arrival time                          -7.467    
  -------------------------------------------------------------------
                         slack                                  5.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[12]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.528%)  route 0.232ns (64.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.641     1.582    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/CLK
    SLICE_X51Y111        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDPE (Prop_fdpe_C_Q)         0.128     1.710 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=23, routed)          0.232     1.942    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rst_sync
    SLICE_X56Y109        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.916     2.186    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/CLK
    SLICE_X56Y109        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[12]/C
                         clock pessimism             -0.567     1.619    
    SLICE_X56Y109        FDCE (Remov_fdce_C_CLR)     -0.121     1.498    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[13]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.528%)  route 0.232ns (64.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.641     1.582    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/CLK
    SLICE_X51Y111        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDPE (Prop_fdpe_C_Q)         0.128     1.710 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=23, routed)          0.232     1.942    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rst_sync
    SLICE_X56Y109        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.916     2.186    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/CLK
    SLICE_X56Y109        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[13]/C
                         clock pessimism             -0.567     1.619    
    SLICE_X56Y109        FDCE (Remov_fdce_C_CLR)     -0.121     1.498    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[6]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.528%)  route 0.232ns (64.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.641     1.582    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/CLK
    SLICE_X51Y111        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDPE (Prop_fdpe_C_Q)         0.128     1.710 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=23, routed)          0.232     1.942    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rst_sync
    SLICE_X56Y109        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.916     2.186    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/CLK
    SLICE_X56Y109        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[6]/C
                         clock pessimism             -0.567     1.619    
    SLICE_X56Y109        FDCE (Remov_fdce_C_CLR)     -0.121     1.498    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[7]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.528%)  route 0.232ns (64.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.641     1.582    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/CLK
    SLICE_X51Y111        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDPE (Prop_fdpe_C_Q)         0.128     1.710 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=23, routed)          0.232     1.942    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rst_sync
    SLICE_X56Y109        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.916     2.186    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/CLK
    SLICE_X56Y109        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[7]/C
                         clock pessimism             -0.567     1.619    
    SLICE_X56Y109        FDCE (Remov_fdce_C_CLR)     -0.121     1.498    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rd_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.148ns (37.371%)  route 0.248ns (62.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.641     1.582    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y111        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDPE (Prop_fdpe_C_Q)         0.148     1.730 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.248     1.978    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X55Y106        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.917     2.187    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X55Y106        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.567     1.620    
    SLICE_X55Y106        FDCE (Remov_fdce_C_CLR)     -0.145     1.475    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.148ns (37.371%)  route 0.248ns (62.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.641     1.582    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y111        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDPE (Prop_fdpe_C_Q)         0.148     1.730 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.248     1.978    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X55Y106        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.917     2.187    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X55Y106        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.567     1.620    
    SLICE_X55Y106        FDCE (Remov_fdce_C_CLR)     -0.145     1.475    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.148ns (37.371%)  route 0.248ns (62.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.641     1.582    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y111        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDPE (Prop_fdpe_C_Q)         0.148     1.730 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.248     1.978    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X55Y106        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.917     2.187    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X55Y106        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.567     1.620    
    SLICE_X55Y106        FDCE (Remov_fdce_C_CLR)     -0.145     1.475    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.148ns (37.371%)  route 0.248ns (62.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.641     1.582    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y111        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDPE (Prop_fdpe_C_Q)         0.148     1.730 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.248     1.978    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X55Y106        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.917     2.187    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X55Y106        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/C
                         clock pessimism             -0.567     1.620    
    SLICE_X55Y106        FDCE (Remov_fdce_C_CLR)     -0.145     1.475    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.148ns (37.371%)  route 0.248ns (62.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.641     1.582    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y111        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDPE (Prop_fdpe_C_Q)         0.148     1.730 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.248     1.978    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X55Y106        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.917     2.187    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X55Y106        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/C
                         clock pessimism             -0.567     1.620    
    SLICE_X55Y106        FDCE (Remov_fdce_C_CLR)     -0.145     1.475    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.148ns (37.371%)  route 0.248ns (62.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.474     0.915    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.941 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.641     1.582    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X50Y111        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDPE (Prop_fdpe_C_Q)         0.148     1.730 f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.248     1.978    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X55Y106        FDCE                                         f  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/gt_clkp
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  infra/eth/clkp_buf/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/phy/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/phy/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.509     1.241    infra/eth/phy/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.270 r  infra/eth/phy/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=166, routed)         0.917     2.187    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X55Y106        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/C
                         clock pessimism             -0.567     1.620    
    SLICE_X55Y106        FDCE (Remov_fdce_C_CLR)     -0.145     1.475    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.503    





