<device_list>
     <device name="1GE100-ES1" series="Gemini" family="Gemini" package="F784" pin_count="784" speedgrade="-1" core_voltage="0.8V">
        <resource type="io" num="400" label="I/O"/>
        <resource type="lut" num="45408" label="LUT6s"/>
        <resource type="ff" num="90816" label="FFs"/>
        <resource type="bram" num="176" label="36K BRAMs"/>
        <resource type="dsp" num="176" label="DSPs"/>
        <resource type="carry_length" num="528" label="Carry Length"/>
        <internal type="tag_version" name="v1.6.184"/>
        <internal type="vpr_arch" file="1GE100-ES1/gemini_vpr.xml"/>
        <internal type="device_size" name="castor104x68_heterogeneous"/>
        <internal type="lut_size" num="6"/>
        <internal type="channel_width" num="160"/>
        <internal type="openfpga_arch" file="1GE100-ES1/gemini_openfpga.xml"/>
        <internal type="bitstream_settings" file="1GE100-ES1/bitstream_setting.xml"/>
        <internal type="sim_settings" file="1GE100-ES1/fixed_sim_openfpga.xml"/>
        <internal type="repack_settings" file="1GE100-ES1/fpga_repack_constraints.xml"/>
        <internal type="fabric_key" file=""/>
        <internal type="pinmap_xml" file=""/>
        <internal type="pcf_xml" file="1GE100-ES1/pin_constraints.xml"/>
        <internal type="pinmap_csv" file="1GE100-ES1/Gemini_Pin_Table.csv"/>
        <internal type="pb_pin_fixup" name=""/>
        <internal type="plugin_lib" name="synth-rs"/>
        <internal type="plugin_func" name="synth_rs"/>
        <internal type="technology" name="genesis3"/>
        <internal type="synth_type" name="RS"/>
        <internal type="synth_opts" name=""/>
        <internal type="bitstream_enabled" num="true"/>
        <internal type="pin_constraint_enabled" num="false"/>
        <internal type="vpr_opts" name="--allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra"/>
     </device>
     <device name="1GE124-L" series="Gemini" family="Gemini" package="F784" pin_count="784" speedgrade="-1" core_voltage="0.8V">
        <resource type="io" num="400" label="I/O"/>
        <resource type="lut" num="56448" label="LUT6s"/>
        <resource type="ff" num="112896" label="FFs"/>
        <resource type="bram" num="280" label="36K BRAMs"/>
        <resource type="dsp" num="224" label="DSPs"/>
        <resource type="carry_length" num="672"/>
        <internal type="tag_version" name="v1.6.184"/>
        <internal type="vpr_arch" file="gemini_compact_104x86/gemini_vpr.xml"/>
        <internal type="device_size" name="castor104x86_heterogeneous"/>
        <internal type="lut_size" num="6"/>
        <internal type="channel_width" num="160"/>
        <internal type="openfpga_arch" file="gemini_compact_104x86/gemini_openfpga.xml"/>
        <internal type="bitstream_settings" file="gemini_compact_104x86/bitstream_setting.xml"/>
        <internal type="sim_settings" file="gemini_compact_104x86/fixed_sim_openfpga.xml"/>
        <internal type="repack_settings" file="gemini_compact_104x86/fpga_repack_constraints.xml"/>
        <internal type="fabric_key" file=""/>
        <internal type="pinmap_xml" file=""/>
        <internal type="pcf_xml" file="gemini_compact_104x86/pin_constraints.xml"/>
        <internal type="pinmap_csv" file="gemini_compact_104x86/Gemini_Pin_Table.csv"/>
        <internal type="pb_pin_fixup" name=""/>
        <internal type="plugin_lib" name="synth-rs"/>
        <internal type="plugin_func" name="synth_rs"/>
        <internal type="technology" name="genesis3"/>
        <internal type="synth_type" name="RS"/>
        <internal type="synth_opts" name=""/>
        <internal type="bitstream_enabled" num="false"/>
        <internal type="pin_constraint_enabled" num="false"/>
        <internal type="vpr_opts" name="--allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra"/>
     </device>
     <device name="1GE100" series="Gemini" family="Gemini" package="F784" pin_count="784" speedgrade="-1" core_voltage="0.8V">
        <resource type="io" num="400" label="I/O"/>
        <resource type="lut" num="45408" label="LUT6s"/>
        <resource type="ff" num="90816" label="FFs"/>
        <resource type="bram" num="176" label="36K BRAMs"/>
        <resource type="dsp" num="176" label="DSPs"/>
        <resource type="carry_length" num="528" label="Carry Length"/>
        <internal type="tag_version" name="v1.6.184"/>
        <internal type="vpr_arch" file="gemini_compact_104x68/gemini_vpr.xml"/>
        <internal type="device_size" name="castor104x68_heterogeneous"/>
        <internal type="lut_size" num="6"/>
        <internal type="channel_width" num="160"/>
        <internal type="openfpga_arch" file="gemini_compact_104x68/gemini_openfpga.xml"/>
        <internal type="bitstream_settings" file="gemini_compact_104x68/bitstream_setting.xml"/>
        <internal type="sim_settings" file="gemini_compact_104x68/fixed_sim_openfpga.xml"/>
        <internal type="repack_settings" file="gemini_compact_104x68/fpga_repack_constraints.xml"/>
        <internal type="fabric_key" file=""/>
        <internal type="pinmap_xml" file=""/>
        <internal type="pcf_xml" file="gemini_compact_104x68/pin_constraints.xml"/>
        <internal type="pinmap_csv" file="gemini_compact_104x68/Gemini_Pin_Table.csv"/>
        <internal type="pb_pin_fixup" name=""/>
        <internal type="plugin_lib" name="synth-rs"/>
        <internal type="plugin_func" name="synth_rs"/>
        <internal type="technology" name="genesis3"/>
        <internal type="synth_type" name="RS"/>
        <internal type="synth_opts" name=""/>
        <internal type="bitstream_enabled" num="false"/>
        <internal type="pin_constraint_enabled" num="false"/>
        <internal type="vpr_opts" name="--allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra"/>
     </device>
     <device name="1GE3" series="Gemini" family="Gemini" package="F784" pin_count="1000" speedgrade="-1" core_voltage="0.8V">
        <resource type="io" num="400" label="I/O"/>
        <resource type="lut" num="3264" label="LUT6s"/>
        <resource type="ff" num="6528" label="FFs"/>
        <resource type="bram" num="12" label="36K BRAMs"/>
        <resource type="dsp" num="16" label="DSPs"/>
        <resource type="carry_length" num="192"/>
        <internal type="vpr_arch" file="gemini_100K/gemini_vpr.xml"/>
        <internal type="device_size" name="21x24"/>]
        <internal type="lut_size" num="6"/>
        <internal type="channel_width" num="192"/>
        <internal type="openfpga_arch" file="gemini_100K/gemini_openfpga.xml"/>
        <internal type="bitstream_settings" file="gemini_100K/bitstream_annotation.xml"/>
        <internal type="sim_settings" file="gemini_100K/fixed_sim_openfpga.xml"/>
        <internal type="repack_settings" file="gemini_100K/repack_design_constraint.xml"/>
        <internal type="pinmap_xml" file=""/>
        <internal type="pinmap_csv" file="gemini_100K/Gemini_Pin_Table.csv"/>
        <internal type="plugin_lib" name="synth-rs"/>
        <internal type="plugin_func" name="synth_rs"/>
        <internal type="technology" name="genesis"/>
        <internal type="synth_type" name="RS"/>
        <internal type="synth_opts" name=""/>
        <internal type="bitstream_enabled" num="false"/>
        <internal type="pin_constraint_enabled" num="false"/>
        <internal type="vpr_opts" name="--allow_dangling_combinational_nodes on"/>
     </device>
     <device name="1VE3" series="Gemini" family="Gemini" package="F784" pin_count="1000" speedgrade="-1" core_voltage="0.8V">
        <resource type="io" num="400" label="I/O"/>
        <resource type="lut" num="2520" label="LUT6s"/>
        <resource type="ff" num="5040" label="FFs"/>
        <resource type="bram" num="14" label="36K BRAMs"/>
        <resource type="dsp" num="14" label="DSPs"/>
        <resource type="carry_length" num="160"/>
        <internal type="vpr_arch" file="gemini_compact_21x24/gemini_vpr.xml"/>
        <internal type="device_size" name="21x23"/>]
        <internal type="lut_size" num="6"/>
        <internal type="channel_width" num="160"/>
        <internal type="openfpga_arch" file="gemini_compact_21x24/gemini_openfpga.xml"/>
        <internal type="bitstream_settings" file="gemini_compact_21x24/bitstream_annotation.xml"/>
        <internal type="sim_settings" file="gemini_compact_21x24/fixed_sim_openfpga.xml"/>
        <internal type="repack_settings" file="gemini_compact_21x24/repack_design_constraint.xml"/>
        <internal type="fabric_key" file=""/>
        <internal type="pinmap_xml" file=""/>
        <internal type="pinmap_csv" file="gemini_compact_21x24/Gemini_Pin_Table.csv"/>
        <internal type="pb_pin_fixup" name=""/>
        <internal type="plugin_lib" name="synth-rs"/>
        <internal type="plugin_func" name="synth_rs"/>
        <internal type="technology" name="genesis3"/>
        <internal type="synth_type" name="RS"/>
        <internal type="synth_opts" name=""/>
        <internal type="bitstream_enabled" num="false"/>
        <internal type="pin_constraint_enabled" num="false"/>
        <internal type="vpr_opts" name="--allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra"/>
     </device>
     <device name="1VG50" series="Virgo" family="Gemini" package="TBD" pin_count="TBD" speedgrade="-1" core_voltage="0.8V">
        <resource type="io" num="260" label="I/O"/>
        <resource type="lut" num="25600" label="LUT6s"/>
        <resource type="ff" num="51200" label="FFs"/>
        <resource type="bram" num="56" label="36K BRAMs"/>
        <resource type="dsp" num="56" label="DSPs"/>
        <resource type="carry_length" num="336"/>
        <internal type="tag_version" name="v1.6.184"/>
        <internal type="vpr_arch" file="gemini_compact_62x44/gemini_vpr.xml"/>
        <internal type="device_size" name="castor62x44_heterogeneous"/>
        <internal type="lut_size" num="6"/>
        <internal type="channel_width" num="160"/>
        <internal type="openfpga_arch" file="gemini_compact_62x44/gemini_openfpga.xml"/>
        <internal type="bitstream_settings" file="gemini_compact_62x44/bitstream_setting.xml"/>
        <internal type="sim_settings" file="gemini_compact_62x44/fixed_sim_openfpga.xml"/>
        <internal type="repack_settings" file="gemini_compact_62x44/fpga_repack_constraints.xml"/>
        <internal type="fabric_key" file=""/>
        <internal type="pinmap_xml" file=""/>
        <internal type="pcf_xml" file="gemini_compact_62x44/pin_constraints.xml"/>
        <internal type="pinmap_csv" file="gemini_compact_62x44/Gemini_Pin_Table.csv"/>
        <internal type="pb_pin_fixup" name=""/>
        <internal type="plugin_lib" name="synth-rs"/>
        <internal type="plugin_func" name="synth_rs"/>
        <internal type="technology" name="genesis3"/>
        <internal type="synth_type" name="RS"/>
        <internal type="synth_opts" name=""/>
        <internal type="bitstream_enabled" num="false"/>
        <internal type="pin_constraint_enabled" num="true"/>
        <internal type="vpr_opts" name="--allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra"/>
     </device>
     <device name="1GE75" series="Gemini" family="Gemini" package="F784" pin_count="784" speedgrade="-1" core_voltage="0.8V">
        <resource type="io" num="400" label="I/O"/>
        <resource type="lut" num="34848" label="LUT6s"/>
        <resource type="ff" num="69696" label="FFs"/>
        <resource type="bram" num="154" label="36K BRAMs"/>
        <resource type="dsp" num="154" label="DSPs"/>
        <resource type="carry_length" num="528"/>
        <internal type="tag_version" name="v1.6.184"/>
        <internal type="vpr_arch" file="gemini_compact_82x68/gemini_vpr.xml"/>
        <internal type="device_size" name="castor82x68_heterogeneous"/>
        <internal type="lut_size" num="6"/>
        <internal type="channel_width" num="160"/>
        <internal type="openfpga_arch" file="gemini_compact_82x68/gemini_openfpga.xml"/>
        <internal type="bitstream_settings" file="gemini_compact_82x68/bitstream_setting.xml"/>
        <internal type="sim_settings" file="gemini_compact_82x68/fixed_sim_openfpga.xml"/>
        <internal type="repack_settings" file="gemini_compact_82x68/fpga_repack_constraints.xml"/>
        <internal type="fabric_key" file="gemini_compact_82x68/fabric_key.xml"/>
        <internal type="pinmap_xml" file=""/>
        <internal type="pcf_xml" file="gemini_compact_82x68/pin_constraints.xml"/>
        <internal type="pinmap_csv" file="gemini_compact_82x68/Gemini_Pin_Table.csv"/>
        <internal type="pb_pin_fixup" name=""/>
        <internal type="plugin_lib" name="synth-rs"/>
        <internal type="plugin_func" name="synth_rs"/>
        <internal type="technology" name="genesis3"/>
        <internal type="synth_type" name="RS"/>
        <internal type="synth_opts" name=""/>
        <internal type="bitstream_enabled" num="false"/>
        <internal type="pin_constraint_enabled" num="false"/>
        <internal type="vpr_opts" name="--allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra"/>
     </device>
     <device name="GEMINI_COMPACT_82x68" series="Gemini" family="Gemini" package="F784" pin_count="784" speedgrade="-1" core_voltage="0.8V">
        <resource type="io" num="400"/>
        <resource type="lut" num="34848"/>
        <resource type="ff" num="69696"/>
        <resource type="bram" num="154"/>
        <resource type="dsp" num="154"/>
        <resource type="carry_length" num="528"/>
        <internal type="tag_version" name="v1.6.184"/>
        <internal type="vpr_arch" file="gemini_compact_104x68/gemini_vpr.xml"/>
        <internal type="device_size" name="castor104x68_heterogeneous"/>
        <internal type="lut_size" num="6"/>
        <internal type="channel_width" num="160"/>
        <internal type="openfpga_arch" file="gemini_compact_104x68/gemini_openfpga.xml"/>
        <internal type="bitstream_settings" file="gemini_compact_104x68/bitstream_setting.xml"/>
        <internal type="sim_settings" file="gemini_compact_104x68/fixed_sim_openfpga.xml"/>
        <internal type="repack_settings" file="gemini_compact_104x68/fpga_repack_constraints.xml"/>
        <internal type="fabric_key" file=""/>
        <internal type="pinmap_xml" file=""/>
        <internal type="pcf_xml" file="gemini_compact_104x68/pin_constraints.xml"/>
        <internal type="pinmap_csv" file="gemini_compact_104x68/Gemini_Pin_Table.csv"/>
        <internal type="pb_pin_fixup" name=""/>
        <internal type="plugin_lib" name="synth-rs"/>
        <internal type="plugin_func" name="synth_rs"/>
        <internal type="technology" name="genesis3"/>
        <internal type="synth_type" name="RS"/>
        <internal type="synth_opts" name=""/>
        <internal type="bitstream_enabled" num="false"/>
        <internal type="pin_constraint_enabled" num="false"/>
        <internal type="vpr_opts" name="--allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra"/>
     </device>
     <device name="1GVTC" series="Virgo" family="Gemini" package="F484A" pin_count="272" speedgrade="-1" core_voltage="0.8V">
        <resource type="io" num="240" label="I/O"/>
        <resource type="lut" num="17472" label="LUT6s"/>
        <resource type="ff" num="34944" label="FFs"/>
        <resource type="bram" num="84" label="36K BRAMs"/>
        <resource type="dsp" num="84" label="DSPs"/>
        <resource type="carry_length" num="336"/>
        <internal type="tag_version" name="v1.6.204"/>
        <internal type="vpr_arch" file="gemini_compact_62x44/gemini_vpr.xml"/>
        <internal type="device_size" name="castor62x44_heterogeneous"/>
        <internal type="lut_size" num="6"/>
        <internal type="channel_width" num="160"/>
        <internal type="openfpga_arch" file="gemini_compact_62x44/gemini_openfpga.xml"/>
        <internal type="bitstream_settings" file="gemini_compact_62x44/bitstream_setting.xml"/>
        <internal type="sim_settings" file="gemini_compact_62x44/fixed_sim_openfpga.xml"/>
        <internal type="repack_settings" file="gemini_compact_62x44/fpga_repack_constraints.xml"/>
        <internal type="fabric_key" file=""/>
        <internal type="pinmap_xml" file=""/>
        <internal type="pcf_xml" file="gemini_compact_62x44/pin_constraints.xml"/>
        <internal type="pinmap_csv" file="gemini_compact_62x44/Virgo_Pin_Table.csv"/>
        <internal type="pb_pin_fixup" name=""/>
        <internal type="plugin_lib" name="synth-rs"/>
        <internal type="plugin_func" name="synth_rs"/>
        <internal type="technology" name="genesis3"/>
        <internal type="synth_type" name="RS"/>
        <internal type="synth_opts" name=""/>
        <internal type="bitstream_enabled" num="false"/>
        <internal type="pin_constraint_enabled" num="false"/>
        <internal type="vpr_opts" name="--allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra"/>
     </device>
     <device name="GEMINI_COMPACT_104x68" series="Gemini" family="Gemini" package="F784" pin_count="784" speedgrade="-1" core_voltage="0.8V">
        <resource type="io" num="400" label="I/O"/>
        <resource type="lut" num="45408" label="LUT6s"/>
        <resource type="ff" num="90816" label="FFs"/>
        <resource type="bram" num="176" label="36K BRAMs"/>
        <resource type="dsp" num="176" label="DSPs"/>
        <resource type="carry_length" num="528"/>
        <internal type="tag_version" name="v1.6.184"/>
        <internal type="vpr_arch" file="gemini_compact_104x68/gemini_vpr.xml"/>
        <internal type="device_size" name="castor104x68_heterogeneous"/>
        <internal type="lut_size" num="6"/>
        <internal type="channel_width" num="160"/>
        <internal type="openfpga_arch" file="gemini_compact_104x68/gemini_openfpga.xml"/>
        <internal type="bitstream_settings" file="gemini_compact_104x68/bitstream_setting.xml"/>
        <internal type="sim_settings" file="gemini_compact_104x68/fixed_sim_openfpga.xml"/>
        <internal type="repack_settings" file="gemini_compact_104x68/fpga_repack_constraints.xml"/>
        <internal type="fabric_key" file=""/>
        <internal type="pinmap_xml" file=""/>
        <internal type="pcf_xml" file="gemini_compact_104x68/pin_constraints.xml"/>
        <internal type="pinmap_csv" file="gemini_compact_104x68/Gemini_Pin_Table.csv"/>
        <internal type="pb_pin_fixup" name=""/>
        <internal type="plugin_lib" name="synth-rs"/>
        <internal type="plugin_func" name="synth_rs"/>
        <internal type="technology" name="genesis3"/>
        <internal type="synth_type" name="RS"/>
        <internal type="synth_opts" name=""/>
        <internal type="bitstream_enabled" num="true"/>
        <internal type="pin_constraint_enabled" num="false"/>
        <internal type="vpr_opts" name="--allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra"/>
     </device>
     <device name="GEMINI_COMPACT_104x86" series="Gemini" family="Gemini" package="F784" pin_count="784" speedgrade="-1" core_voltage="0.8V">
        <resource type="io" num="400" label="I/O"/>
        <resource type="lut" num="56448" label="LUT6s"/>
        <resource type="ff" num="112896" label="FFs"/>
        <resource type="bram" num="280" label="36K BRAMs"/>
        <resource type="dsp" num="224" label="DSPs"/>
        <resource type="carry_length" num="672"/>
        <internal type="tag_version" name="v1.6.184"/>
        <internal type="vpr_arch" file="gemini_compact_104x86/gemini_vpr.xml"/>
        <internal type="device_size" name="castor104x86_heterogeneous"/>
        <internal type="lut_size" num="6"/>
        <internal type="channel_width" num="160"/>
        <internal type="openfpga_arch" file="gemini_compact_104x86/gemini_openfpga.xml"/>
        <internal type="bitstream_settings" file="gemini_compact_104x86/bitstream_setting.xml"/>
        <internal type="sim_settings" file="gemini_compact_104x86/fixed_sim_openfpga.xml"/>
        <internal type="repack_settings" file="gemini_compact_104x86/fpga_repack_constraints.xml"/>
        <internal type="fabric_key" file=""/>
        <internal type="pinmap_xml" file=""/>
        <internal type="pcf_xml" file="gemini_compact_104x86/pin_constraints.xml"/>
        <internal type="pinmap_csv" file="gemini_compact_104x86/Gemini_Pin_Table.csv"/>
        <internal type="pb_pin_fixup" name=""/>
        <internal type="plugin_lib" name="synth-rs"/>
        <internal type="plugin_func" name="synth_rs"/>
        <internal type="technology" name="genesis3"/>
        <internal type="synth_type" name="RS"/>
        <internal type="synth_opts" name=""/>
        <internal type="bitstream_enabled" num="false"/>
        <internal type="pin_constraint_enabled" num="false"/>
        <internal type="vpr_opts" name="--allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra"/>
     </device>
     <device name="GEMINI_COMPACT_62x44" series="Gemini" family="Gemini" package="F784" pin_count="784" speedgrade="-1" core_voltage="0.8V">
        <resource type="io" num="400"/>
        <resource type="lut" num="34848"/>
        <resource type="ff" num="69696"/>
        <resource type="bram" num="154"/>
        <resource type="dsp" num="154"/>
        <resource type="carry_length" num="336"/>
        <internal type="tag_version" name="v1.6.184"/>
        <internal type="vpr_arch" file="gemini_compact_62x44/gemini_vpr.xml"/>
        <internal type="device_size" name="castor62x44_heterogeneous"/>
        <internal type="lut_size" num="6"/>
        <internal type="channel_width" num="160"/>
        <internal type="openfpga_arch" file="gemini_compact_62x44/gemini_openfpga.xml"/>
        <internal type="bitstream_settings" file="gemini_compact_62x44/bitstream_setting.xml"/>
        <internal type="sim_settings" file="gemini_compact_62x44/fixed_sim_openfpga.xml"/>
        <internal type="repack_settings" file="gemini_compact_62x44/fpga_repack_constraints.xml"/>
        <internal type="fabric_key" file=""/>
        <internal type="pinmap_xml" file=""/>
        <internal type="pcf_xml" file="gemini_compact_62x44/pin_constraints.xml"/>
        <internal type="pinmap_csv" file="gemini_compact_62x44/Gemini_Pin_Table.csv"/>
        <internal type="pb_pin_fixup" name=""/>
        <internal type="plugin_lib" name="synth-rs"/>
        <internal type="plugin_func" name="synth_rs"/>
        <internal type="technology" name="genesis3"/>
        <internal type="synth_type" name="RS"/>
        <internal type="synth_opts" name=""/>
        <internal type="bitstream_enabled" num="false"/>
        <internal type="pin_constraint_enabled" num="true"/>
        <internal type="vpr_opts" name="--allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra"/>
     </device>
     <device name="GEMINI_COMPACT_10x8" series="Gemini" family="Gemini" package="F784" pin_count="784" speedgrade="-1" core_voltage="0.8V">
        <resource type="io" num="400"/>
        <resource type="lut" num="34848"/>
        <resource type="ff" num="69696"/>
        <resource type="bram" num="154"/>
        <resource type="dsp" num="154"/>
        <resource type="carry_length" num="48"/>
        <internal type="tag_version" name="v1.6.184"/>
        <internal type="vpr_arch" file="gemini_compact_10x8/gemini_vpr.xml"/>
        <internal type="device_size" name="castor10x8_heterogeneous"/>
        <internal type="lut_size" num="6"/>
        <internal type="channel_width" num="160"/>
        <internal type="openfpga_arch" file="gemini_compact_10x8/gemini_openfpga.xml"/>
        <internal type="bitstream_settings" file="gemini_compact_10x8/bitstream_setting.xml"/>
        <internal type="sim_settings" file="gemini_compact_10x8/fixed_sim_openfpga.xml"/>
        <internal type="repack_settings" file="gemini_compact_10x8/fpga_repack_constraints.xml"/>
        <internal type="fabric_key" file=""/>
        <internal type="pinmap_xml" file=""/>
        <internal type="pcf_xml" file="gemini_compact_10x8/pin_constraints.xml"/>
        <internal type="pinmap_csv" file="gemini_compact_10x8/Virgo_Pin_Table.csv"/>
        <internal type="pb_pin_fixup" name=""/>
        <internal type="plugin_lib" name="synth-rs"/>
        <internal type="plugin_func" name="synth_rs"/>
        <internal type="technology" name="genesis3"/>
        <internal type="synth_type" name="RS"/>
        <internal type="synth_opts" name=""/>
        <internal type="bitstream_enabled" num="false"/>
        <internal type="pin_constraint_enabled" num="false"/>
        <internal type="vpr_opts" name="--allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra"/>
     </device>
    <device name="GEMINI_LEGACY" series="Gemini" family="Gemini" package="FG676" pin_count="525" speedgrade="1" core_voltage="0.8V">
        <resource type="io" num="525"/>
        <resource type="lut" num="100000"/>
        <resource type="ff" num="200000"/>
        <resource type="bram" num="312"/>
        <resource type="dsp" num="312"/>
        <resource type="carry_length" num="600"/>
        <internal type="vpr_arch" file="gemini_legacy/gemini_vpr.xml"/>
        <internal type="device_size" name="104x75"/>]
        <internal type="lut_size" num="6"/>
        <internal type="channel_width" num="200"/>
        <internal type="openfpga_arch" file="gemini_legacy/gemini_openfpga.xml"/>
        <internal type="bitstream_settings" file="gemini_legacy/bitstream_annotation.xml"/>
        <internal type="sim_settings" file="gemini_legacy/fixed_sim_openfpga.xml"/>
        <internal type="repack_settings" file="gemini_legacy/repack_design_constraint.xml"/>
        <internal type="pinmap_xml" file=""/>
        <internal type="pinmap_csv" file="gemini_legacy/Gemini_Pin_Table.csv"/>
        <internal type="plugin_lib" name="synth-rs"/>
        <internal type="plugin_func" name="synth_rs"/>
        <internal type="technology" name="genesis"/>
        <internal type="synth_type" name="RS"/>
        <internal type="synth_opts" name=""/>
        <internal type="bitstream_enabled" num="false"/>
        <internal type="pin_constraint_enabled" num="false"/>
        <internal type="vpr_opts" name="--allow_dangling_combinational_nodes on"/>
    </device>
    <device name="GEMINI_LEGACY_12x12" series="Gemini" family="Gemini" package="FG676" pin_count="525" speedgrade="1" core_voltage="0.8V">
        <resource type="io" num="525"/>
        <resource type="lut" num="100000"/>
        <resource type="ff" num="200000"/>
        <resource type="bram" num="312"/>
        <resource type="dsp" num="312"/>
        <resource type="carry_length" num="96"/>
        <internal type="vpr_arch" file="gemini_legacy/gemini_vpr.xml"/>
        <internal type="device_size" name="12x12"/>]
        <internal type="lut_size" num="6"/>
        <internal type="channel_width" num="200"/>
        <internal type="openfpga_arch" file="gemini_legacy/gemini_openfpga.xml"/>
        <internal type="bitstream_settings" file="gemini_legacy/bitstream_annotation.xml"/>
        <internal type="sim_settings" file="gemini_legacy/fixed_sim_openfpga.xml"/>
        <internal type="repack_settings" file="gemini_legacy/repack_design_constraint.xml"/>
        <internal type="pinmap_xml" file=""/>
        <internal type="pinmap_csv" file="gemini_legacy/Gemini_Pin_Table.csv"/>
        <internal type="plugin_lib" name="synth-rs"/>
        <internal type="plugin_func" name="synth_rs"/>
        <internal type="technology" name="genesis"/>
        <internal type="synth_type" name="RS"/>
        <internal type="synth_opts" name=""/>
        <internal type="bitstream_enabled" num="false"/>
        <internal type="pin_constraint_enabled" num="false"/>
        <internal type="vpr_opts" name="--allow_dangling_combinational_nodes on"/>
    </device>
    <device name="MPW1" series="Gemini" family="TestChip" package="SBG484" pin_count="44" speedgrade="1" core_voltage="0.8V">
        <resource type="io" num="44"/>
        <resource type="lut" num="160"/>
        <resource type="ff" num="320"/>
        <resource type="bram" num="0"/>
        <resource type="dsp" num="0"/>
        <resource type="carry_length" num="32"/>
        <internal type="vpr_arch" file="mpw1/TSMC22nm_vpr.xml"/>
        <internal type="openfpga_arch" file="mpw1/TSMC22nm_openfpga.xml"/>
        <internal type="bitstream_settings" file="mpw1/bitstream_annotation_empty.xml"/>
        <internal type="sim_settings" file="mpw1/fixed_sim_openfpga.xml"/>
        <internal type="repack_settings" file="mpw1/repack_design_constraint.xml"/>
        <internal type="pinmap_xml" file="mpw1/pinmap_qlf_k6n10_tsmc22.xml"/>
        <internal type="pinmap_csv" file="mpw1/pinmap_qlf_k6n10_tsmc22.csv"/>
        <internal type="plugin_lib" name="ql-qlf"/>
        <internal type="plugin_func" name="synth_ql"/>
        <internal type="technology" name="qlf_k6n10f"/>
        <internal type="synth_type" name="QL"/>
        <internal type="bitstream_enabled" num="false"/>
        <internal type="pin_constraint_enabled" num="false"/>
        <internal type="synth_opts" name="-no_dsp -no_bram -no_adder"/>
    </device>

    <device name="GEMINI" series="Gemini" family="Gemini" package="F784" pin_count="784" speedgrade="-1" core_voltage="0.8V">
        <resource type="io" num="400"/>
        <resource type="lut" num="34848"/>
        <resource type="ff" num="69696"/>
        <resource type="bram" num="154"/>
        <resource type="dsp" num="154"/>
        <resource type="carry_length" num="528"/>
        <internal type="vpr_arch" file="gemini/gemini_vpr.xml"/>
        <internal type="device_size" name="castor82x68_heterogeneous"/>
        <internal type="lut_size" num="6"/>
        <internal type="channel_width" num="192"/>
        <internal type="openfpga_arch" file="gemini/gemini_openfpga.xml"/>
        <internal type="bitstream_settings" file="gemini/bitstream_setting.xml"/>
        <internal type="sim_settings" file="gemini/fixed_sim_openfpga.xml"/>
        <internal type="repack_settings" file="gemini/fpga_repack_constraints.xml"/>
        <internal type="fabric_key" file="gemini/fabric_key.xml"/>
        <internal type="pinmap_xml" file=""/>
        <internal type="pinmap_csv" file="gemini/Gemini_Pin_Table.csv"/>
        <internal type="pb_pin_fixup" name="pb_pin_fixup"/>
        <internal type="plugin_lib" name="synth-rs"/>
        <internal type="plugin_func" name="synth_rs"/>
        <internal type="technology" name="genesis2"/>
        <internal type="synth_type" name="RS"/>
        <internal type="synth_opts" name=""/>
        <internal type="bitstream_enabled" num="false"/>
        <internal type="pin_constraint_enabled" num="true"/>
        <internal type="vpr_opts" name="--allow_dangling_combinational_nodes on"/>
    </device>
    <device name="GEMINI_10x8" series="Gemini" family="Gemini" package="FG676" pin_count="525" speedgrade="1" core_voltage="0.8V">
        <resource type="io" num="525"/>
        <resource type="lut" num="100000"/>
        <resource type="ff" num="200000"/>
        <resource type="bram" num="312"/>
        <resource type="dsp" num="312"/>
        <resource type="carry_length" num="48"/>
        <internal type="vpr_arch" file="gemini_10x8/gemini_vpr.xml"/>
        <internal type="device_size" name="castor10x8_heterogeneous"/>
        <internal type="lut_size" num="6"/>
        <internal type="channel_width" num="192"/>
        <internal type="openfpga_arch" file="gemini_10x8/gemini_openfpga.xml"/>
        <internal type="bitstream_settings" file="gemini_10x8/bitstream_setting.xml"/>
        <internal type="sim_settings" file="gemini_10x8/fixed_sim_openfpga.xml"/>
        <internal type="repack_settings" file="gemini_10x8/fpga_repack_constraints.xml"/>
        <internal type="fabric_key" file="gemini_10x8/fabric_key.xml"/>
        <internal type="pinmap_xml" file=""/>
        <internal type="pinmap_csv" file="gemini/Gemini_Pin_Table.csv"/>
        <internal type="pb_pin_fixup" name="pb_pin_fixup"/>
        <internal type="plugin_lib" name="synth-rs"/>
        <internal type="plugin_func" name="synth_rs"/>
        <internal type="technology" name="genesis2"/>
        <internal type="synth_type" name="RS"/>
        <internal type="synth_opts" name=""/>
        <internal type="bitstream_enabled" num="false"/>
        <internal type="pin_constraint_enabled" num="false"/>
        <internal type="vpr_opts" name="--allow_dangling_combinational_nodes on"/>
    </device>
    <device name="GEMINI_4x4" series="Gemini" family="Gemini" package="FG676" pin_count="525" speedgrade="1" core_voltage="0.8V">
        <resource type="io" num="525"/>
        <resource type="lut" num="100000"/>
        <resource type="ff" num="200000"/>
        <resource type="bram" num="312"/>
        <resource type="dsp" num="312"/>
        <resource type="carry_length" num="32"/>
        <internal type="vpr_arch" file="gemini/gemini_vpr.xml"/>
        <internal type="device_size" name="castor4x4_homogeneous"/>
        <internal type="lut_size" num="6"/>
        <internal type="channel_width" num="192"/>
        <internal type="openfpga_arch" file="gemini_4x4/gemini_openfpga.xml"/>
        <internal type="bitstream_settings" file="gemini_4x4/bitstream_setting.xml"/>
        <internal type="sim_settings" file="gemini_4x4/fixed_sim_openfpga.xml"/>
        <internal type="repack_settings" file="gemini_4x4/fpga_repack_constraints.xml"/>
        <internal type="fabric_key" file="gemini_4x4/fabric_key.xml"/>
        <internal type="pinmap_xml" file=""/>
        <internal type="pcf_xml" file="gemini_4x4/pin_constraints.xml"/>
        <internal type="pinmap_csv" file="gemini/Gemini_Pin_Table.csv"/>
        <internal type="pb_pin_fixup" name="pb_pin_fixup"/>
        <internal type="plugin_lib" name="synth-rs"/>
        <internal type="plugin_func" name="synth_rs"/>
        <internal type="technology" name="genesis2"/>
        <internal type="synth_type" name="RS"/>
        <internal type="synth_opts" name="-carry no -no_dsp -no_bram"/>
        <internal type="bitstream_enabled" num="false"/>
        <internal type="pin_constraint_enabled" num="false"/>
        <internal type="vpr_opts" name="--allow_dangling_combinational_nodes on"/>
    </device>  
    <device name="1OR250" series="Gemini" family="Gemini" package="TBD" pin_count="TBD" speedgrade="-1" core_voltage="0.8V">
        <resource type="io" num="360"/>
        <resource type="lut" num="159264"/>
        <resource type="ff" num="318528"/>
        <resource type="bram" num="588"/>
        <resource type="dsp" num="588"/>
        <resource type="carry_length" num="1008"/>
        <internal type="vpr_arch" file="gemini_compact_188x128/gemini_vpr.xml"/>
        <internal type="device_size" name="castor188x128_heterogeneous"/>
        <internal type="lut_size" num="6"/>
        <internal type="channel_width" num="160"/>
        <internal type="openfpga_arch" file="gemini_compact_188x128/gemini_openfpga.xml"/>
        <internal type="bitstream_settings" file="gemini_compact_188x128/bitstream_setting.xml"/>
        <internal type="sim_settings" file="gemini_compact_188x128/fixed_sim_openfpga.xml"/>
        <internal type="repack_settings" file="gemini_compact_188x128/fpga_repack_constraints.xml"/>
        <internal type="fabric_key" file=""/>
        <internal type="pinmap_xml" file=""/>
        <internal type="pcf_xml" file="gemini_compact_188x128/pin_constraints.xml"/>
        <internal type="pinmap_csv" file="gemini_compact_188x128/Virgo_Pin_Table.csv"/>
        <internal type="pb_pin_fixup" name=""/>
        <internal type="plugin_lib" name="synth-rs"/>
        <internal type="plugin_func" name="synth_rs"/>
        <internal type="technology" name="genesis3"/>
        <internal type="synth_type" name="RS"/>
        <internal type="synth_opts" name=""/>
        <internal type="bitstream_enabled" num="false"/>
        <internal type="pin_constraint_enabled" num="false"/>
        <internal type="vpr_opts" name="--allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra"/>
    </device>  
    <device name="1LY500" series="Gemini" family="Gemini" package="TBD" pin_count="TBD" speedgrade="-1" core_voltage="0.8V">
        <resource type="io" num="480"/>
        <resource type="lut" num="322560"/>
        <resource type="ff" num="645120"/>
        <resource type="bram" num="1320"/>
        <resource type="dsp" num="1080"/>
        <resource type="carry_length" num="1440"/>
        <internal type="vpr_arch" file="gemini_compact_266x182/gemini_vpr.xml"/>
        <internal type="device_size" name="castor266x182_heterogeneous"/>
        <internal type="lut_size" num="6"/>
        <internal type="channel_width" num="160"/>
        <internal type="openfpga_arch" file="gemini_compact_266x182/gemini_openfpga.xml"/>
        <internal type="bitstream_settings" file="gemini_compact_266x182/bitstream_setting.xml"/>
        <internal type="sim_settings" file="gemini_compact_266x182/fixed_sim_openfpga.xml"/>
        <internal type="repack_settings" file="gemini_compact_266x182/fpga_repack_constraints.xml"/>
        <internal type="fabric_key" file=""/>
        <internal type="pinmap_xml" file=""/>
        <internal type="pcf_xml" file="gemini_compact_266x182/pin_constraints.xml"/>
        <internal type="pinmap_csv" file="gemini_compact_266x182/Virgo_Pin_Table.csv"/>
        <internal type="pb_pin_fixup" name=""/>
        <internal type="plugin_lib" name="synth-rs"/>
        <internal type="plugin_func" name="synth_rs"/>
        <internal type="technology" name="genesis3"/>
        <internal type="synth_type" name="RS"/>
        <internal type="synth_opts" name=""/>
        <internal type="bitstream_enabled" num="false"/>
        <internal type="pin_constraint_enabled" num="false"/>
        <internal type="vpr_opts" name="--allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra"/>
    </device>  
    <device name="1LY750" series="Gemini" family="Gemini" package="TBD" pin_count="TBD" speedgrade="-1" core_voltage="0.8V">
        <resource type="io" num="600"/>
        <resource type="lut" num="466560"/>
        <resource type="ff" num="933120"/>
        <resource type="bram" num="1872"/>
        <resource type="dsp" num="1584"/>
        <resource type="carry_length" num="1728"/>
        <internal type="vpr_arch" file="gemini_compact_320x218/gemini_vpr.xml"/>
        <internal type="device_size" name="castor320x218_heterogeneous"/>
        <internal type="lut_size" num="6"/>
        <internal type="channel_width" num="160"/>
        <internal type="openfpga_arch" file="gemini_compact_320x218/gemini_openfpga.xml"/>
        <internal type="bitstream_settings" file="gemini_compact_320x218/bitstream_setting.xml"/>
        <internal type="sim_settings" file="gemini_compact_320x218/fixed_sim_openfpga.xml"/>
        <internal type="repack_settings" file="gemini_compact_320x218/fpga_repack_constraints.xml"/>
        <internal type="fabric_key" file=""/>
        <internal type="pinmap_xml" file=""/>
        <internal type="pcf_xml" file="gemini_compact_320x218/pin_constraints.xml"/>
        <internal type="pinmap_csv" file="gemini_compact_320x218/Virgo_Pin_Table.csv"/>
        <internal type="pb_pin_fixup" name=""/>
        <internal type="plugin_lib" name="synth-rs"/>
        <internal type="plugin_func" name="synth_rs"/>
        <internal type="technology" name="genesis3"/>
        <internal type="synth_type" name="RS"/>
        <internal type="synth_opts" name=""/>
        <internal type="bitstream_enabled" num="false"/>
        <internal type="pin_constraint_enabled" num="false"/>
        <internal type="vpr_opts" name="--allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra"/>
    </device>  
 </device_list>
 
