$comment
	File created using the following command:
		vcd file LAB304.msim.vcd -direction
$end
$date
	Thu Aug 31 14:17:29 2017
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module LAB304_vlg_vec_tst $end
$var reg 1 ! Clk $end
$var reg 1 " D $end
$var wire 1 # Qa $end
$var wire 1 $ Qb $end
$var wire 1 % Qc $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - D~combout $end
$var wire 1 . Clk~combout $end
$var wire 1 / Clk~clkctrl_outclk $end
$var wire 1 0 M0|Q~combout $end
$var wire 1 1 M1|Q~feeder_combout $end
$var wire 1 2 M1|Q~regout $end
$var wire 1 3 M2|Q~feeder_combout $end
$var wire 1 4 M2|Q~regout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
x#
0$
0%
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
x0
01
02
03
04
$end
#80000
1"
1-
0&
13
11
#100000
1!
1.
1/
1&
10
1#
12
1$
#120000
0"
0-
0&
03
01
00
0#
#140000
1"
1-
1&
13
11
10
1#
#180000
0"
0-
0&
03
01
00
0#
#220000
0!
0.
0/
1&
#240000
1"
1-
0&
13
11
#280000
0"
0-
1&
03
01
#300000
1"
1-
0&
13
11
#320000
0"
0-
1&
03
01
#340000
1!
1.
1/
0&
02
0$
#360000
1"
1-
1&
13
11
10
1#
#400000
0"
0-
0&
03
01
00
0#
#440000
1"
1-
1&
13
11
10
1#
#460000
0!
0.
0/
0&
14
1%
#500000
0"
0-
1&
03
01
#1000000
