INFO: [VRFC 10-163] Analyzing VHDL file "E:/TUK_Summer2023/Sep 08_2023/Vhdl_eduvance/lab7_counters_and_clock_dividers/lab7_counters_and_clock_dividers.srcs/sim_1/new/counter_and_clock_divider_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_and_clock_divider_TB'
