Return-Path: <devicetree+bounces-297338-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id 4KAyM+ZvBWoTXAIAu9opvQ
	(envelope-from <devicetree+bounces-297338-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Thu, 14 May 2026 08:47:02 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from sea.lore.kernel.org (sea.lore.kernel.org [IPv6:2600:3c0a:e001:db::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id 226C053E7A6
	for <lists+devicetree@lfdr.de>; Thu, 14 May 2026 08:47:01 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sea.lore.kernel.org (Postfix) with ESMTP id 637F93035D52
	for <lists+devicetree@lfdr.de>; Thu, 14 May 2026 06:46:00 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 0E5D93A7825;
	Thu, 14 May 2026 06:46:00 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="DxJpSvc0";
	dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="ECIMWRnX"
X-Original-To: devicetree@vger.kernel.org
Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 99EA23A962E
	for <devicetree@vger.kernel.org>; Thu, 14 May 2026 06:45:58 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1778741159; cv=none; b=aYHBERRoVidXD5HRqEbbomZuKgVN7T4Xsgidt0oRmT0EPFmA/O1n46TCbUT0K3Y7QQi2A729wsJKdpi+KfgQrMWGoDQ+l0pnRQ/hXhNcJSL1TqHuHXOaYf6yJJhdVXFNj8uju7Bk1IbEwx4V/wBGIhJGOUIX4tttX82f49LCWZc=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1778741159; c=relaxed/simple;
	bh=nMhvxZslWNDs8AVaAYTiaGZPDIUm74tSzi5558Uwa54=;
	h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:
	 In-Reply-To:To:Cc; b=sR5kNuZq+96Ym6BEIm2uWrNmiGW0FFhc8ph/0NgbyS35uLM315BZfqnhRG/W66HPS/MMqO9MpdUM2ewfMmdkqxIwp/3KXEJClsKyM9vQzZRRVU2XUBDa2tgDG7pjOOM2Fgx2nIySbb9T7oQmFxrQEaT08bhMtqZCw14HIdhiH9g=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=DxJpSvc0; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=ECIMWRnX; arc=none smtp.client-ip=205.220.180.131
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com
Received: from pps.filterd (m0279873.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64E35g4a1096749
	for <devicetree@vger.kernel.org>; Thu, 14 May 2026 06:45:57 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
	cc:content-transfer-encoding:content-type:date:from:in-reply-to
	:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=
	MNQLraJu9ipq64mXFo2hKvkBzYSACj+4yXC/i3vs0lo=; b=DxJpSvc0ejLXuMBk
	oESOzaeEPEcuxKDZ/dwZx6E/AuPFuP6/PsQieudlbB0HztRo1VVh/ZZsk39WoOPI
	vyXX8Wh0piCkmUOWnjZK07m6N4jkyHyQtit5tviZHnVBorFlm3DVNA7MliUTwr4U
	k6L+uKxdK7C2X4+iMHdEYizOYV7fm4io5EmwA4BKpgSE9jTKRBfFr7sQtU+KXRwl
	MGWcY78TwjScc6DWDPL66mXY2xrebtEp71ZCREsRB+DX/RlVYKCV5sEm2qNT8b3R
	lF5JqAz5c82IPtb2VYcyq+lM2nyROHjc7yPJ7cCz7dL781S0COOzeHNc74DzwEpp
	WtYqww==
Received: from mail-pg1-f197.google.com (mail-pg1-f197.google.com [209.85.215.197])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e566bgkvh-1
	(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
	for <devicetree@vger.kernel.org>; Thu, 14 May 2026 06:45:57 +0000 (GMT)
Received: by mail-pg1-f197.google.com with SMTP id 41be03b00d2f7-c827c880e39so2811044a12.0
        for <devicetree@vger.kernel.org>; Wed, 13 May 2026 23:45:57 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=oss.qualcomm.com; s=google; t=1778741157; x=1779345957; darn=vger.kernel.org;
        h=cc:to:in-reply-to:references:message-id:content-transfer-encoding
         :mime-version:subject:date:from:from:to:cc:subject:date:message-id
         :reply-to;
        bh=MNQLraJu9ipq64mXFo2hKvkBzYSACj+4yXC/i3vs0lo=;
        b=ECIMWRnX3pdHICvZ37ClGWHbrkDrevQiaVN6oGNGC2qICN2G8Imguf1xbuBE3TThg9
         cIk1YpwBMn8fkfsnd9zPEiVeb0BGugRya98fAwmI10RtLWAEERYQpr/YbIRSCbfcvtcr
         SMihUTkMN0dOm+djI1vQrtvoob4EQ86fsjol1bQEXlpYj9iLUr2LN7JgmK8G7FkuhgYJ
         L6SzKzYTVQjoNwaG/ay2YCGoZlap6tifi9pd7v2QqRblBvAXj93y9AXwLIkKOVkK9PiX
         IMM+4TFW5Ni57ZiAy55ybUl7MSYcXozJcRKIx/6I/o+94fxOoRQOno+/oVTjRaWE6mwx
         ukWw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1778741157; x=1779345957;
        h=cc:to:in-reply-to:references:message-id:content-transfer-encoding
         :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to
         :cc:subject:date:message-id:reply-to;
        bh=MNQLraJu9ipq64mXFo2hKvkBzYSACj+4yXC/i3vs0lo=;
        b=fEevOIXKi/P5ufgtm/iodyipUintiMrn1LpvyltxeelVw28uJEB/8D5S562q3BXRIp
         Td/ogZlrGN79Pr3InXogQjQBHiZpeR3pFwmMThywBSXlJ2b3q8ZtBO8QoWzofV/dulwB
         lfRz2EhVQrjPaQqUJga8NyOYBJLj74M/jheZdPUujkDtLkGVxYd4h2A41HIPHmhLbVzf
         9fdSefQ6FLcgds68yN7mAdjuVQyOjowfAFBm4Z6MOaJ/QqEEOc93fPzj7Xau5W1k/YhU
         ciu4oOAEOuzeQO/6cYCqc/7G8W73/q4SUq3aasWajUaviMjTYa8dDh+zf0cSErZIAFqc
         uaTQ==
X-Forwarded-Encrypted: i=1; AFNElJ/Mu/kSdqJ/wCJTBF11M2xQFDe4JflJjciR8HZe7+tCnm7XsmPgaU5MiJEOhVRYO0ZEX6xvlfbhL138@vger.kernel.org
X-Gm-Message-State: AOJu0YwlbZ3KMOep28s3YrnkCu+9Lx3MEgHa5gsDlBX1Efc+p5zr0H+C
	I0k6W9rocsUqL3nHuK2yHPcJa/la4uG4UAvHGUrkSDgSFfSRhVFu4sZUCXRUnyfby+pGSJLE4mC
	dAKZ7Lx4aIVKCUwpiXXuzALGS4Gp0TfDxSidtBs0XdJK38JsSXXnbNy6yWpGaPoe+
X-Gm-Gg: Acq92OG8AM6q2puhetY5wh1GlR1SXdMFOvuTybYR0pQlC7dOP5qxvdQgCjD68TfWwp0
	Bpw4+XMx2eBycEPwOSJMiFGlHFlCmMG7mJOKMmV+nyCOO55QwT5Nk3sjo5JdWFvyejzQSraQPQi
	+DgmIkxU17IphQxde4F08Is9okPxyS6WqwzzKAlyO40do7HNpWzinfMKDi9pJFD1DusIVYB/lCa
	pCQyyCgnIQeyY+9iNTMBrGNifEBD+flrBFCyrzcKkILycdZqzQ+JGJIfYKNhEtdnA1qCVH0A8Tb
	d9EeOVnVoPUXZbkfsOpVM5qrfngf2vRiW5/tzVeZMMHHN+Q0KUXD97N+EVdK6IO3rQkx98UcwUy
	PuOE6ylHXKEIoUZdSCpsIYQQSB9eqx2la95wRAi1kSP2V14Tidk52oyVsNPTeLEpaPvavbFMCs+
	nUjJWQ247HdWfBXrYNTbGoZEdz7VKa30RVjCmVWgzbyXnp3PXzJ/c=
X-Received: by 2002:a17:903:4b03:b0:2b2:a267:784a with SMTP id d9443c01a7336-2bd275c818dmr67835765ad.24.1778741156719;
        Wed, 13 May 2026 23:45:56 -0700 (PDT)
X-Received: by 2002:a17:903:4b03:b0:2b2:a267:784a with SMTP id d9443c01a7336-2bd275c818dmr67835515ad.24.1778741156203;
        Wed, 13 May 2026 23:45:56 -0700 (PDT)
Received: from hu-varada-blr.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19])
        by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bd5cfe49c9sm13387685ad.49.2026.05.13.23.45.52
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Wed, 13 May 2026 23:45:55 -0700 (PDT)
From: Varadarajan Narayanan <varadarajan.narayanan@oss.qualcomm.com>
Date: Thu, 14 May 2026 12:15:32 +0530
Subject: [PATCH 2/2] arm64: dts: qcom: ipq5210: Add QPIC SPI NAND
 controller support
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20260514-ipq5210-nand-v1-2-cbdd7492e826@oss.qualcomm.com>
References: <20260514-ipq5210-nand-v1-0-cbdd7492e826@oss.qualcomm.com>
In-Reply-To: <20260514-ipq5210-nand-v1-0-cbdd7492e826@oss.qualcomm.com>
To: Mark Brown <broonie@kernel.org>, Rob Herring <robh@kernel.org>,
        Krzysztof Kozlowski <krzk+dt@kernel.org>,
        Conor Dooley <conor+dt@kernel.org>,
        sadre Alam <quic_mdalam@quicinc.com>,
        Bjorn Andersson <andersson@kernel.org>,
        Konrad Dybcio <konradybcio@kernel.org>
Cc: linux-arm-msm@vger.kernel.org, linux-spi@vger.kernel.org,
        devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
        Varadarajan Narayanan <varadarajan.narayanan@oss.qualcomm.com>
X-Mailer: b4 0.14.3
X-Proofpoint-ORIG-GUID: kdRWqlgsxUCV1a2bxcL9_4glZMm364-r
X-Authority-Analysis: v=2.4 cv=WsMb99fv c=1 sm=1 tr=0 ts=6a056fa5 cx=c_pps
 a=rz3CxIlbcmazkYymdCej/Q==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17
 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10
 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=rJkE3RaqiGZ5pbrm-msn:22
 a=EUspDBNiAAAA:8 a=XeRMpaAEaMlpgmDeE2wA:9 a=QEXdDO2ut3YA:10
 a=bFCP_H2QrGi7Okbo017w:22
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTE0MDA2NSBTYWx0ZWRfX39DHMK0BvpHT
 yXn0Rknpb3AZUGiJCVJh2MXjBbaBUXI8UwLdx/sDOMaHrrd4SDcBM1zWcKPGuv7kKe7QCUXKVUq
 BFC1DHNXFwp+HT1o7B9s0TL5oXRrUrhQzZIhZyIDhARiokrSMzpIptq27LOjxhkGO1edEMChJL/
 C3xAcbeCybG3Qr/UWklsHmg1saheD3ZmOhXihCl4/SbqeLJxMIrLcgOtx4NKJk9MbeqKJCSl+YB
 IBgxxy2G18VuPsJnH5m25yTQyvt6b1gPgx0+T1MEDI8g8lwZ0Q7+3JsZ/DQ4UPJuJxLIClHe9vJ
 P/sjK1oYkJRVgLZGbO2kkSaXb77qk3A2yNzC6+uRCfsaVy1fOoFORarHcORvFMpF7CRwbe3pgnh
 Q1nVhT39WWKEeZR+ygnivrni/+U4iQ21F7/fFoQ2p2L1d2Vup8/QGRXc7mkK79ZiMqR4tGr2MO6
 7raFusNveZzAY3O1j0Q==
X-Proofpoint-GUID: kdRWqlgsxUCV1a2bxcL9_4glZMm364-r
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49
 definitions=2026-05-14_01,2026-05-13_01,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 suspectscore=0 priorityscore=1501 malwarescore=0 phishscore=0 bulkscore=0
 impostorscore=0 lowpriorityscore=0 clxscore=1015 spamscore=0 adultscore=0
 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0
 reason=mlx scancount=1 engine=8.22.0-2605050000 definitions=main-2605140065
X-Rspamd-Queue-Id: 226C053E7A6
X-Rspamd-Server: lfdr
X-Spamd-Result: default: False [-0.66 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	DMARC_POLICY_ALLOW(-0.50)[qualcomm.com,reject];
	R_SPF_ALLOW(-0.20)[+ip6:2600:3c0a:e001:db::/64:c];
	R_DKIM_ALLOW(-0.20)[qualcomm.com:s=qcppdkim1,oss.qualcomm.com:s=google];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	MIME_TRACE(0.00)[0:+];
	RCPT_COUNT_TWELVE(0.00)[12];
	FORGED_SENDER_MAILLIST(0.00)[];
	TAGGED_FROM(0.00)[bounces-297338-lists,devicetree=lfdr.de];
	DKIM_TRACE(0.00)[qualcomm.com:+,oss.qualcomm.com:+];
	RCVD_TLS_LAST(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	DBL_BLOCKED_OPENRESOLVER(0.00)[qualcomm.com:email,qualcomm.com:dkim,0.119.20.96:email,sea.lore.kernel.org:helo,sea.lore.kernel.org:rdns,oss.qualcomm.com:mid,oss.qualcomm.com:dkim,0.0.0.0:email,0.121.211.128:email,79b0000:email,b000000:email];
	TO_DN_SOME(0.00)[];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[varadarajan.narayanan@oss.qualcomm.com,devicetree@vger.kernel.org];
	FROM_HAS_DN(0.00)[];
	ASN(0.00)[asn:63949, ipnet:2600:3c0a::/32, country:SG];
	NEURAL_HAM(-0.00)[-0.999];
	TAGGED_RCPT(0.00)[devicetree,dt];
	MID_RHS_MATCH_FROM(0.00)[];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	RCVD_COUNT_SEVEN(0.00)[7]
X-Rspamd-Action: no action

Add device tree nodes for QPIC SPI NAND flash controller support on
ipq5210 SoC.

The ipq5210 SoC includes a QPIC controller that supports SPI NAND flash
devices with hardware ECC capabilities and DMA support through BAM (Bus
Access Manager).

Signed-off-by: Varadarajan Narayanan <varadarajan.narayanan@oss.qualcomm.com>
---
 arch/arm64/boot/dts/qcom/ipq5210-rdp504.dts | 42 +++++++++++++++++++++++++++++
 arch/arm64/boot/dts/qcom/ipq5210.dtsi       | 29 ++++++++++++++++++++
 2 files changed, 71 insertions(+)

diff --git a/arch/arm64/boot/dts/qcom/ipq5210-rdp504.dts b/arch/arm64/boot/dts/qcom/ipq5210-rdp504.dts
index 941f866ecfe9..4813662c2d6c 100644
--- a/arch/arm64/boot/dts/qcom/ipq5210-rdp504.dts
+++ b/arch/arm64/boot/dts/qcom/ipq5210-rdp504.dts
@@ -20,6 +20,25 @@ chosen {
 	};
 };
 
+&qpic_bam {
+	status = "okay";
+};
+
+&qpic_nand {
+	pinctrl-0 = <&qpic_snand_default_state>;
+	pinctrl-names = "default";
+
+	flash@0 {
+		compatible = "spi-nand";
+		reg = <0>;
+		#address-cells = <1>;
+		#size-cells = <1>;
+		nand-ecc-engine = <&qpic_nand>;
+		nand-ecc-strength = <4>;
+		nand-ecc-step-size = <512>;
+	};
+};
+
 &sdhc {
 	max-frequency = <192000000>;
 	bus-width = <4>;
@@ -36,6 +55,29 @@ &sleep_clk {
 };
 
 &tlmm {
+	qpic_snand_default_state: qpic-snand-default-state {
+		clock-pins {
+			pins = "gpio5";
+			function = "qspi_clk";
+			drive-strength = <8>;
+			bias-disable;
+		};
+
+		cs-pins {
+			pins = "gpio4";
+			function = "qspi_cs_n";
+			drive-strength = <8>;
+			bias-disable;
+		};
+
+		data-pins {
+			pins = "gpio0", "gpio1", "gpio2", "gpio3";
+			function = "qspi_data";
+			drive-strength = <8>;
+			bias-disable;
+		};
+	};
+
 	qup_uart1_default_state: qup-uart1-default-state {
 		pins = "gpio38", "gpio39";
 		function = "qup_se1";
diff --git a/arch/arm64/boot/dts/qcom/ipq5210.dtsi b/arch/arm64/boot/dts/qcom/ipq5210.dtsi
index 3761eb03ab24..7fd4291caff2 100644
--- a/arch/arm64/boot/dts/qcom/ipq5210.dtsi
+++ b/arch/arm64/boot/dts/qcom/ipq5210.dtsi
@@ -204,6 +204,35 @@ sdhc: mmc@7804000 {
 			status = "disabled";
 		};
 
+		qpic_bam: dma-controller@7984000 {
+			compatible = "qcom,bam-v1.7.0";
+			reg = <0x0 0x07984000 0x0 0x1c000>;
+			interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&gcc GCC_QPIC_AHB_CLK>;
+			clock-names = "bam_clk";
+			#dma-cells = <1>;
+			qcom,ee = <0>;
+			status = "disabled";
+		};
+
+		qpic_nand: spi@79b0000 {
+			compatible = "qcom,ipq5210-snand", "qcom,ipq9574-snand";
+			reg = <0x0 0x079b0000 0x0 0x10000>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clocks = <&gcc GCC_QPIC_CLK>,
+				 <&gcc GCC_QPIC_AHB_CLK>,
+				 <&gcc GCC_QPIC_IO_MACRO_CLK>;
+			clock-names = "core", "aon", "iom";
+
+			dmas = <&qpic_bam 0>,
+			       <&qpic_bam 1>,
+			       <&qpic_bam 2>;
+			dma-names = "tx", "rx", "cmd";
+
+			status = "disabled";
+		};
+
 		intc: interrupt-controller@b000000 {
 			compatible = "qcom,msm-qgic2";
 			interrupt-controller;

-- 
2.34.1


