{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605819860491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605819860492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 18:04:20 2020 " "Processing started: Thu Nov 19 18:04:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605819860492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605819860492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_DLX -c MIPS_DLX " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_DLX -c MIPS_DLX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605819860492 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605819861550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605819861550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605819876200 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605819876200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605819876200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/ROMMIPS.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605819876203 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605819876203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605819876203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/RAMMIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605819876206 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605819876206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605819876206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605819876209 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605819876209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605819876209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605819876211 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605819876211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605819876211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/registradorGenerico.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605819876214 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/registradorGenerico.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605819876214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605819876214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxodados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxodados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FluxoDados-comportamento " "Found design unit 1: FluxoDados-comportamento" {  } { { "FluxoDados.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/FluxoDados.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605819876217 ""} { "Info" "ISGN_ENTITY_NAME" "1 FluxoDados " "Found entity 1: FluxoDados" {  } { { "FluxoDados.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/FluxoDados.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605819876217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605819876217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-arch_name " "Found design unit 1: UnidadeControle-arch_name" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/UnidadeControle.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605819876218 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/UnidadeControle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605819876218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605819876218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/estendeSinalGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605819876220 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605819876220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605819876220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/muxGenerico2x1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605819876223 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/muxGenerico2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605819876223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605819876223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/somadorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605819876226 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605819876226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605819876226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_1bit-comportamento " "Found design unit 1: ULA_1bit-comportamento" {  } { { "ULA_1bit.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/ULA_1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605819876228 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_1bit " "Found entity 1: ULA_1bit" {  } { { "ULA_1bit.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/ULA_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605819876228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605819876228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_32bit-comportamento " "Found design unit 1: ULA_32bit-comportamento" {  } { { "ULA_32bit.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/ULA_32bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605819876231 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_32bit " "Found entity 1: ULA_32bit" {  } { { "ULA_32bit.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/ULA_32bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605819876231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605819876231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontroleula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontroleula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControleULA-arch_name " "Found design unit 1: UnidadeControleULA-arch_name" {  } { { "UnidadeControleULA.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/UnidadeControleULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605819876233 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControleULA " "Found entity 1: UnidadeControleULA" {  } { { "UnidadeControleULA.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/UnidadeControleULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605819876233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605819876233 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FluxoDados " "Elaborating entity \"FluxoDados\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605819876283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM\"" {  } { { "FluxoDados.vhd" "ROM" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/FluxoDados.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605819876332 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(20) " "VHDL Signal Declaration warning at ROMMIPS.vhd(20): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/ROMMIPS.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605819876333 "|FluxoDados|ROMMIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "FluxoDados.vhd" "PC" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/FluxoDados.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605819876335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:inc " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:inc\"" {  } { { "FluxoDados.vhd" "inc" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/FluxoDados.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605819876337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:Registradores " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:Registradores\"" {  } { { "FluxoDados.vhd" "Registradores" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/FluxoDados.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605819876338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_32bit ULA_32bit:ULA32 " "Elaborating entity \"ULA_32bit\" for hierarchy \"ULA_32bit:ULA32\"" {  } { { "FluxoDados.vhd" "ULA32" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/FluxoDados.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605819876342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_1bit ULA_32bit:ULA32\|ULA_1bit:ULA0 " "Elaborating entity \"ULA_1bit\" for hierarchy \"ULA_32bit:ULA32\|ULA_1bit:ULA0\"" {  } { { "ULA_32bit.vhd" "ULA0" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/ULA_32bit.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605819876458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle UnidadeControle:UC " "Elaborating entity \"UnidadeControle\" for hierarchy \"UnidadeControle:UC\"" {  } { { "FluxoDados.vhd" "UC" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/FluxoDados.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605819876467 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "palavraControle\[0\] UnidadeControle.vhd(9) " "Using initial value X (don't care) for net \"palavraControle\[0\]\" at UnidadeControle.vhd(9)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/UnidadeControle.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605819876468 "|FluxoDados|UnidadeControle:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControleULA UnidadeControleULA:UC_ULA " "Elaborating entity \"UnidadeControleULA\" for hierarchy \"UnidadeControleULA:UC_ULA\"" {  } { { "FluxoDados.vhd" "UC_ULA" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/FluxoDados.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605819876469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUXPC " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUXPC\"" {  } { { "FluxoDados.vhd" "MUXPC" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/FluxoDados.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605819876471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_Reg " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_Reg\"" {  } { { "FluxoDados.vhd" "MUX_Reg" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/FluxoDados.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605819876473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:EstSinal " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:EstSinal\"" {  } { { "FluxoDados.vhd" "EstSinal" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/FluxoDados.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605819876474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:soma " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:soma\"" {  } { { "FluxoDados.vhd" "soma" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/FluxoDados.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605819876476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM\"" {  } { { "FluxoDados.vhd" "RAM" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/FluxoDados.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605819876477 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:RAM\|memRAM " "RAM logic \"RAMMIPS:RAM\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/RAMMIPS.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1605819877006 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradores:Registradores\|registrador " "RAM logic \"bancoRegistradores:Registradores\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/bancoRegistradores.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1605819877006 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM\|memROM " "RAM logic \"ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/ROMMIPS.vhd" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1605819877006 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1605819877006 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "55 64 0 1 1 " "55 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "9 63 " "Addresses ranging from 9 to 63 are not initialized" {  } { { "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/ROMcontent.mif" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/ROMcontent.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1605819877007 ""}  } { { "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/ROMcontent.mif" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/ROMcontent.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1605819877007 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ROM\[18\] GND " "Pin \"saida_ROM\[18\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/FluxoDados.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605819881217 "|FluxoDados|saida_ROM[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ROM\[20\] GND " "Pin \"saida_ROM\[20\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/FluxoDados.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605819881217 "|FluxoDados|saida_ROM[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ROM\[22\] GND " "Pin \"saida_ROM\[22\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/FluxoDados.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605819881217 "|FluxoDados|saida_ROM[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ROM\[23\] GND " "Pin \"saida_ROM\[23\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/FluxoDados.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605819881217 "|FluxoDados|saida_ROM[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ROM\[25\] GND " "Pin \"saida_ROM\[25\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/FluxoDados.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605819881217 "|FluxoDados|saida_ROM[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_ROM\[30\] GND " "Pin \"saida_ROM\[30\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/FluxoDados.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605819881217 "|FluxoDados|saida_ROM[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_pc\[0\] GND " "Pin \"saida_pc\[0\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/FluxoDados.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605819881217 "|FluxoDados|saida_pc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_pc\[1\] GND " "Pin \"saida_pc\[1\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/FluxoDados.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605819881217 "|FluxoDados|saida_pc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaA_rs\[1\] GND " "Pin \"entradaA_rs\[1\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/FluxoDados.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605819881217 "|FluxoDados|entradaA_rs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaA_rs\[2\] GND " "Pin \"entradaA_rs\[2\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/FluxoDados.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605819881217 "|FluxoDados|entradaA_rs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaA_rs\[4\] GND " "Pin \"entradaA_rs\[4\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/FluxoDados.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605819881217 "|FluxoDados|entradaA_rs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaB_rt\[2\] GND " "Pin \"entradaB_rt\[2\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/FluxoDados.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605819881217 "|FluxoDados|entradaB_rt[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaB_rt\[4\] GND " "Pin \"entradaB_rt\[4\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/FluxoDados.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605819881217 "|FluxoDados|entradaB_rt[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaC_rd\[2\] GND " "Pin \"entradaC_rd\[2\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/FluxoDados.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605819881217 "|FluxoDados|entradaC_rd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "entradaC_rd\[4\] GND " "Pin \"entradaC_rd\[4\]\" is stuck at GND" {  } { { "FluxoDados.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P2_DesComp/FluxoDados.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605819881217 "|FluxoDados|entradaC_rd[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1605819881217 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605819881480 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "768 " "768 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605819884688 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605819885249 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605819885249 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3665 " "Implemented 3665 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605819885721 ""} { "Info" "ICUT_CUT_TM_OPINS" "207 " "Implemented 207 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605819885721 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3457 " "Implemented 3457 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605819885721 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605819885721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605819885923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 19 18:04:45 2020 " "Processing ended: Thu Nov 19 18:04:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605819885923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605819885923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605819885923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605819885923 ""}
