<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v</a>
defines: 
time_elapsed: 0.868s
ram usage: 33080 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpevp4o56o/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:26</a>: No timescale set for &#34;main&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:26</a>: Compile module &#34;work@main&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:26</a>: Top level module &#34;work@main&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpevp4o56o/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_main
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpevp4o56o/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpevp4o56o/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@main)
 |vpiName:work@main
 |uhdmallPackages:
 \_package: builtin, parent:work@main
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@main, file:<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v</a>, line:26, parent:work@main
   |vpiDefName:work@main
   |vpiFullName:work@main
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:37
       |vpiFullName:work@main
       |vpiStmt:
       \_assignment: , line:38
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (global_reg), line:38
           |vpiName:global_reg
           |vpiFullName:work@main.global_reg
         |vpiRhs:
         \_constant: , line:38
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
       |vpiStmt:
       \_task_call: (dec_glob), line:39
         |vpiName:dec_glob
         |vpiTask:
         \_task: (dec_glob), line:30
           |vpiName:dec_glob
           |vpiFullName:work@main.dec_glob
           |vpiStmt:
           \_begin: , line:31, parent:dec_glob
             |vpiFullName:work@main.dec_glob
             |vpiStmt:
             \_assignment: , line:32
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (global_reg), line:32
                 |vpiName:global_reg
                 |vpiFullName:work@main.dec_glob.global_reg
               |vpiRhs:
               \_operation: , line:32
                 |vpiOpType:11
                 |vpiOperand:
                 \_ref_obj: (global_reg), line:32
                   |vpiName:global_reg
                   |vpiFullName:work@main.dec_glob.global_reg
                 |vpiOperand:
                 \_constant: , line:32
                   |vpiConstType:7
                   |vpiDecompile:1
                   |vpiSize:32
                   |INT:1
       |vpiStmt:
       \_if_stmt: , line:41
         |vpiCondition:
         \_operation: , line:41
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (global_reg), line:41
             |vpiName:global_reg
             |vpiFullName:work@main.global_reg
           |vpiOperand:
           \_constant: , line:41
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiStmt:
         \_begin: , line:42
           |vpiFullName:work@main
           |vpiStmt:
           \_sys_func_call: ($display), line:43
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:43
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED - task didn&#39;t modify global_reg\n&#34;
               |vpiSize:42
               |STRING:&#34;FAILED - task didn&#39;t modify global_reg\n&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:44
             |vpiName:$finish
       |vpiStmt:
       \_sys_func_call: ($display), line:46
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:46
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED\n&#34;
           |vpiSize:10
           |STRING:&#34;PASSED\n&#34;
       |vpiStmt:
       \_sys_func_call: ($finish), line:47
         |vpiName:$finish
   |vpiTaskFunc:
   \_task: (dec_glob), line:30
   |vpiNet:
   \_logic_net: (global_reg), line:28
     |vpiName:global_reg
     |vpiFullName:work@main.global_reg
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v</a>, line:26
   |vpiDefName:work@main
   |vpiName:work@main
   |vpiNet:
   \_logic_net: (global_reg), line:28, parent:work@main
     |vpiName:global_reg
     |vpiFullName:work@main.global_reg
     |vpiNetType:48
     |vpiRange:
     \_range: , line:28
       |vpiLeftRange:
       \_constant: , line:28
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:28
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_main of type 3000
Object: \work_main of type 32
Object: \global_reg of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_main of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \global_reg of type 608
Object:  of type 7
Object: \dec_glob of type 60
Object:  of type 22
Object:  of type 39
Object: \global_reg of type 608
Object:  of type 7
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \$finish of type 56
Object: \$display of type 56
Object:  of type 7
Object: \$finish of type 56
Object: \global_reg of type 36
Object: \dec_glob of type 59
Object:  of type 4
Object:  of type 3
Object: \global_reg of type 608
Object:  of type 39
Object: \global_reg of type 608
Object:  of type 7
Object: \builtin of type 600
Generating RTLIL representation for module `\work_main&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e050b0] str=&#39;\work_main&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:28</a>.0-28.0&gt; [0x2dffd60] str=&#39;\global_reg&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:28</a>.0-28.0&gt; [0x2e00090]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:28</a>.0-28.0&gt; [0x2e005d0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:28</a>.0-28.0&gt; [0x2e007c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e00980]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:37</a>.0-37.0&gt; [0x2e00aa0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:38</a>.0-38.0&gt; [0x2e00c20]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:38</a>.0-38.0&gt; [0x2e00fd0] str=&#39;\global_reg&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:38</a>.0-38.0&gt; [0x2e01470] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:39</a>.0-39.0&gt; [0x2e01330] str=&#39;\dec_glob&#39;
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-41" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:41</a>.0-41.0&gt; [0x2e01690]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e017b0]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-41" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:41</a>.0-41.0&gt; [0x2e018d0]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e01a50]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e01b70]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-41" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:41</a>.0-41.0&gt; [0x2e01e40] str=&#39;\global_reg&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-41" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:41</a>.0-41.0&gt; [0x2e022d0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e02190]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e02490] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e03000]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-42" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:42</a>.0-42.0&gt; [0x2e025b0]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-43" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:43</a>.0-43.0&gt; [0x2e026f0] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-43" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:43</a>.0-43.0&gt; [0x2e02d80] str=&#39;&#34;FAILED - task didn&#39;t modify global_reg\n&#34;&#39; bits=&#39;001000100100011001000001010010010100110001000101010001000010000000101101001000000111010001100001011100110110101100100000011001000110100101100100011011100010011101110100001000000110110101101111011001000110100101100110011110010010000001100111011011000110111101100010011000010110110001011111011100100110010101100111010111000110111000100010&#39;(336) range=[335:0] int=1734110754
                    AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-44" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:44</a>.0-44.0&gt; [0x2e02a50] str=&#39;\$finish&#39;
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:46</a>.0-46.0&gt; [0x2e03120] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:46</a>.0-46.0&gt; [0x2e03420] str=&#39;&#34;PASSED\n&#34;&#39; bits=&#39;00100010010100000100000101010011010100110100010101000100010111000110111000100010&#39;(80) range=[79:0] int=1146908194
          AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-47" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:47</a>.0-47.0&gt; [0x2e03240] str=&#39;\$finish&#39;
      AST_TASK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:30</a>.0-30.0&gt; [0x2e035a0] str=&#39;\dec_glob&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:31</a>.0-31.0&gt; [0x2e03760]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:32</a>.0-32.0&gt; [0x2e03880]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:32</a>.0-32.0&gt; [0x2e03b00] str=&#39;\global_reg&#39;
            AST_SUB &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:32</a>.0-32.0&gt; [0x2e03d40]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:32</a>.0-32.0&gt; [0x2e03ec0] str=&#39;\global_reg&#39;
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:32</a>.0-32.0&gt; [0x2e04200] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
<a href="../../../../third_party/tests/ivtest/ivltests/sdw_task1.v.html#l-44" target="file-frame">third_party/tests/ivtest/ivltests/sdw_task1.v:44</a>: ERROR: Can&#39;t resolve function name `\$finish&#39;.

</pre>
</body>