Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date              : Tue May 09 00:29:14 2017
| Host              : EALAB01 running 64-bit Service Pack 1  (build 7601)
| Command           : report_clock_utilization -file TopModule_clock_utilization_routed.rpt
| Design            : TopModule
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y0
9. Net wise resources used in clock region X1Y0
10. Net wise resources used in clock region X0Y2

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    5 |        32 |         0 |
| BUFH  |    0 |        72 |         0 |
| BUFIO |    0 |        20 |         0 |
| MMCM  |    1 |         5 |         0 |
| PLL   |    0 |         5 |         0 |
| BUFR  |    0 |        20 |         0 |
| BUFMR |    0 |        10 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+----------------------+---------------------------------+--------------+-------+
|       |                      |                                 |   Num Loads  |       |
+-------+----------------------+---------------------------------+------+-------+-------+
| Index | BUFG Cell            | Net Name                        | BELs | Sites | Fixed |
+-------+----------------------+---------------------------------+------+-------+-------+
|     1 | wiz/inst/clkf_buf    | wiz/inst/clkfbout_buf_clk_wiz_1 |    1 |     1 |    no |
|     2 | wiz/inst/clkout1_buf | wiz/inst/clk_out1               |   17 |     5 |    no |
|     3 | clk_BUFG_inst        | clk_BUFG                        |   22 |     7 |    no |
|     4 | dclk_BUFG_inst       | dclk_BUFG                       |   50 |    22 |    no |
|     5 | lives_reg[1]_i_2     | clock8                          |   73 |    30 |    no |
+-------+----------------------+---------------------------------+------+-------+-------+


+-------+------------------------+-----------------------------+--------------+-------+
|       |                        |                             |   Num Loads  |       |
+-------+------------------------+-----------------------------+------+-------+-------+
| Index | MMCM Cell              | Net Name                    | BELs | Sites | Fixed |
+-------+------------------------+-----------------------------+------+-------+-------+
|     1 | wiz/inst/mmcm_adv_inst | wiz/inst/clk_out1_clk_wiz_1 |    1 |     1 |    no |
|     2 | wiz/inst/mmcm_adv_inst | wiz/inst/clkfbout_clk_wiz_1 |    1 |     1 |    no |
+-------+------------------------+-----------------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+-------------------+-----------------------+--------------+-------+
|       |                   |                       |   Num Loads  |       |
+-------+-------------------+-----------------------+------+-------+-------+
| Index | Local Clk Src     | Net Name              | BELs | Sites | Fixed |
+-------+-------------------+-----------------------+------+-------+-------+
|     1 | U3/dut/q_reg[22]  | U3/dut/clock4         |    2 |     2 |    no |
|     2 | U4/hex_reg[3]_i_2 | U4/hex_reg[3]_i_2_n_0 |    4 |     1 |    no |
|     3 | U3/red_reg[2]_i_2 | U3/red_reg[2]_i_2_n_0 |    8 |     5 |    no |
|     4 | U3/dut/q_reg[15]  | U3/dut/clock5         |   11 |     6 |    no |
|     5 | U1/q_reg[16]      | U1/out[1]             |   14 |     7 |    no |
+-------+-------------------+-----------------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   44 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  125 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y2              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   27 | 14400 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |  7600 |    0 |  1200 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |   Clock Net Name  |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------+
| BUFG        | BUFHCE_X0Y8 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   9 |     0 |        0 | dclk_BUFG         |
| BUFG        | BUFHCE_X0Y9 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  17 |     0 |        0 | wiz/inst/clk_out1 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------+


9. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |          Clock Net Name         |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------+
| BUFG        | BUFHCE_X1Y0 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | clk_BUFG                        |
| BUFG        | BUFHCE_X1Y1 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | wiz/inst/clkfbout_buf_clk_wiz_1 |
| BUFG        | BUFHCE_X1Y9 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  39 |     0 |        0 | dclk_BUFG                       |
| BUFG        | BUFHCE_X1Y8 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  73 |     0 |        0 | clock8                          |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------+


10. Net wise resources used in clock region X0Y2
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        | BUFHCE_X0Y32 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   2 |     0 |        0 | dclk_BUFG      |
| BUFG        | BUFHCE_X0Y33 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  21 |     0 |        0 | clk_BUFG       |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y2 [get_cells clk_BUFG_inst]
set_property LOC BUFGCTRL_X0Y0 [get_cells lives_reg[1]_i_2]
set_property LOC BUFGCTRL_X0Y1 [get_cells dclk_BUFG_inst]
set_property LOC BUFGCTRL_X0Y3 [get_cells wiz/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y4 [get_cells wiz/inst/clkf_buf]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X1Y0 [get_cells wiz/inst/mmcm_adv_inst]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y26 [get_ports clk]

# Clock net "U1/out[1]" driven by instance "U1/q_reg[16]" located at site "SLICE_X35Y38"
#startgroup
create_pblock {CLKAG_U1/out[1]}
add_cells_to_pblock [get_pblocks  {CLKAG_U1/out[1]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/out[1]"}]]]
resize_pblock [get_pblocks {CLKAG_U1/out[1]}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "U3/dut/clock4" driven by instance "U3/dut/q_reg[22]" located at site "SLICE_X36Y41"
#startgroup
create_pblock {CLKAG_U3/dut/clock4}
add_cells_to_pblock [get_pblocks  {CLKAG_U3/dut/clock4}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U3/dut/clock4"}]]]
resize_pblock [get_pblocks {CLKAG_U3/dut/clock4}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "U3/dut/clock5" driven by instance "U3/dut/q_reg[15]" located at site "SLICE_X36Y39"
#startgroup
create_pblock {CLKAG_U3/dut/clock5}
add_cells_to_pblock [get_pblocks  {CLKAG_U3/dut/clock5}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U3/dut/clock5"}]]]
resize_pblock [get_pblocks {CLKAG_U3/dut/clock5}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "U3/red_reg[2]_i_2_n_0" driven by instance "U3/red_reg[2]_i_2" located at site "SLICE_X44Y23"
#startgroup
create_pblock {CLKAG_U3/red_reg[2]_i_2_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_U3/red_reg[2]_i_2_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U3/red_reg[2]_i_2_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_U3/red_reg[2]_i_2_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "U4/hex_reg[3]_i_2_n_0" driven by instance "U4/hex_reg[3]_i_2" located at site "SLICE_X0Y115"
#startgroup
create_pblock {CLKAG_U4/hex_reg[3]_i_2_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_U4/hex_reg[3]_i_2_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U4/hex_reg[3]_i_2_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_U4/hex_reg[3]_i_2_n_0}] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2}
#endgroup

# Clock net "clk_BUFG" driven by instance "clk_BUFG_inst" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_clk_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=wiz/inst/mmcm_adv_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_BUFG}] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2}
#endgroup

# Clock net "clock8" driven by instance "lives_reg[1]_i_2" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_clock8}
add_cells_to_pblock [get_pblocks  {CLKAG_clock8}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clock8"}]]]
resize_pblock [get_pblocks {CLKAG_clock8}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "dclk_BUFG" driven by instance "dclk_BUFG_inst" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_dclk_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_dclk_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dclk_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_dclk_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "wiz/inst/clk_out1" driven by instance "wiz/inst/clkout1_buf" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock {CLKAG_wiz/inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_wiz/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="wiz/inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_wiz/inst/clk_out1}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup
