#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon May 30 11:36:29 2016
# Process ID: 12256
# Log file: D:/MA_1/Basic_DMT/netlistFinishDMT2/vivado.log
# Journal file: D:/MA_1/Basic_DMT/netlistFinishDMT2\vivado.jou
#-----------------------------------------------------------
source ProjectGeneration.tcl -notrace
WARNING: [Coretcl 2-176] No IPs found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'basic_dmt_fifo_generator_v12_0_0' to 'basic_dmt_fifo_generator_v12_0_0' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Use_Dout_Reset' from 'false' to 'true' has been ignored for IP 'basic_dmt_fifo_generator_v12_0_0'
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'basic_dmt_fifo_generator_v12_0_1' to 'basic_dmt_fifo_generator_v12_0_1' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Use_Dout_Reset' from 'false' to 'true' has been ignored for IP 'basic_dmt_fifo_generator_v12_0_1'
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'basic_dmt_c_counter_binary_v12_0_0' to 'basic_dmt_c_counter_binary_v12_0_0' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'basic_dmt_fifo_generator_v12_0_2' to 'basic_dmt_fifo_generator_v12_0_2' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Use_Dout_Reset' from 'false' to 'true' has been ignored for IP 'basic_dmt_fifo_generator_v12_0_2'
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'basic_dmt_fifo_generator_v12_0_3' to 'basic_dmt_fifo_generator_v12_0_3' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Use_Dout_Reset' from 'false' to 'true' has been ignored for IP 'basic_dmt_fifo_generator_v12_0_3'
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'basic_dmt_xfft_v9_0_0' to 'basic_dmt_xfft_v9_0_0' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'basic_dmt_fifo_generator_v12_0_4' to 'basic_dmt_fifo_generator_v12_0_4' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Use_Dout_Reset' from 'false' to 'true' has been ignored for IP 'basic_dmt_fifo_generator_v12_0_4'
IP Repository Located at : C:/Xilinx/Vivado/2014.4/data/ip
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
Adding File d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_c_counter_binary_v12_0_0/basic_dmt_c_counter_binary_v12_0_0.xci
Adding File d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_fifo_generator_v12_0_0/basic_dmt_fifo_generator_v12_0_0.xci
Adding File d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_fifo_generator_v12_0_1/basic_dmt_fifo_generator_v12_0_1.xci
Adding File d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_fifo_generator_v12_0_2/basic_dmt_fifo_generator_v12_0_2.xci
Adding File d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_fifo_generator_v12_0_3/basic_dmt_fifo_generator_v12_0_3.xci
Adding File d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_fifo_generator_v12_0_4/basic_dmt_fifo_generator_v12_0_4.xci
Adding File d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_xfft_v9_0_0/basic_dmt_xfft_v9_0_0.xci
Adding File D:/MA_1/Basic_DMT/netlistFinishDMT2/sysgen/basic_dmt_clock.xdc
Adding File D:/MA_1/Basic_DMT/netlistFinishDMT2/sysgen/basic_dmt.xdc
Adding File D:/MA_1/Basic_DMT/netlistFinishDMT2/sysgen/basic_dmt.htm
Adding File D:/MA_1/Basic_DMT/netlistFinishDMT2/basic_dmt_bitinp.dat
Adding File D:/MA_1/Basic_DMT/netlistFinishDMT2/basic_dmt_diffsig.dat
Adding File D:/MA_1/Basic_DMT/netlistFinishDMT2/basic_dmt_ifftapis_assert_after_create_frame_aft_create_frame.dat
Adding File D:/MA_1/Basic_DMT/netlistFinishDMT2/basic_dmt_ifftapis_assert_after_create_frame_gateway_out6.dat
Adding File D:/MA_1/Basic_DMT/netlistFinishDMT2/basic_dmt_ifftapis_assert_aft_gi_aft_gi.dat
Adding File D:/MA_1/Basic_DMT/netlistFinishDMT2/basic_dmt_ifftapis_assert_aft_gi_gateway_out6.dat
Adding File D:/MA_1/Basic_DMT/netlistFinishDMT2/basic_dmt_inp_recv_im.dat
Adding File D:/MA_1/Basic_DMT/netlistFinishDMT2/basic_dmt_inp_recv_re.dat
Adding File D:/MA_1/Basic_DMT/netlistFinishDMT2/basic_dmt_out_recv.dat
Adding File D:/MA_1/Basic_DMT/netlistFinishDMT2/basic_dmt_out_trans_im.dat
Adding File D:/MA_1/Basic_DMT/netlistFinishDMT2/basic_dmt_out_trans_re.dat
Adding File D:/MA_1/Basic_DMT/netlistFinishDMT2/basic_dmt_sysgen_awgn_yes_awgn_gateway_out.dat
Adding File D:/MA_1/Basic_DMT/netlistFinishDMT2/basic_dmt_sysgen_awgn_yes_awgn_gateway_out5.dat
Adding File D:/MA_1/Basic_DMT/netlistFinishDMT2/basic_dmt_sysgen_awgn_yes_awgn_gateway_out6.dat
Adding File D:/MA_1/Basic_DMT/netlistFinishDMT2/basic_dmt_sysgen_awgn_yes_awgn_gateway_out7.dat
Adding File D:/MA_1/Basic_DMT/netlistFinishDMT2/basic_dmt_sysgen_ifftapis_ofdmordmt_ifft_dmt_drt_aft_ift.dat
Adding File D:/MA_1/Basic_DMT/netlistFinishDMT2/basic_dmt_sysgen_sip_inp_trans.dat
Adding File D:/MA_1/Basic_DMT/netlistFinishDMT2/sysgen/basic_dmt_tb.vhd
INFO: [IP_Flow 19-1793] Cannot infer any bus interface that matches bus definition xilinx.com:interface:aximm:1.0.
INFO: [IP_Flow 19-1793] Cannot infer any bus interface that matches bus definition xilinx.com:interface:axis:1.0.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/MA_1/Basic_DMT/netlistFinishDMT2/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/MA_1/Basic_DMT/netlistFinishDMT2/ip' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is 'd:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog'.)
Wrote  : <D:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/bd/basic_dmt_bd/basic_dmt_bd.bd> 
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /basic_dmt_1/*'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /basic_dmt_1/*'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /basic_dmt_1/*'
Wrote  : <D:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/bd/basic_dmt_bd/basic_dmt_bd.bd> 
INFO: [Common 17-206] Exiting Vivado at Mon May 30 11:36:39 2016...
