# ==============================================================
# File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
# Version: 2017.4_AR70530_AR70530
# Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
# 
# ==============================================================


Family       : zynq
Device       : xc7z020
Package      : clg400
Speed Grade  : -1
Clock Period : 10.000 ns
