# vsim -novopt top -l logfile.log 
# Start time: 10:18:42 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(30): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(41): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# All writes done at 1562000
# All reads done at 3400000
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 11:18:05 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# ** Error (suppressible): (vlog-13276) fifo_scb.sv(28): Field/method name (full) not in 'wr_tx'.
# -- Compiling module fifo_async
# ** Error (suppressible): (vlog-13276) fifo_scb.sv(28): Field/method name (full) not in 'wr_tx'.
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# End time: 11:18:06 on Jan 01,2023, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/questasim64_10.6c/win64/vlog failed.
# Error in macro ./run.do line 2
# C:/questasim64_10.6c/win64/vlog failed.
#     while executing
# "vlog headers.svh +define+TEST_EMPTY_ERR   "
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 11:18:44 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# ** Error (suppressible): (vlog-13276) fifo_scb.sv(36): Field/method name (full) not in 'wr_tx'.
# -- Compiling module fifo_async
# ** Error (suppressible): (vlog-13276) fifo_scb.sv(36): Field/method name (full) not in 'wr_tx'.
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# End time: 11:18:44 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/questasim64_10.6c/win64/vlog failed.
# Error in macro ./run.do line 2
# C:/questasim64_10.6c/win64/vlog failed.
#     while executing
# "vlog headers.svh +define+TEST_EMPTY_ERR   "
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 11:18:59 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:18:59 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:19:00 on Jan 01,2023, Elapsed time: 1:00:18
# Errors: 6, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 11:19:00 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(43): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Error: (vsim-3043) Unresolved reference to 'rd' in $root.rd.tx.rdata_o.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_scb.sv Line: 53
# ** Error: (vsim-3043) Unresolved reference to 'wr' in $root.wr.tx.wdata_i.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_scb.sv Line: 34
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 3
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 11:19:45 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:19:46 on Jan 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt top -l logfile.log 
# Start time: 11:19:00 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(43): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Fatal: (SIGSEGV) Bad handle or reference.
#    Time: 568 ns  Iteration: 1  Process: /headers_svh_unit::fifo_mon::run/#FORK#20_4f603e9f File: fifo_mon.sv
# Fatal error in Task headers_svh_unit/fifo_mon::wr_pack at fifo_mon.sv line 35
# 
# HDL call sequence:
# Stopped at fifo_mon.sv 35 Task headers_svh_unit/fifo_mon::wr_pack
# called from  fifo_mon.sv 20 Task headers_svh_unit/fifo_mon::run
# 
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 11:23:23 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:23:23 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:23:24 on Jan 01,2023, Elapsed time: 0:04:24
# Errors: 4, Warnings: 10
# vsim -novopt top -l logfile.log 
# Start time: 11:23:25 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(43): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Fatal: (SIGSEGV) Bad handle or reference.
#    Time: 568 ns  Iteration: 1  Process: /headers_svh_unit::fifo_scb::run/#FORK#19_4f5f3dd6 File: fifo_scb.sv
# Fatal error in Task headers_svh_unit/fifo_scb::write at fifo_scb.sv line 26
# 
# HDL call sequence:
# Stopped at fifo_scb.sv 26 Task headers_svh_unit/fifo_scb::write
# called from  fifo_scb.sv 19 Task headers_svh_unit/fifo_scb::run
# 
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 11:25:57 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:25:57 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:25:59 on Jan 01,2023, Elapsed time: 0:02:34
# Errors: 2, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 11:25:59 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(45): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# !!!!Empty output signal problem!!!!
# !!!!Empty output signal problem!!!!
# !!!!Empty output signal problem!!!!
# All writes done at 1562000
# !!!!Empty output signal problem!!!!
# !!!!Empty output signal problem!!!!
# !!!!Empty output signal problem!!!!
# !!!!Empty output signal problem!!!!
# !!!!Empty output signal problem!!!!
# !!!!Empty output signal problem!!!!
# !!!!Empty output signal problem!!!!
# !!!!Empty output signal problem!!!!
# All reads done at 3400000
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 11:29:21 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:29:21 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:29:22 on Jan 01,2023, Elapsed time: 0:03:23
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 11:29:22 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(45): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# !!!!Empty output signal problem!!!!
# !!!!Empty output signal problem!!!!
# !!!!Empty output signal problem!!!!
# !!!!Empty output signal problem!!!!
# !!!!Empty output signal problem!!!!
# !!!!Empty output signal problem!!!!
# !!!!Empty output signal problem!!!!
# !!!!Empty output signal problem!!!!
# !!!!Empty output signal problem!!!!
# !!!!Empty output signal problem!!!!
# !!!!Empty output signal problem!!!!
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 11:30:01 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:30:01 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:30:02 on Jan 01,2023, Elapsed time: 0:00:40
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 11:30:03 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(45): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# !!!!Empty output signal problem@@@@@!!!!
# !!!!Empty output signal problem@@@@@!!!!
# !!!!Empty output signal problem@@@@@!!!!
# !!!!Empty output signal problem@@@@@!!!!
# !!!!Empty output signal problem@@@@@!!!!
# !!!!Empty output signal problem@@@@@!!!!
# !!!!Empty output signal problem@@@@@!!!!
# !!!!Empty output signal problem@@@@@!!!!
# !!!!Empty output signal problem@@@@@!!!!
# !!!!Empty output signal problem@@@@@!!!!
# !!!!Empty output signal problem@@@@@!!!!
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 11:32:56 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# ** Error: (vlog-13069) ** while parsing file included at headers.svh(17)
# ** at fifo_scb.sv(59): near "else": syntax error, unexpected else.
# End time: 11:32:56 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.6c/win64/vlog failed.
# Error in macro ./run.do line 2
# C:/questasim64_10.6c/win64/vlog failed.
#     while executing
# "vlog headers.svh +define+TEST_EMPTY_ERR   "
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 11:33:27 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# ** Error: (vlog-13069) ** while parsing file included at headers.svh(17)
# ** at fifo_scb.sv(59): near "else": syntax error, unexpected else.
# ** Error: ** while parsing file included at headers.svh(18)
# ** at fifo_env.sv(14): Illegal declaration after the statement near line '2'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: (vlog-13069) ** while parsing file included at headers.svh(18)
# ** at fifo_env.sv(21): near "endfunction": syntax error, unexpected endfunction.
# ** Error: (vlog-13069) ** while parsing file included at headers.svh(18)
# ** at fifo_env.sv(29): near "endtask": syntax error, unexpected endtask.
# ** Error: (vlog-13069) ** while parsing file included at headers.svh(19)
# ** while parsing file included at top.sv(2)
# ** at test_empty_err.sv(10): near ";": syntax error, unexpected ';', expecting '('.
# ** Error: ** while parsing file included at headers.svh(19)
# ** while parsing file included at top.sv(2)
# ** at test_empty_err.sv(14): (vlog-2730) Undefined variable: 'tx_modified'.
# ** Error: ** while parsing file included at headers.svh(19)
# ** while parsing file included at top.sv(2)
# ** at test_empty_err.sv(14): Illegal use of 'automatic' for variable declaration (tx_modified).
# ** Error: ** while parsing file included at headers.svh(19)
# ** while parsing file included at top.sv(2)
# ** at test_empty_err.sv(15): Verilog Compiler exiting
# End time: 11:33:27 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: C:/questasim64_10.6c/win64/vlog failed.
# Error in macro ./run.do line 2
# C:/questasim64_10.6c/win64/vlog failed.
#     while executing
# "vlog headers.svh +define+TEST_EMPTY_ERR   "
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 11:33:38 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:33:38 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:33:40 on Jan 01,2023, Elapsed time: 0:03:37
# Errors: 15, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 11:33:40 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(45): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# !!!!Empty output signal problem@@@@@!!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# !!!!Empty output signal problem@@@@@!!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# !!!!Empty output signal problem@@@@@!!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# !!!!Empty output signal problem@@@@@!!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# !!!!Empty output signal problem@@@@@!!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# !!!!Empty output signal problem@@@@@!!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# !!!!Empty output signal problem@@@@@!!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 2576
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# !!!!Empty output signal problem@@@@@!!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# !!!!Empty output signal problem@@@@@!!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : fbee
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# !!!!Empty output signal problem@@@@@!!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# !!!!Empty output signal problem@@@@@!!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : ca9a
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 11:35:36 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:35:36 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:35:38 on Jan 01,2023, Elapsed time: 0:01:58
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 11:35:38 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(45): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 1000 !!!!Empty output signal problem@@@@@!!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 1200 !!!!Empty output signal problem@@@@@!!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 1400 !!!!Empty output signal problem@@@@@!!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 1600 !!!!Empty output signal problem@@@@@!!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 1800 !!!!Empty output signal problem@@@@@!!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 2000 !!!!Empty output signal problem@@@@@!!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 2200 !!!!Empty output signal problem@@@@@!!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 2576
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 2400 !!!!Empty output signal problem@@@@@!!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 2600 !!!!Empty output signal problem@@@@@!!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : fbee
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 2800 !!!!Empty output signal problem@@@@@!!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 3000 !!!!Empty output signal problem@@@@@!!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : ca9a
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 11:38:11 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:38:11 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:38:13 on Jan 01,2023, Elapsed time: 0:02:35
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 11:38:13 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# ** Error: fifo_scb.sv(58): (vlog-2123) Missing argument for format specification '%p'.
# ** Error: vlog failed.
# ** Error: subinvocation of vlog failed; return status = 1.
# ** Error: (vsim-3171) Could not find machine code for 'C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit'.
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 3
cd {C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy}
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 11:38:58 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:38:58 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt top -l logfile.log 
# Start time: 11:38:13 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# ** Error: fifo_scb.sv(58): (vlog-2123) Missing argument for format specification '%d'.
# ** Error: vlog failed.
# ** Error: subinvocation of vlog failed; return status = 1.
# ** Error: (vsim-3171) Could not find machine code for 'C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit'.
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 3
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 11:40:24 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:40:24 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt top -l logfile.log 
# Start time: 11:38:13 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(45): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Error (suppressible): (vsim-8323) fifo_scb.sv(58): $display : Argument number 4 is an unpacked type, and may only be printed with the '%p' format.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit::fifo_scb::read File: fifo_tx.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 3
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 11:40:42 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:40:43 on Jan 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt top -l logfile.log 
# Start time: 11:38:13 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(45): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 1000 !!!!Empty output signal problem@@@@@!!!!
# 1000 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 1200 !!!!Empty output signal problem@@@@@!!!!
# 1200 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 1400 !!!!Empty output signal problem@@@@@!!!!
# 1400 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 1600 !!!!Empty output signal problem@@@@@!!!!
# 1600 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 1800 !!!!Empty output signal problem@@@@@!!!!
# 1800 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 2000 !!!!Empty output signal problem@@@@@!!!!
# 2000 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 2200 !!!!Empty output signal problem@@@@@!!!!
# 2200 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 2576
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 2400 !!!!Empty output signal problem@@@@@!!!!
# 2400 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 2600 !!!!Empty output signal problem@@@@@!!!!
# 2600 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : fbee
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 2800 !!!!Empty output signal problem@@@@@!!!!
# 2800 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 3000 !!!!Empty output signal problem@@@@@!!!!
# 3000 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : ca9a
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 11:41:52 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:41:52 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:41:54 on Jan 01,2023, Elapsed time: 0:03:41
# Errors: 5, Warnings: 12
# vsim -novopt top -l logfile.log 
# Start time: 11:41:54 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(45): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 1000 !!!!Empty output signal problem@@@@@!!!!
# 1000 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 1200 !!!!Empty output signal problem@@@@@!!!!
# 1200 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 1400 !!!!Empty output signal problem@@@@@!!!!
# 1400 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 1600 !!!!Empty output signal problem@@@@@!!!!
# 1600 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 1800 !!!!Empty output signal problem@@@@@!!!!
# 1800 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 2000 !!!!Empty output signal problem@@@@@!!!!
# 2000 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 2200 !!!!Empty output signal problem@@@@@!!!!
# 2200 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 2576
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 2400 !!!!Empty output signal problem@@@@@!!!!
# 2400 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 2600 !!!!Empty output signal problem@@@@@!!!!
# 2600 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : fbee
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 2800 !!!!Empty output signal problem@@@@@!!!!
# 2800 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 3000 !!!!Empty output signal problem@@@@@!!!!
# 3000 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : ca9a
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 11:45:15 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:45:15 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:45:17 on Jan 01,2023, Elapsed time: 0:03:23
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 11:45:17 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(45): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 568 WRITE FIFO = '{} 
# 710 WRITE FIFO = '{} 
# 852 WRITE FIFO = '{} 
# 994 WRITE FIFO = '{} 
# 1000 !!!!Empty output signal problem@@@@@!!!!
# 1000 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 1136 WRITE FIFO = '{} 
# 1200 !!!!Empty output signal problem@@@@@!!!!
# 1200 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 1278 WRITE FIFO = '{} 
# 1400 !!!!Empty output signal problem@@@@@!!!!
# 1400 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 1420 WRITE FIFO = '{} 
# 1562 WRITE FIFO = '{} 
# 1600 !!!!Empty output signal problem@@@@@!!!!
# 1600 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 1704 WRITE FIFO = '{} 
# 1800 !!!!Empty output signal problem@@@@@!!!!
# 1800 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 1846 WRITE FIFO = '{} 
# 1988 WRITE FIFO = '{} 
# 2000 !!!!Empty output signal problem@@@@@!!!!
# 2000 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 2130 WRITE FIFO = '{} 
# 2200 !!!!Empty output signal problem@@@@@!!!!
# 2200 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 2576
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 2272 WRITE FIFO = '{} 
# 2400 !!!!Empty output signal problem@@@@@!!!!
# 2400 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 2414 WRITE FIFO = '{} 
# 2556 WRITE FIFO = '{} 
# 2600 !!!!Empty output signal problem@@@@@!!!!
# 2600 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : fbee
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 2698 WRITE FIFO = '{} 
# 2800 !!!!Empty output signal problem@@@@@!!!!
# 2800 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 2840 WRITE FIFO = '{} 
# 2982 WRITE FIFO = '{} 
# 3000 !!!!Empty output signal problem@@@@@!!!!
# 3000 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : ca9a
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 3124 WRITE FIFO = '{} 
# 3266 WRITE FIFO = '{} 
# 3408 WRITE FIFO = '{} 
# 3550 WRITE FIFO = '{} 
# 3692 WRITE FIFO = '{} 
# 3834 WRITE FIFO = '{} 
# 3976 WRITE FIFO = '{} 
# 4118 WRITE FIFO = '{} 
# 4260 WRITE FIFO = '{} 
# 4402 WRITE FIFO = '{} 
# 4544 WRITE FIFO = '{} 
# 4686 WRITE FIFO = '{} 
# 4828 WRITE FIFO = '{} 
# 4970 WRITE FIFO = '{} 
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 11:46:17 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:46:17 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:46:18 on Jan 01,2023, Elapsed time: 0:01:01
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 11:46:18 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(45): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 568 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 710 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 852 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 994 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 1000 !!!!Empty output signal problem@@@@@!!!!
# 1000 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 1136 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 1200 !!!!Empty output signal problem@@@@@!!!!
# 1200 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 1278 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 1400 !!!!Empty output signal problem@@@@@!!!!
# 1400 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 1420 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 1562 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 1600 !!!!Empty output signal problem@@@@@!!!!
# 1600 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 1704 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 1800 !!!!Empty output signal problem@@@@@!!!!
# 1800 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 1846 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 1988 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 2000 !!!!Empty output signal problem@@@@@!!!!
# 2000 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 2130 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 2200 !!!!Empty output signal problem@@@@@!!!!
# 2200 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 2576
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 2272 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 2400 !!!!Empty output signal problem@@@@@!!!!
# 2400 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 2414 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 2556 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 2600 !!!!Empty output signal problem@@@@@!!!!
# 2600 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : fbee
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 2698 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 2800 !!!!Empty output signal problem@@@@@!!!!
# 2800 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : 0000
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 2840 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 2982 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3000 !!!!Empty output signal problem@@@@@!!!!
# 3000 !!!!Size of fifo           0, FIFO = '{} !!!!
# *********PACKET INFO***********
# 	 wr_en_i : 0
# 	 rd_en_i : 0
# 	 wdata_i : 0000
# 	 rdata_o : ca9a
# 	 full_o : 0
# 	 empty_o : 0
# 	 wr_error_o : 0
# 	 rd_error_o : 0
# 3124 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3266 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3408 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3550 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3692 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3834 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3976 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4118 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4260 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4402 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4544 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4686 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4828 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4970 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 11:49:14 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:49:14 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:49:15 on Jan 01,2023, Elapsed time: 0:02:57
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 11:49:15 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(45): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 568 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 710 WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 710 WRITE FIFO = '{9590} 
# 852 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590} 
# 994 WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590} 
# 994 WRITE FIFO = '{9590, 64494} 
# 1136 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590, 64494} 
# 1278 WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590, 64494} 
# 1278 WRITE FIFO = '{9590, 64494, 51866} 
# 1420 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590, 64494, 51866} 
# 1562 WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590, 64494, 51866} 
# 1562 WRITE FIFO = '{9590, 64494, 51866, 59502} 
# 1704 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590, 64494, 51866, 59502} 
# !!!!FIFO buffer data problem!!!!
# 1846 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{64494, 51866, 59502} 
# 1988 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{64494, 51866, 59502} 
# 2130 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{64494, 51866, 59502} 
# !!!!FIFO buffer data problem!!!!
# 2272 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{51866, 59502} 
# 2414 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{51866, 59502} 
# 2556 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{51866, 59502} 
# !!!!FIFO buffer data problem!!!!
# 2698 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{59502} 
# 2840 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{59502} 
# 2982 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{59502} 
# !!!!FIFO buffer data problem!!!!
# 3124 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3266 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# !!!!Read Error signal problem!!!!
# 3408 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3550 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3692 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3834 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3976 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4118 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4260 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4402 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4544 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4686 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4828 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4970 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 11:51:42 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:51:42 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:51:44 on Jan 01,2023, Elapsed time: 0:02:29
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 11:51:44 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(46): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 568 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 710 WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 710 WRITE FIFO = '{9590} 
# 852 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590} 
# 994 WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590} 
# 994 WRITE FIFO = '{9590, 64494} 
# 1136 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590, 64494} 
# 1278 WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590, 64494} 
# 1278 WRITE FIFO = '{9590, 64494, 51866} 
# 1420 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590, 64494, 51866} 
# 1562 WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590, 64494, 51866} 
# 1562 WRITE FIFO = '{9590, 64494, 51866, 59502} 
# 1704 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590, 64494, 51866, 59502} 
# !!!!FIFO buffer data problem!!!!
# 1846 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{64494, 51866, 59502} 
# 1988 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{64494, 51866, 59502} 
# 2130 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{64494, 51866, 59502} 
# !!!!FIFO buffer data problem!!!!
# 2272 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{51866, 59502} 
# 2414 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{51866, 59502} 
# 2556 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{51866, 59502} 
# !!!!FIFO buffer data problem!!!!
# 2698 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{59502} 
# 2840 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{59502} 
# 2982 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{59502} 
# !!!!FIFO buffer data problem!!!!
# 3124 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3266 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# !!!!Read Error signal problem!!!!
# 3408 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3550 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3692 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3834 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3976 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4118 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4260 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4402 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4544 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4686 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4828 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4970 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 11:53:57 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:53:57 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:53:59 on Jan 01,2023, Elapsed time: 0:02:15
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 11:53:59 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(45): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 568 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 600 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 710 WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 800 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590} 
# 852 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590} 
# 994 WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590} 
# 1000 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590, 64494} 
# 1136 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590, 64494} 
# 1200 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590, 64494} 
# 1278 WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590, 64494} 
# 1400 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590, 64494, 51866} 
# 1420 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590, 64494, 51866} 
# 1562 WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590, 64494, 51866} 
# 1600 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590, 64494, 51866, 59502} 
# 1704 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590, 64494, 51866, 59502} 
# 1800 READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590, 64494, 51866, 59502} 
# !!!!FIFO buffer data problem!!!!
# 1846 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{64494, 51866, 59502} 
# 1988 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{64494, 51866, 59502} 
# 2000 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{64494, 51866, 59502} 
# 2130 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{64494, 51866, 59502} 
# 2200 READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590} FIFO = '{64494, 51866, 59502} 
# !!!!FIFO buffer data problem!!!!
# 2272 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{51866, 59502} 
# 2400 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{51866, 59502} 
# 2414 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{51866, 59502} 
# 2556 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{51866, 59502} 
# 2600 READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494} FIFO = '{51866, 59502} 
# !!!!FIFO buffer data problem!!!!
# 2698 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{59502} 
# 2800 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{59502} 
# 2840 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{59502} 
# 2982 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{59502} 
# 3000 READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866} FIFO = '{59502} 
# !!!!FIFO buffer data problem!!!!
# 3124 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3200 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3266 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3400 READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502} FIFO = '{} 
# !!!!Read Error signal problem!!!!
# 3408 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3550 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3600 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3692 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3800 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3834 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3976 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4000 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4118 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4200 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4260 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4400 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4402 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4544 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4600 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4686 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4800 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4828 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4970 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 11:56:10 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:56:10 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:56:12 on Jan 01,2023, Elapsed time: 0:02:13
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 11:56:12 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(45): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 568 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 600 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 800 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590} 
# 852 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590} 
# 1000 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590, 64494} 
# 1136 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590, 64494} 
# 1200 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590, 64494} 
# 1400 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590, 64494, 51866} 
# 1420 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590, 64494, 51866} 
# 1600 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590, 64494, 51866, 59502} 
# 1704 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{9590, 64494, 51866, 59502} 
# !!!!FIFO buffer data problem!!!!
# 1846 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{64494, 51866, 59502} 
# 1988 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{64494, 51866, 59502} 
# 2000 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{64494, 51866, 59502} 
# 2130 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{64494, 51866, 59502} 
# !!!!FIFO buffer data problem!!!!
# 2272 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{51866, 59502} 
# 2400 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{51866, 59502} 
# 2414 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{51866, 59502} 
# 2556 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{51866, 59502} 
# !!!!FIFO buffer data problem!!!!
# 2698 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{59502} 
# 2800 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{59502} 
# 2840 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{59502} 
# 2982 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{59502} 
# !!!!FIFO buffer data problem!!!!
# 3124 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3200 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3266 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# !!!!Read Error signal problem!!!!
# 3408 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3550 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3600 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3692 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3800 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3834 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 3976 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4000 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4118 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4200 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4260 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4400 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4402 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4544 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4600 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4686 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4800 READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4828 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# 4970 WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0} FIFO = '{} 
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 12:01:40 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:01:40 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:01:42 on Jan 01,2023, Elapsed time: 0:05:30
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 12:01:42 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(46): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!FIFO buffer data problem!!!!
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}
# !!!!FIFO buffer data problem!!!!
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}
# !!!!FIFO buffer data problem!!!!
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}
# !!!!FIFO buffer data problem!!!!
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}
# !!!!Read Error signal problem!!!!
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 12:04:44 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:04:44 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:04:46 on Jan 01,2023, Elapsed time: 0:03:04
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 12:04:46 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(47): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!FIFO buffer data problem!!!!
# !!!!FIFO buffer data problem!!!!
# !!!!FIFO buffer data problem!!!!
# !!!!FIFO buffer data problem!!!!
# !!!!Read Error signal problem!!!!
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 12:07:29 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:07:30 on Jan 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:07:31 on Jan 01,2023, Elapsed time: 0:02:45
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 12:07:31 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(47): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!FIFO buffer data problem!!!!
# !!!!FIFO buffer data problem!!!!
# !!!!FIFO buffer data problem!!!!
# !!!!FIFO buffer data problem!!!!
# !!!!Read Error signal problem!!!!
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 12:09:42 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:09:42 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:09:43 on Jan 01,2023, Elapsed time: 0:02:12
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 12:09:43 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(47): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!FIFO buffer data problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!FIFO buffer data problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!FIFO buffer data problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!FIFO buffer data problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Read Error signal problem!!!!
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 12:11:19 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:11:19 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:11:20 on Jan 01,2023, Elapsed time: 0:01:37
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 12:11:20 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(47): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!FIFO buffer data problem!!!!
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!FIFO buffer data problem!!!!
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!FIFO buffer data problem!!!!
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!FIFO buffer data problem!!!!
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Read Error signal problem!!!!
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 12:11:35 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:11:35 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:11:36 on Jan 01,2023, Elapsed time: 0:00:16
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 12:11:36 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(47): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!FIFO buffer data problem!!!!
# MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!FIFO buffer data problem!!!!
# MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!FIFO buffer data problem!!!!
# MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!FIFO buffer data problem!!!!
# MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Read Error signal problem!!!!
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 12:13:58 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:13:58 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:13:59 on Jan 01,2023, Elapsed time: 0:02:23
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 12:13:59 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(47): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!FIFO buffer data problem!!!!
# MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!FIFO buffer data problem!!!!
# MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!FIFO buffer data problem!!!!
# MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!FIFO buffer data problem!!!!
# MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Read Error signal problem!!!!
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 12:14:47 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:14:47 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:14:48 on Jan 01,2023, Elapsed time: 0:00:49
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 12:14:48 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(47): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!FIFO buffer data problem!!!!
# MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!FIFO buffer data problem!!!!
# MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!FIFO buffer data problem!!!!
# MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!FIFO buffer data problem!!!!
# MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Read Error signal problem!!!!
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 12:19:27 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:19:27 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:19:28 on Jan 01,2023, Elapsed time: 0:04:40
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 12:19:28 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(50): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# !!!!Empty output signal problem!!!!
# !!!!Empty output signal problem!!!!
# MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Read Error signal problem!!!!
# MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:1, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 12:21:30 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:21:30 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:21:31 on Jan 01,2023, Elapsed time: 0:02:03
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 12:21:31 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(50): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# !!!!****Empty output signal problem!!!!
# !!!!****Empty output signal problem!!!!
# MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Read Error signal problem!!!!
# MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:1, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 12:23:39 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:23:39 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:23:40 on Jan 01,2023, Elapsed time: 0:02:09
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 12:23:40 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(50): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!****Empty output signal problem!!!!
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!****Empty output signal problem!!!!
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Read Error signal problem!!!!
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:1, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 12:25:17 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:25:17 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:25:19 on Jan 01,2023, Elapsed time: 0:01:39
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 12:25:19 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(50): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!****Empty output signal problem!!!!
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!****Empty output signal problem!!!!
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Read Error signal problem!!!!
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:1, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 12:25:48 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:25:48 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:25:49 on Jan 01,2023, Elapsed time: 0:00:30
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 12:25:49 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(50): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!****Empty output signal problem!!!!
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!****Empty output signal problem!!!!
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Read Error signal problem!!!!
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:1, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 12:27:05 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:27:05 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:27:06 on Jan 01,2023, Elapsed time: 0:01:17
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 12:27:06 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(51): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 0 0
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!****Empty output signal problem!!!!
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!****Empty output signal problem!!!!
# WR_EN 0 0
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# WR_EN 0 0
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Read Error signal problem!!!!
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:1, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 0 0
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 0 0
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 12:29:24 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:29:24 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:29:25 on Jan 01,2023, Elapsed time: 0:02:19
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 12:29:25 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(51): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 0 0
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!****Empty output signal problem!!!!
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!****Empty output signal problem!!!!
# WR_EN 0 0
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# WR_EN 0 0
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Read Error signal problem!!!!
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:1, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 0 0
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 0 0
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 12:30:07 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:30:07 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:30:09 on Jan 01,2023, Elapsed time: 0:00:44
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 12:30:09 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(51): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 0 0
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!****Empty output signal problem!!!!
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!****Empty output signal problem!!!!
# WR_EN 0 0
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# WR_EN 0 0
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Read Error signal problem!!!!
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:1, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 0 0
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 0 0
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 12:31:25 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:31:25 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:31:27 on Jan 01,2023, Elapsed time: 0:01:18
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 12:31:27 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(51): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!****Empty output signal problem!!!!
# WR_EN 0 0
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!****Empty output signal problem!!!!
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!****Empty output signal problem!!!!
# WR_EN 0 0
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# WR_EN 0 0
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Read Error signal problem!!!!
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Read Error signal problem!!!!
# WR_EN 0 0
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 0 0
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 12:33:34 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:33:35 on Jan 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:33:36 on Jan 01,2023, Elapsed time: 0:02:09
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 12:33:36 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(52): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# WR_EN 1 1
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 1 1
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 1 1
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 1 1
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}
# 		SCBD READ PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}
# 		SCBD READ PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}
# 		SCBD READ PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:1, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 12:36:52 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:36:52 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:36:53 on Jan 01,2023, Elapsed time: 0:03:17
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 12:36:53 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Fatal: (vsim-8274) fifo_mon.sv(27): Virtual interface elem. 'rd_clk_i' not found in 'fifo_intf'.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_env.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 3
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 12:37:15 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:37:15 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt top -l logfile.log 
# Start time: 12:36:53 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Fatal: (vsim-8274) fifo_mon.sv(27): Virtual interface elem. 'wr_clk_i' not found in 'fifo_intf'.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_env.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 3
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 12:37:49 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:37:49 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt top -l logfile.log 
# Start time: 12:36:53 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(52): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 0 0
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!****Empty output signal problem!!!!
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!****Empty output signal problem!!!!
# WR_EN 0 0
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# WR_EN 0 0
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Read Error signal problem!!!!
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:1, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 0 0
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 0 0
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 12:43:23 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:43:23 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:43:24 on Jan 01,2023, Elapsed time: 0:06:31
# Errors: 2, Warnings: 13
# vsim -novopt top -l logfile.log 
# Start time: 12:43:24 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(52): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 0 0
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!****Empty output signal problem!!!!
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!****Empty output signal problem!!!!
# WR_EN 0 0
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# WR_EN 0 0
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Read Error signal problem!!!!
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:1, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 0 0
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# WR_EN 0 0
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 12:44:21 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:44:22 on Jan 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:44:23 on Jan 01,2023, Elapsed time: 0:00:59
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 12:44:23 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(52): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 568 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 852 WR_EN 0 0
# 1136 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!****Empty output signal problem!!!!
# 1420 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!****Empty output signal problem!!!!
# 1704 WR_EN 0 0
# 1988 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# 2272 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# 2556 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# 2840 WR_EN 0 0
# 3124 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Read Error signal problem!!!!
# 3408 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:1, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 3692 WR_EN 0 0
# 3976 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 4260 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 4544 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 4828 WR_EN 0 0
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 12:47:27 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:47:27 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:47:29 on Jan 01,2023, Elapsed time: 0:03:06
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 12:47:29 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(52): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 568 WR_EN 0 0
# 710 WR_EN 1 1
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 994 WR_EN 1 1
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 1278 WR_EN 1 1
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 1562 WR_EN 1 1
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 1846 WR_EN 0 0
# 1988 WR_EN 0 0
# !!!!Full output signal problem!!!!
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 2130 WR_EN 0 0
# 2272 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 2414 WR_EN 0 0
# 2556 WR_EN 0 0
# 2698 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 2840 WR_EN 0 0
# 2982 WR_EN 0 0
# 3124 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 3266 WR_EN 0 0
# 3408 WR_EN 0 0
# 3550 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:1, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 3692 WR_EN 0 0
# 3834 WR_EN 0 0
# 3976 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 4118 WR_EN 0 0
# 4260 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 4402 WR_EN 0 0
# 4544 WR_EN 0 0
# 4686 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 4828 WR_EN 0 0
# 4970 WR_EN 0 0
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 12:49:48 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:49:48 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:49:50 on Jan 01,2023, Elapsed time: 0:02:21
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 12:49:50 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(52): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 568 WR_EN 0 0
# 710 WR_EN 1 1
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 994 WR_EN 1 1
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 1278 WR_EN 1 1
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 1562 WR_EN 1 1
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 1846 WR_EN 0 0
# 1988 WR_EN 0 0
# !!!!****Full output signal problem!!!!
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 2130 WR_EN 0 0
# 2272 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 2414 WR_EN 0 0
# 2556 WR_EN 0 0
# 2698 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 2840 WR_EN 0 0
# 2982 WR_EN 0 0
# 3124 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 3266 WR_EN 0 0
# 3408 WR_EN 0 0
# 3550 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:1, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 3692 WR_EN 0 0
# 3834 WR_EN 0 0
# 3976 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 4118 WR_EN 0 0
# 4260 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 4402 WR_EN 0 0
# 4544 WR_EN 0 0
# 4686 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 4828 WR_EN 0 0
# 4970 WR_EN 0 0
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 12:54:44 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:54:44 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:54:46 on Jan 01,2023, Elapsed time: 0:04:56
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 12:54:46 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(52): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 568 WR_EN 0 0
# 710 WR_EN 1 1
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 994 WR_EN 1 1
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 1278 WR_EN 1 1
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:1, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:1, rd_error_o:0, rdata_o:0}
# 1562 WR_EN 1 1
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:1, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:1, rd_error_o:0, rdata_o:0}
# 1846 WR_EN 1 1
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Write Error signal problem!!!!
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 2130 WR_EN 1 1
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:1, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:1, rd_error_o:0, rdata_o:0}
# !!!!Full output signal problem!!!!
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 2414 WR_EN 1 1
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:1, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:1, rd_error_o:0, rdata_o:0}
# !!!!Full output signal problem!!!!
# 2698 WR_EN 1 1
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:1, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:1, rd_error_o:0, rdata_o:0}
# 2982 WR_EN 1 1
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Write Error signal problem!!!!
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 3266 WR_EN 1 1
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:1, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:1, rd_error_o:0, rdata_o:0}
# 3550 WR_EN 1 1
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:1, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:1, rd_error_o:0, rdata_o:0}
# 3834 WR_EN 1 1
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:1, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:1, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 4118 WR_EN 1 1
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:1, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:1, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 4402 WR_EN 1 1
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:1, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:1, rd_error_o:0, rdata_o:0}
# 4686 WR_EN 1 1
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:1, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:1, rd_error_o:0, rdata_o:0}
# 4970 WR_EN 1 1
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 12:58:48 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:58:48 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:58:50 on Jan 01,2023, Elapsed time: 0:04:04
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 12:58:50 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(52): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 568 WR_EN 0 0
# 710 WR_EN 1 1
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 852 WR_EN 0 0
# 994 WR_EN 1 1
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 1136 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 1278 WR_EN 1 1
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 1420 WR_EN 0 0
# 1562 WR_EN 1 1
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 1704 WR_EN 0 0
# 1846 WR_EN 0 0
# 1988 WR_EN 0 0
# !!!!****Full output signal problem!!!!
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 2130 WR_EN 0 0
# 2272 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 2414 WR_EN 0 0
# 2556 WR_EN 0 0
# 2698 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 2840 WR_EN 0 0
# 2982 WR_EN 0 0
# 3124 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 3266 WR_EN 0 0
# 3408 WR_EN 0 0
# 3550 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:1, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 3692 WR_EN 0 0
# 3834 WR_EN 0 0
# 3976 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 4118 WR_EN 0 0
# 4260 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 4402 WR_EN 0 0
# 4544 WR_EN 0 0
# 4686 WR_EN 0 0
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 4828 WR_EN 0 0
# 4970 WR_EN 0 0
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
# Debug data file, vsim.dbg, does not exist.
# 
# Invoke vsim with -debugDB to create this file.
# Debug data file, vsim.dbg, does not exist.
# 
# Invoke vsim with -debugDB to create this file.
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 13:14:39 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:14:40 on Jan 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:14:41 on Jan 01,2023, Elapsed time: 0:15:51
# Errors: 2, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 13:14:41 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(50): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(72): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# MONITOR WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!****Full output signal problem!!!!
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:1, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 13:15:50 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:15:51 on Jan 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:15:52 on Jan 01,2023, Elapsed time: 0:01:11
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 13:15:52 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(50): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(72): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!****Full output signal problem!!!!
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:1, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	MONITOR READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 13:17:57 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:17:57 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:17:58 on Jan 01,2023, Elapsed time: 0:02:06
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 13:17:58 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(50): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(90): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!FIFO buffer data problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!FIFO buffer data problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!FIFO buffer data problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!FIFO buffer data problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Read Error signal problem!!!!
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 13:23:10 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:23:10 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:23:11 on Jan 01,2023, Elapsed time: 0:05:13
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 13:23:11 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(50): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(90): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!****Full output signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 13:24:10 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:24:10 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:24:12 on Jan 01,2023, Elapsed time: 0:01:01
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 13:24:12 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(50): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(90): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# !!!!****Empty output signal problem!!!!
# !!!!****Empty output signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Empty output signal problem!!!!
# !!!!Read Error signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# !!!!Read Error signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 13:28:38 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:28:38 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:28:40 on Jan 01,2023, Elapsed time: 0:04:28
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 13:28:40 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(50): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(90): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 0t !!!!****Empty output signal problem!!!!                   1
# 0t !!!!****Empty output signal problem!!!!                   1
# 2000 !!!!Empty output signal problem!!!!
# 2000 !!!!Read Error signal problem!!!!
# 2000 !!!!Empty output signal problem!!!!
# 2000 !!!!Read Error signal problem!!!!
# 2000 !!!!Empty output signal problem!!!!
# 2000 !!!!Read Error signal problem!!!!
# 3000 !!!!Read Error signal problem!!!!
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 13:29:11 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:29:11 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:29:12 on Jan 01,2023, Elapsed time: 0:00:32
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 13:29:12 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(50): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(90): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 1000 !!!!****Empty output signal problem!!!!
# 1000 !!!!****Empty output signal problem!!!!
# 2000 !!!!Empty output signal problem!!!!
# 2000 !!!!Read Error signal problem!!!!
# 2000 !!!!Empty output signal problem!!!!
# 2000 !!!!Read Error signal problem!!!!
# 2000 !!!!Empty output signal problem!!!!
# 2000 !!!!Read Error signal problem!!!!
# 3000 !!!!Read Error signal problem!!!!
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 13:31:20 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:31:20 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:31:22 on Jan 01,2023, Elapsed time: 0:02:10
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 13:31:22 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(50): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(90): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 1000 !!!!****Empty output signal problem!!!!
# 1000 !!!!****Empty output signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}
# 2000 !!!!Empty output signal problem!!!!
# 2000 !!!!Read Error signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}
# 2000 !!!!Empty output signal problem!!!!
# 2000 !!!!Read Error signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}
# 2000 !!!!Empty output signal problem!!!!
# 2000 !!!!Read Error signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}
# 3000 !!!!Read Error signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:1, rdata_o:59502}
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 13:31:55 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:31:55 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:31:56 on Jan 01,2023, Elapsed time: 0:00:34
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 13:31:56 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(50): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(90): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 1000 !!!!****Empty output signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 1000 !!!!****Empty output signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}
# 2000 !!!!Empty output signal problem!!!!
# 2000 !!!!Read Error signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}
# 2000 !!!!Empty output signal problem!!!!
# 2000 !!!!Read Error signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}
# 2000 !!!!Empty output signal problem!!!!
# 2000 !!!!Read Error signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}
# 3000 !!!!Read Error signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:1, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 13:33:23 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:33:23 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:33:25 on Jan 01,2023, Elapsed time: 0:01:29
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 13:33:25 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(50): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(90): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 1000 !!!!****Empty output signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 1000 !!!!****Empty output signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}   FIFO '{}
# 2000 !!!!Empty output signal problem!!!!
# 2000 !!!!Read Error signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}   FIFO '{}
# 2000 !!!!Empty output signal problem!!!!
# 2000 !!!!Read Error signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}   FIFO '{}
# 2000 !!!!Empty output signal problem!!!!
# 2000 !!!!Read Error signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}   FIFO '{}
# 3000 !!!!Read Error signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:1, rdata_o:59502}   FIFO '{}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}   FIFO '{}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}   FIFO '{}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}   FIFO '{}
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 13:34:56 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:34:56 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:34:58 on Jan 01,2023, Elapsed time: 0:01:33
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 13:34:58 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(50): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(90): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 1000 !!!!****Empty output signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 1000 !!!!****Empty output signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}   FIFO '{}
# 2000 !!!!Empty output signal problem!!!!
# 2000 !!!!Read Error signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}   FIFO '{}
# 2000 !!!!Empty output signal problem!!!!
# 2000 !!!!Read Error signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}   FIFO '{}
# 2000 !!!!Empty output signal problem!!!!
# 2000 !!!!Read Error signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}   FIFO '{}
# 3000 !!!!Read Error signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:1, rdata_o:59502}   FIFO '{}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}   FIFO '{}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}   FIFO '{}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}   FIFO '{}
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 13:36:11 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:36:11 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:36:12 on Jan 01,2023, Elapsed time: 0:01:14
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 13:36:12 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(50): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(91): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 568 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 852 WR_EN 0 0
# 1136 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 1000 !!!!****Empty output signal problem!!!!
# 1420 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 1000 !!!!****Empty output signal problem!!!!
# 1704 WR_EN 0 0
# 1988 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}   FIFO '{}
# 2000 !!!!Empty output signal problem!!!!
# 2000 !!!!Read Error signal problem!!!!
# 2272 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}   FIFO '{}
# 2000 !!!!Empty output signal problem!!!!
# 2000 !!!!Read Error signal problem!!!!
# 2556 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}   FIFO '{}
# 2000 !!!!Empty output signal problem!!!!
# 2000 !!!!Read Error signal problem!!!!
# 2840 WR_EN 0 0
# 3124 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}   FIFO '{}
# 3000 !!!!Read Error signal problem!!!!
# 3408 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:1, rdata_o:59502}   FIFO '{}
# 3692 WR_EN 0 0
# 3976 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}   FIFO '{}
# 4260 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}   FIFO '{}
# 4544 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}   FIFO '{}
# 4828 WR_EN 0 0
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 13:42:12 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:42:12 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:42:13 on Jan 01,2023, Elapsed time: 0:06:01
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 13:42:13 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(50): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(95): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 568 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 710 WR_EN 0 1
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 994 WR_EN 0 1
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{9590}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{9590, 64494}
# 1278 WR_EN 0 1
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{9590, 64494}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 1562 WR_EN 0 1
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{9590, 64494, 51866}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}
# 1846 WR_EN 0 0
# 1988 WR_EN 0 0
# 1000 !!!!****Full output signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}   FIFO '{9590, 64494, 51866, 59502}
# 2130 WR_EN 0 0
# 2272 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}   FIFO '{64494, 51866, 59502}
# 2414 WR_EN 0 0
# 2556 WR_EN 0 0
# 2698 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}   FIFO '{51866, 59502}
# 2840 WR_EN 0 0
# 2982 WR_EN 0 0
# 3124 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}   FIFO '{59502}
# 3266 WR_EN 0 0
# 3408 WR_EN 0 0
# 3550 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:1, rdata_o:59502}   FIFO '{}
# 3692 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3834 WR_EN 0 0
# 3976 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4118 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4260 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4402 WR_EN 0 0
# 4544 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4686 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4828 WR_EN 0 0
# 4970 WR_EN 0 0
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 13:46:18 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:46:18 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:46:19 on Jan 01,2023, Elapsed time: 0:04:06
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 13:46:19 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(50): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(95): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 568 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 710 WR_EN 0 1
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 994 WR_EN 0 1
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{9590}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{9590, 64494}
# 1278 WR_EN 0 1
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{9590, 64494}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590, 64494}
# 1562 WR_EN 0 1
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{9590, 64494, 51866}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590, 64494, 51866}
# 1846 WR_EN 0 0
# 1988 WR_EN 0 0
# 1000 !!!!****Full output signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}   FIFO '{9590, 64494, 51866, 59502}
# 2130 WR_EN 0 0
# 2272 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}   FIFO '{64494, 51866, 59502}
# 2414 WR_EN 0 0
# 2556 WR_EN 0 0
# 2698 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}   FIFO '{51866, 59502}
# 2840 WR_EN 0 0
# 2982 WR_EN 0 0
# 3124 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}   FIFO '{59502}
# 3266 WR_EN 0 0
# 3408 WR_EN 0 0
# 3550 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:1, rdata_o:59502}   FIFO '{}
# 3692 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3834 WR_EN 0 0
# 3976 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4118 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4260 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4402 WR_EN 0 0
# 4544 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4686 WR_EN 0 0
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4828 WR_EN 0 0
# 4970 WR_EN 0 0
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 13:47:56 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:47:56 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:47:58 on Jan 01,2023, Elapsed time: 0:01:39
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 13:47:58 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(50): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(95): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 568 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 710 WR_EN 0 1
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 994 WR_EN 0 1
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590}
# 1278 WR_EN 0 1
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590, 64494}
# 1562 WR_EN 0 1
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590, 64494, 51866}
# 1846 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590, 64494, 51866, 59502}
# 1988 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590, 64494, 51866, 59502}
# 1000 !!!!****Full output signal problem!!!!
# 2130 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{64494, 51866, 59502}
# 2272 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{64494, 51866, 59502}
# 2414 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{51866, 59502}
# 2556 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{51866, 59502}
# 2698 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{51866, 59502}
# 2840 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{59502}
# 2982 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{59502}
# 3124 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{59502}
# 3266 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 3408 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 3550 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 3692 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 3834 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 3976 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 4118 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 4260 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 4402 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 4544 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 4686 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 4828 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 4970 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 13:50:04 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:50:04 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:50:06 on Jan 01,2023, Elapsed time: 0:02:08
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 13:50:06 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(50): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(95): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 568 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 710 WR_EN 0 1
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 994 WR_EN 0 1
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{9590}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{9590, 64494}
# 1278 WR_EN 0 1
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{9590, 64494}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590, 64494}
# 1562 WR_EN 0 1
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{9590, 64494, 51866}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590, 64494, 51866}
# 1846 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590, 64494, 51866, 59502}
# 1988 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590, 64494, 51866, 59502}
# 1000 !!!!****Full output signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}   FIFO '{9590, 64494, 51866, 59502}
# 2130 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{64494, 51866, 59502}
# 2272 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{64494, 51866, 59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}   FIFO '{64494, 51866, 59502}
# 2414 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{51866, 59502}
# 2556 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{51866, 59502}
# 2698 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{51866, 59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}   FIFO '{51866, 59502}
# 2840 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{59502}
# 2982 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{59502}
# 3124 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}   FIFO '{59502}
# 3266 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 3408 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 3550 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:1, rdata_o:59502}   FIFO '{}
# 3692 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3834 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 3976 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4118 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4260 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4402 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 4544 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4686 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4828 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 4970 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:03:26 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:03:26 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:03:28 on Jan 01,2023, Elapsed time: 0:13:22
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 14:03:28 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(50): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(95): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 568 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 710 WR_EN 0 1
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 994 WR_EN 0 1
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{9590}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{9590, 64494}
# 1278 WR_EN 0 1
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{9590, 64494}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590, 64494}
# 1562 WR_EN 0 1
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{9590, 64494, 51866}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590, 64494, 51866}
# 1846 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590, 64494, 51866, 59502}
# 1988 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590, 64494, 51866, 59502}
# 1000 !!!!****Full output signal problem!!!!
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}   FIFO '{9590, 64494, 51866, 59502}
# 2130 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{64494, 51866, 59502}
# 2272 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{64494, 51866, 59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}   FIFO '{64494, 51866, 59502}
# 2414 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{51866, 59502}
# 2556 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{51866, 59502}
# 2698 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{51866, 59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}   FIFO '{51866, 59502}
# 2840 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{59502}
# 2982 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{59502}
# 3124 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{59502}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}   FIFO '{59502}
# 3266 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 3408 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 3550 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:1, rdata_o:59502}   FIFO '{}
# 3692 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3834 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 3976 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4118 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4260 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4402 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 4544 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4686 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4828 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 4970 WR_EN 0 0
# 	SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:06:31 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:06:31 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:06:33 on Jan 01,2023, Elapsed time: 0:03:05
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 14:06:33 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(50): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(95): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 568 WR_EN 0 0
# 	0 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		0 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 710 WR_EN 0 1
# 		0 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 	0 SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 994 WR_EN 0 1
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{9590}
# 	1000 SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590}
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{9590, 64494}
# 1278 WR_EN 0 1
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{9590, 64494}
# 	1000 SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590, 64494}
# 1562 WR_EN 0 1
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{9590, 64494, 51866}
# 	1000 SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590, 64494, 51866}
# 1846 WR_EN 0 0
# 	1000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590, 64494, 51866, 59502}
# 1988 WR_EN 0 0
# 	1000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590, 64494, 51866, 59502}
# 1000 !!!!****Full output signal problem!!!!
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}   FIFO '{9590, 64494, 51866, 59502}
# 2130 WR_EN 0 0
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{64494, 51866, 59502}
# 2272 WR_EN 0 0
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{64494, 51866, 59502}
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}   FIFO '{64494, 51866, 59502}
# 2414 WR_EN 0 0
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{51866, 59502}
# 2556 WR_EN 0 0
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{51866, 59502}
# 2698 WR_EN 0 0
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{51866, 59502}
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}   FIFO '{51866, 59502}
# 2840 WR_EN 0 0
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{59502}
# 2982 WR_EN 0 0
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{59502}
# 3124 WR_EN 0 0
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{59502}
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}   FIFO '{59502}
# 3266 WR_EN 0 0
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 3408 WR_EN 0 0
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 3550 WR_EN 0 0
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:1, rdata_o:59502}   FIFO '{}
# 3692 WR_EN 0 0
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3834 WR_EN 0 0
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 3976 WR_EN 0 0
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4118 WR_EN 0 0
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4260 WR_EN 0 0
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4402 WR_EN 0 0
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 4544 WR_EN 0 0
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4686 WR_EN 0 0
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4828 WR_EN 0 0
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 4970 WR_EN 0 0
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:21:55 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:21:55 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:21:57 on Jan 01,2023, Elapsed time: 0:15:24
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 14:21:57 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(54): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(101): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 568 WR_EN 0 0
# 	0 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		0 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 710 WR_EN 0 1
# 	0 SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		0 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{9590}
# 994 WR_EN 0 1
# 	1000 SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590}
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{9590, 64494}
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{9590, 64494}
# 1278 WR_EN 0 1
# 	1000 SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590, 64494}
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{9590, 64494, 51866}
# 1562 WR_EN 0 1
# 	1000 SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590, 64494, 51866}
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{9590, 64494, 51866, 59502}
# 2000 WR_EN 0 0
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}   FIFO '{9590, 64494, 51866, 59502}
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{64494, 51866, 59502}
# 2130 WR_EN 0 0
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{64494, 51866, 59502}
# 2400 WR_EN 0 0
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:64494}   FIFO '{64494, 51866, 59502}
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{51866, 59502}
# 2414 WR_EN 0 0
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{51866, 59502}
# 2556 WR_EN 0 0
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{51866, 59502}
# 2800 WR_EN 0 0
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}   FIFO '{51866, 59502}
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{59502}
# 2840 WR_EN 0 0
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{59502}
# 2982 WR_EN 0 0
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{59502}
# 3200 WR_EN 0 0
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:59502}   FIFO '{59502}
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 3266 WR_EN 0 0
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 3600 WR_EN 0 0
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:1, rdata_o:59502}   FIFO '{}
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 3692 WR_EN 0 0
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3834 WR_EN 0 0
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 3976 WR_EN 0 0
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4118 WR_EN 0 0
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4260 WR_EN 0 0
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4402 WR_EN 0 0
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 4544 WR_EN 0 0
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4686 WR_EN 0 0
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4828 WR_EN 0 0
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 4970 WR_EN 0 0
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:22:42 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:22:42 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:22:44 on Jan 01,2023, Elapsed time: 0:00:47
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 14:22:44 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(54): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(101): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 568 WR_EN 0 0
# 710 WR_EN 0 1
# 994 WR_EN 0 1
# 1278 WR_EN 0 1
# 1562 WR_EN 0 1
# 2000 WR_EN 0 0
# 2130 WR_EN 0 0
# 2400 WR_EN 0 0
# 2414 WR_EN 0 0
# 2556 WR_EN 0 0
# 2800 WR_EN 0 0
# 2840 WR_EN 0 0
# 2982 WR_EN 0 0
# 3200 WR_EN 0 0
# 3266 WR_EN 0 0
# 3600 WR_EN 0 0
# 3692 WR_EN 0 0
# 3834 WR_EN 0 0
# 3976 WR_EN 0 0
# 4118 WR_EN 0 0
# 4260 WR_EN 0 0
# 4402 WR_EN 0 0
# 4544 WR_EN 0 0
# 4686 WR_EN 0 0
# 4828 WR_EN 0 0
# 4970 WR_EN 0 0
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:23:09 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:23:09 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:23:10 on Jan 01,2023, Elapsed time: 0:00:26
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 14:23:10 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(54): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(100): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:25:39 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# ** Error: (vlog-13069) ** while parsing file included at headers.svh(19)
# ** while parsing file included at top.sv(2)
# ** at test_empty_err.sv(17): near "env": syntax error, unexpected IDENTIFIER, expecting ';'.
# End time: 14:25:40 on Jan 01,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.6c/win64/vlog failed.
# Error in macro ./run.do line 2
# C:/questasim64_10.6c/win64/vlog failed.
#     while executing
# "vlog headers.svh +define+TEST_EMPTY_ERR   "
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:25:50 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:25:50 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:25:52 on Jan 01,2023, Elapsed time: 0:02:42
# Errors: 4, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 14:25:52 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(54): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(100): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:31:25 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:31:25 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:31:27 on Jan 01,2023, Elapsed time: 0:05:35
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 14:31:27 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(54): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(100): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:33:08 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:33:08 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:33:10 on Jan 01,2023, Elapsed time: 0:01:43
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 14:33:10 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(54): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(100): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:34:23 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:34:23 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:34:24 on Jan 01,2023, Elapsed time: 0:01:14
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 14:34:24 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(54): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(100): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:64494, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590, 64494}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:59502, full_o:1, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590, 64494, 51866}
# 	SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:46011, full_o:1, empty_o:0, wr_error_o:1, rd_error_o:0, rdata_o:0}  FIFO '{9590, 64494, 51866, 59502}
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:37:03 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:37:03 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:37:04 on Jan 01,2023, Elapsed time: 0:02:40
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 14:37:04 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(54): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(100): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 0 Empty output signal pass
# 1000 Full output signal pass
# 1000 Write Error signal pass
# 2000 Full output signal pass
# 2000 Full output signal pass
# 2000 Full output signal pass
# 2000 Full output signal pass
# 2000 Full output signal pass
# 2000 Full output signal pass
# 2000 Full output signal pass
# 3000 Full output signal pass
# 3000 Full output signal pass
# 3000 Full output signal pass
# 3000 Full output signal pass
# 3000 Full output signal pass
# 3000 Full output signal pass
# 3000 Full output signal pass
# 4000 Full output signal pass
# 4000 Full output signal pass
# 4000 Full output signal pass
# 4000 Full output signal pass
# 4000 Full output signal pass
# 4000 Full output signal pass
# 4000 Full output signal pass
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:39:04 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:39:04 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:39:05 on Jan 01,2023, Elapsed time: 0:02:01
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 14:39:05 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(54): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(100): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 0 Empty output signal pass
# 1000 Full output signal pass
# 1000 Full output signal pass
# 2000 Full output signal pass
# 2000 Full output signal pass
# 2000 Full output signal pass
# 2000 Full output signal pass
# 2000 Full output signal pass
# 2000 Full output signal pass
# 2000 Full output signal pass
# 3000 Full output signal pass
# 3000 Full output signal pass
# 3000 Full output signal pass
# 3000 Full output signal pass
# 3000 Full output signal pass
# 3000 Full output signal pass
# 3000 Full output signal pass
# 4000 Full output signal pass
# 4000 Full output signal pass
# 4000 Full output signal pass
# 4000 Full output signal pass
# 4000 Full output signal pass
# 4000 Full output signal pass
# 4000 Full output signal pass
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:39:32 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:39:32 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:39:34 on Jan 01,2023, Elapsed time: 0:00:29
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 14:39:34 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(54): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(100): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 0 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:40:11 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:40:11 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:40:13 on Jan 01,2023, Elapsed time: 0:00:39
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 14:40:13 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(54): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(100): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 0 Empty output signal pass
# 1000 Full output signal pass
# 1000 Write Error signal pass
# 2000 Full output signal pass
# 2000 Full output signal pass
# 2000 Full output signal pass
# 2000 Full output signal pass
# 2000 Full output signal pass
# 2000 Full output signal pass
# 2000 Full output signal pass
# 3000 Full output signal pass
# 3000 Full output signal pass
# 3000 Full output signal pass
# 3000 Full output signal pass
# 3000 Full output signal pass
# 3000 Full output signal pass
# 3000 Full output signal pass
# 4000 Full output signal pass
# 4000 Full output signal pass
# 4000 Full output signal pass
# 4000 Full output signal pass
# 4000 Full output signal pass
# 4000 Full output signal pass
# 4000 Full output signal pass
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:41:13 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:41:13 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:41:14 on Jan 01,2023, Elapsed time: 0:01:01
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 14:41:14 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(54): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(100): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 0 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Read Error signal pass
# 3000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:42:06 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:42:06 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:42:08 on Jan 01,2023, Elapsed time: 0:00:54
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 14:42:08 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(54): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(100): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 0 Empty output signal pass
# 1000 !!!!FIFO buffer data problem!!!!
# 1000 !!!!FIFO buffer data problem!!!!
# 1000 !!!!FIFO buffer data problem!!!!
# 2000 !!!!FIFO buffer data problem!!!!
# 2000 !!!!FIFO buffer data problem!!!!
# 3000 !!!!FIFO buffer data problem!!!!
# 3000 !!!!FIFO buffer data problem!!!!
# 3000 !!!!FIFO buffer data problem!!!!
# 4000 !!!!FIFO buffer data problem!!!!
# 4000 !!!!FIFO buffer data problem!!!!
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:44:33 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:44:33 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:44:35 on Jan 01,2023, Elapsed time: 0:02:27
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 14:44:35 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(54): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(100): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 0 Empty output signal pass
# 1000 !!!!FIFO buffer data problem!!!!
# 1000 !!!!FIFO buffer data problem!!!!
# 1000 !!!!FIFO buffer data problem!!!!
# 2000 !!!!FIFO buffer data problem!!!!
# 2000 !!!!Read Error signal problem!!!!
# 2000 Empty output signal pass
# 2000 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:49:40 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:49:40 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:49:42 on Jan 01,2023, Elapsed time: 0:05:07
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 14:49:42 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(54): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(100): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 0 Empty output signal pass
# 1000 !!!!FIFO buffer data problem!!!! PKT 0 FIFO '{}
# 1000 !!!!FIFO buffer data problem!!!! PKT 2576 FIFO '{}
# 1000 !!!!FIFO buffer data problem!!!! PKT ca9a FIFO '{1703}
# 2000 !!!!FIFO buffer data problem!!!! PKT b3bb FIFO '{}
# 2000 !!!!Read Error signal problem!!!!
# 2000 Empty output signal pass
# 2000 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:56:06 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:56:06 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:56:08 on Jan 01,2023, Elapsed time: 0:06:26
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 14:56:08 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(54): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(100): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 0 Empty output signal pass
# 1000 !!!!FIFO buffer data problem!!!! PKT 2576 FIFO '{}
# 1000 !!!!FIFO buffer data problem!!!! PKT ca9a FIFO '{1703}
# 2000 !!!!FIFO buffer data problem!!!! PKT b3bb FIFO '{}
# 2000 !!!!Read Error signal problem!!!!
# 2000 Empty output signal pass
# 2000 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:56:50 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:56:50 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:56:52 on Jan 01,2023, Elapsed time: 0:00:44
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 14:56:52 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(54): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(100): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 		0 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 0 Empty output signal pass
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:1, rdata_o:0}   FIFO '{9590}
# 1000 !!!!FIFO buffer data problem!!!! PKT 0 FIFO '{}
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}   FIFO '{51866}
# 1000 !!!!FIFO buffer data problem!!!! PKT 2576 FIFO '{}
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}   FIFO '{46011, 1703}
# 1000 !!!!FIFO buffer data problem!!!! PKT ca9a FIFO '{1703}
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:46011}   FIFO '{1703}
# 2000 !!!!FIFO buffer data problem!!!! PKT b3bb FIFO '{}
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:1703}   FIFO '{}
# 2000 !!!!Read Error signal problem!!!!
# 2000 Empty output signal pass
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 2000 Empty output signal pass
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 15:05:04 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:05:04 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:05:06 on Jan 01,2023, Elapsed time: 0:08:14
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 15:05:06 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(54): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(100): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 		0 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 0 Empty output signal pass
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:1, rdata_o:0}   FIFO '{9590}
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}   FIFO '{51866}
# 1000 !!!!FIFO buffer data problem!!!! PKT 2576 FIFO '{}
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}   FIFO '{46011, 1703}
# 1000 !!!!FIFO buffer data problem!!!! PKT ca9a FIFO '{1703}
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:46011}   FIFO '{1703}
# 2000 !!!!FIFO buffer data problem!!!! PKT b3bb FIFO '{}
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:1703}   FIFO '{}
# 2000 !!!!Read Error signal problem!!!!
# 2000 Empty output signal pass
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 2000 Empty output signal pass
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 15:05:53 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:05:53 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:05:56 on Jan 01,2023, Elapsed time: 0:00:50
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 15:05:56 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(54): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(100): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 		0 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 0 Empty output signal pass
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:1, rdata_o:0}   FIFO '{9590}
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}   FIFO '{51866}
# 1000 !!!!FIFO buffer data problem!!!! PKT 9590 FIFO '{}
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}   FIFO '{46011, 1703}
# 1000 !!!!FIFO buffer data problem!!!! PKT 51866 FIFO '{1703}
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:46011}   FIFO '{1703}
# 2000 !!!!FIFO buffer data problem!!!! PKT 46011 FIFO '{}
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:1703}   FIFO '{}
# 2000 !!!!Read Error signal problem!!!!
# 2000 Empty output signal pass
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 2000 Empty output signal pass
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 15:08:30 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:08:30 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:08:32 on Jan 01,2023, Elapsed time: 0:02:36
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 15:08:32 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(54): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(100): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 		0 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 0 Empty output signal pass
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:1, rdata_o:0}   FIFO '{9590}
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}   FIFO '{51866}
# 1000 !!!!FIFO buffer data problem!!!! PKT 9590 FIFO '{}
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}   FIFO '{46011, 1703}
# 1000 !!!!FIFO buffer data problem!!!! PKT 51866 FIFO '{1703}
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:46011}   FIFO '{1703}
# 2000 !!!!FIFO buffer data problem!!!! PKT 46011 FIFO '{}
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:1703}   FIFO '{}
# 2000 !!!!Read Error signal problem!!!!
# 2000 Empty output signal pass
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 2000 Empty output signal pass
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 15:08:58 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:08:58 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:08:59 on Jan 01,2023, Elapsed time: 0:00:27
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 15:08:59 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(54): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(100): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 	0 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		0 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 0 Empty output signal pass
# 	0 SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:1, rdata_o:0}   FIFO '{9590}
# 	1000 SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}   FIFO '{51866}
# 1000 !!!!FIFO buffer data problem!!!! PKT 9590 FIFO '{}
# 	1000 SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:46011, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 	1000 SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:1703, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{46011}
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}   FIFO '{46011, 1703}
# 1000 !!!!FIFO buffer data problem!!!! PKT 51866 FIFO '{1703}
# 	1000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{1703}
# 	1000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{1703}
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:46011}   FIFO '{1703}
# 2000 !!!!FIFO buffer data problem!!!! PKT 46011 FIFO '{}
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:1703}   FIFO '{}
# 2000 !!!!Read Error signal problem!!!!
# 2000 Empty output signal pass
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 2000 Empty output signal pass
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 15:20:24 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# ** Error: (vlog-13069) ** while parsing file included at headers.svh(17)
# ** at fifo_scb.sv(81): near "/": syntax error, unexpected '/'.
# ** Error: (vlog-13069) ** while parsing file included at headers.svh(17)
# ** at fifo_scb.sv(90): near "else": syntax error, unexpected else.
# ** Error: (vlog-13069) ** while parsing file included at headers.svh(17)
# ** at fifo_scb.sv(99): near "end": syntax error, unexpected end.
# ** Error: ** while parsing file included at headers.svh(18)
# ** at fifo_env.sv(14): Illegal declaration after the statement near line '2'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: (vlog-13069) ** while parsing file included at headers.svh(18)
# ** at fifo_env.sv(21): near "endfunction": syntax error, unexpected endfunction, expecting endtask.
# End time: 15:20:24 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/questasim64_10.6c/win64/vlog failed.
# Error in macro ./run.do line 2
# C:/questasim64_10.6c/win64/vlog failed.
#     while executing
# "vlog headers.svh +define+TEST_EMPTY_ERR   "
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 15:21:48 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:21:48 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:21:49 on Jan 01,2023, Elapsed time: 0:12:50
# Errors: 8, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 15:21:49 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(54): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(100): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 	0 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		0 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 0 Empty output signal pass
# 	0 SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:1, rdata_o:0}   FIFO '{9590}
# 	1000 SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590}
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}   FIFO '{9590, 51866}
# 1000 FIFO buffer data pass
# 	1000 SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:46011, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{51866}
# 	1000 SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:1703, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{51866, 46011}
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}   FIFO '{51866, 46011, 1703}
# 1000 FIFO buffer data pass
# 	1000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{46011, 1703}
# 	1000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{46011, 1703}
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:46011}   FIFO '{46011, 1703}
# 2000 FIFO buffer data pass
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{1703}
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{1703}
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:1703}   FIFO '{1703}
# 2000 FIFO buffer data pass
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 2000 Empty output signal pass
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 15:22:16 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:22:16 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:22:17 on Jan 01,2023, Elapsed time: 0:00:28
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 15:22:17 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(54): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(100): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 0 Empty output signal pass
# 1000 FIFO buffer data pass
# 1000 FIFO buffer data pass
# 2000 FIFO buffer data pass
# 2000 FIFO buffer data pass
# 2000 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 15:29:12 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:29:12 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:29:13 on Jan 01,2023, Elapsed time: 0:06:56
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 15:29:13 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(54): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(100): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 		0 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 0 Empty output signal pass
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:1, rdata_o:0}   FIFO '{9590}
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}   FIFO '{9590, 51866}
# 1000 FIFO buffer data pass
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}   FIFO '{51866, 46011, 1703}
# 1000 FIFO buffer data pass
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:46011}   FIFO '{46011, 1703}
# 2000 FIFO buffer data pass
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:1703}   FIFO '{1703}
# 2000 FIFO buffer data pass
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 2000 Empty output signal pass
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 15:34:53 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# ** Error: (vlog-13069) ** while parsing file included at headers.svh(17)
# ** at fifo_scb.sv(91): near "else": syntax error, unexpected else.
# ** Error: (vlog-13069) ** while parsing file included at headers.svh(17)
# ** at fifo_scb.sv(100): near "end": syntax error, unexpected end.
# ** Error: ** while parsing file included at headers.svh(18)
# ** at fifo_env.sv(14): Illegal declaration after the statement near line '2'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: (vlog-13069) ** while parsing file included at headers.svh(18)
# ** at fifo_env.sv(21): near "endfunction": syntax error, unexpected endfunction, expecting endtask.
# End time: 15:34:53 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/questasim64_10.6c/win64/vlog failed.
# Error in macro ./run.do line 2
# C:/questasim64_10.6c/win64/vlog failed.
#     while executing
# "vlog headers.svh +define+TEST_EMPTY_ERR   "
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 15:35:32 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:35:32 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:35:33 on Jan 01,2023, Elapsed time: 0:06:20
# Errors: 7, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 15:35:33 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(54): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(100): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 	0 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		0 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 0 Empty output signal pass
# 	0 SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:9590, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:1, rdata_o:0}   FIFO '{9590}
# 	1000 SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:51866, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{9590}
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:9590}   FIFO '{9590, 51866}
# 1000 FIFO buffer data pass
# 	1000 SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:46011, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{51866}
# 	1000 SCBD WRITE PKT '{wr_en_i:1, rd_en_i:0, wdata_i:1703, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{51866, 46011}
# 		1000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:51866}   FIFO '{51866, 46011, 1703}
# 1000 FIFO buffer data pass
# 	1000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{46011, 1703}
# 	1000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{46011, 1703}
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:46011}   FIFO '{46011, 1703}
# 2000 FIFO buffer data pass
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{1703}
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{1703}
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:1, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:1703}   FIFO '{1703}
# 2000 FIFO buffer data pass
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		2000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 2000 Empty output signal pass
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 	2000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		3000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 3000 Empty output signal pass
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 	3000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 		4000 SCBD READ PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:1, wr_error_o:0, rd_error_o:0, rdata_o:0}   FIFO '{}
# 4000 Empty output signal pass
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# 	4000 SCBD WRITE PKT '{wr_en_i:0, rd_en_i:0, wdata_i:0, full_o:0, empty_o:0, wr_error_o:0, rd_error_o:0, rdata_o:0}  FIFO '{}
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
# Causality operation skipped due to absence of debug database file
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 17:22:14 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:22:14 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:22:15 on Jan 01,2023, Elapsed time: 1:46:42
# Errors: 0, Warnings: 6
# vsim -novopt top -l logfile.log 
# Start time: 17:22:15 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(54): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(100): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 0 Empty output signal pass
# 1000 FIFO buffer data pass
# 1000 FIFO buffer data pass
# 2000 FIFO buffer data pass
# 2000 FIFO buffer data pass
# 2000 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 17:23:11 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:23:11 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:23:12 on Jan 01,2023, Elapsed time: 0:00:57
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 17:23:12 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(54): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(100): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 0 Empty output signal pass
# 1000 FIFO buffer data pass
# 1000 FIFO buffer data pass
# 2000 FIFO buffer data pass
# 2000 FIFO buffer data pass
# 2000 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 17:26:14 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# ** Error: ** while parsing file included at headers.svh(15)
# ** at fifo_mon.sv(16): (vlog-2730) Undefined variable: 'key'.
# End time: 17:26:14 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.6c/win64/vlog failed.
# Error in macro ./run.do line 2
# C:/questasim64_10.6c/win64/vlog failed.
#     while executing
# "vlog headers.svh +define+TEST_EMPTY_ERR   "
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 17:26:27 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:26:27 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:26:28 on Jan 01,2023, Elapsed time: 0:03:16
# Errors: 4, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 17:26:28 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(27): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(46): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# 0 Empty output signal pass
# 1000 FIFO buffer data pass
# 1000 FIFO buffer data pass
# 2000 FIFO buffer data pass
# 2000 FIFO buffer data pass
# 2000 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 3000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# 4000 Empty output signal pass
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:08:40 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# ** Error: ** while parsing file included at headers.svh(17)
# ** at fifo_scb.sv(63): (vlog-2730) Undefined variable: 'wr_err'.
# ** Error: ** while parsing file included at headers.svh(17)
# ** at fifo_scb.sv(70): (vlog-2730) Undefined variable: 'full'.
# ** Error: ** while parsing file included at headers.svh(17)
# ** at fifo_scb.sv(134): (vlog-2730) Undefined variable: 'rd_err'.
# ** Error: ** while parsing file included at headers.svh(17)
# ** at fifo_scb.sv(141): (vlog-2730) Undefined variable: 'empty'.
# ** Error: ** while parsing file included at headers.svh(17)
# ** at fifo_scb.sv(148): (vlog-2730) Undefined variable: 'read_check'.
# End time: 18:08:40 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/questasim64_10.6c/win64/vlog failed.
# Error in macro ./run.do line 2
# C:/questasim64_10.6c/win64/vlog failed.
#     while executing
# "vlog headers.svh +define+TEST_EMPTY_ERR   "
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:09:39 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 18:09:39 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:09:40 on Jan 01,2023, Elapsed time: 0:43:12
# Errors: 8, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 18:09:40 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(43): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(72): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# Empty signal check pass
# Read error check pass
# Data buffer check pass
# !!!!Data buffer check fail!!!!
# !!!!Data buffer check fail!!!!
# !!!!Data buffer check fail!!!!
# !!!!Empty signal check fail!!!!
# !!!!Data buffer check fail!!!!
# !!!!Empty signal check fail!!!!
# !!!!Data buffer check fail!!!!
# Empty signal check pass
# !!!!Data buffer check fail!!!!
# Empty signal check pass
# !!!!Data buffer check fail!!!!
# Empty signal check pass
# !!!!Data buffer check fail!!!!
# Empty signal check pass
# !!!!Data buffer check fail!!!!
# Empty signal check pass
# !!!!Data buffer check fail!!!!
# Empty signal check pass
# !!!!Data buffer check fail!!!!
# Empty signal check pass
# !!!!Data buffer check fail!!!!
# Empty signal check pass
# !!!!Data buffer check fail!!!!
# Empty signal check pass
# !!!!Data buffer check fail!!!!
# Empty signal check pass
# !!!!Data buffer check fail!!!!
# Empty signal check pass
# !!!!Data buffer check fail!!!!
# Empty signal check pass
# !!!!Data buffer check fail!!!!
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:10:43 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 18:10:43 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:10:44 on Jan 01,2023, Elapsed time: 0:01:04
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 18:10:44 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(43): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(72): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# Empty signal check pass
# Read error check pass
# Data buffer check pass
# Data buffer check pass
# Data buffer check pass
# Data buffer check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# ** Note: $finish    : top.sv(48)
#    Time: 5 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:13:58 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 18:13:58 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:14:01 on Jan 01,2023, Elapsed time: 0:03:17
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 18:14:01 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(45): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(56): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(43): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(72): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# ** Note: $finish    : top.sv(48)
#    Time: 10 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:29:23 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 18:29:23 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:29:24 on Jan 01,2023, Elapsed time: 0:15:23
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 18:29:24 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(46): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(28): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(40): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# ** Note: $finish    : top.sv(48)
#    Time: 10 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:29:49 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 18:29:49 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:29:50 on Jan 01,2023, Elapsed time: 0:00:26
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 18:29:50 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(46): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(28): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(40): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# Data buffer check pass
# !!!!Full signal check fail!!!!
# !!!!Full signal check fail!!!!
# ** Warning: fifo_scb.sv(49): Queue operation would exceed max. right index of 3.
#    Time: 990 ns  Iteration: 3  Region: /headers_svh_unit::fifo_scb::run
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Write error check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Write error check pass
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Full signal check pass
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Full signal check pass
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Full signal check pass
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Full signal check pass
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Full signal check pass
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# !!!!Data buffer check fail!!!!
# Write error check pass
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# !!!!Data buffer check fail!!!!
# Write error check pass
# !!!!Data buffer check fail!!!!
# !!!!Data buffer check fail!!!!
# !!!!Data buffer check fail!!!!
# !!!!Empty signal check fail!!!!
# Empty signal check pass
# !!!!Data buffer check fail!!!!
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# ** Note: $finish    : top.sv(48)
#    Time: 10 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:42:31 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# ** Error: ** while parsing file included at headers.svh(17)
# ** at fifo_scb.sv(81): (vlog-2730) Undefined variable: 'i'.
# End time: 18:42:31 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.6c/win64/vlog failed.
# Error in macro ./run.do line 2
# C:/questasim64_10.6c/win64/vlog failed.
#     while executing
# "vlog headers.svh +define+TEST_EMPTY_ERR   "
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:42:43 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 18:42:43 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:42:44 on Jan 01,2023, Elapsed time: 0:12:54
# Errors: 4, Warnings: 6
# vsim -novopt top -l logfile.log 
# Start time: 18:42:44 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(46): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(28): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(40): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# CHECKER 0 FIFO 9590.000000 
# !!!!Data buffer check fail!!!!
# !!!!Full signal check fail!!!!
# !!!!Full signal check fail!!!!
# ** Warning: fifo_scb.sv(49): Queue operation would exceed max. right index of 3.
#    Time: 990 ns  Iteration: 3  Region: /headers_svh_unit::fifo_scb::run
# CHECKER 0 FIFO 51866.000000 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Full signal check pass
# CHECKER 0 FIFO 59502.000000 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# CHECKER 1 FIFO 9605.000000 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Full signal check pass
# CHECKER 1 FIFO 1703.000000 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# CHECKER 0 FIFO 18660.000000 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Full signal check pass
# CHECKER 0 FIFO 64286.000000 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# CHECKER 0 FIFO 34988.000000 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Full signal check pass
# CHECKER 0 FIFO 26418.000000 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# CHECKER 0 FIFO 55462.000000 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Full signal check pass
# CHECKER 1 FIFO 26934.000000 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# CHECKER 0 FIFO 61723.000000 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Full signal check pass
# CHECKER 1 FIFO 20034.000000 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# CHECKER 1 FIFO 24961.000000 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Full signal check pass
# CHECKER 1 FIFO 31131.000000 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# CHECKER 1 FIFO 18469.000000 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# CHECKER 1 FIFO 40211.000000 
# !!!!Data buffer check fail!!!!
# Write error check pass
# CHECKER 1 FIFO 59425.000000 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# CHECKER 0 FIFO 15865.000000 
# !!!!Data buffer check fail!!!!
# Write error check pass
# CHECKER 0 FIFO 7580.000000 
# !!!!Data buffer check fail!!!!
# CHECKER 1 FIFO 55840.000000 
# !!!!Data buffer check fail!!!!
# CHECKER 1 FIFO 22535.000000 
# !!!!Data buffer check fail!!!!
# !!!!Empty signal check fail!!!!
# Empty signal check pass
# CHECKER 0 FIFO 8191.000000 
# !!!!Data buffer check fail!!!!
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# ** Note: $finish    : top.sv(48)
#    Time: 10 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:43:21 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 18:43:22 on Jan 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 18:43:23 on Jan 01,2023, Elapsed time: 0:00:39
# Errors: 0, Warnings: 6
# vsim -novopt top -l logfile.log 
# Start time: 18:43:23 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(46): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(28): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(40): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# CHECKER 00002576 FIFO 9590.000000 
# Data buffer check pass
# !!!!Full signal check fail!!!!
# !!!!Full signal check fail!!!!
# ** Warning: fifo_scb.sv(50): Queue operation would exceed max. right index of 3.
#    Time: 990 ns  Iteration: 3  Region: /headers_svh_unit::fifo_scb::run
# CHECKER 0000ca9a FIFO 51866.000000 
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# CHECKER 0000e86e FIFO 59502.000000 
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Write error check pass
# CHECKER 00002585 FIFO 9605.000000 
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# CHECKER 000006a7 FIFO 1703.000000 
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Write error check pass
# CHECKER 0000fb1e FIFO 18660.000000 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Full signal check pass
# CHECKER 000088ac FIFO 64286.000000 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# CHECKER 00006732 FIFO 34988.000000 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Full signal check pass
# CHECKER 0000d8a6 FIFO 26418.000000 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# CHECKER 00006936 FIFO 55462.000000 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Full signal check pass
# CHECKER 0000f11b FIFO 26934.000000 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# CHECKER 00004e42 FIFO 61723.000000 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Full signal check pass
# CHECKER 00006181 FIFO 20034.000000 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# CHECKER 0000799b FIFO 24961.000000 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Full signal check pass
# CHECKER 00004825 FIFO 31131.000000 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# CHECKER 00009d13 FIFO 18469.000000 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# CHECKER 0000e821 FIFO 40211.000000 
# !!!!Data buffer check fail!!!!
# Write error check pass
# CHECKER 00003df9 FIFO 59425.000000 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# CHECKER 00001d9c FIFO 15865.000000 
# !!!!Data buffer check fail!!!!
# Write error check pass
# CHECKER 0000da20 FIFO 7580.000000 
# !!!!Data buffer check fail!!!!
# CHECKER 00005807 FIFO 55840.000000 
# !!!!Data buffer check fail!!!!
# CHECKER 00001fff FIFO 22535.000000 
# !!!!Data buffer check fail!!!!
# !!!!Empty signal check fail!!!!
# Empty signal check pass
# CHECKER 00000000 FIFO 8191.000000 
# !!!!Data buffer check fail!!!!
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# ** Note: $finish    : top.sv(48)
#    Time: 10 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 18:44:01 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 18:44:01 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:44:02 on Jan 01,2023, Elapsed time: 0:00:39
# Errors: 0, Warnings: 6
# vsim -novopt top -l logfile.log 
# Start time: 18:44:02 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(46): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(28): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(40): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# CHECKER 00002576 FIFO 2576 
# Data buffer check pass
# !!!!Full signal check fail!!!!
# !!!!Full signal check fail!!!!
# ** Warning: fifo_scb.sv(50): Queue operation would exceed max. right index of 3.
#    Time: 990 ns  Iteration: 3  Region: /headers_svh_unit::fifo_scb::run
# CHECKER 0000ca9a FIFO ca9a 
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# CHECKER 0000e86e FIFO e86e 
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Write error check pass
# CHECKER 00002585 FIFO 2585 
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# CHECKER 000006a7 FIFO 06a7 
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Write error check pass
# CHECKER 0000fb1e FIFO 48e4 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Full signal check pass
# CHECKER 000088ac FIFO fb1e 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# CHECKER 00006732 FIFO 88ac 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Full signal check pass
# CHECKER 0000d8a6 FIFO 6732 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# CHECKER 00006936 FIFO d8a6 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Full signal check pass
# CHECKER 0000f11b FIFO 6936 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# CHECKER 00004e42 FIFO f11b 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Full signal check pass
# CHECKER 00006181 FIFO 4e42 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# CHECKER 0000799b FIFO 6181 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Full signal check pass
# CHECKER 00004825 FIFO 799b 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# CHECKER 00009d13 FIFO 4825 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# CHECKER 0000e821 FIFO 9d13 
# !!!!Data buffer check fail!!!!
# Write error check pass
# CHECKER 00003df9 FIFO e821 
# !!!!Data buffer check fail!!!!
# Full signal check pass
# Write error check pass
# Write error check pass
# CHECKER 00001d9c FIFO 3df9 
# !!!!Data buffer check fail!!!!
# Write error check pass
# CHECKER 0000da20 FIFO 1d9c 
# !!!!Data buffer check fail!!!!
# CHECKER 00005807 FIFO da20 
# !!!!Data buffer check fail!!!!
# CHECKER 00001fff FIFO 5807 
# !!!!Data buffer check fail!!!!
# !!!!Empty signal check fail!!!!
# Empty signal check pass
# CHECKER 00000000 FIFO 1fff 
# !!!!Data buffer check fail!!!!
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# ** Note: $finish    : top.sv(48)
#    Time: 10 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 19:28:17 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 19:28:17 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:28:18 on Jan 01,2023, Elapsed time: 0:44:16
# Errors: 0, Warnings: 6
# vsim -novopt top -l logfile.log 
# Start time: 19:28:18 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(46): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(28): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(40): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# Write packets full 0 , data 0
# Write packets full 0 , data 2576
# Write packets full 0 , data 0
# Write packets full 0 , data ca9a
# Write packets full 0 , data 0
# Write packets full 0 , data e86e
# Write packets full 0 , data 0
# CHECKER 00002576 FIFO 2576 
# Data buffer check pass
# Write packets full 0 , data 2585
# Write packets full 0 , data 0
# Write packets full 0 , data 6a7
# Write packets full 0 , data 0
# !!!!Full signal check fail!!!!
# Write packets full 0 , data 48e4
# !!!!Full signal check fail!!!!
# ** Warning: fifo_scb.sv(51): Queue operation would exceed max. right index of 3.
#    Time: 990 ns  Iteration: 3  Region: /headers_svh_unit::fifo_scb::run
# CHECKER 0000ca9a FIFO ca9a 
# Data buffer check pass
# Write packets full 1 , data 0
# Full signal check pass
# Write packets full 1 , data a4bf
# Write packets full 1 , data 0
# Write error check pass
# Write packets full 0 , data fb1e
# Write packets full 1 , data 0
# Full signal check pass
# CHECKER 0000e86e FIFO e86e 
# Data buffer check pass
# Write packets full 1 , data 5c15
# Full signal check pass
# Write packets full 1 , data 0
# Write error check pass
# Write packets full 1 , data e574
# Write packets full 0 , data 0
# Write error check pass
# Write packets full 0 , data 88ac
# CHECKER 00002585 FIFO 2585 
# Data buffer check pass
# Write packets full 1 , data 0
# Full signal check pass
# Write packets full 1 , data 3d6d
# Write packets full 1 , data 0
# Write error check pass
# Write packets full 0 , data 6732
# Write packets full 1 , data 0
# Full signal check pass
# CHECKER 000006a7 FIFO 06a7 
# Data buffer check pass
# Write packets full 1 , data 1024
# Full signal check pass
# Write packets full 1 , data 0
# Write error check pass
# Write packets full 1 , data 889f
# Write packets full 0 , data 0
# Write error check pass
# Write packets full 0 , data d8a6
# CHECKER 0000fb1e FIFO 48e4 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 0
# Full signal check pass
# Write packets full 1 , data 869d
# Write packets full 1 , data 0
# Write error check pass
# Write packets full 0 , data 6936
# Write packets full 1 , data 0
# Full signal check pass
# CHECKER 000088ac FIFO fb1e 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 2c2a
# Full signal check pass
# Write packets full 1 , data 0
# Write error check pass
# Write packets full 1 , data 7c28
# Write packets full 0 , data 0
# Write error check pass
# Write packets full 0 , data f11b
# CHECKER 00006732 FIFO 88ac 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 0
# Full signal check pass
# Write packets full 1 , data 40be
# Write packets full 1 , data 0
# Write error check pass
# Write packets full 0 , data 4e42
# Write packets full 1 , data 0
# Full signal check pass
# CHECKER 0000d8a6 FIFO 6732 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 8a5f
# Full signal check pass
# Write packets full 1 , data 0
# Write error check pass
# Write packets full 1 , data 1dde
# Write packets full 0 , data 0
# Write error check pass
# Write packets full 0 , data 6181
# CHECKER 00006936 FIFO d8a6 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 0
# Full signal check pass
# Write packets full 1 , data eaf7
# Write packets full 1 , data 0
# Write error check pass
# Write packets full 0 , data 799b
# Write packets full 1 , data 0
# Full signal check pass
# CHECKER 0000f11b FIFO 6936 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data a00b
# Full signal check pass
# Write packets full 1 , data 0
# Write error check pass
# Write packets full 1 , data 8dc2
# Write packets full 0 , data 0
# Write error check pass
# Write packets full 0 , data 4825
# CHECKER 00004e42 FIFO f11b 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 0
# Full signal check pass
# Write packets full 1 , data 2218
# Write packets full 1 , data 0
# Write error check pass
# Write packets full 0 , data 9d13
# Write packets full 1 , data 0
# Full signal check pass
# CHECKER 00006181 FIFO 4e42 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 5969
# Full signal check pass
# Write packets full 1 , data 0
# Write error check pass
# Write packets full 1 , data 422e
# Write packets full 0 , data 0
# Write error check pass
# Write packets full 0 , data e821
# CHECKER 0000799b FIFO 6181 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 0
# Full signal check pass
# Write packets full 1 , data dfe4
# Write packets full 1 , data 0
# Write error check pass
# Write packets full 0 , data 3df9
# Write packets full 1 , data 0
# Full signal check pass
# CHECKER 00004825 FIFO 799b 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 7355
# Full signal check pass
# Write packets full 1 , data 0
# Write error check pass
# Write packets full 1 , data 8c90
# Write packets full 0 , data 0
# Write error check pass
# Write packets full 0 , data 1d9c
# CHECKER 00009d13 FIFO 4825 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 0
# Full signal check pass
# Write packets full 1 , data ed51
# Write packets full 1 , data 0
# Write error check pass
# Write packets full 1 , data c997
# Write packets full 0 , data 0
# Write error check pass
# CHECKER 0000e821 FIFO 9d13 
# !!!!Data buffer check fail!!!!
# Write packets full 0 , data da20
# Write packets full 1 , data 0
# Write packets full 1 , data 3529
# Write packets full 1 , data 0
# Write error check pass
# Write packets full 0 , data 5807
# CHECKER 00003df9 FIFO e821 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 0
# Full signal check pass
# Write packets full 1 , data abc0
# Write packets full 1 , data 0
# Write error check pass
# Write packets full 1 , data 3cec
# Write packets full 0 , data 0
# Write error check pass
# CHECKER 00001d9c FIFO 3df9 
# !!!!Data buffer check fail!!!!
# Write packets full 0 , data 1fff
# Write packets full 1 , data 0
# Write packets full 1 , data 870e
# Write packets full 1 , data 0
# Write error check pass
# Write packets full 0 , data 0
# CHECKER 0000da20 FIFO 1d9c 
# !!!!Data buffer check fail!!!!
# Write packets full 0 , data 0
# Write packets full 0 , data 0
# Write packets full 0 , data 0
# Write packets full 0 , data 0
# Write packets full 0 , data 0
# CHECKER 00005807 FIFO da20 
# !!!!Data buffer check fail!!!!
# Write packets full 0 , data 0
# Write packets full 0 , data 0
# Write packets full 0 , data 0
# Write packets full 0 , data 0
# Write packets full 0 , data 0
# CHECKER 00001fff FIFO 5807 
# !!!!Data buffer check fail!!!!
# Write packets full 0 , data 0
# Write packets full 0 , data 0
# Write packets full 0 , data 0
# !!!!Empty signal check fail!!!!
# Write packets full 0 , data 0
# Write packets full 0 , data 0
# Empty signal check pass
# CHECKER 00000000 FIFO 1fff 
# !!!!Data buffer check fail!!!!
# Write packets full 0 , data 0
# Write packets full 0 , data 0
# Write packets full 0 , data 0
# Empty signal check pass
# Write packets full 0 , data 0
# Write packets full 0 , data 0
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0
# Write packets full 0 , data 0
# Write packets full 0 , data 0
# Empty signal check pass
# Write packets full 0 , data 0
# Write packets full 0 , data 0
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0
# Write packets full 0 , data 0
# Write packets full 0 , data 0
# Empty signal check pass
# Write packets full 0 , data 0
# Write packets full 0 , data 0
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0
# Write packets full 0 , data 0
# Write packets full 0 , data 0
# Empty signal check pass
# Write packets full 0 , data 0
# Write packets full 0 , data 0
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0
# Write packets full 0 , data 0
# Write packets full 0 , data 0
# Empty signal check pass
# Write packets full 0 , data 0
# Write packets full 0 , data 0
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0
# Write packets full 0 , data 0
# Write packets full 0 , data 0
# Empty signal check pass
# Write packets full 0 , data 0
# Write packets full 0 , data 0
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0
# ** Note: $finish    : top.sv(48)
#    Time: 10 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 19:28:45 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 19:28:45 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:28:46 on Jan 01,2023, Elapsed time: 0:00:28
# Errors: 0, Warnings: 6
# vsim -novopt top -l logfile.log 
# Start time: 19:28:46 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(46): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(28): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(40): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# Write packets full 0 , data 0000
# Write packets full 0 , data 2576
# Write packets full 0 , data 0000
# Write packets full 0 , data ca9a
# Write packets full 0 , data 0000
# Write packets full 0 , data e86e
# Write packets full 0 , data 0000
# CHECKER 00002576 FIFO 2576 
# Data buffer check pass
# Write packets full 0 , data 2585
# Write packets full 0 , data 0000
# Write packets full 0 , data 06a7
# Write packets full 0 , data 0000
# !!!!Full signal check fail!!!!
# Write packets full 0 , data 48e4
# !!!!Full signal check fail!!!!
# ** Warning: fifo_scb.sv(51): Queue operation would exceed max. right index of 3.
#    Time: 990 ns  Iteration: 3  Region: /headers_svh_unit::fifo_scb::run
# CHECKER 0000ca9a FIFO ca9a 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# Write packets full 1 , data a4bf
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 0 , data fb1e
# Write packets full 1 , data 0000
# Full signal check pass
# CHECKER 0000e86e FIFO e86e 
# Data buffer check pass
# Write packets full 1 , data 5c15
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 1 , data e574
# Write packets full 0 , data 0000
# Write error check pass
# Write packets full 0 , data 88ac
# CHECKER 00002585 FIFO 2585 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# Write packets full 1 , data 3d6d
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 0 , data 6732
# Write packets full 1 , data 0000
# Full signal check pass
# CHECKER 000006a7 FIFO 06a7 
# Data buffer check pass
# Write packets full 1 , data 1024
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 1 , data 889f
# Write packets full 0 , data 0000
# Write error check pass
# Write packets full 0 , data d8a6
# CHECKER 0000fb1e FIFO 48e4 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 0000
# Full signal check pass
# Write packets full 1 , data 869d
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 0 , data 6936
# Write packets full 1 , data 0000
# Full signal check pass
# CHECKER 000088ac FIFO fb1e 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 2c2a
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 1 , data 7c28
# Write packets full 0 , data 0000
# Write error check pass
# Write packets full 0 , data f11b
# CHECKER 00006732 FIFO 88ac 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 0000
# Full signal check pass
# Write packets full 1 , data 40be
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 0 , data 4e42
# Write packets full 1 , data 0000
# Full signal check pass
# CHECKER 0000d8a6 FIFO 6732 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 8a5f
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 1 , data 1dde
# Write packets full 0 , data 0000
# Write error check pass
# Write packets full 0 , data 6181
# CHECKER 00006936 FIFO d8a6 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 0000
# Full signal check pass
# Write packets full 1 , data eaf7
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 0 , data 799b
# Write packets full 1 , data 0000
# Full signal check pass
# CHECKER 0000f11b FIFO 6936 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data a00b
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 1 , data 8dc2
# Write packets full 0 , data 0000
# Write error check pass
# Write packets full 0 , data 4825
# CHECKER 00004e42 FIFO f11b 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 0000
# Full signal check pass
# Write packets full 1 , data 2218
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 0 , data 9d13
# Write packets full 1 , data 0000
# Full signal check pass
# CHECKER 00006181 FIFO 4e42 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 5969
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 1 , data 422e
# Write packets full 0 , data 0000
# Write error check pass
# Write packets full 0 , data e821
# CHECKER 0000799b FIFO 6181 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 0000
# Full signal check pass
# Write packets full 1 , data dfe4
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 0 , data 3df9
# Write packets full 1 , data 0000
# Full signal check pass
# CHECKER 00004825 FIFO 799b 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 7355
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 1 , data 8c90
# Write packets full 0 , data 0000
# Write error check pass
# Write packets full 0 , data 1d9c
# CHECKER 00009d13 FIFO 4825 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 0000
# Full signal check pass
# Write packets full 1 , data ed51
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 1 , data c997
# Write packets full 0 , data 0000
# Write error check pass
# CHECKER 0000e821 FIFO 9d13 
# !!!!Data buffer check fail!!!!
# Write packets full 0 , data da20
# Write packets full 1 , data 0000
# Write packets full 1 , data 3529
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 0 , data 5807
# CHECKER 00003df9 FIFO e821 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 0000
# Full signal check pass
# Write packets full 1 , data abc0
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 1 , data 3cec
# Write packets full 0 , data 0000
# Write error check pass
# CHECKER 00001d9c FIFO 3df9 
# !!!!Data buffer check fail!!!!
# Write packets full 0 , data 1fff
# Write packets full 1 , data 0000
# Write packets full 1 , data 870e
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 0 , data 0000
# CHECKER 0000da20 FIFO 1d9c 
# !!!!Data buffer check fail!!!!
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# CHECKER 00005807 FIFO da20 
# !!!!Data buffer check fail!!!!
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# CHECKER 00001fff FIFO 5807 
# !!!!Data buffer check fail!!!!
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# !!!!Empty signal check fail!!!!
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# CHECKER 00000000 FIFO 1fff 
# !!!!Data buffer check fail!!!!
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# ** Note: $finish    : top.sv(48)
#    Time: 10 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 19:35:17 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 19:35:17 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:35:18 on Jan 01,2023, Elapsed time: 0:06:32
# Errors: 0, Warnings: 6
# vsim -novopt top -l logfile.log 
# Start time: 19:35:18 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(46): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(28): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(40): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# Write packets full 0 , data 0000
# Write packets full 0 , data 2576
# Write packets full 0 , data 0000
# Write packets full 0 , data ca9a
# Write packets full 0 , data 0000
# Write packets full 0 , data e86e
# Write packets full 0 , data 0000
# CHECKER 00002576 FIFO 2576 
# Data buffer check pass
# Write packets full 0 , data 2585
# Write packets full 0 , data 0000
# Write packets full 0 , data 06a7
# Write packets full 0 , data 0000
# !!!!Full signal check fail!!!!
# Write packets full 0 , data 48e4
# !!!!Full signal check fail!!!!
# ** Warning: fifo_scb.sv(51): Queue operation would exceed max. right index of 3.
#    Time: 990 ns  Iteration: 3  Region: /headers_svh_unit::fifo_scb::run
# CHECKER 0000ca9a FIFO ca9a 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# Write packets full 1 , data a4bf
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 0 , data fb1e
# Write packets full 1 , data 0000
# Full signal check pass
# CHECKER 0000e86e FIFO e86e 
# Data buffer check pass
# Write packets full 1 , data 5c15
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 1 , data e574
# Write packets full 0 , data 0000
# Write error check pass
# Write packets full 0 , data 88ac
# CHECKER 00002585 FIFO 2585 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# Write packets full 1 , data 3d6d
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 0 , data 6732
# Write packets full 1 , data 0000
# Full signal check pass
# CHECKER 000006a7 FIFO 06a7 
# Data buffer check pass
# Write packets full 1 , data 1024
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 1 , data 889f
# Write packets full 0 , data 0000
# Write error check pass
# Write packets full 0 , data d8a6
# CHECKER 0000fb1e FIFO 48e4 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 0000
# Full signal check pass
# Write packets full 1 , data 869d
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 0 , data 6936
# Write packets full 1 , data 0000
# Full signal check pass
# CHECKER 000088ac FIFO fb1e 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 2c2a
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 1 , data 7c28
# Write packets full 0 , data 0000
# Write error check pass
# Write packets full 0 , data f11b
# CHECKER 00006732 FIFO 88ac 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 0000
# Full signal check pass
# Write packets full 1 , data 40be
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 0 , data 4e42
# Write packets full 1 , data 0000
# Full signal check pass
# CHECKER 0000d8a6 FIFO 6732 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 8a5f
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 1 , data 1dde
# Write packets full 0 , data 0000
# Write error check pass
# Write packets full 0 , data 6181
# CHECKER 00006936 FIFO d8a6 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 0000
# Full signal check pass
# Write packets full 1 , data eaf7
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 0 , data 799b
# Write packets full 1 , data 0000
# Full signal check pass
# CHECKER 0000f11b FIFO 6936 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data a00b
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 1 , data 8dc2
# Write packets full 0 , data 0000
# Write error check pass
# Write packets full 0 , data 4825
# CHECKER 00004e42 FIFO f11b 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 0000
# Full signal check pass
# Write packets full 1 , data 2218
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 0 , data 9d13
# Write packets full 1 , data 0000
# Full signal check pass
# CHECKER 00006181 FIFO 4e42 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 5969
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 1 , data 422e
# Write packets full 0 , data 0000
# Write error check pass
# Write packets full 0 , data e821
# CHECKER 0000799b FIFO 6181 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 0000
# Full signal check pass
# Write packets full 1 , data dfe4
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 0 , data 3df9
# Write packets full 1 , data 0000
# Full signal check pass
# CHECKER 00004825 FIFO 799b 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 7355
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 1 , data 8c90
# Write packets full 0 , data 0000
# Write error check pass
# Write packets full 0 , data 1d9c
# CHECKER 00009d13 FIFO 4825 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 0000
# Full signal check pass
# Write packets full 1 , data ed51
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 1 , data c997
# Write packets full 0 , data 0000
# Write error check pass
# CHECKER 0000e821 FIFO 9d13 
# !!!!Data buffer check fail!!!!
# Write packets full 0 , data da20
# Write packets full 1 , data 0000
# Write packets full 1 , data 3529
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 0 , data 5807
# CHECKER 00003df9 FIFO e821 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 0000
# Full signal check pass
# Write packets full 1 , data abc0
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 1 , data 3cec
# Write packets full 0 , data 0000
# Write error check pass
# CHECKER 00001d9c FIFO 3df9 
# !!!!Data buffer check fail!!!!
# Write packets full 0 , data 1fff
# Write packets full 1 , data 0000
# Write packets full 1 , data 870e
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 0 , data 0000
# CHECKER 0000da20 FIFO 1d9c 
# !!!!Data buffer check fail!!!!
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# CHECKER 00005807 FIFO da20 
# !!!!Data buffer check fail!!!!
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# CHECKER 00001fff FIFO 5807 
# !!!!Data buffer check fail!!!!
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# !!!!Empty signal check fail!!!!
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# CHECKER 00000000 FIFO 1fff 
# !!!!Data buffer check fail!!!!
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# ** Note: $finish    : top.sv(48)
#    Time: 10 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 19:51:25 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# ** Error: ** while parsing file included at headers.svh(17)
# ** at fifo_scb.sv(84): (vlog-2730) Undefined variable: 'i'.
# End time: 19:51:25 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.6c/win64/vlog failed.
# Error in macro ./run.do line 2
# C:/questasim64_10.6c/win64/vlog failed.
#     while executing
# "vlog headers.svh +define+TEST_EMPTY_ERR   "
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 19:51:39 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 19:51:39 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:51:40 on Jan 01,2023, Elapsed time: 0:16:22
# Errors: 4, Warnings: 6
# vsim -novopt top -l logfile.log 
# Start time: 19:51:40 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(46): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(28): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(40): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# Write packets full 0 , data 0000
# Write packets full 0 , data 2576
# Write packets full 0 , data 0000
# Write packets full 0 , data ca9a
# Write packets full 0 , data 0000
# Write packets full 0 , data e86e
# Write packets full 0 , data 0000
# CHECKER 00002576 FIFO 2576 
# Data buffer check pass
# Write packets full 0 , data 2585
# Write packets full 0 , data 0000
# Write packets full 0 , data 06a7
# Write packets full 0 , data 0000
# Full signal check pass
# Write packets full 0 , data 48e4
# Full signal check pass
# ** Warning: fifo_scb.sv(51): Queue operation would exceed max. right index of 3.
#    Time: 990 ns  Iteration: 3  Region: /headers_svh_unit::fifo_scb::run
# CHECKER 0000ca9a FIFO ca9a 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# Write packets full 1 , data a4bf
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 0 , data fb1e
# Write packets full 1 , data 0000
# Full signal check pass
# CHECKER 0000e86e FIFO e86e 
# Data buffer check pass
# Write packets full 1 , data 5c15
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 1 , data e574
# Write packets full 0 , data 0000
# Write error check pass
# Write packets full 0 , data 88ac
# CHECKER 00002585 FIFO 2585 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# Write packets full 1 , data 3d6d
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 0 , data 6732
# Write packets full 1 , data 0000
# Full signal check pass
# CHECKER 000006a7 FIFO 06a7 
# Data buffer check pass
# Write packets full 1 , data 1024
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 1 , data 889f
# Write packets full 0 , data 0000
# Write error check pass
# Write packets full 0 , data d8a6
# CHECKER 0000fb1e FIFO 48e4 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 0000
# Full signal check pass
# Write packets full 1 , data 869d
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 0 , data 6936
# Write packets full 1 , data 0000
# Full signal check pass
# CHECKER 000088ac FIFO fb1e 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 2c2a
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 1 , data 7c28
# Write packets full 0 , data 0000
# Write error check pass
# Write packets full 0 , data f11b
# CHECKER 00006732 FIFO 88ac 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 0000
# Full signal check pass
# Write packets full 1 , data 40be
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 0 , data 4e42
# Write packets full 1 , data 0000
# Full signal check pass
# CHECKER 0000d8a6 FIFO 6732 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 8a5f
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 1 , data 1dde
# Write packets full 0 , data 0000
# Write error check pass
# Write packets full 0 , data 6181
# CHECKER 00006936 FIFO d8a6 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 0000
# Full signal check pass
# Write packets full 1 , data eaf7
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 0 , data 799b
# Write packets full 1 , data 0000
# Full signal check pass
# CHECKER 0000f11b FIFO 6936 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data a00b
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 1 , data 8dc2
# Write packets full 0 , data 0000
# Write error check pass
# Write packets full 0 , data 4825
# CHECKER 00004e42 FIFO f11b 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 0000
# Full signal check pass
# Write packets full 1 , data 2218
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 0 , data 9d13
# Write packets full 1 , data 0000
# Full signal check pass
# CHECKER 00006181 FIFO 4e42 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 5969
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 1 , data 422e
# Write packets full 0 , data 0000
# Write error check pass
# Write packets full 0 , data e821
# CHECKER 0000799b FIFO 6181 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 0000
# Full signal check pass
# Write packets full 1 , data dfe4
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 0 , data 3df9
# Write packets full 1 , data 0000
# Full signal check pass
# CHECKER 00004825 FIFO 799b 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 7355
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 1 , data 8c90
# Write packets full 0 , data 0000
# Write error check pass
# Write packets full 0 , data 1d9c
# CHECKER 00009d13 FIFO 4825 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 0000
# Full signal check pass
# Write packets full 1 , data ed51
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 1 , data c997
# Write packets full 0 , data 0000
# Write error check pass
# CHECKER 0000e821 FIFO 9d13 
# !!!!Data buffer check fail!!!!
# Write packets full 0 , data da20
# Write packets full 1 , data 0000
# Write packets full 1 , data 3529
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 0 , data 5807
# CHECKER 00003df9 FIFO e821 
# !!!!Data buffer check fail!!!!
# Write packets full 1 , data 0000
# Full signal check pass
# Write packets full 1 , data abc0
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 1 , data 3cec
# Write packets full 0 , data 0000
# Write error check pass
# CHECKER 00001d9c FIFO 3df9 
# !!!!Data buffer check fail!!!!
# Write packets full 0 , data 1fff
# Write packets full 1 , data 0000
# Write packets full 1 , data 870e
# Write packets full 1 , data 0000
# Write error check pass
# Write packets full 0 , data 0000
# CHECKER 0000da20 FIFO 1d9c 
# !!!!Data buffer check fail!!!!
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# CHECKER 00005807 FIFO da20 
# !!!!Data buffer check fail!!!!
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# CHECKER 00001fff FIFO 5807 
# !!!!Data buffer check fail!!!!
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# !!!!Empty signal check fail!!!!
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# CHECKER 00000000 FIFO 1fff 
# !!!!Data buffer check fail!!!!
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# ** Note: $finish    : top.sv(48)
#    Time: 10 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 19:52:15 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 19:52:15 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:52:16 on Jan 01,2023, Elapsed time: 0:00:36
# Errors: 0, Warnings: 6
# vsim -novopt top -l logfile.log 
# Start time: 19:52:16 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(46): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(28): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(40): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# Write packets full 0 , data 0000
# Write packets full 0 , data 2576
# Write packets full 0 , data 0000
# Write packets full 0 , data ca9a
# Write packets full 0 , data 0000
# Write packets full 0 , data e86e
# Write packets full 0 , data 0000
# CHECKER 00002576 FIFO 2576 
# Data buffer check pass
# Write packets full 0 , data 2585
# Write packets full 0 , data 0000
# Write packets full 0 , data 06a7
# Write packets full 0 , data 0000
# Full signal check pass
# Write packets full 0 , data 48e4
# Full signal check pass
# CHECKER 0000ca9a FIFO ca9a 
# Data buffer check pass
# Write packets full 1 , data 0000
# Write packets full 1 , data a4bf
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# Write packets full 0 , data fb1e
# Full signal check pass
# Write packets full 1 , data 0000
# CHECKER 0000e86e FIFO e86e 
# Data buffer check pass
# Write packets full 1 , data 5c15
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# Write packets full 1 , data e574
# Full signal check pass
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# Write packets full 0 , data 88ac
# Full signal check pass
# CHECKER 00002585 FIFO 2585 
# Data buffer check pass
# Write packets full 1 , data 0000
# Write packets full 1 , data 3d6d
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# Write packets full 0 , data 6732
# Full signal check pass
# Write packets full 1 , data 0000
# CHECKER 000006a7 FIFO 06a7 
# Data buffer check pass
# Write packets full 1 , data 1024
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# Write packets full 1 , data 889f
# Full signal check pass
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# Write packets full 0 , data d8a6
# Full signal check pass
# CHECKER 000048e4 FIFO 48e4 
# Data buffer check pass
# Write packets full 1 , data 0000
# Write packets full 1 , data 869d
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# Write packets full 0 , data 6936
# Full signal check pass
# Write packets full 1 , data 0000
# CHECKER 0000fb1e FIFO fb1e 
# Data buffer check pass
# Write packets full 1 , data 2c2a
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# Write packets full 1 , data 7c28
# Full signal check pass
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# Write packets full 0 , data f11b
# Full signal check pass
# CHECKER 000088ac FIFO 88ac 
# Data buffer check pass
# Write packets full 1 , data 0000
# Write packets full 1 , data 40be
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# Write packets full 0 , data 4e42
# Full signal check pass
# Write packets full 1 , data 0000
# CHECKER 00006732 FIFO 6732 
# Data buffer check pass
# Write packets full 1 , data 8a5f
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# Write packets full 1 , data 1dde
# Full signal check pass
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# Write packets full 0 , data 6181
# Full signal check pass
# CHECKER 0000d8a6 FIFO d8a6 
# Data buffer check pass
# Write packets full 1 , data 0000
# Write packets full 1 , data eaf7
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# Write packets full 0 , data 799b
# Full signal check pass
# Write packets full 1 , data 0000
# CHECKER 00006936 FIFO 6936 
# Data buffer check pass
# Write packets full 1 , data a00b
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# Write packets full 1 , data 8dc2
# Full signal check pass
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# Write packets full 0 , data 4825
# Full signal check pass
# CHECKER 0000f11b FIFO f11b 
# Data buffer check pass
# Write packets full 1 , data 0000
# Write packets full 1 , data 2218
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# Write packets full 0 , data 9d13
# Full signal check pass
# Write packets full 1 , data 0000
# CHECKER 00004e42 FIFO 4e42 
# Data buffer check pass
# Write packets full 1 , data 5969
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# Write packets full 1 , data 422e
# Full signal check pass
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# Write packets full 0 , data e821
# Full signal check pass
# CHECKER 00006181 FIFO 6181 
# Data buffer check pass
# Write packets full 1 , data 0000
# Write packets full 1 , data dfe4
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# Write packets full 0 , data 3df9
# Full signal check pass
# Write packets full 1 , data 0000
# CHECKER 0000799b FIFO 799b 
# Data buffer check pass
# Write packets full 1 , data 7355
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# Write packets full 1 , data 8c90
# Full signal check pass
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# Write packets full 0 , data 1d9c
# Full signal check pass
# CHECKER 00004825 FIFO 4825 
# Data buffer check pass
# Write packets full 1 , data 0000
# Write packets full 1 , data ed51
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# Write packets full 1 , data c997
# Full signal check pass
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# CHECKER 00009d13 FIFO 9d13 
# Data buffer check pass
# Write packets full 0 , data da20
# !!!!Full signal check fail!!!!
# Write packets full 1 , data 0000
# Full signal check pass
# Write packets full 1 , data 3529
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# Write packets full 0 , data 5807
# Full signal check pass
# CHECKER 0000e821 FIFO e821 
# Data buffer check pass
# Write packets full 1 , data 0000
# Write packets full 1 , data abc0
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# Write packets full 1 , data 3cec
# Full signal check pass
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# CHECKER 00003df9 FIFO 3df9 
# Data buffer check pass
# Write packets full 0 , data 1fff
# !!!!Full signal check fail!!!!
# Write packets full 1 , data 0000
# Full signal check pass
# Write packets full 1 , data 870e
# Full signal check pass
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# Write packets full 0 , data 0000
# Full signal check pass
# CHECKER 00001d9c FIFO 1d9c 
# Data buffer check pass
# Write packets full 0 , data 0000
# !!!!Full signal check fail!!!!
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# CHECKER 0000da20 FIFO da20 
# Data buffer check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# CHECKER 00005807 FIFO 5807 
# Data buffer check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# CHECKER 00001fff FIFO 1fff 
# Data buffer check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# ** Note: $finish    : top.sv(48)
#    Time: 10 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:01:04 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:01:04 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:01:05 on Jan 01,2023, Elapsed time: 0:08:49
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 20:01:05 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(46): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(28): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(40): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# Write packets full 0 , data 0000
# Write packets full 0 , data 2576
# Write packets full 0 , data 0000
# Write packets full 0 , data ca9a
# Write packets full 0 , data 0000
# Write packets full 0 , data e86e
# Write packets full 0 , data 0000
# CHECKER 00002576 FIFO 2576 
# Data buffer check pass
# Write packets full 0 , data 2585
# Write packets full 0 , data 0000
# Write packets full 0 , data 06a7
# Write packets full 0 , data 0000
# Full signal check pass
# FIFO '{51866, 59502, 9605, 1703}
# Write packets full 0 , data 48e4
# Full signal check pass
# FIFO '{51866, 59502, 9605, 1703}
# CHECKER 0000ca9a FIFO ca9a 
# Data buffer check pass
# Write packets full 1 , data 0000
# Write packets full 1 , data a4bf
# Full signal check pass
# FIFO '{59502, 9605, 1703, 18660}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{59502, 9605, 1703, 18660}
# Write packets full 0 , data fb1e
# Full signal check pass
# FIFO '{59502, 9605, 1703, 18660}
# Write packets full 1 , data 0000
# CHECKER 0000e86e FIFO e86e 
# Data buffer check pass
# Write packets full 1 , data 5c15
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{9605, 1703, 18660, 64286}
# Write packets full 1 , data e574
# Full signal check pass
# FIFO '{9605, 1703, 18660, 64286}
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{9605, 1703, 18660, 64286}
# Write packets full 0 , data 88ac
# Full signal check pass
# FIFO '{9605, 1703, 18660, 64286}
# CHECKER 00002585 FIFO 2585 
# Data buffer check pass
# Write packets full 1 , data 0000
# Write packets full 1 , data 3d6d
# Full signal check pass
# FIFO '{1703, 18660, 64286, 34988}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{1703, 18660, 64286, 34988}
# Write packets full 0 , data 6732
# Full signal check pass
# FIFO '{1703, 18660, 64286, 34988}
# Write packets full 1 , data 0000
# CHECKER 000006a7 FIFO 06a7 
# Data buffer check pass
# Write packets full 1 , data 1024
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{18660, 64286, 34988, 26418}
# Write packets full 1 , data 889f
# Full signal check pass
# FIFO '{18660, 64286, 34988, 26418}
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{18660, 64286, 34988, 26418}
# Write packets full 0 , data d8a6
# Full signal check pass
# FIFO '{18660, 64286, 34988, 26418}
# CHECKER 000048e4 FIFO 48e4 
# Data buffer check pass
# Write packets full 1 , data 0000
# Write packets full 1 , data 869d
# Full signal check pass
# FIFO '{64286, 34988, 26418, 55462}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{64286, 34988, 26418, 55462}
# Write packets full 0 , data 6936
# Full signal check pass
# FIFO '{64286, 34988, 26418, 55462}
# Write packets full 1 , data 0000
# CHECKER 0000fb1e FIFO fb1e 
# Data buffer check pass
# Write packets full 1 , data 2c2a
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{34988, 26418, 55462, 26934}
# Write packets full 1 , data 7c28
# Full signal check pass
# FIFO '{34988, 26418, 55462, 26934}
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{34988, 26418, 55462, 26934}
# Write packets full 0 , data f11b
# Full signal check pass
# FIFO '{34988, 26418, 55462, 26934}
# CHECKER 000088ac FIFO 88ac 
# Data buffer check pass
# Write packets full 1 , data 0000
# Write packets full 1 , data 40be
# Full signal check pass
# FIFO '{26418, 55462, 26934, 61723}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{26418, 55462, 26934, 61723}
# Write packets full 0 , data 4e42
# Full signal check pass
# FIFO '{26418, 55462, 26934, 61723}
# Write packets full 1 , data 0000
# CHECKER 00006732 FIFO 6732 
# Data buffer check pass
# Write packets full 1 , data 8a5f
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{55462, 26934, 61723, 20034}
# Write packets full 1 , data 1dde
# Full signal check pass
# FIFO '{55462, 26934, 61723, 20034}
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{55462, 26934, 61723, 20034}
# Write packets full 0 , data 6181
# Full signal check pass
# FIFO '{55462, 26934, 61723, 20034}
# CHECKER 0000d8a6 FIFO d8a6 
# Data buffer check pass
# Write packets full 1 , data 0000
# Write packets full 1 , data eaf7
# Full signal check pass
# FIFO '{26934, 61723, 20034, 24961}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{26934, 61723, 20034, 24961}
# Write packets full 0 , data 799b
# Full signal check pass
# FIFO '{26934, 61723, 20034, 24961}
# Write packets full 1 , data 0000
# CHECKER 00006936 FIFO 6936 
# Data buffer check pass
# Write packets full 1 , data a00b
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{61723, 20034, 24961, 31131}
# Write packets full 1 , data 8dc2
# Full signal check pass
# FIFO '{61723, 20034, 24961, 31131}
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{61723, 20034, 24961, 31131}
# Write packets full 0 , data 4825
# Full signal check pass
# FIFO '{61723, 20034, 24961, 31131}
# CHECKER 0000f11b FIFO f11b 
# Data buffer check pass
# Write packets full 1 , data 0000
# Write packets full 1 , data 2218
# Full signal check pass
# FIFO '{20034, 24961, 31131, 18469}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{20034, 24961, 31131, 18469}
# Write packets full 0 , data 9d13
# Full signal check pass
# FIFO '{20034, 24961, 31131, 18469}
# Write packets full 1 , data 0000
# CHECKER 00004e42 FIFO 4e42 
# Data buffer check pass
# Write packets full 1 , data 5969
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{24961, 31131, 18469, 40211}
# Write packets full 1 , data 422e
# Full signal check pass
# FIFO '{24961, 31131, 18469, 40211}
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{24961, 31131, 18469, 40211}
# Write packets full 0 , data e821
# Full signal check pass
# FIFO '{24961, 31131, 18469, 40211}
# CHECKER 00006181 FIFO 6181 
# Data buffer check pass
# Write packets full 1 , data 0000
# Write packets full 1 , data dfe4
# Full signal check pass
# FIFO '{31131, 18469, 40211, 59425}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{31131, 18469, 40211, 59425}
# Write packets full 0 , data 3df9
# Full signal check pass
# FIFO '{31131, 18469, 40211, 59425}
# Write packets full 1 , data 0000
# CHECKER 0000799b FIFO 799b 
# Data buffer check pass
# Write packets full 1 , data 7355
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{18469, 40211, 59425, 15865}
# Write packets full 1 , data 8c90
# Full signal check pass
# FIFO '{18469, 40211, 59425, 15865}
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{18469, 40211, 59425, 15865}
# Write packets full 0 , data 1d9c
# Full signal check pass
# FIFO '{18469, 40211, 59425, 15865}
# CHECKER 00004825 FIFO 4825 
# Data buffer check pass
# Write packets full 1 , data 0000
# Write packets full 1 , data ed51
# Full signal check pass
# FIFO '{40211, 59425, 15865, 7580}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{40211, 59425, 15865, 7580}
# Write packets full 1 , data c997
# Full signal check pass
# FIFO '{40211, 59425, 15865, 7580}
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{40211, 59425, 15865, 7580}
# CHECKER 00009d13 FIFO 9d13 
# Data buffer check pass
# Write packets full 0 , data da20
# !!!!Full signal check fail!!!!
# FIFO '{59425, 15865, 7580}
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{59425, 15865, 7580, 55840}
# Write packets full 1 , data 3529
# Full signal check pass
# FIFO '{59425, 15865, 7580, 55840}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{59425, 15865, 7580, 55840}
# Write packets full 0 , data 5807
# Full signal check pass
# FIFO '{59425, 15865, 7580, 55840}
# CHECKER 0000e821 FIFO e821 
# Data buffer check pass
# Write packets full 1 , data 0000
# Write packets full 1 , data abc0
# Full signal check pass
# FIFO '{15865, 7580, 55840, 22535}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{15865, 7580, 55840, 22535}
# Write packets full 1 , data 3cec
# Full signal check pass
# FIFO '{15865, 7580, 55840, 22535}
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{15865, 7580, 55840, 22535}
# CHECKER 00003df9 FIFO 3df9 
# Data buffer check pass
# Write packets full 0 , data 1fff
# !!!!Full signal check fail!!!!
# FIFO '{7580, 55840, 22535}
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{7580, 55840, 22535, 8191}
# Write packets full 1 , data 870e
# Full signal check pass
# FIFO '{7580, 55840, 22535, 8191}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{7580, 55840, 22535, 8191}
# Write packets full 0 , data 0000
# Full signal check pass
# FIFO '{7580, 55840, 22535, 8191}
# CHECKER 00001d9c FIFO 1d9c 
# Data buffer check pass
# Write packets full 0 , data 0000
# !!!!Full signal check fail!!!!
# FIFO '{55840, 22535, 8191}
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# CHECKER 0000da20 FIFO da20 
# Data buffer check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# CHECKER 00005807 FIFO 5807 
# Data buffer check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# CHECKER 00001fff FIFO 1fff 
# Data buffer check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# ** Note: $finish    : top.sv(48)
#    Time: 10 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:16:03 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:16:03 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:16:04 on Jan 01,2023, Elapsed time: 0:14:59
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 20:16:04 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(46): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(28): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(40): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# Write packets full 0 , data 0000
# Write packets full 0 , data 2576
# Write packets full 0 , data 0000
# Write packets full 0 , data ca9a
# Write packets full 0 , data 0000
# Write packets full 0 , data e86e
# Write packets full 0 , data 0000
# CHECKER 00002576 FIFO 2576 
# Data buffer check pass
# Write packets full 0 , data 2585
# Write packets full 0 , data 0000
# Write packets full 0 , data 06a7
# Write packets full 0 , data 0000
# Full signal check pass
# FIFO '{51866, 59502, 9605, 1703}
# Write packets full 0 , data 48e4
# Full signal check pass
# FIFO '{51866, 59502, 9605, 1703}
# CHECKER 0000ca9a FIFO ca9a 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{59502, 9605, 1703, 18660}
# Write packets full 1 , data a4bf
# Full signal check pass
# FIFO '{59502, 9605, 1703, 18660}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{59502, 9605, 1703, 18660}
# Write packets full 0 , data fb1e
# Full signal check pass
# FIFO '{59502, 9605, 1703, 18660}
# Write packets full 1 , data 0000
# CHECKER 0000e86e FIFO e86e 
# Data buffer check pass
# Write packets full 1 , data 5c15
# Full signal check pass
# FIFO '{9605, 1703, 18660, 64286}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{9605, 1703, 18660, 64286}
# Write packets full 1 , data e574
# Full signal check pass
# FIFO '{9605, 1703, 18660, 64286}
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{9605, 1703, 18660, 64286}
# Write packets full 0 , data 88ac
# Full signal check pass
# FIFO '{9605, 1703, 18660, 64286}
# CHECKER 00002585 FIFO 2585 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{1703, 18660, 64286, 34988}
# Write packets full 1 , data 3d6d
# Full signal check pass
# FIFO '{1703, 18660, 64286, 34988}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{1703, 18660, 64286, 34988}
# Write packets full 0 , data 6732
# Full signal check pass
# FIFO '{1703, 18660, 64286, 34988}
# Write packets full 1 , data 0000
# CHECKER 000006a7 FIFO 06a7 
# Data buffer check pass
# Write packets full 1 , data 1024
# Full signal check pass
# FIFO '{18660, 64286, 34988, 26418}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{18660, 64286, 34988, 26418}
# Write packets full 1 , data 889f
# Full signal check pass
# FIFO '{18660, 64286, 34988, 26418}
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{18660, 64286, 34988, 26418}
# Write packets full 0 , data d8a6
# Full signal check pass
# FIFO '{18660, 64286, 34988, 26418}
# CHECKER 000048e4 FIFO 48e4 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{64286, 34988, 26418, 55462}
# Write packets full 1 , data 869d
# Full signal check pass
# FIFO '{64286, 34988, 26418, 55462}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{64286, 34988, 26418, 55462}
# Write packets full 0 , data 6936
# Full signal check pass
# FIFO '{64286, 34988, 26418, 55462}
# Write packets full 1 , data 0000
# CHECKER 0000fb1e FIFO fb1e 
# Data buffer check pass
# Write packets full 1 , data 2c2a
# Full signal check pass
# FIFO '{34988, 26418, 55462, 26934}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{34988, 26418, 55462, 26934}
# Write packets full 1 , data 7c28
# Full signal check pass
# FIFO '{34988, 26418, 55462, 26934}
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{34988, 26418, 55462, 26934}
# Write packets full 0 , data f11b
# Full signal check pass
# FIFO '{34988, 26418, 55462, 26934}
# CHECKER 000088ac FIFO 88ac 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{26418, 55462, 26934, 61723}
# Write packets full 1 , data 40be
# Full signal check pass
# FIFO '{26418, 55462, 26934, 61723}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{26418, 55462, 26934, 61723}
# Write packets full 0 , data 4e42
# Full signal check pass
# FIFO '{26418, 55462, 26934, 61723}
# Write packets full 1 , data 0000
# CHECKER 00006732 FIFO 6732 
# Data buffer check pass
# Write packets full 1 , data 8a5f
# Full signal check pass
# FIFO '{55462, 26934, 61723, 20034}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{55462, 26934, 61723, 20034}
# Write packets full 1 , data 1dde
# Full signal check pass
# FIFO '{55462, 26934, 61723, 20034}
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{55462, 26934, 61723, 20034}
# Write packets full 0 , data 6181
# Full signal check pass
# FIFO '{55462, 26934, 61723, 20034}
# CHECKER 0000d8a6 FIFO d8a6 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{26934, 61723, 20034, 24961}
# Write packets full 1 , data eaf7
# Full signal check pass
# FIFO '{26934, 61723, 20034, 24961}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{26934, 61723, 20034, 24961}
# Write packets full 0 , data 799b
# Full signal check pass
# FIFO '{26934, 61723, 20034, 24961}
# Write packets full 1 , data 0000
# CHECKER 00006936 FIFO 6936 
# Data buffer check pass
# Write packets full 1 , data a00b
# Full signal check pass
# FIFO '{61723, 20034, 24961, 31131}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{61723, 20034, 24961, 31131}
# Write packets full 1 , data 8dc2
# Full signal check pass
# FIFO '{61723, 20034, 24961, 31131}
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{61723, 20034, 24961, 31131}
# Write packets full 0 , data 4825
# Full signal check pass
# FIFO '{61723, 20034, 24961, 31131}
# CHECKER 0000f11b FIFO f11b 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{20034, 24961, 31131, 18469}
# Write packets full 1 , data 2218
# Full signal check pass
# FIFO '{20034, 24961, 31131, 18469}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{20034, 24961, 31131, 18469}
# Write packets full 0 , data 9d13
# Full signal check pass
# FIFO '{20034, 24961, 31131, 18469}
# Write packets full 1 , data 0000
# CHECKER 00004e42 FIFO 4e42 
# Data buffer check pass
# Write packets full 1 , data 5969
# Full signal check pass
# FIFO '{24961, 31131, 18469, 40211}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{24961, 31131, 18469, 40211}
# Write packets full 1 , data 422e
# Full signal check pass
# FIFO '{24961, 31131, 18469, 40211}
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{24961, 31131, 18469, 40211}
# Write packets full 0 , data e821
# Full signal check pass
# FIFO '{24961, 31131, 18469, 40211}
# CHECKER 00006181 FIFO 6181 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{31131, 18469, 40211, 59425}
# Write packets full 1 , data dfe4
# Full signal check pass
# FIFO '{31131, 18469, 40211, 59425}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{31131, 18469, 40211, 59425}
# Write packets full 0 , data 3df9
# Full signal check pass
# FIFO '{31131, 18469, 40211, 59425}
# Write packets full 1 , data 0000
# CHECKER 0000799b FIFO 799b 
# Data buffer check pass
# Write packets full 1 , data 7355
# Full signal check pass
# FIFO '{18469, 40211, 59425, 15865}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{18469, 40211, 59425, 15865}
# Write packets full 1 , data 8c90
# Full signal check pass
# FIFO '{18469, 40211, 59425, 15865}
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{18469, 40211, 59425, 15865}
# Write packets full 0 , data 1d9c
# Full signal check pass
# FIFO '{18469, 40211, 59425, 15865}
# CHECKER 00004825 FIFO 4825 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{40211, 59425, 15865, 7580}
# Write packets full 1 , data ed51
# Full signal check pass
# FIFO '{40211, 59425, 15865, 7580}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{40211, 59425, 15865, 7580}
# Write packets full 1 , data c997
# Full signal check pass
# FIFO '{40211, 59425, 15865, 7580}
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{40211, 59425, 15865, 7580}
# CHECKER 00009d13 FIFO 9d13 
# Data buffer check pass
# Write packets full 0 , data da20
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{59425, 15865, 7580, 55840}
# Write packets full 1 , data 3529
# Full signal check pass
# FIFO '{59425, 15865, 7580, 55840}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{59425, 15865, 7580, 55840}
# Write packets full 0 , data 5807
# Full signal check pass
# FIFO '{59425, 15865, 7580, 55840}
# CHECKER 0000e821 FIFO e821 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{15865, 7580, 55840, 22535}
# Write packets full 1 , data abc0
# Full signal check pass
# FIFO '{15865, 7580, 55840, 22535}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{15865, 7580, 55840, 22535}
# Write packets full 1 , data 3cec
# Full signal check pass
# FIFO '{15865, 7580, 55840, 22535}
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{15865, 7580, 55840, 22535}
# CHECKER 00003df9 FIFO 3df9 
# Data buffer check pass
# Write packets full 0 , data 1fff
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{7580, 55840, 22535, 8191}
# Write packets full 1 , data 870e
# Full signal check pass
# FIFO '{7580, 55840, 22535, 8191}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{7580, 55840, 22535, 8191}
# Write packets full 0 , data 0000
# Full signal check pass
# FIFO '{7580, 55840, 22535, 8191}
# CHECKER 00001d9c FIFO 1d9c 
# Data buffer check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# CHECKER 0000da20 FIFO da20 
# Data buffer check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# CHECKER 00005807 FIFO 5807 
# Data buffer check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# CHECKER 00001fff FIFO 1fff 
# Data buffer check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# ** Note: $finish    : top.sv(48)
#    Time: 10 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:16:48 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:16:48 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:16:49 on Jan 01,2023, Elapsed time: 0:00:45
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 20:16:49 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(46): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(28): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(40): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# Write packets full 0 , data 0000
# Write packets full 0 , data 2576
# Write packets full 0 , data 0000
# Write packets full 0 , data ca9a
# Write packets full 0 , data 0000
# Write packets full 0 , data e86e
# Write packets full 0 , data 0000
# CHECKER 00002576 FIFO 2576 
# Data buffer check pass
# Write packets full 0 , data 2585
# Write packets full 0 , data 0000
# Write packets full 0 , data 06a7
# Write packets full 0 , data 0000
# !!!!Full signal check fail!!!!
# FIFO '{51866, 59502, 9605, 1703}
# Write packets full 0 , data 48e4
# !!!!Full signal check fail!!!!
# FIFO '{51866, 59502, 9605, 1703}
# CHECKER 0000ca9a FIFO ca9a 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{59502, 9605, 1703, 18660}
# Write packets full 1 , data a4bf
# Full signal check pass
# FIFO '{59502, 9605, 1703, 18660}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{59502, 9605, 1703, 18660}
# Write packets full 0 , data fb1e
# !!!!Full signal check fail!!!!
# FIFO '{59502, 9605, 1703, 18660}
# Write packets full 1 , data 0000
# CHECKER 0000e86e FIFO e86e 
# Data buffer check pass
# Write packets full 1 , data 5c15
# Full signal check pass
# FIFO '{9605, 1703, 18660, 64286}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{9605, 1703, 18660, 64286}
# Write packets full 1 , data e574
# Full signal check pass
# FIFO '{9605, 1703, 18660, 64286}
# Write packets full 0 , data 0000
# Write error check pass
# !!!!Full signal check fail!!!!
# FIFO '{9605, 1703, 18660, 64286}
# Write packets full 0 , data 88ac
# !!!!Full signal check fail!!!!
# FIFO '{9605, 1703, 18660, 64286}
# CHECKER 00002585 FIFO 2585 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{1703, 18660, 64286, 34988}
# Write packets full 1 , data 3d6d
# Full signal check pass
# FIFO '{1703, 18660, 64286, 34988}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{1703, 18660, 64286, 34988}
# Write packets full 0 , data 6732
# !!!!Full signal check fail!!!!
# FIFO '{1703, 18660, 64286, 34988}
# Write packets full 1 , data 0000
# CHECKER 000006a7 FIFO 06a7 
# Data buffer check pass
# Write packets full 1 , data 1024
# Full signal check pass
# FIFO '{18660, 64286, 34988, 26418}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{18660, 64286, 34988, 26418}
# Write packets full 1 , data 889f
# Full signal check pass
# FIFO '{18660, 64286, 34988, 26418}
# Write packets full 0 , data 0000
# Write error check pass
# !!!!Full signal check fail!!!!
# FIFO '{18660, 64286, 34988, 26418}
# Write packets full 0 , data d8a6
# !!!!Full signal check fail!!!!
# FIFO '{18660, 64286, 34988, 26418}
# CHECKER 000048e4 FIFO 48e4 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{64286, 34988, 26418, 55462}
# Write packets full 1 , data 869d
# Full signal check pass
# FIFO '{64286, 34988, 26418, 55462}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{64286, 34988, 26418, 55462}
# Write packets full 0 , data 6936
# !!!!Full signal check fail!!!!
# FIFO '{64286, 34988, 26418, 55462}
# Write packets full 1 , data 0000
# CHECKER 0000fb1e FIFO fb1e 
# Data buffer check pass
# Write packets full 1 , data 2c2a
# Full signal check pass
# FIFO '{34988, 26418, 55462, 26934}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{34988, 26418, 55462, 26934}
# Write packets full 1 , data 7c28
# Full signal check pass
# FIFO '{34988, 26418, 55462, 26934}
# Write packets full 0 , data 0000
# Write error check pass
# !!!!Full signal check fail!!!!
# FIFO '{34988, 26418, 55462, 26934}
# Write packets full 0 , data f11b
# !!!!Full signal check fail!!!!
# FIFO '{34988, 26418, 55462, 26934}
# CHECKER 000088ac FIFO 88ac 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{26418, 55462, 26934, 61723}
# Write packets full 1 , data 40be
# Full signal check pass
# FIFO '{26418, 55462, 26934, 61723}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{26418, 55462, 26934, 61723}
# Write packets full 0 , data 4e42
# !!!!Full signal check fail!!!!
# FIFO '{26418, 55462, 26934, 61723}
# Write packets full 1 , data 0000
# CHECKER 00006732 FIFO 6732 
# Data buffer check pass
# Write packets full 1 , data 8a5f
# Full signal check pass
# FIFO '{55462, 26934, 61723, 20034}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{55462, 26934, 61723, 20034}
# Write packets full 1 , data 1dde
# Full signal check pass
# FIFO '{55462, 26934, 61723, 20034}
# Write packets full 0 , data 0000
# Write error check pass
# !!!!Full signal check fail!!!!
# FIFO '{55462, 26934, 61723, 20034}
# Write packets full 0 , data 6181
# !!!!Full signal check fail!!!!
# FIFO '{55462, 26934, 61723, 20034}
# CHECKER 0000d8a6 FIFO d8a6 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{26934, 61723, 20034, 24961}
# Write packets full 1 , data eaf7
# Full signal check pass
# FIFO '{26934, 61723, 20034, 24961}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{26934, 61723, 20034, 24961}
# Write packets full 0 , data 799b
# !!!!Full signal check fail!!!!
# FIFO '{26934, 61723, 20034, 24961}
# Write packets full 1 , data 0000
# CHECKER 00006936 FIFO 6936 
# Data buffer check pass
# Write packets full 1 , data a00b
# Full signal check pass
# FIFO '{61723, 20034, 24961, 31131}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{61723, 20034, 24961, 31131}
# Write packets full 1 , data 8dc2
# Full signal check pass
# FIFO '{61723, 20034, 24961, 31131}
# Write packets full 0 , data 0000
# Write error check pass
# !!!!Full signal check fail!!!!
# FIFO '{61723, 20034, 24961, 31131}
# Write packets full 0 , data 4825
# !!!!Full signal check fail!!!!
# FIFO '{61723, 20034, 24961, 31131}
# CHECKER 0000f11b FIFO f11b 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{20034, 24961, 31131, 18469}
# Write packets full 1 , data 2218
# Full signal check pass
# FIFO '{20034, 24961, 31131, 18469}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{20034, 24961, 31131, 18469}
# Write packets full 0 , data 9d13
# !!!!Full signal check fail!!!!
# FIFO '{20034, 24961, 31131, 18469}
# Write packets full 1 , data 0000
# CHECKER 00004e42 FIFO 4e42 
# Data buffer check pass
# Write packets full 1 , data 5969
# Full signal check pass
# FIFO '{24961, 31131, 18469, 40211}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{24961, 31131, 18469, 40211}
# Write packets full 1 , data 422e
# Full signal check pass
# FIFO '{24961, 31131, 18469, 40211}
# Write packets full 0 , data 0000
# Write error check pass
# !!!!Full signal check fail!!!!
# FIFO '{24961, 31131, 18469, 40211}
# Write packets full 0 , data e821
# !!!!Full signal check fail!!!!
# FIFO '{24961, 31131, 18469, 40211}
# CHECKER 00006181 FIFO 6181 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{31131, 18469, 40211, 59425}
# Write packets full 1 , data dfe4
# Full signal check pass
# FIFO '{31131, 18469, 40211, 59425}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{31131, 18469, 40211, 59425}
# Write packets full 0 , data 3df9
# !!!!Full signal check fail!!!!
# FIFO '{31131, 18469, 40211, 59425}
# Write packets full 1 , data 0000
# CHECKER 0000799b FIFO 799b 
# Data buffer check pass
# Write packets full 1 , data 7355
# Full signal check pass
# FIFO '{18469, 40211, 59425, 15865}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{18469, 40211, 59425, 15865}
# Write packets full 1 , data 8c90
# Full signal check pass
# FIFO '{18469, 40211, 59425, 15865}
# Write packets full 0 , data 0000
# Write error check pass
# !!!!Full signal check fail!!!!
# FIFO '{18469, 40211, 59425, 15865}
# Write packets full 0 , data 1d9c
# !!!!Full signal check fail!!!!
# FIFO '{18469, 40211, 59425, 15865}
# CHECKER 00004825 FIFO 4825 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{40211, 59425, 15865, 7580}
# Write packets full 1 , data ed51
# Full signal check pass
# FIFO '{40211, 59425, 15865, 7580}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{40211, 59425, 15865, 7580}
# Write packets full 1 , data c997
# Full signal check pass
# FIFO '{40211, 59425, 15865, 7580}
# Write packets full 0 , data 0000
# Write error check pass
# !!!!Full signal check fail!!!!
# FIFO '{40211, 59425, 15865, 7580}
# CHECKER 00009d13 FIFO 9d13 
# Data buffer check pass
# Write packets full 0 , data da20
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{59425, 15865, 7580, 55840}
# Write packets full 1 , data 3529
# Full signal check pass
# FIFO '{59425, 15865, 7580, 55840}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{59425, 15865, 7580, 55840}
# Write packets full 0 , data 5807
# !!!!Full signal check fail!!!!
# FIFO '{59425, 15865, 7580, 55840}
# CHECKER 0000e821 FIFO e821 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{15865, 7580, 55840, 22535}
# Write packets full 1 , data abc0
# Full signal check pass
# FIFO '{15865, 7580, 55840, 22535}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{15865, 7580, 55840, 22535}
# Write packets full 1 , data 3cec
# Full signal check pass
# FIFO '{15865, 7580, 55840, 22535}
# Write packets full 0 , data 0000
# Write error check pass
# !!!!Full signal check fail!!!!
# FIFO '{15865, 7580, 55840, 22535}
# CHECKER 00003df9 FIFO 3df9 
# Data buffer check pass
# Write packets full 0 , data 1fff
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{7580, 55840, 22535, 8191}
# Write packets full 1 , data 870e
# Full signal check pass
# FIFO '{7580, 55840, 22535, 8191}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{7580, 55840, 22535, 8191}
# Write packets full 0 , data 0000
# !!!!Full signal check fail!!!!
# FIFO '{7580, 55840, 22535, 8191}
# CHECKER 00001d9c FIFO 1d9c 
# Data buffer check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# CHECKER 0000da20 FIFO da20 
# Data buffer check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# CHECKER 00005807 FIFO 5807 
# Data buffer check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# CHECKER 00001fff FIFO 1fff 
# Data buffer check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# ** Note: $finish    : top.sv(48)
#    Time: 10 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:17:50 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:17:50 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:17:51 on Jan 01,2023, Elapsed time: 0:01:02
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 20:17:51 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(46): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(28): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(40): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# Write packets full 0 , data 0000
# Write packets full 0 , data 2576
# Write packets full 0 , data 0000
# Write packets full 0 , data ca9a
# Write packets full 0 , data 0000
# Write packets full 0 , data e86e
# Write packets full 0 , data 0000
# CHECKER 00002576 FIFO 2576 
# Data buffer check pass
# Write packets full 0 , data 2585
# Write packets full 0 , data 0000
# Write packets full 0 , data 06a7
# Write packets full 0 , data 0000
# !!!!Full signal check fail!!!!
# FIFO '{51866, 59502, 9605, 1703}
# Write packets full 0 , data 48e4
# !!!!Full signal check fail!!!!
# FIFO '{51866, 59502, 9605, 1703}
# CHECKER 0000ca9a FIFO ca9a 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{59502, 9605, 1703, 18660}
# Write packets full 1 , data a4bf
# Full signal check pass
# FIFO '{59502, 9605, 1703, 18660}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{59502, 9605, 1703, 18660}
# Write packets full 0 , data fb1e
# !!!!Full signal check fail!!!!
# FIFO '{59502, 9605, 1703, 18660}
# Write packets full 1 , data 0000
# CHECKER 0000e86e FIFO e86e 
# Data buffer check pass
# Write packets full 1 , data 5c15
# Full signal check pass
# FIFO '{9605, 1703, 18660, 64286}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{9605, 1703, 18660, 64286}
# Write packets full 1 , data e574
# Full signal check pass
# FIFO '{9605, 1703, 18660, 64286}
# Write packets full 0 , data 0000
# Write error check pass
# !!!!Full signal check fail!!!!
# FIFO '{9605, 1703, 18660, 64286}
# Write packets full 0 , data 88ac
# !!!!Full signal check fail!!!!
# FIFO '{9605, 1703, 18660, 64286}
# CHECKER 00002585 FIFO 2585 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{1703, 18660, 64286, 34988}
# Write packets full 1 , data 3d6d
# Full signal check pass
# FIFO '{1703, 18660, 64286, 34988}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{1703, 18660, 64286, 34988}
# Write packets full 0 , data 6732
# !!!!Full signal check fail!!!!
# FIFO '{1703, 18660, 64286, 34988}
# Write packets full 1 , data 0000
# CHECKER 000006a7 FIFO 06a7 
# Data buffer check pass
# Write packets full 1 , data 1024
# Full signal check pass
# FIFO '{18660, 64286, 34988, 26418}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{18660, 64286, 34988, 26418}
# Write packets full 1 , data 889f
# Full signal check pass
# FIFO '{18660, 64286, 34988, 26418}
# Write packets full 0 , data 0000
# Write error check pass
# !!!!Full signal check fail!!!!
# FIFO '{18660, 64286, 34988, 26418}
# Write packets full 0 , data d8a6
# !!!!Full signal check fail!!!!
# FIFO '{18660, 64286, 34988, 26418}
# CHECKER 000048e4 FIFO 48e4 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{64286, 34988, 26418, 55462}
# Write packets full 1 , data 869d
# Full signal check pass
# FIFO '{64286, 34988, 26418, 55462}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{64286, 34988, 26418, 55462}
# Write packets full 0 , data 6936
# !!!!Full signal check fail!!!!
# FIFO '{64286, 34988, 26418, 55462}
# Write packets full 1 , data 0000
# CHECKER 0000fb1e FIFO fb1e 
# Data buffer check pass
# Write packets full 1 , data 2c2a
# Full signal check pass
# FIFO '{34988, 26418, 55462, 26934}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{34988, 26418, 55462, 26934}
# Write packets full 1 , data 7c28
# Full signal check pass
# FIFO '{34988, 26418, 55462, 26934}
# Write packets full 0 , data 0000
# Write error check pass
# !!!!Full signal check fail!!!!
# FIFO '{34988, 26418, 55462, 26934}
# Write packets full 0 , data f11b
# !!!!Full signal check fail!!!!
# FIFO '{34988, 26418, 55462, 26934}
# CHECKER 000088ac FIFO 88ac 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{26418, 55462, 26934, 61723}
# Write packets full 1 , data 40be
# Full signal check pass
# FIFO '{26418, 55462, 26934, 61723}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{26418, 55462, 26934, 61723}
# Write packets full 0 , data 4e42
# !!!!Full signal check fail!!!!
# FIFO '{26418, 55462, 26934, 61723}
# Write packets full 1 , data 0000
# CHECKER 00006732 FIFO 6732 
# Data buffer check pass
# Write packets full 1 , data 8a5f
# Full signal check pass
# FIFO '{55462, 26934, 61723, 20034}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{55462, 26934, 61723, 20034}
# Write packets full 1 , data 1dde
# Full signal check pass
# FIFO '{55462, 26934, 61723, 20034}
# Write packets full 0 , data 0000
# Write error check pass
# !!!!Full signal check fail!!!!
# FIFO '{55462, 26934, 61723, 20034}
# Write packets full 0 , data 6181
# !!!!Full signal check fail!!!!
# FIFO '{55462, 26934, 61723, 20034}
# CHECKER 0000d8a6 FIFO d8a6 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{26934, 61723, 20034, 24961}
# Write packets full 1 , data eaf7
# Full signal check pass
# FIFO '{26934, 61723, 20034, 24961}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{26934, 61723, 20034, 24961}
# Write packets full 0 , data 799b
# !!!!Full signal check fail!!!!
# FIFO '{26934, 61723, 20034, 24961}
# Write packets full 1 , data 0000
# CHECKER 00006936 FIFO 6936 
# Data buffer check pass
# Write packets full 1 , data a00b
# Full signal check pass
# FIFO '{61723, 20034, 24961, 31131}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{61723, 20034, 24961, 31131}
# Write packets full 1 , data 8dc2
# Full signal check pass
# FIFO '{61723, 20034, 24961, 31131}
# Write packets full 0 , data 0000
# Write error check pass
# !!!!Full signal check fail!!!!
# FIFO '{61723, 20034, 24961, 31131}
# Write packets full 0 , data 4825
# !!!!Full signal check fail!!!!
# FIFO '{61723, 20034, 24961, 31131}
# CHECKER 0000f11b FIFO f11b 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{20034, 24961, 31131, 18469}
# Write packets full 1 , data 2218
# Full signal check pass
# FIFO '{20034, 24961, 31131, 18469}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{20034, 24961, 31131, 18469}
# Write packets full 0 , data 9d13
# !!!!Full signal check fail!!!!
# FIFO '{20034, 24961, 31131, 18469}
# Write packets full 1 , data 0000
# CHECKER 00004e42 FIFO 4e42 
# Data buffer check pass
# Write packets full 1 , data 5969
# Full signal check pass
# FIFO '{24961, 31131, 18469, 40211}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{24961, 31131, 18469, 40211}
# Write packets full 1 , data 422e
# Full signal check pass
# FIFO '{24961, 31131, 18469, 40211}
# Write packets full 0 , data 0000
# Write error check pass
# !!!!Full signal check fail!!!!
# FIFO '{24961, 31131, 18469, 40211}
# Write packets full 0 , data e821
# !!!!Full signal check fail!!!!
# FIFO '{24961, 31131, 18469, 40211}
# CHECKER 00006181 FIFO 6181 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{31131, 18469, 40211, 59425}
# Write packets full 1 , data dfe4
# Full signal check pass
# FIFO '{31131, 18469, 40211, 59425}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{31131, 18469, 40211, 59425}
# Write packets full 0 , data 3df9
# !!!!Full signal check fail!!!!
# FIFO '{31131, 18469, 40211, 59425}
# Write packets full 1 , data 0000
# CHECKER 0000799b FIFO 799b 
# Data buffer check pass
# Write packets full 1 , data 7355
# Full signal check pass
# FIFO '{18469, 40211, 59425, 15865}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{18469, 40211, 59425, 15865}
# Write packets full 1 , data 8c90
# Full signal check pass
# FIFO '{18469, 40211, 59425, 15865}
# Write packets full 0 , data 0000
# Write error check pass
# !!!!Full signal check fail!!!!
# FIFO '{18469, 40211, 59425, 15865}
# Write packets full 0 , data 1d9c
# !!!!Full signal check fail!!!!
# FIFO '{18469, 40211, 59425, 15865}
# CHECKER 00004825 FIFO 4825 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{40211, 59425, 15865, 7580}
# Write packets full 1 , data ed51
# Full signal check pass
# FIFO '{40211, 59425, 15865, 7580}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{40211, 59425, 15865, 7580}
# Write packets full 1 , data c997
# Full signal check pass
# FIFO '{40211, 59425, 15865, 7580}
# Write packets full 0 , data 0000
# Write error check pass
# !!!!Full signal check fail!!!!
# FIFO '{40211, 59425, 15865, 7580}
# CHECKER 00009d13 FIFO 9d13 
# Data buffer check pass
# Write packets full 0 , data da20
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{59425, 15865, 7580, 55840}
# Write packets full 1 , data 3529
# Full signal check pass
# FIFO '{59425, 15865, 7580, 55840}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{59425, 15865, 7580, 55840}
# Write packets full 0 , data 5807
# !!!!Full signal check fail!!!!
# FIFO '{59425, 15865, 7580, 55840}
# CHECKER 0000e821 FIFO e821 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{15865, 7580, 55840, 22535}
# Write packets full 1 , data abc0
# Full signal check pass
# FIFO '{15865, 7580, 55840, 22535}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{15865, 7580, 55840, 22535}
# Write packets full 1 , data 3cec
# Full signal check pass
# FIFO '{15865, 7580, 55840, 22535}
# Write packets full 0 , data 0000
# Write error check pass
# !!!!Full signal check fail!!!!
# FIFO '{15865, 7580, 55840, 22535}
# CHECKER 00003df9 FIFO 3df9 
# Data buffer check pass
# Write packets full 0 , data 1fff
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{7580, 55840, 22535, 8191}
# Write packets full 1 , data 870e
# Full signal check pass
# FIFO '{7580, 55840, 22535, 8191}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{7580, 55840, 22535, 8191}
# Write packets full 0 , data 0000
# !!!!Full signal check fail!!!!
# FIFO '{7580, 55840, 22535, 8191}
# CHECKER 00001d9c FIFO 1d9c 
# Data buffer check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# CHECKER 0000da20 FIFO da20 
# Data buffer check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# CHECKER 00005807 FIFO 5807 
# Data buffer check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# CHECKER 00001fff FIFO 1fff 
# Data buffer check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# ** Note: $finish    : top.sv(48)
#    Time: 10 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:18:52 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# ** Error: (vlog-13069) ** while parsing file included at headers.svh(17)
# ** at fifo_scb.sv(43): near "||": syntax error, unexpected ||.
# End time: 20:18:52 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.6c/win64/vlog failed.
# Error in macro ./run.do line 2
# C:/questasim64_10.6c/win64/vlog failed.
#     while executing
# "vlog headers.svh +define+TEST_EMPTY_ERR   "
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:19:01 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:19:01 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:19:03 on Jan 01,2023, Elapsed time: 0:01:12
# Errors: 4, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 20:19:03 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(46): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(28): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(40): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# Write packets full 0 , data 0000
# Write packets full 0 , data 2576
# Write packets full 0 , data 0000
# Write packets full 0 , data ca9a
# Write packets full 0 , data 0000
# Write packets full 0 , data e86e
# Write packets full 0 , data 0000
# CHECKER 00002576 FIFO 2576 
# Data buffer check pass
# Write packets full 0 , data 2585
# Write packets full 0 , data 0000
# Write packets full 0 , data 06a7
# Write packets full 0 , data 0000
# Full signal check pass
# FIFO '{51866, 59502, 9605, 1703}
# Write packets full 0 , data 48e4
# Full signal check pass
# FIFO '{51866, 59502, 9605, 1703}
# CHECKER 0000ca9a FIFO ca9a 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{59502, 9605, 1703, 18660}
# Write packets full 1 , data a4bf
# Full signal check pass
# FIFO '{59502, 9605, 1703, 18660}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{59502, 9605, 1703, 18660}
# Write packets full 0 , data fb1e
# Full signal check pass
# FIFO '{59502, 9605, 1703, 18660}
# Write packets full 1 , data 0000
# CHECKER 0000e86e FIFO e86e 
# Data buffer check pass
# Write packets full 1 , data 5c15
# Full signal check pass
# FIFO '{9605, 1703, 18660, 64286}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{9605, 1703, 18660, 64286}
# Write packets full 1 , data e574
# Full signal check pass
# FIFO '{9605, 1703, 18660, 64286}
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{9605, 1703, 18660, 64286}
# Write packets full 0 , data 88ac
# Full signal check pass
# FIFO '{9605, 1703, 18660, 64286}
# CHECKER 00002585 FIFO 2585 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{1703, 18660, 64286, 34988}
# Write packets full 1 , data 3d6d
# Full signal check pass
# FIFO '{1703, 18660, 64286, 34988}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{1703, 18660, 64286, 34988}
# Write packets full 0 , data 6732
# Full signal check pass
# FIFO '{1703, 18660, 64286, 34988}
# Write packets full 1 , data 0000
# CHECKER 000006a7 FIFO 06a7 
# Data buffer check pass
# Write packets full 1 , data 1024
# Full signal check pass
# FIFO '{18660, 64286, 34988, 26418}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{18660, 64286, 34988, 26418}
# Write packets full 1 , data 889f
# Full signal check pass
# FIFO '{18660, 64286, 34988, 26418}
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{18660, 64286, 34988, 26418}
# Write packets full 0 , data d8a6
# Full signal check pass
# FIFO '{18660, 64286, 34988, 26418}
# CHECKER 000048e4 FIFO 48e4 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{64286, 34988, 26418, 55462}
# Write packets full 1 , data 869d
# Full signal check pass
# FIFO '{64286, 34988, 26418, 55462}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{64286, 34988, 26418, 55462}
# Write packets full 0 , data 6936
# Full signal check pass
# FIFO '{64286, 34988, 26418, 55462}
# Write packets full 1 , data 0000
# CHECKER 0000fb1e FIFO fb1e 
# Data buffer check pass
# Write packets full 1 , data 2c2a
# Full signal check pass
# FIFO '{34988, 26418, 55462, 26934}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{34988, 26418, 55462, 26934}
# Write packets full 1 , data 7c28
# Full signal check pass
# FIFO '{34988, 26418, 55462, 26934}
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{34988, 26418, 55462, 26934}
# Write packets full 0 , data f11b
# Full signal check pass
# FIFO '{34988, 26418, 55462, 26934}
# CHECKER 000088ac FIFO 88ac 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{26418, 55462, 26934, 61723}
# Write packets full 1 , data 40be
# Full signal check pass
# FIFO '{26418, 55462, 26934, 61723}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{26418, 55462, 26934, 61723}
# Write packets full 0 , data 4e42
# Full signal check pass
# FIFO '{26418, 55462, 26934, 61723}
# Write packets full 1 , data 0000
# CHECKER 00006732 FIFO 6732 
# Data buffer check pass
# Write packets full 1 , data 8a5f
# Full signal check pass
# FIFO '{55462, 26934, 61723, 20034}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{55462, 26934, 61723, 20034}
# Write packets full 1 , data 1dde
# Full signal check pass
# FIFO '{55462, 26934, 61723, 20034}
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{55462, 26934, 61723, 20034}
# Write packets full 0 , data 6181
# Full signal check pass
# FIFO '{55462, 26934, 61723, 20034}
# CHECKER 0000d8a6 FIFO d8a6 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{26934, 61723, 20034, 24961}
# Write packets full 1 , data eaf7
# Full signal check pass
# FIFO '{26934, 61723, 20034, 24961}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{26934, 61723, 20034, 24961}
# Write packets full 0 , data 799b
# Full signal check pass
# FIFO '{26934, 61723, 20034, 24961}
# Write packets full 1 , data 0000
# CHECKER 00006936 FIFO 6936 
# Data buffer check pass
# Write packets full 1 , data a00b
# Full signal check pass
# FIFO '{61723, 20034, 24961, 31131}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{61723, 20034, 24961, 31131}
# Write packets full 1 , data 8dc2
# Full signal check pass
# FIFO '{61723, 20034, 24961, 31131}
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{61723, 20034, 24961, 31131}
# Write packets full 0 , data 4825
# Full signal check pass
# FIFO '{61723, 20034, 24961, 31131}
# CHECKER 0000f11b FIFO f11b 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{20034, 24961, 31131, 18469}
# Write packets full 1 , data 2218
# Full signal check pass
# FIFO '{20034, 24961, 31131, 18469}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{20034, 24961, 31131, 18469}
# Write packets full 0 , data 9d13
# Full signal check pass
# FIFO '{20034, 24961, 31131, 18469}
# Write packets full 1 , data 0000
# CHECKER 00004e42 FIFO 4e42 
# Data buffer check pass
# Write packets full 1 , data 5969
# Full signal check pass
# FIFO '{24961, 31131, 18469, 40211}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{24961, 31131, 18469, 40211}
# Write packets full 1 , data 422e
# Full signal check pass
# FIFO '{24961, 31131, 18469, 40211}
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{24961, 31131, 18469, 40211}
# Write packets full 0 , data e821
# Full signal check pass
# FIFO '{24961, 31131, 18469, 40211}
# CHECKER 00006181 FIFO 6181 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{31131, 18469, 40211, 59425}
# Write packets full 1 , data dfe4
# Full signal check pass
# FIFO '{31131, 18469, 40211, 59425}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{31131, 18469, 40211, 59425}
# Write packets full 0 , data 3df9
# Full signal check pass
# FIFO '{31131, 18469, 40211, 59425}
# Write packets full 1 , data 0000
# CHECKER 0000799b FIFO 799b 
# Data buffer check pass
# Write packets full 1 , data 7355
# Full signal check pass
# FIFO '{18469, 40211, 59425, 15865}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{18469, 40211, 59425, 15865}
# Write packets full 1 , data 8c90
# Full signal check pass
# FIFO '{18469, 40211, 59425, 15865}
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{18469, 40211, 59425, 15865}
# Write packets full 0 , data 1d9c
# Full signal check pass
# FIFO '{18469, 40211, 59425, 15865}
# CHECKER 00004825 FIFO 4825 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{40211, 59425, 15865, 7580}
# Write packets full 1 , data ed51
# Full signal check pass
# FIFO '{40211, 59425, 15865, 7580}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{40211, 59425, 15865, 7580}
# Write packets full 1 , data c997
# Full signal check pass
# FIFO '{40211, 59425, 15865, 7580}
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{40211, 59425, 15865, 7580}
# CHECKER 00009d13 FIFO 9d13 
# Data buffer check pass
# Write packets full 0 , data da20
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{59425, 15865, 7580, 55840}
# Write packets full 1 , data 3529
# Full signal check pass
# FIFO '{59425, 15865, 7580, 55840}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{59425, 15865, 7580, 55840}
# Write packets full 0 , data 5807
# Full signal check pass
# FIFO '{59425, 15865, 7580, 55840}
# CHECKER 0000e821 FIFO e821 
# Data buffer check pass
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{15865, 7580, 55840, 22535}
# Write packets full 1 , data abc0
# Full signal check pass
# FIFO '{15865, 7580, 55840, 22535}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{15865, 7580, 55840, 22535}
# Write packets full 1 , data 3cec
# Full signal check pass
# FIFO '{15865, 7580, 55840, 22535}
# Write packets full 0 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{15865, 7580, 55840, 22535}
# CHECKER 00003df9 FIFO 3df9 
# Data buffer check pass
# Write packets full 0 , data 1fff
# Write packets full 1 , data 0000
# Full signal check pass
# FIFO '{7580, 55840, 22535, 8191}
# Write packets full 1 , data 870e
# Full signal check pass
# FIFO '{7580, 55840, 22535, 8191}
# Write packets full 1 , data 0000
# Write error check pass
# Full signal check pass
# FIFO '{7580, 55840, 22535, 8191}
# Write packets full 0 , data 0000
# Full signal check pass
# FIFO '{7580, 55840, 22535, 8191}
# CHECKER 00001d9c FIFO 1d9c 
# Data buffer check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# CHECKER 0000da20 FIFO da20 
# Data buffer check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# CHECKER 00005807 FIFO 5807 
# Data buffer check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# CHECKER 00001fff FIFO 1fff 
# Data buffer check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Empty signal check pass
# Write packets full 0 , data 0000
# Write packets full 0 , data 0000
# Read error check pass
# Empty signal check pass
# Write packets full 0 , data 0000
# ** Note: $finish    : top.sv(48)
#    Time: 10 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:22:52 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:22:52 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:22:54 on Jan 01,2023, Elapsed time: 0:03:51
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 20:22:54 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(46): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(28): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(40): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Data buffer check pass
# Data buffer check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# ** Note: $finish    : top.sv(48)
#    Time: 10 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 48
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:24:17 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:24:17 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:24:19 on Jan 01,2023, Elapsed time: 0:01:25
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 20:24:19 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(46): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(28): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(40): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Data buffer check pass
# Data buffer check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# ** Note: $finish    : top.sv(46)
#    Time: 10 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 46
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:34:51 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:34:51 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:34:52 on Jan 01,2023, Elapsed time: 0:10:33
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 20:34:52 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(46): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(28): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(40): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# ** Note: $finish    : top.sv(46)
#    Time: 10 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 46
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:35:41 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:35:41 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:35:43 on Jan 01,2023, Elapsed time: 0:00:51
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 20:35:43 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(46): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(28): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(40): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Data buffer check pass
# Data buffer check pass
# Data buffer check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# ** Note: $finish    : top.sv(45)
#    Time: 10 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 45
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:36:11 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:36:11 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:36:12 on Jan 01,2023, Elapsed time: 0:00:29
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 20:36:12 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(46): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(28): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(40): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Data buffer check pass
# Data buffer check pass
# Data buffer check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# ** Note: $finish    : top.sv(45)
#    Time: 10 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 45
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:37:32 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:37:32 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:37:33 on Jan 01,2023, Elapsed time: 0:01:21
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 20:37:33 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(46): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(28): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(40): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# ** Note: $finish    : top.sv(45)
#    Time: 10 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 45
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:38:10 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:38:10 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:38:11 on Jan 01,2023, Elapsed time: 0:00:38
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 20:38:11 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(46): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(28): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(40): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Data buffer check pass
# Data buffer check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# Empty signal check pass
# ** Note: $finish    : top.sv(45)
#    Time: 10 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 45
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:38:40 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:38:40 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:38:41 on Jan 01,2023, Elapsed time: 0:00:30
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 20:38:41 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(46): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(28): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(40): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Data buffer check pass
# Data buffer check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# ** Note: $finish    : top.sv(45)
#    Time: 10 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 45
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 20:40:40 on Jan 01,2023
# vlog -reportprogress 300 headers.svh "+define+TEST_EMPTY_ERR" 
# -- Compiling package headers_svh_unit
# -- Compiling module fifo_async
# -- Compiling interface fifo_intf
# -- Compiling program test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:40:40 on Jan 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:40:41 on Jan 01,2023, Elapsed time: 0:02:00
# Errors: 0, Warnings: 5
# vsim -novopt top -l logfile.log 
# Start time: 20:40:41 on Jan 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.headers_svh_unit
# Loading sv_std.std
# Loading work.headers_svh_unit
# Loading work.top
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_intf
# Loading work.fifo_intf
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.fifo_async
# Loading work.fifo_async
# Refreshing C:/Users/patel/Downloads/fifo-main/fifo-main/System Verilog - Copy/work.test
# Loading work.test
# ** Warning: (vsim-8637) fifo_drv.sv(46): A modport ('drv_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_drv.sv(55): A modport ('drv_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(28): A modport ('mon_wr_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# ** Warning: (vsim-8637) fifo_mon.sv(40): A modport ('mon_rd_mb') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /headers_svh_unit File: fifo_tx.sv
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Data buffer check pass
# Full signal check pass
# Full signal check pass
# Write error check pass
# Full signal check pass
# Full signal check pass
# Data buffer check pass
# Data buffer check pass
# Data buffer check pass
# Data buffer check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# Empty signal check pass
# Read error check pass
# Empty signal check pass
# ** Note: $finish    : top.sv(45)
#    Time: 10 us  Iteration: 0  Instance: /top
# 1
# Break in Module top at top.sv line 45
# End time: 20:41:10 on Jan 01,2023, Elapsed time: 0:00:29
# Errors: 0, Warnings: 5
