$date
	Fri Nov 29 21:17:24 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module memory32x8_bi_tb $end
$var wire 8 ! data [7:0] $end
$var reg 5 " addr [4:0] $end
$var reg 1 # clk $end
$var reg 1 $ en $end
$var reg 8 % input_data [7:0] $end
$var reg 1 & rw $end
$scope module mem $end
$var wire 5 ' addr [4:0] $end
$var wire 1 # clk $end
$var wire 8 ( data [7:0] $end
$var wire 1 $ en $end
$var wire 1 & rw $end
$var reg 8 ) data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
b0 '
0&
b0 %
1$
1#
b0 "
bx !
$end
#5000
0#
#10000
1#
#15000
0#
#18000
b10 !
b10 (
1&
b1 "
b1 '
b10 %
#20000
1#
#24000
bx !
bx (
0&
b0 %
#25000
0#
#30000
b10 !
b10 (
b10 )
1#
#35000
0#
#40000
1#
#45000
0#
#47000
b10 "
b10 '
#50000
bx !
bx (
bx )
1#
#55000
0#
#60000
1#
#65000
0#
#67000
b1 "
b1 '
#70000
b10 !
b10 (
b10 )
1#
#75000
0#
#77000
