<!DOCTYPE html>
<html class="no-js" lang="en-us">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<meta http-equiv="X-UA-Compatible" content="IE=edge">
	<title>ARM Training: Cortex Processor Behaviors - When Moore&#39;s Law ENDS</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
	
	
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">
	<link rel="stylesheet" href="/css/style.css">
	
	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container">
		<div class="logo">
			<a class="logo__link" href="/" title="When Moore&#39;s Law ENDS" rel="home">
				<div class="logo__title">When Moore&#39;s Law ENDS</div>
				<div class="logo__tagline">A chip designer&#39;s personal blog</div>
			</a>
		</div>
		
<nav class="menu">
	<button class="menu__btn" aria-haspopup="true" aria-expanded="false" tabindex="0">
		<span class="menu__btn-title" tabindex="-1">Menu</span>
	</button>
	<ul class="menu__list">
		<li class="menu__item">
			<a class="menu__link" href="/">
				
				<span class="menu__text">About Me</span>
				
			</a>
		</li>
		<li class="menu__item">
			<a class="menu__link" href="/project/">
				
				<span class="menu__text">My Projects</span>
				
			</a>
		</li>
		<li class="menu__item">
			<a class="menu__link" href="/blog/">
				
				<span class="menu__text">Blog</span>
				
			</a>
		</li>
	</ul>
</nav>

	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">ARM Training: Cortex Processor Behaviors</h1>
			<div class="post__meta meta">
<div class="meta__item-datetime meta__item">
	<svg class="meta__icon icon icon-time" width="16" height="14" viewBox="0 0 30 28"><path d="M15 0C7 0 1 6 1 14s6 14 14 14 14-6 14-14S23 0 15 0zm0 25C9 25 4 20 4 14S9 3 15 3s11 5 11 11-5 11-11 11zm1-18h-2v8.4l6.8 4.4L22 18l-6-3.8V7z"/></svg>
	<time class="meta__text" datetime="2019-03-18T00:00:00">2019-03-18</time>
</div>

<div class="meta__item-categories meta__item">
	<svg class="meta__icon icon icon-category" width="16" height="16" viewBox="0 0 16 16"><path d="m7 2l1 2h8v11h-16v-13z"/></svg>
	<span class="meta__text"><a class="meta__link" href="/categories/note/" rel="category">note</a>
	</span>
</div></div>
		</header>
<div class="post__toc toc">
	<div class="toc__title">Page content</div>
	<div class="toc__menu">
		<nav id="TableOfContents">
  <ul>
    <li><a href="#simple-sequential-execution-model">Simple Sequential Execution Model</a></li>
    <li><a href="#optimization-instruction-fetching">Optimization: Instruction Fetching</a></li>
    <li><a href="#optimization-data-processing">Optimization: Data Processing</a></li>
    <li><a href="#optimization-memory-access">Optimization: Memory Access</a></li>
    <li><a href="#summary">Summary</a>
      <ul>
        <li><a href="#cortexa">Cortex-A</a></li>
        <li><a href="#cortexr">Cortex-R</a></li>
        <li><a href="#cortexm">Cortex-M</a></li>
      </ul>
    </li>
  </ul>
</nav>
	</div>
</div>
<div class="content post__content clearfix">
			<h2 id="simple-sequential-execution-model">Simple Sequential Execution Model</h2>
<p>After optimization, the result should be exactly the same with &ldquo;simple sequential execution model&rdquo;.</p>
<h2 id="optimization-instruction-fetching">Optimization: Instruction Fetching</h2>
<ul>
<li>Fetch multiple instructions from memory</li>
<li>Branch
<ul>
<li>Predictive fetch and execution</li>
<li>Branch caches</li>
<li>Return stack
<ul>
<li>The &ldquo;link register&rdquo; value is pushed into the stack, and used/popped when return</li>
<li>E.g. 4 entries of return stack, but my call stack is 5, then miss will happend. Then what to do? Discard all of the content probably will be the most obvious answer.</li>
</ul>
</li>
<li>Conditional branch prediction
<ul>
<li>Shift register of branch execution history, taken is 1'b1 and non-taken is 1'b0</li>
<li>Use the pattern to predict the next branch</li>
<li>Use branch monitor's result to update this prediction table</li>
</ul>
</li>
<li>Misprediction
<ul>
<li>Predict into non-executable memory region, MMU needs to react</li>
<li>Some architecures require control bits to disable prediction</li>
</ul>
</li>
</ul>
</li>
</ul>
<p><img src="feedback-branch-prediction.png" alt="Feedback branch prediction"></p>
<p><img src="prediction-table.png" alt="Prediction table"></p>
<h2 id="optimization-data-processing">Optimization: Data Processing</h2>
<ul>
<li>Multiple execution pipelines
<ul>
<li>Multi-decode, multi-issue if no dependency
<ul>
<li>Data/structure dependency</li>
</ul>
</li>
<li>Out-of-order issue/execution</li>
</ul>
</li>
<li>Speculative execution of memory access
<ul>
<li>Do memory load before the insturction is even issued</li>
</ul>
</li>
<li>Register renaming
<ul>
<li>To solve local register dependencies</li>
</ul>
</li>
<li>Interrupt
<ul>
<li>Cortex-A: imprecise interrupt
<ul>
<li>Outstanding instructions have to finish before handling interrupt</li>
</ul>
</li>
<li>Cortex-R:
<ul>
<li>Cancel current outstanding instructions to handling interrupt more quickly</li>
<li>Load/store to device memory won't be cancelled. So the access time to device memory has to be limited, because it gates the whole system's response time</li>
</ul>
</li>
<li>Cortex-M
<ul>
<li>Abandon all outstanding instructures</li>
<li>Pause-continue: pause all the access to the memories, even to device memory, then continue later. Some may not be able to resume, so to protect them, use <code>volatile</code> keyword for those memory locations.</li>
</ul>
</li>
</ul>
</li>
</ul>
<h2 id="optimization-memory-access">Optimization: Memory Access</h2>
<p><img src="block-diagram-memory-access.png" alt="Block diagram of memory access"></p>
<ul>
<li>Cache
<ul>
<li>Replacement strategies: random (most common), round robin, LRU (least recently used)</li>
<li>ARM has PLI/PLD instructions to load memory into cache</li>
<li>Prefetch: need to check MMU attributes</li>
<li>Cache coherent
<ul>
<li>Clean / invalidate</li>
<li>Point of unification: the place in the same system where one data location is synced</li>
</ul>
</li>
</ul>
</li>
<li>Merging
<ul>
<li>Transactions to the same cache line will be merged in the buffers
<ul>
<li>For both memory or device access, but not for non-gatherable locations</li>
</ul>
</li>
<li>Reading will snoop into the buffer for updated value</li>
</ul>
</li>
<li>Reordering
<ul>
<li>Except for non-gatherable, non-orderable, the same periphral, else memory accesses can be reordered for better performance.</li>
<li>To gurantee memory access order
<ul>
<li>Data memory barrier (DMB) / atomic / data synchronization barrier (DSB) / instruction synchronization barrier (ISB)</li>
<li><strong>Speculative load</strong> will not be affected by barriers</li>
</ul>
</li>
</ul>
</li>
</ul>
<h2 id="summary">Summary</h2>
<h3 id="cortexa">Cortex-A</h3>
<ul>
<li>Low power
<ul>
<li>Shorter pipeline, in-order exe, limited speculation</li>
</ul>
</li>
<li>High performance
<ul>
<li>Longer pipeline, out-of-order exe, all speculation</li>
</ul>
</li>
</ul>
<h3 id="cortexr">Cortex-R</h3>
<ul>
<li>Hard real-time requirement
<ul>
<li>In-order</li>
<li>Data prefetching</li>
</ul>
</li>
<li>Avoid over-engineering</li>
</ul>
<h3 id="cortexm">Cortex-M</h3>
<p><img src="cortex-m-family.png" alt="Cortex-M family"></p>

		</div>
	</article>
</main>

<div class="authorbox clearfix">
	<figure class="authorbox__avatar">
		<img alt="Jim Wang avatar" src="/img/avatar.png" class="avatar" height="90" width="90">
	</figure>
	<div class="authorbox__header">
		<span class="authorbox__name">About Jim Wang</span>
	</div>
	<div class="authorbox__description">
		Chip designer
	</div>
</div>

<nav class="post-nav flex">
	<div class="post-nav__item post-nav__item--prev">
		<a class="post-nav__link" href="/blog/arch/2019-03-11-interrupt-and-arm-gic/" rel="prev"><span class="post-nav__caption">Â«&thinsp;Previous</span><p class="post-nav__post-title">Interrupts and ARM GIC Architecture</p></a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2019 Jim Wang.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>
	</div>
<script async defer src="/js/menu.js"></script>

<script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js?config=TeX-AMS-MML_HTMLorMML" async></script>
</body>
</html>