{"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"machines","kind":"identifier"},{"text":": [any ","kind":"text"},{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable","text":"MachineVHDLRepresentable","preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP","kind":"typeIdentifier"},{"text":"]","kind":"text"}]}]}],"schemaVersion":{"patch":0,"minor":3,"major":0},"abstract":[{"text":"The representations of the machines within the ","type":"text"},{"type":"codeVoice","code":"arrangement"},{"text":".","type":"text"}],"kind":"symbol","sections":[],"metadata":{"roleHeading":"Instance Property","externalID":"s:12VHDLMachines25ArrangementRepresentationV8machinesSayAA24MachineVHDLRepresentable_pGvp","title":"machines","fragments":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"machines"},{"kind":"text","text":": [any "},{"kind":"typeIdentifier","text":"MachineVHDLRepresentable","preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP"},{"kind":"text","text":"]"}],"modules":[{"name":"VHDLMachines"}],"symbolKind":"property","role":"symbol"},"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation\/machines","interfaceLanguage":"swift"},"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation"]]},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/arrangementrepresentation\/machines"]}],"references":{"doc://VHDLMachines/documentation/VHDLMachines/Machine":{"navigatorTitle":[{"kind":"identifier","text":"Machine"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Machine"}],"title":"Machine","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","url":"\/documentation\/vhdlmachines\/machine","kind":"symbol","abstract":[{"type":"text","text":"The VHDL implementation of an LLFSM."}]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementRepresentation/machines":{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation\/machines","kind":"symbol","title":"machines","fragments":[{"text":"let","kind":"keyword"},{"kind":"text","text":" "},{"text":"machines","kind":"identifier"},{"text":": [any ","kind":"text"},{"kind":"typeIdentifier","text":"MachineVHDLRepresentable","preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP"},{"text":"]","kind":"text"}],"type":"topic","abstract":[{"text":"The representations of the machines within the ","type":"text"},{"type":"codeVoice","code":"arrangement"},{"type":"text","text":"."}],"url":"\/documentation\/vhdlmachines\/arrangementrepresentation\/machines","role":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementRepresentation":{"type":"topic","navigatorTitle":[{"kind":"identifier","text":"ArrangementRepresentation"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation","kind":"symbol","abstract":[{"type":"text","text":"This representation simply instantiates the machines within itâ€™s scope."}],"url":"\/documentation\/vhdlmachines\/arrangementrepresentation","title":"ArrangementRepresentation","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArrangementRepresentation"}]},"doc://VHDLMachines/documentation/VHDLMachines/MachineVHDLRepresentable":{"navigatorTitle":[{"kind":"identifier","text":"MachineVHDLRepresentable"}],"type":"topic","abstract":[{"type":"text","text":"Provide abstract "},{"type":"codeVoice","code":"VHDL"},{"text":" representation of a ","type":"text"},{"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","isActive":true},{"text":".","type":"text"}],"fragments":[{"kind":"keyword","text":"protocol"},{"kind":"text","text":" "},{"kind":"identifier","text":"MachineVHDLRepresentable"}],"url":"\/documentation\/vhdlmachines\/machinevhdlrepresentable","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable","title":"MachineVHDLRepresentable","kind":"symbol","role":"symbol"}}}