# X86-64 Architecture Reference

This document provides a technical reference for the x86-64 architecture as implemented in Nasembler.

## Introduction to x86-64

x86-64 (also known as AMD64 or Intel 64) is a 64-bit extension of the x86 instruction set architecture. First introduced by AMD in 1999, it has become the dominant architecture for desktop, laptop, and server computing.

## Register Set

### General Purpose Registers

x86-64 provides 16 general-purpose 64-bit registers:

| 64-bit | 32-bit | 16-bit | 8-bit (low) | 8-bit (high) | Description               |
|--------|--------|--------|-------------|--------------|---------------------------|
| rax    | eax    | ax     | al          | ah           | Accumulator               |
| rbx    | ebx    | bx     | bl          | bh           | Base                      |
| rcx    | ecx    | cx     | cl          | ch           | Counter                   |
| rdx    | edx    | dx     | dl          | dh           | Data                      |
| rsi    | esi    | si     | sil         | -            | Source Index              |
| rdi    | edi    | di     | dil         | -            | Destination Index         |
| rbp    | ebp    | bp     | bpl         | -            | Base Pointer              |
| rsp    | esp    | sp     | spl         | -            | Stack Pointer             |
| r8     | r8d    | r8w    | r8b         | -            | General Purpose           |
| r9     | r9d    | r9w    | r9b         | -            | General Purpose           |
| r10    | r10d   | r10w   | r10b        | -            | General Purpose           |
| r11    | r11d   | r11w   | r11b        | -            | General Purpose           |
| r12    | r12d   | r12w   | r12b        | -            | General Purpose           |
| r13    | r13d   | r13w   | r13b        | -            | General Purpose           |
| r14    | r14d   | r14w   | r14b        | -            | General Purpose           |
| r15    | r15d   | r15w   | r15b        | -            | General Purpose           |

### Special Registers

| Register | Description                                  |
|----------|----------------------------------------------|
| rip      | Instruction Pointer                          |
| rflags   | Flags Register                               |

### Segment Registers

| Register | Description                                  |
|----------|----------------------------------------------|
| cs       | Code Segment                                 |
| ds       | Data Segment                                 |
| ss       | Stack Segment                                |
| es       | Extra Segment                                |
| fs       | F Segment (often used for thread-local data) |
| gs       | G Segment (often used for thread-local data) |

### SIMD Registers

x86-64 includes various SIMD (Single Instruction, Multiple Data) register sets:

1. **XMM0-XMM15**: 128-bit registers (SSE)
2. **YMM0-YMM15**: 256-bit registers (AVX), lower 128 bits shared with XMM
3. **ZMM0-ZMM31**: 512-bit registers (AVX-512), lower 256 bits shared with YMM

## Memory Model

### Addressing Modes

x86-64 supports a variety of addressing modes:

1. **Register Direct**: `mov rax, rbx`
2. **Immediate**: `mov rax, 42`
3. **Memory Direct**: `mov rax, [0x400000]`
4. **Register Indirect**: `mov rax, [rbx]`
5. **Base + Displacement**: `mov rax, [rbx+8]`
6. **Base + Index**: `mov rax, [rbx+rcx]`
7. **Base + Index*Scale**: `mov rax, [rbx+rcx*4]`
8. **Base + Index*Scale + Displacement**: `mov rax, [rbx+rcx*4+16]`

### Memory Layout

A typical x86-64 process memory layout:

```
High Addresses  +---------------------+
                | Kernel Space        |
                +---------------------+  0xFFFFFFFFFFFFFFFF
                | ...                 |
                | Stack               | ← rsp
                | ...                 |
                | Shared Libraries    |
                | ...                 |
                | Heap                | ← dynamically grows upward
                | ...                 |
                | BSS Segment         |
                | Data Segment        |
                | Text Segment        |
Low Addresses   +---------------------+  0x0000000000000000
```

## Instruction Set

### Instruction Categories

1. **Data Movement**
   - `mov`, `push`, `pop`, `lea`, `xchg`, etc.

2. **Arithmetic**
   - `add`, `sub`, `mul`, `div`, `inc`, `dec`, etc.

3. **Logical**
   - `and`, `or`, `xor`, `not`, `shl`, `shr`, etc.

4. **Control Flow**
   - `jmp`, `je`/`jz`, `jne`/`jnz`, `call`, `ret`, etc.

5. **SIMD**
   - `movdqa`, `paddb`, `addps`, etc.

### System Instructions

1. **Syscall Interface**
   - `syscall`: Used to make system calls in 64-bit mode

2. **Privilege Control**
   - `int`, `sysenter`/`sysexit`, etc.

### Instruction Encoding

Every x86-64 instruction consists of:

1. **Optional prefixes** (0-4 bytes)
2. **Optional REX prefix** (1 byte)
3. **Opcode** (1-3 bytes)
4. **Optional ModR/M byte** (1 byte)
5. **Optional SIB byte** (1 byte)
6. **Optional displacement** (1, 2, or 4 bytes)
7. **Optional immediate data** (1, 2, 4, or 8 bytes)

## Calling Conventions

### System V AMD64 ABI (Linux, BSD, macOS)

1. **Integer/Pointer Arguments**: 
   - First 6 in `rdi`, `rsi`, `rdx`, `rcx`, `r8`, `r9`
   - Additional on stack

2. **Floating Point Arguments**:
   - First 8 in `xmm0`-`xmm7`
   - Additional on stack

3. **Return Values**:
   - Integer/pointer in `rax` (and `rdx` for 128-bit values)
   - Floating point in `xmm0` (and `xmm1` for complex numbers)

4. **Preserved Registers**:
   - Callee must preserve: `rbx`, `rsp`, `rbp`, `r12`-`r15`
   - Caller must preserve: `rax`, `rcx`, `rdx`, `rsi`, `rdi`, `r8`-`r11`

5. **Stack**: 
   - 16-byte aligned before `call` instruction
   - Grows downward (toward lower addresses)

### Microsoft x64 ABI (Windows)

1. **Integer/Pointer Arguments**:
   - First 4 in `rcx`, `rdx`, `r8`, `r9`
   - Additional on stack

2. **Floating Point Arguments**:
   - First 4 in `xmm0`-`xmm3`
   - Additional on stack

3. **Return Values**:
   - Integer/pointer in `rax`
   - Floating point in `xmm0`

4. **Preserved Registers**:
   - Callee must preserve: `rbx`, `rsp`, `rbp`, `rsi`, `rdi`, `r12`-`r15`, `xmm6`-`xmm15`
   - Caller must preserve: `rax`, `rcx`, `rdx`, `r8`-`r11`, `xmm0`-`xmm5`

5. **Stack**:
   - 16-byte aligned
   - 32-byte shadow space provided for first 4 parameters

## Linux System Calls

x86-64 Linux uses the `syscall` instruction for system calls, with registers used as follows:

| Register | Purpose                                                    |
|----------|-----------------------------------------------------------|
| rax      | System call number                                         |
| rdi      | 1st argument                                               |
| rsi      | 2nd argument                                               |
| rdx      | 3rd argument                                               |
| r10      | 4th argument                                               |
| r8       | 5th argument                                               |
| r9       | 6th argument                                               |

Common syscalls:

| Number | Name      | rax | rdi                | rsi            | rdx           |
|--------|-----------|-----|--------------------|--------------------|--------------|
| 0      | read      | 0   | unsigned int fd    | char *buf          | size_t count |
| 1      | write     | 1   | unsigned int fd    | const char *buf    | size_t count |
| 2      | open      | 2   | const char *filename | int flags       | mode_t mode  |
| 3      | close     | 3   | unsigned int fd    |                    |              |
| 60     | exit      | 60  | int error_code     |                    |              |
| 62     | kill      | 62  | pid_t pid          | int sig            |              |

## Assembly Syntax

### Intel Syntax (used by Nasembler)

Intel syntax generally follows the pattern:
```
instruction destination, source
```

Example:
```assembly
mov rax, 42       ; Move immediate to register
mov rax, rbx      ; Move register to register
mov rax, [rbx]    ; Move memory to register
mov [rax], rbx    ; Move register to memory
```

### AT&T Syntax (for reference)

AT&T syntax generally follows the pattern:
```
instruction source, destination
```

Example (same operations as above):
```assembly
movq $42, %rax      ; Move immediate to register
movq %rbx, %rax     ; Move register to register
movq (%rbx), %rax   ; Move memory to register
movq %rbx, (%rax)   ; Move register to memory
```

## Optimization Considerations

### Critical x86-64 Optimization Principles

1. **Instruction Length**: Shorter instructions (in bytes) are generally better for code density and instruction cache efficiency.

2. **Register Usage**: Using the 8 legacy registers (rax, rbx, rcx, rdx, rsi, rdi, rbp, rsp) can sometimes produce shorter instruction encodings than using the extended registers (r8-r15).

3. **Addressing Modes**: Complex addressing modes can sometimes replace multiple instructions.

4. **Zero Idioms**: Using `xor reg, reg` is more efficient than `mov reg, 0` for zeroing a register.

5. **Memory Access Patterns**: Aligned memory accesses are generally faster.

6. **Instruction Latency and Throughput**: Different instructions have different latencies and throughput characteristics.

7. **Instruction Pairing**: Modern x86-64 CPUs can execute multiple instructions in parallel if they use different execution units.

8. **Branch Prediction**: Avoid unpredictable branches for optimal performance.

## References

- [Intel® 64 and IA-32 Architectures Software Developer's Manual](https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html)
- [AMD64 Architecture Programmer's Manual](https://developer.amd.com/resources/developer-guides-manuals/)
- [System V Application Binary Interface: AMD64 Architecture Processor Supplement](https://raw.githubusercontent.com/wiki/hjl-tools/x86-psABI/x86-64-psABI-1.0.pdf) 