/*
	Copyright 2025 Efabless Corp.

	Author: Efabless Corp. (ip_admin@efabless.com)

	Licensed under the Apache License, Version 2.0 (the "License");
	you may not use this file except in compliance with the License.
	You may obtain a copy of the License at

	    www.apache.org/licenses/LICENSE-2.0

	Unless required by applicable law or agreed to in writing, software
	distributed under the License is distributed on an "AS IS" BASIS,
	WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
	See the License for the specific language governing permissions and
	limitations under the License.

*/

/* THIS FILE IS GENERATED, DO NOT EDIT */

`timescale 1ns / 1ps
`default_nettype none

module EF_AES_WB (
`ifdef USE_POWER_PINS
    inout VPWR,
    inout VGND,
`endif

    input  wire        wb_clk_i,
    input  wire        wb_rst_i,
    input  wire [31:0] wbs_adr_i,
    input  wire [31:0] wbs_dat_i,
    output wire [31:0] wbs_dat_o,
    input  wire [ 3:0] wbs_sel_i,
    input  wire        wbs_cyc_i,
    input  wire        wbs_stb_i,
    output reg         wbs_ack_o,
    input  wire        wbs_we_i,
    output wire        IRQ
);

  localparam STATUS_REG_OFFSET = 16'h0000;
  localparam CTRL_REG_OFFSET = 16'h0004;
  localparam KEY0_REG_OFFSET = 16'h0008;
  localparam KEY1_REG_OFFSET = 16'h000C;
  localparam KEY2_REG_OFFSET = 16'h0010;
  localparam KEY3_REG_OFFSET = 16'h0014;
  localparam KEY4_REG_OFFSET = 16'h0018;
  localparam KEY5_REG_OFFSET = 16'h001C;
  localparam KEY6_REG_OFFSET = 16'h0020;
  localparam KEY7_REG_OFFSET = 16'h0024;
  localparam BLOCK0_REG_OFFSET = 16'h0028;
  localparam BLOCK1_REG_OFFSET = 16'h002C;
  localparam BLOCK2_REG_OFFSET = 16'h0030;
  localparam BLOCK3_REG_OFFSET = 16'h0034;
  localparam RESULT0_REG_OFFSET = 16'h0038;
  localparam RESULT1_REG_OFFSET = 16'h003C;
  localparam RESULT2_REG_OFFSET = 16'h0040;
  localparam RESULT3_REG_OFFSET = 16'h0044;
  localparam IM_REG_OFFSET = 16'hFF00;
  localparam MIS_REG_OFFSET = 16'hFF04;
  localparam RIS_REG_OFFSET = 16'hFF08;
  localparam IC_REG_OFFSET = 16'hFF0C;

  wire           clk = wb_clk_i;
  wire           reset_n = (~wb_rst_i);

  wire           wb_valid = wbs_cyc_i & wbs_stb_i;
  wire           wb_we = wbs_we_i & wb_valid;
  wire           wb_re = ~wbs_we_i & wb_valid;
  wire [    3:0] wb_byte_sel = wbs_sel_i & {4{wb_we}};

  wire [  1-1:0] encdec;
  wire [  1-1:0] init;
  wire [  1-1:0] next;
  wire [  1-1:0] ready;
  wire [256-1:0] key;
  wire [  1-1:0] keylen;
  wire [128-1:0] block;
  wire [128-1:0] result;
  wire [  1-1:0] result_valid;

  wire [  8-1:0] STATUS_WIRE;
  assign STATUS_WIRE[5 : 0] = 6'b0;
  assign STATUS_WIRE[6 : 6] = ready;
  assign STATUS_WIRE[7 : 7] = result_valid;

  reg [7:0] CTRL_REG;
  assign init = CTRL_REG[0 : 0];
  assign next = CTRL_REG[1 : 1];
  assign encdec = CTRL_REG[2 : 2];
  assign keylen = CTRL_REG[3 : 3];
  always @(posedge wb_clk_i or posedge wb_rst_i)
    if (wb_rst_i) CTRL_REG <= 8'b0;
    else if (wb_we & (wbs_adr_i[16-1:0] == CTRL_REG_OFFSET)) CTRL_REG <= wbs_dat_i[8-1:0];

  reg [31:0] KEY0_REG;
  assign key[31:0] = KEY0_REG;
  always @(posedge wb_clk_i or posedge wb_rst_i)
    if (wb_rst_i) KEY0_REG <= 32'b0;
    else if (wb_we & (wbs_adr_i[16-1:0] == KEY0_REG_OFFSET)) KEY0_REG <= wbs_dat_i[32-1:0];

  reg [31:0] KEY1_REG;
  assign key[63:32] = KEY1_REG;
  always @(posedge wb_clk_i or posedge wb_rst_i)
    if (wb_rst_i) KEY1_REG <= 32'b0;
    else if (wb_we & (wbs_adr_i[16-1:0] == KEY1_REG_OFFSET)) KEY1_REG <= wbs_dat_i[32-1:0];

  reg [31:0] KEY2_REG;
  assign key[95:64] = KEY2_REG;
  always @(posedge wb_clk_i or posedge wb_rst_i)
    if (wb_rst_i) KEY2_REG <= 32'b0;
    else if (wb_we & (wbs_adr_i[16-1:0] == KEY2_REG_OFFSET)) KEY2_REG <= wbs_dat_i[32-1:0];

  reg [31:0] KEY3_REG;
  assign key[127:96] = KEY3_REG;
  always @(posedge wb_clk_i or posedge wb_rst_i)
    if (wb_rst_i) KEY3_REG <= 32'b0;
    else if (wb_we & (wbs_adr_i[16-1:0] == KEY3_REG_OFFSET)) KEY3_REG <= wbs_dat_i[32-1:0];

  reg [31:0] KEY4_REG;
  assign key[159:128] = KEY4_REG;
  always @(posedge wb_clk_i or posedge wb_rst_i)
    if (wb_rst_i) KEY4_REG <= 32'b0;
    else if (wb_we & (wbs_adr_i[16-1:0] == KEY4_REG_OFFSET)) KEY4_REG <= wbs_dat_i[32-1:0];

  reg [31:0] KEY5_REG;
  assign key[191:160] = KEY5_REG;
  always @(posedge wb_clk_i or posedge wb_rst_i)
    if (wb_rst_i) KEY5_REG <= 32'b0;
    else if (wb_we & (wbs_adr_i[16-1:0] == KEY5_REG_OFFSET)) KEY5_REG <= wbs_dat_i[32-1:0];

  reg [31:0] KEY6_REG;
  assign key[223:192] = KEY6_REG;
  always @(posedge wb_clk_i or posedge wb_rst_i)
    if (wb_rst_i) KEY6_REG <= 32'b0;
    else if (wb_we & (wbs_adr_i[16-1:0] == KEY6_REG_OFFSET)) KEY6_REG <= wbs_dat_i[32-1:0];

  reg [31:0] KEY7_REG;
  assign key[255:224] = KEY7_REG;
  always @(posedge wb_clk_i or posedge wb_rst_i)
    if (wb_rst_i) KEY7_REG <= 32'b0;
    else if (wb_we & (wbs_adr_i[16-1:0] == KEY7_REG_OFFSET)) KEY7_REG <= wbs_dat_i[32-1:0];

  reg [31:0] BLOCK0_REG;
  assign block[31:0] = BLOCK0_REG;
  always @(posedge wb_clk_i or posedge wb_rst_i)
    if (wb_rst_i) BLOCK0_REG <= 32'b0;
    else if (wb_we & (wbs_adr_i[16-1:0] == BLOCK0_REG_OFFSET)) BLOCK0_REG <= wbs_dat_i[32-1:0];

  reg [31:0] BLOCK1_REG;
  assign block[63:32] = BLOCK1_REG;
  always @(posedge wb_clk_i or posedge wb_rst_i)
    if (wb_rst_i) BLOCK1_REG <= 32'b0;
    else if (wb_we & (wbs_adr_i[16-1:0] == BLOCK1_REG_OFFSET)) BLOCK1_REG <= wbs_dat_i[32-1:0];

  reg [31:0] BLOCK2_REG;
  assign block[95:64] = BLOCK2_REG;
  always @(posedge wb_clk_i or posedge wb_rst_i)
    if (wb_rst_i) BLOCK2_REG <= 32'b0;
    else if (wb_we & (wbs_adr_i[16-1:0] == BLOCK2_REG_OFFSET)) BLOCK2_REG <= wbs_dat_i[32-1:0];

  reg [31:0] BLOCK3_REG;
  assign block[127:96] = BLOCK3_REG;
  always @(posedge wb_clk_i or posedge wb_rst_i)
    if (wb_rst_i) BLOCK3_REG <= 32'b0;
    else if (wb_we & (wbs_adr_i[16-1:0] == BLOCK3_REG_OFFSET)) BLOCK3_REG <= wbs_dat_i[32-1:0];

  wire [31:0] RESULT0_WIRE = result[31:0];
  wire [31:0] RESULT1_WIRE = result[63:32];
  wire [31:0] RESULT2_WIRE = result[95:64];
  wire [31:0] RESULT3_WIRE = result[127:96];

  reg  [  1:0] IM_REG;
  reg  [  1:0] IC_REG;
  reg  [  1:0] RIS_REG;

  wire [2-1:0] MIS_REG = RIS_REG & IM_REG;
  always @(posedge wb_clk_i or posedge wb_rst_i)
    if (wb_rst_i) IM_REG <= 2'b0;
    else if (wb_we & (wbs_adr_i[16-1:0] == IM_REG_OFFSET)) IM_REG <= wbs_dat_i[2-1:0];
  always @(posedge wb_clk_i or posedge wb_rst_i)
    if (wb_rst_i) IC_REG <= 2'b0;
    else if (wb_we & (wbs_adr_i[16-1:0] == IC_REG_OFFSET)) IC_REG <= wbs_dat_i[2-1:0];
    else IC_REG <= 2'd0;

  wire [0:0] valid = result_valid;

  integer _i_;
  always @(posedge wb_clk_i or posedge wb_rst_i)
    if (wb_rst_i) RIS_REG <= 2'b0;
    else begin
      for (_i_ = 0; _i_ < 1; _i_ = _i_ + 1) begin
        if (IC_REG[_i_]) RIS_REG[_i_] <= 1'b0;
        else if (valid[_i_-0] == 1'b1) RIS_REG[_i_] <= 1'b1;
      end
      for (_i_ = 1; _i_ < 2; _i_ = _i_ + 1) begin
        if (IC_REG[_i_]) RIS_REG[_i_] <= 1'b0;
        else if (ready[_i_-1] == 1'b1) RIS_REG[_i_] <= 1'b1;
      end
    end

  assign IRQ = |MIS_REG;

  aes_core instance_to_wrap (
      .clk(clk),
      .reset_n(reset_n),
      .encdec(encdec),
      .init(init),
      .next(next),
      .ready(ready),
      .key(key),
      .keylen(keylen),
      .block(block),
      .result(result),
      .result_valid(result_valid)
  );

  assign	wbs_dat_o = 
			(wbs_adr_i[16-1:0] == STATUS_REG_OFFSET)	? {24'b0, STATUS_WIRE} :
			(wbs_adr_i[16-1:0] == CTRL_REG_OFFSET)	? {24'b0, CTRL_REG} :
			(wbs_adr_i[16-1:0] == KEY0_REG_OFFSET)	? KEY0_REG :
			(wbs_adr_i[16-1:0] == KEY1_REG_OFFSET)	? KEY1_REG :
			(wbs_adr_i[16-1:0] == KEY2_REG_OFFSET)	? KEY2_REG :
			(wbs_adr_i[16-1:0] == KEY3_REG_OFFSET)	? KEY3_REG :
			(wbs_adr_i[16-1:0] == KEY4_REG_OFFSET)	? KEY4_REG :
			(wbs_adr_i[16-1:0] == KEY5_REG_OFFSET)	? KEY5_REG :
			(wbs_adr_i[16-1:0] == KEY6_REG_OFFSET)	? KEY6_REG :
			(wbs_adr_i[16-1:0] == KEY7_REG_OFFSET)	? KEY7_REG :
			(wbs_adr_i[16-1:0] == BLOCK0_REG_OFFSET)	? BLOCK0_REG :
			(wbs_adr_i[16-1:0] == BLOCK1_REG_OFFSET)	? BLOCK1_REG :
			(wbs_adr_i[16-1:0] == BLOCK2_REG_OFFSET)	? BLOCK2_REG :
			(wbs_adr_i[16-1:0] == BLOCK3_REG_OFFSET)	? BLOCK3_REG :
			(wbs_adr_i[16-1:0] == RESULT0_REG_OFFSET)	? RESULT0_WIRE :
			(wbs_adr_i[16-1:0] == RESULT1_REG_OFFSET)	? RESULT1_WIRE :
			(wbs_adr_i[16-1:0] == RESULT2_REG_OFFSET)	? RESULT2_WIRE :
			(wbs_adr_i[16-1:0] == RESULT3_REG_OFFSET)	? RESULT3_WIRE :
			(wbs_adr_i[16-1:0] == IM_REG_OFFSET)	? {30'b0, IM_REG} :
			(wbs_adr_i[16-1:0] == MIS_REG_OFFSET)	? {30'b0, MIS_REG} :
			(wbs_adr_i[16-1:0] == RIS_REG_OFFSET)	? {30'b0, RIS_REG} :
			(wbs_adr_i[16-1:0] == IC_REG_OFFSET)	? {30'b0, IC_REG} :
			32'hDEADBEEF;

  always @(posedge wb_clk_i or posedge wb_rst_i)
    if (wb_rst_i) wbs_ack_o <= 1'b0;
    else if (wb_valid & ~wbs_ack_o) wbs_ack_o <= 1'b1;
    else wbs_ack_o <= 1'b0;

endmodule
