src/platform_zynq.o src/platform_zynq.o: ../src/platform_zynq.c \
 ../src/platform_config.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xparameters.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xparameters_ps.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xparameters_ps.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xil_cache.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xil_types.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xscugic.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xstatus.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xil_assert.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xil_io.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xil_printf.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xparameters.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/bspconfig.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xpseudo_asm.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xreg_cortexa9.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xpseudo_asm_gcc.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xscugic_hw.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xil_exception.h \
 ../src/xscugic_custom.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xil_types.h \
 ../src/xscugic_hw_custom.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/tcp.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/opt.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwipopts.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/debug.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/arch.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/arch/cc.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/arch/cpu.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/tcpbase.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/mem.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/pbuf.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/err.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/ip.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/def.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/ip_addr.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/ip4_addr.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/ip6_addr.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/def.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/netif.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/stats.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/memp.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/priv/memp_std.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/priv/memp_priv.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/priv/mem_priv.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/ip4.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/prot/ip4.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/ip6.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/prot/ip.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/icmp.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/prot/icmp.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xil_printf.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/netif/xadapter.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/netif/xtopology.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xscutimer.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xscutimer_hw.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xtime_l.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xaxidma.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xaxidma_bdring.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xaxidma_bd.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xaxidma_hw.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xdebug.h \
 ../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xil_cache.h

../src/platform_config.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xparameters.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xparameters_ps.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xparameters_ps.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xil_cache.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xil_types.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xscugic.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xstatus.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xil_assert.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xil_io.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xil_printf.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xparameters.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/bspconfig.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xpseudo_asm.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xreg_cortexa9.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xpseudo_asm_gcc.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xscugic_hw.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xil_exception.h:

../src/xscugic_custom.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xil_types.h:

../src/xscugic_hw_custom.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/tcp.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/opt.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwipopts.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/debug.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/arch.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/arch/cc.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/arch/cpu.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/tcpbase.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/mem.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/pbuf.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/err.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/ip.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/def.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/ip_addr.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/ip4_addr.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/ip6_addr.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/def.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/netif.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/stats.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/memp.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/priv/memp_std.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/priv/memp_priv.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/priv/mem_priv.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/ip4.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/prot/ip4.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/ip6.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/prot/ip.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/icmp.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/lwip/prot/icmp.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xil_printf.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/netif/xadapter.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/netif/xtopology.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xscutimer.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xscutimer_hw.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xtime_l.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xaxidma.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xaxidma_bdring.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xaxidma_bd.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xaxidma_hw.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xdebug.h:

../../CPU1_inverter_bsp/ps7_cortexa9_1/include/xil_cache.h:
