// Seed: 537373743
module module_0 (
    input  uwire id_0,
    input  tri1  id_1,
    output tri1  id_2,
    output tri0  id_3,
    input  uwire id_4,
    input  tri1  id_5,
    output wire  id_6,
    output tri   id_7
    , id_9
);
  assign id_6 = id_5;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd30
) (
    output tri0 id_0,
    input tri id_1,
    input tri0 id_2,
    output supply1 id_3
    , id_34,
    output tri0 id_4,
    input supply0 id_5,
    input supply1 id_6
    , id_35,
    input tri id_7,
    output uwire id_8,
    input uwire id_9
    , id_36,
    input wire id_10,
    input supply1 id_11,
    input supply1 _id_12,
    output supply0 id_13
    , id_37,
    output tri1 id_14,
    input tri0 id_15,
    input wire id_16,
    output wire id_17,
    input wor id_18,
    output wand id_19,
    input supply0 id_20,
    input wand id_21,
    input tri id_22,
    output tri1 id_23,
    output supply1 id_24,
    output tri1 id_25,
    input wire id_26,
    input wire id_27,
    output supply1 id_28,
    output tri id_29,
    input tri id_30
    , id_38,
    input supply0 id_31,
    input uwire id_32
);
  integer [1 : id_12] id_39;
  assign id_17 = id_36 - id_11 == 'b0;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_29,
      id_8,
      id_10,
      id_22,
      id_24,
      id_17
  );
endmodule
