<stg><name>bloom_arb_forwarder_Pipeline_MAIN_LOOP</name>


<trans_list>

<trans id="581" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %total_num_reads = alloca i32 1

]]></Node>
<StgValue><ssdm name="total_num_reads"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %empty_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %empty_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %empty_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_18_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_18_loc_0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %packed_hashval_md_iidx_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="packed_hashval_md_iidx_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_10_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_10_loc_0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_17_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_17_loc_0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %packed_hashval_md_iidx_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="packed_hashval_md_iidx_V_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_9_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_9_loc_0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_16_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_16_loc_0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %packed_hashval_md_iidx_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="packed_hashval_md_iidx_V_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_8_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_8_loc_0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %packed_hashval_md_iidx_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="packed_hashval_md_iidx_V_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_7_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_7_loc_0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:16 %zext_ln353_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln353

]]></Node>
<StgValue><ssdm name="zext_ln353_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:17 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_14_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_14_load

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_14_load_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:18 %zext_ln146_5_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %zext_ln146_5

]]></Node>
<StgValue><ssdm name="zext_ln146_5_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:19 %zext_ln146_4_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln146_4

]]></Node>
<StgValue><ssdm name="zext_ln146_4_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:20 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_13_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_13_load

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_13_load_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:21 %zext_ln146_3_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %zext_ln146_3

]]></Node>
<StgValue><ssdm name="zext_ln146_3_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:22 %zext_ln146_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %zext_ln146_2

]]></Node>
<StgValue><ssdm name="zext_ln146_2_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:23 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_12_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_12_load

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_12_load_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:24 %zext_ln146_1_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %zext_ln146_1

]]></Node>
<StgValue><ssdm name="zext_ln146_1_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:25 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_11_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_11_load

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_11_load_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:26 %zext_ln146_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %zext_ln146

]]></Node>
<StgValue><ssdm name="zext_ln146_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="2">
<![CDATA[
newFuncRoot:27 %zext_ln353_cast = zext i2 %zext_ln353_read

]]></Node>
<StgValue><ssdm name="zext_ln353_cast"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="19">
<![CDATA[
newFuncRoot:28 %zext_ln146_5_cast = zext i19 %zext_ln146_5_read

]]></Node>
<StgValue><ssdm name="zext_ln146_5_cast"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="2">
<![CDATA[
newFuncRoot:29 %zext_ln146_4_cast = zext i2 %zext_ln146_4_read

]]></Node>
<StgValue><ssdm name="zext_ln146_4_cast"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="19">
<![CDATA[
newFuncRoot:30 %zext_ln146_3_cast = zext i19 %zext_ln146_3_read

]]></Node>
<StgValue><ssdm name="zext_ln146_3_cast"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="1">
<![CDATA[
newFuncRoot:31 %zext_ln146_2_cast = zext i1 %zext_ln146_2_read

]]></Node>
<StgValue><ssdm name="zext_ln146_2_cast"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="19">
<![CDATA[
newFuncRoot:32 %zext_ln146_1_cast = zext i19 %zext_ln146_1_read

]]></Node>
<StgValue><ssdm name="zext_ln146_1_cast"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="19">
<![CDATA[
newFuncRoot:33 %zext_ln146_cast = zext i19 %zext_ln146_read

]]></Node>
<StgValue><ssdm name="zext_ln146_cast"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_31, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_30, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_29, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_28, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_27, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_26, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_25, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_24, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_23, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_22, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_21, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_20, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_19, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_18, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_17, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_16, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_15, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_14, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_13, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_12, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_11, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:55 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_10, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_9, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:57 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_8, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:59 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:63 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:65 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %arb_stream_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hash_stream_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:67 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hash_stream_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:68 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hash_stream_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:69 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hash_stream_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:70 %store_ln0 = store i32 %zext_ln146_cast, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_7_loc_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:71 %store_ln0 = store i24 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_11_load_read, i24 %packed_hashval_md_iidx_V_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:72 %store_ln0 = store i32 %zext_ln146_1_cast, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_8_loc_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:73 %store_ln0 = store i24 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_12_load_read, i24 %packed_hashval_md_iidx_V_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:74 %store_ln0 = store i8 %zext_ln146_2_cast, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_16_loc_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:75 %store_ln0 = store i32 %zext_ln146_3_cast, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_9_loc_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:76 %store_ln0 = store i24 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_13_load_read, i24 %packed_hashval_md_iidx_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:77 %store_ln0 = store i8 %zext_ln146_4_cast, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_17_loc_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:78 %store_ln0 = store i32 %zext_ln146_5_cast, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_10_loc_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:79 %store_ln0 = store i24 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_14_load_read, i24 %packed_hashval_md_iidx_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:80 %store_ln0 = store i8 %zext_ln353_cast, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_18_loc_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:81 %store_ln0 = store i32 0, i32 %empty_15

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:82 %store_ln0 = store i32 0, i32 %empty_14

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:83 %store_ln0 = store i32 0, i32 %empty_13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:84 %store_ln0 = store i32 0, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:85 %store_ln0 = store i32 0, i32 %total_num_reads

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:86 %br_ln0 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond:0 %total_num_reads_9 = load i32 %total_num_reads

]]></Node>
<StgValue><ssdm name="total_num_reads_9"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond:1 %p_load99 = load i32 %empty

]]></Node>
<StgValue><ssdm name="p_load99"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond:2 %p_load98 = load i32 %empty_13

]]></Node>
<StgValue><ssdm name="p_load98"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond:3 %p_load97 = load i32 %empty_14

]]></Node>
<StgValue><ssdm name="p_load97"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond:4 %p_load = load i32 %empty_15

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.cond:5 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %total_num_reads_9, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.cond:6 %icmp_ln360 = icmp_slt  i8 %tmp_5, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln360"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.cond:7 %tmp_7 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %p_load99, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
while.cond:8 %icmp_ln361 = icmp_slt  i10 %tmp_7, i10 1

]]></Node>
<StgValue><ssdm name="icmp_ln361"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.cond:9 %tmp_9 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %p_load98, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
while.cond:10 %icmp_ln362 = icmp_slt  i10 %tmp_9, i10 1

]]></Node>
<StgValue><ssdm name="icmp_ln362"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.cond:11 %tmp_13 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %p_load97, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
while.cond:12 %icmp_ln363 = icmp_slt  i10 %tmp_13, i10 1

]]></Node>
<StgValue><ssdm name="icmp_ln363"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.cond:13 %tmp_15 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %p_load, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
while.cond:14 %icmp_ln364 = icmp_slt  i10 %tmp_15, i10 1

]]></Node>
<StgValue><ssdm name="icmp_ln364"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.cond:15 %or_ln360 = or i1 %icmp_ln360, i1 %icmp_ln361

]]></Node>
<StgValue><ssdm name="or_ln360"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.cond:16 %or_ln360_1 = or i1 %icmp_ln362, i1 %icmp_ln363

]]></Node>
<StgValue><ssdm name="or_ln360_1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.cond:17 %or_ln360_2 = or i1 %or_ln360, i1 %or_ln360_1

]]></Node>
<StgValue><ssdm name="or_ln360_2"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.cond:18 %or_ln360_3 = or i1 %or_ln360_2, i1 %icmp_ln364

]]></Node>
<StgValue><ssdm name="or_ln360_3"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond:19 %br_ln360 = br i1 %or_ln360_3, void %while.end.exitStub, void %for.body148

]]></Node>
<StgValue><ssdm name="br_ln360"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body148:0 %specpipeline_ln366 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln366"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body148:1 %specloopname_ln368 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln368"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1">
<![CDATA[
for.body148:2 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body148:3 %br_ln375 = br i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load, void %if.else, void %for.inc176

]]></Node>
<StgValue><ssdm name="br_ln375"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
if.else:0 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %hash_stream_0, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else:1 %br_ln379 = br i1 %tmp, void %for.inc176, void %if.then156

]]></Node>
<StgValue><ssdm name="br_ln379"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
if.then156:0 %hash_stream_0_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %hash_stream_0

]]></Node>
<StgValue><ssdm name="hash_stream_0_read"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="19" op_0_bw="33">
<![CDATA[
if.then156:1 %ret_V = trunc i33 %hash_stream_0_read

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="19">
<![CDATA[
if.then156:2 %zext_ln1514 = zext i19 %ret_V

]]></Node>
<StgValue><ssdm name="zext_ln1514"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="13" op_0_bw="13" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then156:3 %trunc_ln1 = partselect i13 @_ssdm_op_PartSelect.i13.i33.i32.i32, i33 %hash_stream_0_read, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then156:4 %total_num_reads_10 = add i32 %total_num_reads_9, i32 1

]]></Node>
<StgValue><ssdm name="total_num_reads_10"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="24" op_0_bw="24">
<![CDATA[
if.then156:5 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_reads_per_input_load = load i24 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_reads_per_input

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_reads_per_input_load"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then156:6 %cur_metadata_iidx_V = add i24 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_reads_per_input_load, i24 1

]]></Node>
<StgValue><ssdm name="cur_metadata_iidx_V"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then156:7 %store_ln840 = store i24 %cur_metadata_iidx_V, i24 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_reads_per_input

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then156:8 %store_ln393 = store i1 1, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar

]]></Node>
<StgValue><ssdm name="store_ln393"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
if.then156:9 %store_ln394 = store i19 %ret_V, i19 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_7

]]></Node>
<StgValue><ssdm name="store_ln394"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then156:10 %store_ln394 = store i24 %cur_metadata_iidx_V, i24 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_11

]]></Node>
<StgValue><ssdm name="store_ln394"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then156:11 %store_ln395 = store i13 %trunc_ln1, i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_19

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then156:12 %store_ln396 = store i32 %zext_ln1514, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_7_loc_0

]]></Node>
<StgValue><ssdm name="store_ln396"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then156:13 %store_ln396 = store i24 %cur_metadata_iidx_V, i24 %packed_hashval_md_iidx_V_3

]]></Node>
<StgValue><ssdm name="store_ln396"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
if.then156:14 %br_ln396 = br void %for.inc176

]]></Node>
<StgValue><ssdm name="br_ln396"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc176:0 %total_num_reads_2 = phi i32 %total_num_reads_10, void %if.then156, i32 %total_num_reads_9, void %for.body148, i32 %total_num_reads_9, void %if.else

]]></Node>
<StgValue><ssdm name="total_num_reads_2"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc176:1 %packed_hashval_md_iidx_V_3_load = load i24 %packed_hashval_md_iidx_V_3

]]></Node>
<StgValue><ssdm name="packed_hashval_md_iidx_V_3_load"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc176:2 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_7_loc_0_load = load i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_7_loc_0

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_7_loc_0_load"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1">
<![CDATA[
for.inc176:3 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc176:4 %br_ln375 = br i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load, void %if.else.1, void %for.inc176.1

]]></Node>
<StgValue><ssdm name="br_ln375"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
if.else.1:0 %tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %hash_stream_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.1:1 %br_ln379 = br i1 %tmp_1, void %for.inc176.1, void %if.then156.1

]]></Node>
<StgValue><ssdm name="br_ln379"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
if.then156.1:0 %hash_stream_1_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %hash_stream_1

]]></Node>
<StgValue><ssdm name="hash_stream_1_read"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="19" op_0_bw="33">
<![CDATA[
if.then156.1:1 %ret_V_1 = trunc i33 %hash_stream_1_read

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="19">
<![CDATA[
if.then156.1:2 %zext_ln1514_1 = zext i19 %ret_V_1

]]></Node>
<StgValue><ssdm name="zext_ln1514_1"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="13" op_0_bw="13" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then156.1:3 %trunc_ln384_1 = partselect i13 @_ssdm_op_PartSelect.i13.i33.i32.i32, i33 %hash_stream_1_read, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln384_1"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then156.1:4 %total_num_reads_11 = add i32 %total_num_reads_2, i32 1

]]></Node>
<StgValue><ssdm name="total_num_reads_11"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="24" op_0_bw="24">
<![CDATA[
if.then156.1:5 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_reads_per_input_1_load = load i24 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_reads_per_input_1

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_reads_per_input_1_load"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then156.1:6 %cur_metadata_iidx_V_1 = add i24 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_reads_per_input_1_load, i24 1

]]></Node>
<StgValue><ssdm name="cur_metadata_iidx_V_1"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then156.1:7 %store_ln840 = store i24 %cur_metadata_iidx_V_1, i24 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_reads_per_input_1

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then156.1:8 %store_ln393 = store i1 1, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4

]]></Node>
<StgValue><ssdm name="store_ln393"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
if.then156.1:9 %store_ln394 = store i19 %ret_V_1, i19 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_8

]]></Node>
<StgValue><ssdm name="store_ln394"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then156.1:10 %store_ln394 = store i24 %cur_metadata_iidx_V_1, i24 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_12

]]></Node>
<StgValue><ssdm name="store_ln394"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then156.1:11 %store_ln394 = store i1 1, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_16

]]></Node>
<StgValue><ssdm name="store_ln394"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then156.1:12 %store_ln395 = store i13 %trunc_ln384_1, i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_20

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then156.1:13 %store_ln396 = store i32 %zext_ln1514_1, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_8_loc_0

]]></Node>
<StgValue><ssdm name="store_ln396"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then156.1:14 %store_ln396 = store i24 %cur_metadata_iidx_V_1, i24 %packed_hashval_md_iidx_V_2

]]></Node>
<StgValue><ssdm name="store_ln396"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then156.1:15 %store_ln396 = store i8 1, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_16_loc_0

]]></Node>
<StgValue><ssdm name="store_ln396"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
if.then156.1:16 %br_ln396 = br void %for.inc176.1

]]></Node>
<StgValue><ssdm name="br_ln396"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc176.1:0 %total_num_reads_4 = phi i32 %total_num_reads_11, void %if.then156.1, i32 %total_num_reads_2, void %for.inc176, i32 %total_num_reads_2, void %if.else.1

]]></Node>
<StgValue><ssdm name="total_num_reads_4"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc176.1:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_16_loc_0_load = load i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_16_loc_0

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_16_loc_0_load"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc176.1:2 %packed_hashval_md_iidx_V_2_load = load i24 %packed_hashval_md_iidx_V_2

]]></Node>
<StgValue><ssdm name="packed_hashval_md_iidx_V_2_load"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc176.1:3 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_8_loc_0_load = load i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_8_loc_0

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_8_loc_0_load"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1">
<![CDATA[
for.inc176.1:4 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc176.1:5 %br_ln375 = br i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load, void %if.else.2, void %for.inc176.2

]]></Node>
<StgValue><ssdm name="br_ln375"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
if.else.2:0 %tmp_2 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %hash_stream_2, i32 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.2:1 %br_ln379 = br i1 %tmp_2, void %for.inc176.2, void %if.then156.2

]]></Node>
<StgValue><ssdm name="br_ln379"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
if.then156.2:0 %hash_stream_2_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %hash_stream_2

]]></Node>
<StgValue><ssdm name="hash_stream_2_read"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="19" op_0_bw="33">
<![CDATA[
if.then156.2:1 %ret_V_2 = trunc i33 %hash_stream_2_read

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="19">
<![CDATA[
if.then156.2:2 %zext_ln1514_2 = zext i19 %ret_V_2

]]></Node>
<StgValue><ssdm name="zext_ln1514_2"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="13" op_0_bw="13" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then156.2:3 %trunc_ln384_2 = partselect i13 @_ssdm_op_PartSelect.i13.i33.i32.i32, i33 %hash_stream_2_read, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln384_2"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then156.2:4 %total_num_reads_12 = add i32 %total_num_reads_4, i32 1

]]></Node>
<StgValue><ssdm name="total_num_reads_12"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="24" op_0_bw="24">
<![CDATA[
if.then156.2:5 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_reads_per_input_2_load = load i24 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_reads_per_input_2

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_reads_per_input_2_load"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then156.2:6 %cur_metadata_iidx_V_2 = add i24 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_reads_per_input_2_load, i24 1

]]></Node>
<StgValue><ssdm name="cur_metadata_iidx_V_2"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then156.2:7 %store_ln840 = store i24 %cur_metadata_iidx_V_2, i24 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_reads_per_input_2

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then156.2:8 %store_ln393 = store i1 1, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5

]]></Node>
<StgValue><ssdm name="store_ln393"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
if.then156.2:9 %store_ln394 = store i19 %ret_V_2, i19 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_9

]]></Node>
<StgValue><ssdm name="store_ln394"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then156.2:10 %store_ln394 = store i24 %cur_metadata_iidx_V_2, i24 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_13

]]></Node>
<StgValue><ssdm name="store_ln394"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then156.2:11 %store_ln394 = store i2 2, i2 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_17

]]></Node>
<StgValue><ssdm name="store_ln394"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then156.2:12 %store_ln395 = store i13 %trunc_ln384_2, i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_21

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then156.2:13 %store_ln396 = store i32 %zext_ln1514_2, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_9_loc_0

]]></Node>
<StgValue><ssdm name="store_ln396"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then156.2:14 %store_ln396 = store i24 %cur_metadata_iidx_V_2, i24 %packed_hashval_md_iidx_V_1

]]></Node>
<StgValue><ssdm name="store_ln396"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then156.2:15 %store_ln396 = store i8 2, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_17_loc_0

]]></Node>
<StgValue><ssdm name="store_ln396"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
if.then156.2:16 %br_ln396 = br void %for.inc176.2

]]></Node>
<StgValue><ssdm name="br_ln396"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc176.2:0 %total_num_reads_6 = phi i32 %total_num_reads_12, void %if.then156.2, i32 %total_num_reads_4, void %for.inc176.1, i32 %total_num_reads_4, void %if.else.2

]]></Node>
<StgValue><ssdm name="total_num_reads_6"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc176.2:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_17_loc_0_load = load i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_17_loc_0

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_17_loc_0_load"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc176.2:2 %packed_hashval_md_iidx_V_1_load = load i24 %packed_hashval_md_iidx_V_1

]]></Node>
<StgValue><ssdm name="packed_hashval_md_iidx_V_1_load"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc176.2:3 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_9_loc_0_load = load i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_9_loc_0

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_9_loc_0_load"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1">
<![CDATA[
for.inc176.2:4 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc176.2:5 %br_ln375 = br i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load, void %if.else.3, void %for.body188

]]></Node>
<StgValue><ssdm name="br_ln375"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
if.else.3:0 %tmp_3 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %hash_stream_3, i32 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.3:1 %br_ln379 = br i1 %tmp_3, void %for.body188, void %if.then156.3

]]></Node>
<StgValue><ssdm name="br_ln379"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
if.then156.3:0 %hash_stream_3_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %hash_stream_3

]]></Node>
<StgValue><ssdm name="hash_stream_3_read"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="19" op_0_bw="33">
<![CDATA[
if.then156.3:1 %ret_V_3 = trunc i33 %hash_stream_3_read

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="19">
<![CDATA[
if.then156.3:2 %zext_ln1514_3 = zext i19 %ret_V_3

]]></Node>
<StgValue><ssdm name="zext_ln1514_3"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="13" op_0_bw="13" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then156.3:3 %trunc_ln384_3 = partselect i13 @_ssdm_op_PartSelect.i13.i33.i32.i32, i33 %hash_stream_3_read, i32 19, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln384_3"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then156.3:4 %total_num_reads_13 = add i32 %total_num_reads_6, i32 1

]]></Node>
<StgValue><ssdm name="total_num_reads_13"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="24" op_0_bw="24">
<![CDATA[
if.then156.3:5 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_reads_per_input_3_load = load i24 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_reads_per_input_3

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_reads_per_input_3_load"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then156.3:6 %cur_metadata_iidx_V_3 = add i24 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_reads_per_input_3_load, i24 1

]]></Node>
<StgValue><ssdm name="cur_metadata_iidx_V_3"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then156.3:7 %store_ln840 = store i24 %cur_metadata_iidx_V_3, i24 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_reads_per_input_3

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then156.3:8 %store_ln393 = store i1 1, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6

]]></Node>
<StgValue><ssdm name="store_ln393"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
if.then156.3:9 %store_ln394 = store i19 %ret_V_3, i19 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_10

]]></Node>
<StgValue><ssdm name="store_ln394"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then156.3:10 %store_ln394 = store i24 %cur_metadata_iidx_V_3, i24 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_14

]]></Node>
<StgValue><ssdm name="store_ln394"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then156.3:11 %store_ln394 = store i2 3, i2 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_18

]]></Node>
<StgValue><ssdm name="store_ln394"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then156.3:12 %store_ln395 = store i13 %trunc_ln384_3, i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_22

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then156.3:13 %store_ln396 = store i32 %zext_ln1514_3, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_10_loc_0

]]></Node>
<StgValue><ssdm name="store_ln396"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then156.3:14 %store_ln396 = store i24 %cur_metadata_iidx_V_3, i24 %packed_hashval_md_iidx_V

]]></Node>
<StgValue><ssdm name="store_ln396"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then156.3:15 %store_ln396 = store i8 3, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_18_loc_0

]]></Node>
<StgValue><ssdm name="store_ln396"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
if.then156.3:16 %br_ln396 = br void %for.body188

]]></Node>
<StgValue><ssdm name="br_ln396"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body188:0 %total_num_reads_8 = phi i32 %total_num_reads_13, void %if.then156.3, i32 %total_num_reads_6, void %for.inc176.2, i32 %total_num_reads_6, void %if.else.3

]]></Node>
<StgValue><ssdm name="total_num_reads_8"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body188:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_18_loc_0_load = load i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_18_loc_0

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_18_loc_0_load"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body188:2 %packed_hashval_md_iidx_V_load = load i24 %packed_hashval_md_iidx_V

]]></Node>
<StgValue><ssdm name="packed_hashval_md_iidx_V_load"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body188:3 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_10_loc_0_load = load i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_10_loc_0

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_10_loc_0_load"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.body188:4 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load_1 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load_1"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body188:5 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_19_load = load i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_19

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_19_load"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body188:6 %icmp_ln409 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_19_load, i13 0

]]></Node>
<StgValue><ssdm name="icmp_ln409"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body188:7 %and_ln408 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load_1, i1 %icmp_ln409

]]></Node>
<StgValue><ssdm name="and_ln408"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body188:8 %br_ln408 = br i1 %and_ln408, void %for.inc214, void %if.then197

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="57" op_0_bw="57" op_1_bw="1" op_2_bw="24" op_3_bw="32">
<![CDATA[
if.then197:0 %tmp_s = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i1.i24.i32, i1 0, i24 %packed_hashval_md_iidx_V_3_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_7_loc_0_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="65" op_0_bw="57">
<![CDATA[
if.then197:1 %zext_ln146_6 = zext i57 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln146_6"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197:2 %tmp_4 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_0, i65 %zext_ln146_6

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197:3 %br_ln411 = br i1 %tmp_4, void %for.inc214, void %if.then204

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204:0 %add_ln413 = add i32 %p_load99, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then204:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
if.then204:2 %br_ln415 = br void %for.inc214

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc214:0 %empty_47 = phi i32 %add_ln413, void %if.then204, i32 %p_load99, void %for.body188, i32 %p_load99, void %if.then197

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc214:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load_1 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load_1"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc214:2 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_20_load = load i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_20

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_20_load"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc214:3 %icmp_ln409_1 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_20_load, i13 0

]]></Node>
<StgValue><ssdm name="icmp_ln409_1"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc214:4 %and_ln408_1 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load_1, i1 %icmp_ln409_1

]]></Node>
<StgValue><ssdm name="and_ln408_1"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc214:5 %br_ln408 = br i1 %and_ln408_1, void %for.inc214.122, void %if.then197.117

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="32">
<![CDATA[
if.then197.117:0 %p_s = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i8.i24.i32, i1 0, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_16_loc_0_load, i24 %packed_hashval_md_iidx_V_2_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_8_loc_0_load

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.117:1 %tmp_6 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_1, i65 %p_s

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.117:2 %br_ln411 = br i1 %tmp_6, void %for.inc214.122, void %if.then204.120

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_1" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.120:0 %add_ln413_1 = add i32 %p_load98, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_1"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_1" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then204.120:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_1" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
if.then204.120:2 %br_ln415 = br void %for.inc214.122

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc214.122:0 %empty_46 = phi i32 %add_ln413_1, void %if.then204.120, i32 %p_load98, void %for.inc214, i32 %p_load98, void %if.then197.117

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc214.122:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load_1 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load_1"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc214.122:2 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_21_load = load i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_21

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_21_load"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc214.122:3 %icmp_ln409_2 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_21_load, i13 0

]]></Node>
<StgValue><ssdm name="icmp_ln409_2"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc214.122:4 %and_ln408_2 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load_1, i1 %icmp_ln409_2

]]></Node>
<StgValue><ssdm name="and_ln408_2"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc214.122:5 %br_ln408 = br i1 %and_ln408_2, void %for.inc214.239, void %if.then197.234

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="32">
<![CDATA[
if.then197.234:0 %p_1 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i8.i24.i32, i1 0, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_17_loc_0_load, i24 %packed_hashval_md_iidx_V_1_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_9_loc_0_load

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.234:1 %tmp_8 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_2, i65 %p_1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.234:2 %br_ln411 = br i1 %tmp_8, void %for.inc214.239, void %if.then204.237

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_2" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.237:0 %add_ln413_2 = add i32 %p_load97, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_2"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_2" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then204.237:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_2" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
if.then204.237:2 %br_ln415 = br void %for.inc214.239

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc214.239:0 %empty_45 = phi i32 %add_ln413_2, void %if.then204.237, i32 %p_load97, void %for.inc214.122, i32 %p_load97, void %if.then197.234

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.inc214.239:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load_1 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load_1"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc214.239:2 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_22_load = load i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_22

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_22_load"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc214.239:3 %icmp_ln409_3 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_22_load, i13 0

]]></Node>
<StgValue><ssdm name="icmp_ln409_3"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc214.239:4 %and_ln408_3 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load_1, i1 %icmp_ln409_3

]]></Node>
<StgValue><ssdm name="and_ln408_3"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc214.239:5 %br_ln408 = br i1 %and_ln408_3, void %for.body188.1, void %if.then197.351

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="32">
<![CDATA[
if.then197.351:0 %p_2 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i8.i24.i32, i1 0, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_18_loc_0_load, i24 %packed_hashval_md_iidx_V_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_10_loc_0_load

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.351:1 %tmp_10 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_3, i65 %p_2

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.351:2 %br_ln411 = br i1 %tmp_10, void %for.body188.1, void %if.then204.354

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_3" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.354:0 %add_ln413_3 = add i32 %p_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_3"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_3" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then204.354:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_3" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
if.then204.354:2 %br_ln415 = br void %for.body188.1

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body188.1:0 %empty_44 = phi i32 %add_ln413_3, void %if.then204.354, i32 %p_load, void %for.inc214.239, i32 %p_load, void %if.then197.351

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body188.1:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load_2 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load_2"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body188.1:2 %icmp_ln409_4 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_19_load, i13 1

]]></Node>
<StgValue><ssdm name="icmp_ln409_4"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body188.1:3 %and_ln408_4 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load_2, i1 %icmp_ln409_4

]]></Node>
<StgValue><ssdm name="and_ln408_4"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body188.1:4 %br_ln408 = br i1 %and_ln408_4, void %for.inc214.1, void %if.then197.1

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="57" op_0_bw="57" op_1_bw="1" op_2_bw="24" op_3_bw="32">
<![CDATA[
if.then197.1:0 %tmp_11 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i1.i24.i32, i1 0, i24 %packed_hashval_md_iidx_V_3_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_7_loc_0_load

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="65" op_0_bw="57">
<![CDATA[
if.then197.1:1 %zext_ln146_7 = zext i57 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln146_7"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.1:2 %tmp_12 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_4, i65 %zext_ln146_7

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.1:3 %br_ln411 = br i1 %tmp_12, void %for.inc214.1, void %if.then204.1

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_4" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.1:0 %add_ln413_4 = add i32 %empty_47, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_4"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_4" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then204.1:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_4" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
if.then204.1:2 %br_ln415 = br void %for.inc214.1

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc214.1:0 %empty_43 = phi i32 %add_ln413_4, void %if.then204.1, i32 %empty_47, void %for.body188.1, i32 %empty_47, void %if.then197.1

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc214.1:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load_2 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load_2"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc214.1:2 %icmp_ln409_5 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_20_load, i13 1

]]></Node>
<StgValue><ssdm name="icmp_ln409_5"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc214.1:3 %and_ln408_5 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load_2, i1 %icmp_ln409_5

]]></Node>
<StgValue><ssdm name="and_ln408_5"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc214.1:4 %br_ln408 = br i1 %and_ln408_5, void %for.inc214.1.1, void %if.then197.1.1

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="32">
<![CDATA[
if.then197.1.1:0 %p_3 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i8.i24.i32, i1 0, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_16_loc_0_load, i24 %packed_hashval_md_iidx_V_2_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_8_loc_0_load

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.1.1:1 %tmp_14 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_5, i65 %p_3

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.1.1:2 %br_ln411 = br i1 %tmp_14, void %for.inc214.1.1, void %if.then204.1.1

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_5" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.1.1:0 %add_ln413_5 = add i32 %empty_46, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_5"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_5" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then204.1.1:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_5" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
if.then204.1.1:2 %br_ln415 = br void %for.inc214.1.1

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc214.1.1:0 %empty_42 = phi i32 %add_ln413_5, void %if.then204.1.1, i32 %empty_46, void %for.inc214.1, i32 %empty_46, void %if.then197.1.1

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc214.1.1:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load_2 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load_2"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc214.1.1:2 %icmp_ln409_6 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_21_load, i13 1

]]></Node>
<StgValue><ssdm name="icmp_ln409_6"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc214.1.1:3 %and_ln408_6 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load_2, i1 %icmp_ln409_6

]]></Node>
<StgValue><ssdm name="and_ln408_6"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc214.1.1:4 %br_ln408 = br i1 %and_ln408_6, void %for.inc214.1.2, void %if.then197.1.2

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="32">
<![CDATA[
if.then197.1.2:0 %p_4 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i8.i24.i32, i1 0, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_17_loc_0_load, i24 %packed_hashval_md_iidx_V_1_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_9_loc_0_load

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.1.2:1 %tmp_16 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_6, i65 %p_4

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.1.2:2 %br_ln411 = br i1 %tmp_16, void %for.inc214.1.2, void %if.then204.1.2

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_6" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.1.2:0 %add_ln413_6 = add i32 %empty_45, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_6"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_6" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then204.1.2:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_6" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
if.then204.1.2:2 %br_ln415 = br void %for.inc214.1.2

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc214.1.2:0 %empty_41 = phi i32 %add_ln413_6, void %if.then204.1.2, i32 %empty_45, void %for.inc214.1.1, i32 %empty_45, void %if.then197.1.2

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc214.1.2:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load_2 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load_2"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc214.1.2:2 %icmp_ln409_7 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_22_load, i13 1

]]></Node>
<StgValue><ssdm name="icmp_ln409_7"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc214.1.2:3 %and_ln408_7 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load_2, i1 %icmp_ln409_7

]]></Node>
<StgValue><ssdm name="and_ln408_7"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc214.1.2:4 %br_ln408 = br i1 %and_ln408_7, void %for.body188.2, void %if.then197.1.3

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="32">
<![CDATA[
if.then197.1.3:0 %p_5 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i8.i24.i32, i1 0, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_18_loc_0_load, i24 %packed_hashval_md_iidx_V_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_10_loc_0_load

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.1.3:1 %tmp_17 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_7, i65 %p_5

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.1.3:2 %br_ln411 = br i1 %tmp_17, void %for.body188.2, void %if.then204.1.3

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_7" val="1"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.1.3:0 %add_ln413_7 = add i32 %empty_44, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_7"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_7" val="1"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then204.1.3:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_7" val="1"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
if.then204.1.3:2 %br_ln415 = br void %for.body188.2

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body188.2:0 %empty_40 = phi i32 %add_ln413_7, void %if.then204.1.3, i32 %empty_44, void %for.inc214.1.2, i32 %empty_44, void %if.then197.1.3

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body188.2:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load_3 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load_3"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body188.2:2 %icmp_ln409_8 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_19_load, i13 2

]]></Node>
<StgValue><ssdm name="icmp_ln409_8"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body188.2:3 %and_ln408_8 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load_3, i1 %icmp_ln409_8

]]></Node>
<StgValue><ssdm name="and_ln408_8"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body188.2:4 %br_ln408 = br i1 %and_ln408_8, void %for.inc214.2, void %if.then197.2

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="57" op_0_bw="57" op_1_bw="1" op_2_bw="24" op_3_bw="32">
<![CDATA[
if.then197.2:0 %tmp_18 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i1.i24.i32, i1 0, i24 %packed_hashval_md_iidx_V_3_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_7_loc_0_load

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="65" op_0_bw="57">
<![CDATA[
if.then197.2:1 %zext_ln146_8 = zext i57 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln146_8"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.2:2 %tmp_19 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_8, i65 %zext_ln146_8

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.2:3 %br_ln411 = br i1 %tmp_19, void %for.inc214.2, void %if.then204.2

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_8" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.2:0 %add_ln413_8 = add i32 %empty_43, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_8"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_8" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then204.2:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_8" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
if.then204.2:2 %br_ln415 = br void %for.inc214.2

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc214.2:0 %empty_39 = phi i32 %add_ln413_8, void %if.then204.2, i32 %empty_43, void %for.body188.2, i32 %empty_43, void %if.then197.2

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214.2:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load_3 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load_3"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc214.2:2 %icmp_ln409_9 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_20_load, i13 2

]]></Node>
<StgValue><ssdm name="icmp_ln409_9"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc214.2:3 %and_ln408_9 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load_3, i1 %icmp_ln409_9

]]></Node>
<StgValue><ssdm name="and_ln408_9"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc214.2:4 %br_ln408 = br i1 %and_ln408_9, void %for.inc214.2.1, void %if.then197.2.1

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="32">
<![CDATA[
if.then197.2.1:0 %p_6 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i8.i24.i32, i1 0, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_16_loc_0_load, i24 %packed_hashval_md_iidx_V_2_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_8_loc_0_load

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.2.1:1 %tmp_20 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_9, i65 %p_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.2.1:2 %br_ln411 = br i1 %tmp_20, void %for.inc214.2.1, void %if.then204.2.1

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_9" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.2.1:0 %add_ln413_9 = add i32 %empty_42, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_9"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_9" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then204.2.1:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_9" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
if.then204.2.1:2 %br_ln415 = br void %for.inc214.2.1

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc214.2.1:0 %empty_38 = phi i32 %add_ln413_9, void %if.then204.2.1, i32 %empty_42, void %for.inc214.2, i32 %empty_42, void %if.then197.2.1

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214.2.1:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load_3 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load_3"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc214.2.1:2 %icmp_ln409_10 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_21_load, i13 2

]]></Node>
<StgValue><ssdm name="icmp_ln409_10"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc214.2.1:3 %and_ln408_10 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load_3, i1 %icmp_ln409_10

]]></Node>
<StgValue><ssdm name="and_ln408_10"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc214.2.1:4 %br_ln408 = br i1 %and_ln408_10, void %for.inc214.2.2, void %if.then197.2.2

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="32">
<![CDATA[
if.then197.2.2:0 %p_7 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i8.i24.i32, i1 0, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_17_loc_0_load, i24 %packed_hashval_md_iidx_V_1_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_9_loc_0_load

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.2.2:1 %tmp_21 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_10, i65 %p_7

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.2.2:2 %br_ln411 = br i1 %tmp_21, void %for.inc214.2.2, void %if.then204.2.2

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_10" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.2.2:0 %add_ln413_10 = add i32 %empty_41, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_10"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_10" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then204.2.2:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_10" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
if.then204.2.2:2 %br_ln415 = br void %for.inc214.2.2

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc214.2.2:0 %empty_37 = phi i32 %add_ln413_10, void %if.then204.2.2, i32 %empty_41, void %for.inc214.2.1, i32 %empty_41, void %if.then197.2.2

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214.2.2:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load_3 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load_3"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc214.2.2:2 %icmp_ln409_11 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_22_load, i13 2

]]></Node>
<StgValue><ssdm name="icmp_ln409_11"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc214.2.2:3 %and_ln408_11 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load_3, i1 %icmp_ln409_11

]]></Node>
<StgValue><ssdm name="and_ln408_11"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc214.2.2:4 %br_ln408 = br i1 %and_ln408_11, void %for.body188.3, void %if.then197.2.3

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="32">
<![CDATA[
if.then197.2.3:0 %p_8 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i8.i24.i32, i1 0, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_18_loc_0_load, i24 %packed_hashval_md_iidx_V_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_10_loc_0_load

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.2.3:1 %tmp_22 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_11, i65 %p_8

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.2.3:2 %br_ln411 = br i1 %tmp_22, void %for.body188.3, void %if.then204.2.3

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_11" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.2.3:0 %add_ln413_11 = add i32 %empty_40, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_11"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_11" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then204.2.3:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_11" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
if.then204.2.3:2 %br_ln415 = br void %for.body188.3

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body188.3:0 %empty_36 = phi i32 %add_ln413_11, void %if.then204.2.3, i32 %empty_40, void %for.inc214.2.2, i32 %empty_40, void %if.then197.2.3

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.body188.3:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load_4 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load_4"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body188.3:2 %icmp_ln409_12 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_19_load, i13 3

]]></Node>
<StgValue><ssdm name="icmp_ln409_12"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body188.3:3 %and_ln408_12 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load_4, i1 %icmp_ln409_12

]]></Node>
<StgValue><ssdm name="and_ln408_12"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body188.3:4 %br_ln408 = br i1 %and_ln408_12, void %for.inc214.3, void %if.then197.3

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="57" op_0_bw="57" op_1_bw="1" op_2_bw="24" op_3_bw="32">
<![CDATA[
if.then197.3:0 %tmp_23 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i1.i24.i32, i1 0, i24 %packed_hashval_md_iidx_V_3_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_7_loc_0_load

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="65" op_0_bw="57">
<![CDATA[
if.then197.3:1 %zext_ln146_9 = zext i57 %tmp_23

]]></Node>
<StgValue><ssdm name="zext_ln146_9"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.3:2 %tmp_24 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_12, i65 %zext_ln146_9

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.3:3 %br_ln411 = br i1 %tmp_24, void %for.inc214.3, void %if.then204.3

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_12" val="1"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.3:0 %add_ln413_12 = add i32 %empty_39, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_12"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_12" val="1"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.then204.3:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_12" val="1"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
if.then204.3:2 %br_ln415 = br void %for.inc214.3

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc214.3:0 %empty_35 = phi i32 %add_ln413_12, void %if.then204.3, i32 %empty_39, void %for.body188.3, i32 %empty_39, void %if.then197.3

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc214.3:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load_4 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load_4"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc214.3:2 %icmp_ln409_13 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_20_load, i13 3

]]></Node>
<StgValue><ssdm name="icmp_ln409_13"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc214.3:3 %and_ln408_13 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load_4, i1 %icmp_ln409_13

]]></Node>
<StgValue><ssdm name="and_ln408_13"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc214.3:4 %br_ln408 = br i1 %and_ln408_13, void %for.inc214.3.1, void %if.then197.3.1

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="32">
<![CDATA[
if.then197.3.1:0 %p_9 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i8.i24.i32, i1 0, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_16_loc_0_load, i24 %packed_hashval_md_iidx_V_2_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_8_loc_0_load

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.3.1:1 %tmp_25 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_13, i65 %p_9

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.3.1:2 %br_ln411 = br i1 %tmp_25, void %for.inc214.3.1, void %if.then204.3.1

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_13" val="1"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.3.1:0 %add_ln413_13 = add i32 %empty_38, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_13"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_13" val="1"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.then204.3.1:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_13" val="1"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
if.then204.3.1:2 %br_ln415 = br void %for.inc214.3.1

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc214.3.1:0 %empty_34 = phi i32 %add_ln413_13, void %if.then204.3.1, i32 %empty_38, void %for.inc214.3, i32 %empty_38, void %if.then197.3.1

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc214.3.1:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load_4 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load_4"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc214.3.1:2 %icmp_ln409_14 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_21_load, i13 3

]]></Node>
<StgValue><ssdm name="icmp_ln409_14"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc214.3.1:3 %and_ln408_14 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load_4, i1 %icmp_ln409_14

]]></Node>
<StgValue><ssdm name="and_ln408_14"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc214.3.1:4 %br_ln408 = br i1 %and_ln408_14, void %for.inc214.3.2, void %if.then197.3.2

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="32">
<![CDATA[
if.then197.3.2:0 %p_10 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i8.i24.i32, i1 0, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_17_loc_0_load, i24 %packed_hashval_md_iidx_V_1_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_9_loc_0_load

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.3.2:1 %tmp_26 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_14, i65 %p_10

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.3.2:2 %br_ln411 = br i1 %tmp_26, void %for.inc214.3.2, void %if.then204.3.2

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_14" val="1"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.3.2:0 %add_ln413_14 = add i32 %empty_37, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_14"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_14" val="1"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.then204.3.2:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_14" val="1"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0">
<![CDATA[
if.then204.3.2:2 %br_ln415 = br void %for.inc214.3.2

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc214.3.2:0 %empty_33 = phi i32 %add_ln413_14, void %if.then204.3.2, i32 %empty_37, void %for.inc214.3.1, i32 %empty_37, void %if.then197.3.2

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc214.3.2:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load_4 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load_4"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc214.3.2:2 %icmp_ln409_15 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_22_load, i13 3

]]></Node>
<StgValue><ssdm name="icmp_ln409_15"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc214.3.2:3 %and_ln408_15 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load_4, i1 %icmp_ln409_15

]]></Node>
<StgValue><ssdm name="and_ln408_15"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc214.3.2:4 %br_ln408 = br i1 %and_ln408_15, void %for.body188.4, void %if.then197.3.3

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="32">
<![CDATA[
if.then197.3.3:0 %p_11 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i8.i24.i32, i1 0, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_18_loc_0_load, i24 %packed_hashval_md_iidx_V_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_10_loc_0_load

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.3.3:1 %tmp_27 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_15, i65 %p_11

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.3.3:2 %br_ln411 = br i1 %tmp_27, void %for.body188.4, void %if.then204.3.3

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_15" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.3.3:0 %add_ln413_15 = add i32 %empty_36, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_15"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_15" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.then204.3.3:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_15" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
if.then204.3.3:2 %br_ln415 = br void %for.body188.4

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body188.4:0 %empty_32 = phi i32 %add_ln413_15, void %if.then204.3.3, i32 %empty_36, void %for.inc214.3.2, i32 %empty_36, void %if.then197.3.3

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.body188.4:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load_5 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load_5"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body188.4:2 %icmp_ln409_16 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_19_load, i13 4

]]></Node>
<StgValue><ssdm name="icmp_ln409_16"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body188.4:3 %and_ln408_16 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load_5, i1 %icmp_ln409_16

]]></Node>
<StgValue><ssdm name="and_ln408_16"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body188.4:4 %br_ln408 = br i1 %and_ln408_16, void %for.inc214.4, void %if.then197.4

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="57" op_0_bw="57" op_1_bw="1" op_2_bw="24" op_3_bw="32">
<![CDATA[
if.then197.4:0 %tmp_28 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i1.i24.i32, i1 0, i24 %packed_hashval_md_iidx_V_3_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_7_loc_0_load

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="65" op_0_bw="57">
<![CDATA[
if.then197.4:1 %zext_ln146_10 = zext i57 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln146_10"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.4:2 %tmp_29 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_16, i65 %zext_ln146_10

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.4:3 %br_ln411 = br i1 %tmp_29, void %for.inc214.4, void %if.then204.4

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_16" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.4:0 %add_ln413_16 = add i32 %empty_35, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_16"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_16" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.then204.4:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_16" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0">
<![CDATA[
if.then204.4:2 %br_ln415 = br void %for.inc214.4

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc214.4:0 %empty_31 = phi i32 %add_ln413_16, void %if.then204.4, i32 %empty_35, void %for.body188.4, i32 %empty_35, void %if.then197.4

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc214.4:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load_5 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load_5"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc214.4:2 %icmp_ln409_17 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_20_load, i13 4

]]></Node>
<StgValue><ssdm name="icmp_ln409_17"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc214.4:3 %and_ln408_17 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load_5, i1 %icmp_ln409_17

]]></Node>
<StgValue><ssdm name="and_ln408_17"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc214.4:4 %br_ln408 = br i1 %and_ln408_17, void %for.inc214.4.1, void %if.then197.4.1

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="32">
<![CDATA[
if.then197.4.1:0 %p_12 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i8.i24.i32, i1 0, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_16_loc_0_load, i24 %packed_hashval_md_iidx_V_2_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_8_loc_0_load

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.4.1:1 %tmp_30 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_17, i65 %p_12

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.4.1:2 %br_ln411 = br i1 %tmp_30, void %for.inc214.4.1, void %if.then204.4.1

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_17" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.4.1:0 %add_ln413_17 = add i32 %empty_34, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_17"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_17" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.then204.4.1:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_17" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
if.then204.4.1:2 %br_ln415 = br void %for.inc214.4.1

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc214.4.1:0 %empty_30 = phi i32 %add_ln413_17, void %if.then204.4.1, i32 %empty_34, void %for.inc214.4, i32 %empty_34, void %if.then197.4.1

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc214.4.1:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load_5 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load_5"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc214.4.1:2 %icmp_ln409_18 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_21_load, i13 4

]]></Node>
<StgValue><ssdm name="icmp_ln409_18"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc214.4.1:3 %and_ln408_18 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load_5, i1 %icmp_ln409_18

]]></Node>
<StgValue><ssdm name="and_ln408_18"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc214.4.1:4 %br_ln408 = br i1 %and_ln408_18, void %for.inc214.4.2, void %if.then197.4.2

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="32">
<![CDATA[
if.then197.4.2:0 %p_13 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i8.i24.i32, i1 0, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_17_loc_0_load, i24 %packed_hashval_md_iidx_V_1_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_9_loc_0_load

]]></Node>
<StgValue><ssdm name="p_13"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.4.2:1 %tmp_31 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_18, i65 %p_13

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.4.2:2 %br_ln411 = br i1 %tmp_31, void %for.inc214.4.2, void %if.then204.4.2

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_18" val="1"/>
<literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.4.2:0 %add_ln413_18 = add i32 %empty_33, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_18"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_18" val="1"/>
<literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.then204.4.2:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_18" val="1"/>
<literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0">
<![CDATA[
if.then204.4.2:2 %br_ln415 = br void %for.inc214.4.2

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc214.4.2:0 %empty_29 = phi i32 %add_ln413_18, void %if.then204.4.2, i32 %empty_33, void %for.inc214.4.1, i32 %empty_33, void %if.then197.4.2

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc214.4.2:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load_5 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load_5"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc214.4.2:2 %icmp_ln409_19 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_22_load, i13 4

]]></Node>
<StgValue><ssdm name="icmp_ln409_19"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc214.4.2:3 %and_ln408_19 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load_5, i1 %icmp_ln409_19

]]></Node>
<StgValue><ssdm name="and_ln408_19"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc214.4.2:4 %br_ln408 = br i1 %and_ln408_19, void %for.body188.5, void %if.then197.4.3

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="32">
<![CDATA[
if.then197.4.3:0 %p_14 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i8.i24.i32, i1 0, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_18_loc_0_load, i24 %packed_hashval_md_iidx_V_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_10_loc_0_load

]]></Node>
<StgValue><ssdm name="p_14"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.4.3:1 %tmp_32 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_19, i65 %p_14

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.4.3:2 %br_ln411 = br i1 %tmp_32, void %for.body188.5, void %if.then204.4.3

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_19" val="1"/>
<literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.4.3:0 %add_ln413_19 = add i32 %empty_32, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_19"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_19" val="1"/>
<literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.then204.4.3:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_19" val="1"/>
<literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0">
<![CDATA[
if.then204.4.3:2 %br_ln415 = br void %for.body188.5

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body188.5:0 %empty_28 = phi i32 %add_ln413_19, void %if.then204.4.3, i32 %empty_32, void %for.inc214.4.2, i32 %empty_32, void %if.then197.4.3

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.body188.5:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load_6 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load_6"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body188.5:2 %icmp_ln409_20 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_19_load, i13 5

]]></Node>
<StgValue><ssdm name="icmp_ln409_20"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body188.5:3 %and_ln408_20 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load_6, i1 %icmp_ln409_20

]]></Node>
<StgValue><ssdm name="and_ln408_20"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body188.5:4 %br_ln408 = br i1 %and_ln408_20, void %for.inc214.5, void %if.then197.5

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="57" op_0_bw="57" op_1_bw="1" op_2_bw="24" op_3_bw="32">
<![CDATA[
if.then197.5:0 %tmp_33 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i1.i24.i32, i1 0, i24 %packed_hashval_md_iidx_V_3_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_7_loc_0_load

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="65" op_0_bw="57">
<![CDATA[
if.then197.5:1 %zext_ln146_11 = zext i57 %tmp_33

]]></Node>
<StgValue><ssdm name="zext_ln146_11"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.5:2 %tmp_34 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_20, i65 %zext_ln146_11

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.5:3 %br_ln411 = br i1 %tmp_34, void %for.inc214.5, void %if.then204.5

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_20" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.5:0 %add_ln413_20 = add i32 %empty_31, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_20"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_20" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
if.then204.5:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_20" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
if.then204.5:2 %br_ln415 = br void %for.inc214.5

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc214.5:0 %empty_27 = phi i32 %add_ln413_20, void %if.then204.5, i32 %empty_31, void %for.body188.5, i32 %empty_31, void %if.then197.5

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc214.5:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load_6 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load_6"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc214.5:2 %icmp_ln409_21 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_20_load, i13 5

]]></Node>
<StgValue><ssdm name="icmp_ln409_21"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc214.5:3 %and_ln408_21 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load_6, i1 %icmp_ln409_21

]]></Node>
<StgValue><ssdm name="and_ln408_21"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc214.5:4 %br_ln408 = br i1 %and_ln408_21, void %for.inc214.5.1, void %if.then197.5.1

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="32">
<![CDATA[
if.then197.5.1:0 %p_15 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i8.i24.i32, i1 0, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_16_loc_0_load, i24 %packed_hashval_md_iidx_V_2_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_8_loc_0_load

]]></Node>
<StgValue><ssdm name="p_15"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.5.1:1 %tmp_35 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_21, i65 %p_15

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.5.1:2 %br_ln411 = br i1 %tmp_35, void %for.inc214.5.1, void %if.then204.5.1

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_21" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.5.1:0 %add_ln413_21 = add i32 %empty_30, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_21"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_21" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
if.then204.5.1:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_21" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
if.then204.5.1:2 %br_ln415 = br void %for.inc214.5.1

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc214.5.1:0 %empty_26 = phi i32 %add_ln413_21, void %if.then204.5.1, i32 %empty_30, void %for.inc214.5, i32 %empty_30, void %if.then197.5.1

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc214.5.1:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load_6 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load_6"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc214.5.1:2 %icmp_ln409_22 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_21_load, i13 5

]]></Node>
<StgValue><ssdm name="icmp_ln409_22"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc214.5.1:3 %and_ln408_22 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load_6, i1 %icmp_ln409_22

]]></Node>
<StgValue><ssdm name="and_ln408_22"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc214.5.1:4 %br_ln408 = br i1 %and_ln408_22, void %for.inc214.5.2, void %if.then197.5.2

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="32">
<![CDATA[
if.then197.5.2:0 %p_16 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i8.i24.i32, i1 0, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_17_loc_0_load, i24 %packed_hashval_md_iidx_V_1_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_9_loc_0_load

]]></Node>
<StgValue><ssdm name="p_16"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.5.2:1 %tmp_36 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_22, i65 %p_16

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.5.2:2 %br_ln411 = br i1 %tmp_36, void %for.inc214.5.2, void %if.then204.5.2

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_22" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.5.2:0 %add_ln413_22 = add i32 %empty_29, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_22"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_22" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
if.then204.5.2:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_22" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0">
<![CDATA[
if.then204.5.2:2 %br_ln415 = br void %for.inc214.5.2

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc214.5.2:0 %empty_25 = phi i32 %add_ln413_22, void %if.then204.5.2, i32 %empty_29, void %for.inc214.5.1, i32 %empty_29, void %if.then197.5.2

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc214.5.2:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load_6 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load_6"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc214.5.2:2 %icmp_ln409_23 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_22_load, i13 5

]]></Node>
<StgValue><ssdm name="icmp_ln409_23"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc214.5.2:3 %and_ln408_23 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load_6, i1 %icmp_ln409_23

]]></Node>
<StgValue><ssdm name="and_ln408_23"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc214.5.2:4 %br_ln408 = br i1 %and_ln408_23, void %for.body188.6, void %if.then197.5.3

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="32">
<![CDATA[
if.then197.5.3:0 %p_17 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i8.i24.i32, i1 0, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_18_loc_0_load, i24 %packed_hashval_md_iidx_V_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_10_loc_0_load

]]></Node>
<StgValue><ssdm name="p_17"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.5.3:1 %tmp_37 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_23, i65 %p_17

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.5.3:2 %br_ln411 = br i1 %tmp_37, void %for.body188.6, void %if.then204.5.3

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_23" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.5.3:0 %add_ln413_23 = add i32 %empty_28, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_23"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_23" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
if.then204.5.3:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_23" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0">
<![CDATA[
if.then204.5.3:2 %br_ln415 = br void %for.body188.6

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body188.6:0 %empty_24 = phi i32 %add_ln413_23, void %if.then204.5.3, i32 %empty_28, void %for.inc214.5.2, i32 %empty_28, void %if.then197.5.3

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.body188.6:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load_7 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load_7"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body188.6:2 %icmp_ln409_24 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_19_load, i13 6

]]></Node>
<StgValue><ssdm name="icmp_ln409_24"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body188.6:3 %and_ln408_24 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load_7, i1 %icmp_ln409_24

]]></Node>
<StgValue><ssdm name="and_ln408_24"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body188.6:4 %br_ln408 = br i1 %and_ln408_24, void %for.inc214.6, void %if.then197.6

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="57" op_0_bw="57" op_1_bw="1" op_2_bw="24" op_3_bw="32">
<![CDATA[
if.then197.6:0 %tmp_38 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i1.i24.i32, i1 0, i24 %packed_hashval_md_iidx_V_3_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_7_loc_0_load

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="65" op_0_bw="57">
<![CDATA[
if.then197.6:1 %zext_ln146_12 = zext i57 %tmp_38

]]></Node>
<StgValue><ssdm name="zext_ln146_12"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.6:2 %tmp_39 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_24, i65 %zext_ln146_12

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.6:3 %br_ln411 = br i1 %tmp_39, void %for.inc214.6, void %if.then204.6

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_24" val="1"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.6:0 %add_ln413_24 = add i32 %empty_27, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_24"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_24" val="1"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
if.then204.6:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_24" val="1"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0">
<![CDATA[
if.then204.6:2 %br_ln415 = br void %for.inc214.6

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc214.6:0 %empty_23 = phi i32 %add_ln413_24, void %if.then204.6, i32 %empty_27, void %for.body188.6, i32 %empty_27, void %if.then197.6

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.inc214.6:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load_7 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load_7"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc214.6:2 %icmp_ln409_25 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_20_load, i13 6

]]></Node>
<StgValue><ssdm name="icmp_ln409_25"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc214.6:3 %and_ln408_25 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load_7, i1 %icmp_ln409_25

]]></Node>
<StgValue><ssdm name="and_ln408_25"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc214.6:4 %br_ln408 = br i1 %and_ln408_25, void %for.inc214.6.1, void %if.then197.6.1

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="32">
<![CDATA[
if.then197.6.1:0 %p_18 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i8.i24.i32, i1 0, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_16_loc_0_load, i24 %packed_hashval_md_iidx_V_2_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_8_loc_0_load

]]></Node>
<StgValue><ssdm name="p_18"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.6.1:1 %tmp_40 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_25, i65 %p_18

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.6.1:2 %br_ln411 = br i1 %tmp_40, void %for.inc214.6.1, void %if.then204.6.1

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_25" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.6.1:0 %add_ln413_25 = add i32 %empty_26, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_25"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_25" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
if.then204.6.1:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_25" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0">
<![CDATA[
if.then204.6.1:2 %br_ln415 = br void %for.inc214.6.1

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc214.6.1:0 %empty_22 = phi i32 %add_ln413_25, void %if.then204.6.1, i32 %empty_26, void %for.inc214.6, i32 %empty_26, void %if.then197.6.1

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.inc214.6.1:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load_7 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load_7"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc214.6.1:2 %icmp_ln409_26 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_21_load, i13 6

]]></Node>
<StgValue><ssdm name="icmp_ln409_26"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc214.6.1:3 %and_ln408_26 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load_7, i1 %icmp_ln409_26

]]></Node>
<StgValue><ssdm name="and_ln408_26"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc214.6.1:4 %br_ln408 = br i1 %and_ln408_26, void %for.inc214.6.2, void %if.then197.6.2

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="32">
<![CDATA[
if.then197.6.2:0 %p_19 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i8.i24.i32, i1 0, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_17_loc_0_load, i24 %packed_hashval_md_iidx_V_1_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_9_loc_0_load

]]></Node>
<StgValue><ssdm name="p_19"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.6.2:1 %tmp_41 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_26, i65 %p_19

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.6.2:2 %br_ln411 = br i1 %tmp_41, void %for.inc214.6.2, void %if.then204.6.2

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_26" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.6.2:0 %add_ln413_26 = add i32 %empty_25, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_26"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_26" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
if.then204.6.2:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_26" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0">
<![CDATA[
if.then204.6.2:2 %br_ln415 = br void %for.inc214.6.2

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc214.6.2:0 %empty_21 = phi i32 %add_ln413_26, void %if.then204.6.2, i32 %empty_25, void %for.inc214.6.1, i32 %empty_25, void %if.then197.6.2

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.inc214.6.2:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load_7 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load_7"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc214.6.2:2 %icmp_ln409_27 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_22_load, i13 6

]]></Node>
<StgValue><ssdm name="icmp_ln409_27"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc214.6.2:3 %and_ln408_27 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load_7, i1 %icmp_ln409_27

]]></Node>
<StgValue><ssdm name="and_ln408_27"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc214.6.2:4 %br_ln408 = br i1 %and_ln408_27, void %for.body188.7, void %if.then197.6.3

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="32">
<![CDATA[
if.then197.6.3:0 %p_20 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i8.i24.i32, i1 0, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_18_loc_0_load, i24 %packed_hashval_md_iidx_V_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_10_loc_0_load

]]></Node>
<StgValue><ssdm name="p_20"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.6.3:1 %tmp_42 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_27, i65 %p_20

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.6.3:2 %br_ln411 = br i1 %tmp_42, void %for.body188.7, void %if.then204.6.3

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_27" val="1"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.6.3:0 %add_ln413_27 = add i32 %empty_24, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_27"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_27" val="1"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
if.then204.6.3:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_27" val="1"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0">
<![CDATA[
if.then204.6.3:2 %br_ln415 = br void %for.body188.7

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body188.7:0 %empty_20 = phi i32 %add_ln413_27, void %if.then204.6.3, i32 %empty_24, void %for.inc214.6.2, i32 %empty_24, void %if.then197.6.3

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.body188.7:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load_8 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load_8"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body188.7:2 %icmp_ln409_28 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_19_load, i13 7

]]></Node>
<StgValue><ssdm name="icmp_ln409_28"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body188.7:3 %and_ln408_28 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_load_8, i1 %icmp_ln409_28

]]></Node>
<StgValue><ssdm name="and_ln408_28"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body188.7:4 %br_ln408 = br i1 %and_ln408_28, void %for.inc214.7, void %if.then197.7

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="57" op_0_bw="57" op_1_bw="1" op_2_bw="24" op_3_bw="32">
<![CDATA[
if.then197.7:0 %tmp_43 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i1.i24.i32, i1 0, i24 %packed_hashval_md_iidx_V_3_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_7_loc_0_load

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="65" op_0_bw="57">
<![CDATA[
if.then197.7:1 %zext_ln146_13 = zext i57 %tmp_43

]]></Node>
<StgValue><ssdm name="zext_ln146_13"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.7:2 %tmp_44 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_28, i65 %zext_ln146_13

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.7:3 %br_ln411 = br i1 %tmp_44, void %for.inc214.7, void %if.then204.7

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_28" val="1"/>
<literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.7:0 %add_ln413_28 = add i32 %empty_23, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_28"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_28" val="1"/>
<literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
if.then204.7:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_28" val="1"/>
<literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0">
<![CDATA[
if.then204.7:2 %br_ln415 = br void %for.inc214.7

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc214.7:0 %empty_19 = phi i32 %add_ln413_28, void %if.then204.7, i32 %empty_23, void %for.body188.7, i32 %empty_23, void %if.then197.7

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc214.7:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load_8 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load_8"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc214.7:2 %icmp_ln409_29 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_20_load, i13 7

]]></Node>
<StgValue><ssdm name="icmp_ln409_29"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc214.7:3 %and_ln408_29 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4_load_8, i1 %icmp_ln409_29

]]></Node>
<StgValue><ssdm name="and_ln408_29"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc214.7:4 %br_ln408 = br i1 %and_ln408_29, void %for.inc214.7.1, void %if.then197.7.1

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="32">
<![CDATA[
if.then197.7.1:0 %p_21 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i8.i24.i32, i1 0, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_16_loc_0_load, i24 %packed_hashval_md_iidx_V_2_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_8_loc_0_load

]]></Node>
<StgValue><ssdm name="p_21"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.7.1:1 %tmp_45 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_29, i65 %p_21

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.7.1:2 %br_ln411 = br i1 %tmp_45, void %for.inc214.7.1, void %if.then204.7.1

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_29" val="1"/>
<literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.7.1:0 %add_ln413_29 = add i32 %empty_22, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_29"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_29" val="1"/>
<literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
if.then204.7.1:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_4

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_29" val="1"/>
<literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0">
<![CDATA[
if.then204.7.1:2 %br_ln415 = br void %for.inc214.7.1

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc214.7.1:0 %empty_18 = phi i32 %add_ln413_29, void %if.then204.7.1, i32 %empty_22, void %for.inc214.7, i32 %empty_22, void %if.then197.7.1

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc214.7.1:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load_8 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load_8"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc214.7.1:2 %icmp_ln409_30 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_21_load, i13 7

]]></Node>
<StgValue><ssdm name="icmp_ln409_30"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc214.7.1:3 %and_ln408_30 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5_load_8, i1 %icmp_ln409_30

]]></Node>
<StgValue><ssdm name="and_ln408_30"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc214.7.1:4 %br_ln408 = br i1 %and_ln408_30, void %for.inc214.7.2, void %if.then197.7.2

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="32">
<![CDATA[
if.then197.7.2:0 %p_22 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i8.i24.i32, i1 0, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_17_loc_0_load, i24 %packed_hashval_md_iidx_V_1_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_9_loc_0_load

]]></Node>
<StgValue><ssdm name="p_22"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.7.2:1 %tmp_46 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_30, i65 %p_22

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.7.2:2 %br_ln411 = br i1 %tmp_46, void %for.inc214.7.2, void %if.then204.7.2

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_30" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.7.2:0 %add_ln413_30 = add i32 %empty_21, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_30"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_30" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
if.then204.7.2:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_5

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_30" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0">
<![CDATA[
if.then204.7.2:2 %br_ln415 = br void %for.inc214.7.2

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc214.7.2:0 %empty_17 = phi i32 %add_ln413_30, void %if.then204.7.2, i32 %empty_21, void %for.inc214.7.1, i32 %empty_21, void %if.then197.7.2

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc214.7.2:1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load_8 = load i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6

]]></Node>
<StgValue><ssdm name="bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load_8"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc214.7.2:2 %icmp_ln409_31 = icmp_eq  i13 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_22_load, i13 7

]]></Node>
<StgValue><ssdm name="icmp_ln409_31"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc214.7.2:3 %and_ln408_31 = and i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6_load_8, i1 %icmp_ln409_31

]]></Node>
<StgValue><ssdm name="and_ln408_31"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc214.7.2:4 %br_ln408 = br i1 %and_ln408_31, void %for.inc214.7.3, void %if.then197.7.3

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="32">
<![CDATA[
if.then197.7.3:0 %p_0 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i8.i24.i32, i1 0, i8 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_18_loc_0_load, i24 %packed_hashval_md_iidx_V_load, i32 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_10_loc_0_load

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then197.7.3:1 %tmp_47 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %arb_stream_31, i65 %p_0

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then197.7.3:2 %br_ln411 = br i1 %tmp_47, void %for.inc214.7.3, void %if.then204.7.3

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_31" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then204.7.3:0 %add_ln413_31 = add i32 %empty_20, i32 1

]]></Node>
<StgValue><ssdm name="add_ln413_31"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_31" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
if.then204.7.3:1 %store_ln414 = store i1 0, i1 %bloom_arb_forwarder_int_int_istream_ap_uint_32_4_ostream_PACKED_HASH_DTYPE_32_xbar_6

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
<literal name="and_ln408_31" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0">
<![CDATA[
if.then204.7.3:2 %br_ln415 = br void %for.inc214.7.3

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc214.7.3:0 %empty_16 = phi i32 %add_ln413_31, void %if.then204.7.3, i32 %empty_20, void %for.inc214.7.2, i32 %empty_20, void %if.then197.7.3

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214.7.3:1 %store_ln360 = store i32 %empty_16, i32 %empty_15

]]></Node>
<StgValue><ssdm name="store_ln360"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214.7.3:2 %store_ln360 = store i32 %empty_17, i32 %empty_14

]]></Node>
<StgValue><ssdm name="store_ln360"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214.7.3:3 %store_ln360 = store i32 %empty_18, i32 %empty_13

]]></Node>
<StgValue><ssdm name="store_ln360"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214.7.3:4 %store_ln360 = store i32 %empty_19, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln360"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214.7.3:5 %store_ln360 = store i32 %total_num_reads_8, i32 %total_num_reads

]]></Node>
<StgValue><ssdm name="store_ln360"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0">
<![CDATA[
for.inc214.7.3:6 %br_ln360 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln360"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln360_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0">
<![CDATA[
while.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
