
---------- Begin Simulation Statistics ----------
final_tick                                59529118500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 343130                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698456                       # Number of bytes of host memory used
host_op_rate                                   395110                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   547.22                       # Real time elapsed on the host
host_tick_rate                              108784114                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   187768336                       # Number of instructions simulated
sim_ops                                     216213072                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.059529                       # Number of seconds simulated
sim_ticks                                 59529118500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  89103976                       # number of cc regfile reads
system.cpu.cc_regfile_writes                185144539                       # number of cc regfile writes
system.cpu.committedInsts                   187768336                       # Number of Instructions Simulated
system.cpu.committedOps                     216213072                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.634070                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.634070                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     39578                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    22764                       # number of floating regfile writes
system.cpu.idleCycles                          135823                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                71214                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  9457713                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.876701                       # Inst execution rate
system.cpu.iew.exec_refs                     53553231                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5377169                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1351310                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              48328854                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                410                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5442438                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           225871134                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              48176062                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            151561                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             223436674                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6564                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 70103                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  70000                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 79583                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            162                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        22151                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          49063                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 393759056                       # num instructions consuming a value
system.cpu.iew.wb_count                     223356233                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.516618                       # average fanout of values written-back
system.cpu.iew.wb_producers                 203423137                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.876025                       # insts written-back per cycle
system.cpu.iew.wb_sent                      223380286                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                413609367                       # number of integer regfile reads
system.cpu.int_regfile_writes               208517101                       # number of integer regfile writes
system.cpu.ipc                               1.577113                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.577113                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             14109      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             169891256     75.98%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   80      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3090      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2469      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 924      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1500      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4893      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4277      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2618      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                767      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              34      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             18      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             48249575     21.58%     97.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5396163      2.41%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           10154      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6302      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              223588235                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   46451                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               82837                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        31204                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              80742                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    32400642                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.144912                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                25941871     80.07%     80.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     19      0.00%     80.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     823      0.00%     80.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2130      0.01%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   866      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     16      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1037      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    321      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    63      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   17      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 6      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                8      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                6100104     18.83%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                346517      1.07%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2543      0.01%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             4301      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              255928317                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          598476897                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    223325029                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         235448604                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  225870602                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 223588235                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 532                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         9658055                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             60207                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             76                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6744738                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     118922415                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.880119                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.721063                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            41610301     34.99%     34.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13888564     11.68%     46.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            15105460     12.70%     59.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            24361971     20.49%     79.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            13655590     11.48%     91.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            10022862      8.43%     99.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              277515      0.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 138      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  14      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       118922415                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.877974                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1011568                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2242                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             48328854                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5442438                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               348497104                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    324                       # number of misc regfile writes
system.cpu.numCycles                        119058238                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1501                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    96                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       706888                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1415304                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 9826912                       # Number of BP lookups
system.cpu.branchPred.condPredicted           7630639                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             70413                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2182974                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2178984                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.817222                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1064881                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1065419                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1060473                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4946                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          856                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         9475980                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             456                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             69496                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    117695655                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.837052                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.984227                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        70268814     59.70%     59.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        14387355     12.22%     71.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         5478754      4.66%     76.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2696352      2.29%     78.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1360736      1.16%     80.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2856937      2.43%     82.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1012245      0.86%     83.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           97642      0.08%     83.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        19536820     16.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    117695655                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            187768336                       # Number of instructions committed
system.cpu.commit.opsCommitted              216213072                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    51326183                       # Number of memory references committed
system.cpu.commit.loads                      46185671                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          88                       # Number of memory barriers committed
system.cpu.commit.branches                    9105953                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      21756                       # Number of committed floating point instructions.
system.cpu.commit.integer                   216198508                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1002250                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         5576      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    164867399     76.25%     76.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           39      0.00%     76.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2882      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          956      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          576      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1278      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2416      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2804      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2296      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          661      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     46180702     21.36%     97.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      5135294      2.38%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4969      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         5218      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    216213072                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      19536820                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     50696748                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50696748                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50696748                       # number of overall hits
system.cpu.dcache.overall_hits::total        50696748                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       726360                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         726360                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       726360                       # number of overall misses
system.cpu.dcache.overall_misses::total        726360                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  37613153444                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37613153444                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  37613153444                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37613153444                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     51423108                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51423108                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     51423108                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51423108                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014125                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014125                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014125                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014125                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51783.073743                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51783.073743                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51783.073743                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51783.073743                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       117423                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1526                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    76.948231                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       704839                       # number of writebacks
system.cpu.dcache.writebacks::total            704839                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        20492                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20492                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        20492                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20492                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       705868                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       705868                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       705868                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       705868                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  36006506944                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  36006506944                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  36006506944                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36006506944                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013727                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013727                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013727                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013727                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51010.255379                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51010.255379                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51010.255379                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51010.255379                       # average overall mshr miss latency
system.cpu.dcache.replacements                 704839                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     45563728                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        45563728                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       718861                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        718861                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  37157155000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  37157155000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     46282589                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     46282589                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015532                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015532                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51688.928736                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51688.928736                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        20484                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        20484                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       698377                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       698377                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35558533000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35558533000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50915.956568                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50915.956568                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      5133020                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5133020                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         7499                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7499                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    455998444                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    455998444                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      5140519                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5140519                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001459                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001459                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60807.900253                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60807.900253                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         7491                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7491                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    447973944                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    447973944                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001457                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001457                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59801.621145                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59801.621145                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  59529118500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.921836                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51402627                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            705863                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             72.822385                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.921836                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998947                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998947                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          644                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         103552079                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        103552079                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59529118500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  4850479                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              67273039                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  40624750                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               6104147                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  70000                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2096240                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1638                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              226632647                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                362642                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    48157407                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5377177                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2248                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          4485                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59529118500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  59529118500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59529118500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             156997                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      198397058                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     9826912                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4304338                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     118685993                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  143142                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  743                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6843                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          235                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  53206238                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2012                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          118922415                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.927415                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.280010                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 64440699     54.19%     54.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2759923      2.32%     56.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1788300      1.50%     58.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 10961434      9.22%     67.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 13051624     10.97%     78.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 19944852     16.77%     94.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3849717      3.24%     98.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2043906      1.72%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                    81960      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            118922415                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.082539                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.666387                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     53202794                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         53202794                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     53202794                       # number of overall hits
system.cpu.icache.overall_hits::total        53202794                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3443                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3443                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3443                       # number of overall misses
system.cpu.icache.overall_misses::total          3443                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    208830999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    208830999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    208830999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    208830999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     53206237                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     53206237                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     53206237                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     53206237                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000065                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000065                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000065                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000065                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60653.790009                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60653.790009                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60653.790009                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60653.790009                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         1149                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   143.625000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2041                       # number of writebacks
system.cpu.icache.writebacks::total              2041                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          887                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          887                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          887                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          887                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2556                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2556                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2556                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2556                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    165053499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    165053499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    165053499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    165053499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64574.921362                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64574.921362                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64574.921362                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64574.921362                       # average overall mshr miss latency
system.cpu.icache.replacements                   2041                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     53202794                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        53202794                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3443                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3443                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    208830999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    208830999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     53206237                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     53206237                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000065                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000065                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60653.790009                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60653.790009                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          887                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          887                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2556                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2556                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    165053499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    165053499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64574.921362                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64574.921362                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  59529118500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.701275                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            53205350                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2556                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20815.864632                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.701275                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997463                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997463                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          259                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         106415030                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        106415030                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59529118500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    53207086                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1189                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59529118500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  59529118500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59529118500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1873411                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 2143183                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   28                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 162                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 301926                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    7                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1486                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  59529118500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  70000                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  8116084                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                60071524                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7624                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  43439736                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               7217447                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              226030940                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                133738                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  8833                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1580958                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                 743902                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents         3468271                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           399097695                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   581235997                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                418938450                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     77736                       # Number of floating rename lookups
system.cpu.rename.committedMaps             382493241                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 16604445                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     385                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 348                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  17792321                       # count of insts added to the skid buffer
system.cpu.rob.reads                        323843233                       # The number of ROB reads
system.cpu.rob.writes                       452605164                       # The number of ROB writes
system.cpu.thread_0.numInsts                187768336                       # Number of Instructions committed
system.cpu.thread_0.numOps                  216213072                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples    590927.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2429.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    366471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000036343250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34743                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34743                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1403952                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             557822                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      708411                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     706878                       # Number of write requests accepted
system.mem_ctrls.readBursts                    708411                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   706878                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 339511                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                115951                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.38                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                708411                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               706878                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  348042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   20063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  35832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  36868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  37177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  36469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  36394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  36300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  36738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  35647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  35156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  34891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  34782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        34743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      10.617937                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     10.362866                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.787079                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          34725     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            14      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34743                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.008002                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.953815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.392615                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21141     60.85%     60.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1376      3.96%     64.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5609     16.14%     80.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4554     13.11%     94.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1641      4.72%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              357      1.03%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               48      0.14%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34743                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                21728704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                45338304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             45240192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    761.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    759.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   59529113000                       # Total gap between requests
system.mem_ctrls.avgGap                      42061.45                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       155456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     23454144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     37818176                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2611427.884657825343                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 393994478.517265498638                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 635288694.893071532249                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2548                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       705863                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       706878                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     85954250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  17005196250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1454977964000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     33734.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24091.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2058315.53                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       163072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     45175232                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      45338304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       163072                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       163072                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      5984640                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      5984640                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2548                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       705863                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         708411                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        93510                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         93510                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2739365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    758876213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        761615578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2739365                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2739365                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    100532985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       100532985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    100532985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2739365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    758876213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       862148563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               368900                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              590909                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4779                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4811                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4550                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         4573                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        76690                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       226767                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         4666                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         4509                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         4642                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         4659                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         4802                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         4594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         4794                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         4693                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4432                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4518                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4442                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4693                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       120924                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       405431                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         4599                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         4477                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         4593                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         4780                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4762                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4580                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4547                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4729                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             10174275500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1844500000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        17091150500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                27580.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           46330.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              138469                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             510236                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            37.54                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           86.35                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       311095                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   197.454180                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   136.757326                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   186.396155                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       141793     45.58%     45.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        79207     25.46%     71.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        31142     10.01%     81.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        22730      7.31%     88.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        22911      7.36%     95.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         8694      2.79%     98.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3033      0.97%     99.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          655      0.21%     99.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          930      0.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       311095                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              23609600                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           37818176                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              396.605906                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              635.288695                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.06                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               4.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  59529118500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2143485120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1139274180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     2367995280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    2891055240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4698922800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  26841644850                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    255691200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   40338068670                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   677.619116                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    188539000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1987700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  57352879500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        77797440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        41331345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      265950720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     193489740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4698922800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  24200075610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   2480170560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   31957738215                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   536.842121                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   6243783250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1987700000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  51297635250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  59529118500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             700931                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        93510                       # Transaction distribution
system.membus.trans_dist::WritebackClean       613370                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7488                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7488                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2556                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        698375                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         7145                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         7145                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port      2116570                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total      2116570                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2123715                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       293696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       293696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port     90284928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total     90284928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                90578624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                8                       # Total snoops (count)
system.membus.snoopTraffic                        512                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            708424                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000027                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005179                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  708405    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      19      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              708424                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  59529118500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          4386977500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13593000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         3719623000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
