0.7
2020.2
Apr 18 2022
15:53:03
/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/AESL_axi_slave_control.v,1695482812,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/csv_file_dump.svh,1695482812,verilog,,,,,,,,,,,,
/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/dataflow_monitor.sv,1695482812,systemVerilog,/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/nodf_module_interface.svh,,/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/dump_file_agent.svh;/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/csv_file_dump.svh;/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/sample_agent.svh;/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/sample_manager.svh;/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/nodf_module_interface.svh;/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/nodf_module_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/dump_file_agent.svh,1695482812,verilog,,,,,,,,,,,,
/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/fifo_para.vh,1695482812,verilog,,,,,,,,,,,,
/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/multip_2num.autotb.v,1695482812,systemVerilog,,,/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/fifo_para.vh,apatb_multip_2num_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/multip_2num.v,1695482784,systemVerilog,,,,multip_2num,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/multip_2num_control_s_axi.v,1695482785,systemVerilog,,,,multip_2num_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/multip_2num_mul_32s_32s_32_2_1.v,1695482784,systemVerilog,,,,multip_2num_mul_32s_32s_32_2_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/nodf_module_interface.svh,1695482812,verilog,,,,nodf_module_intf,,,,,,,,
/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/nodf_module_monitor.svh,1695482812,verilog,,,,,,,,,,,,
/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/sample_agent.svh,1695482812,verilog,,,,,,,,,,,,
/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/sample_manager.svh,1695482812,verilog,,,,,,,,,,,,
