[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  13128       tick       3016568       1302904       1249961       3016568 
      2  13128       tick       5289025       2408163       2388482       5289025 
      3  13128       tick       5236350       2388194       2369883       5236350 
      4  13128       tick       5239936       2386950       2361101       5239936 
      5  13128       tick       5244859       2388290       2372559       5244859 
      6  13128       tick       5243157       2388833       2367802       5243157 
      7  13128       tick       5238211       2388755       2370937       5238211 
      8  13128       tick       5240967       2389739       2373562       5240967 
      9  13128       tick       5245977       2388748       2371065       5245977 
     10  13128       tick       5238331       2388176       2365601       5238331 
     11  13128       tick       5245986       2389667       2371343       5245986 
     12  13128       tick       5240240       2388270       2371469       5240240 
     13  13128       tick       5241765       2388318       2371261       5241765 
     14  13128       tick       5236010       2387951       2368774       5236010 
     15  13128       tick       5241859       2389114       2373509       5241859 
     16  13128       tick       5236904       2388025       2368226       5236904 
     17  13128       tick       5242717       2388703       2370518       5242717 
     18  13128       tick       5243226       2389537       2373799       5243226 
     19  13128       tick       5245926       2389164       2370825       5245926 
     20  13128       exit       1707198        777027        767460       1707198 
