#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x11ce0a8b0 .scope module, "tb_MIPS_Processor" "tb_MIPS_Processor" 2 1;
 .timescale 0 0;
v0x600000c4def0_0 .var "clk", 0 0;
v0x600000c4df80_0 .var "reset", 0 0;
S_0x11ce0aa20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 35, 2 35 0, S_0x11ce0a8b0;
 .timescale 0 0;
v0x600000c46880_0 .var/i "i", 31 0;
S_0x11ce06090 .scope module, "uut" "MIPS_Processor" 2 6, 3 1 0, S_0x11ce0a8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x600000c437b0_0 .net "ALUControl", 3 0, v0x600000c46c70_0;  1 drivers
v0x600000c43840_0 .net "ALUOp", 1 0, v0x600000c46e20_0;  1 drivers
v0x600000c438d0_0 .net "ALUSrc", 0 0, v0x600000c46eb0_0;  1 drivers
v0x600000c43960_0 .net "Branch", 0 0, v0x600000c46f40_0;  1 drivers
v0x600000c439f0_0 .net "EX_MEM_Branch", 0 0, v0x600000c47960_0;  1 drivers
v0x600000c43a80_0 .net "EX_MEM_MemRead", 0 0, v0x600000c47a80_0;  1 drivers
v0x600000c43b10_0 .net "EX_MEM_MemToReg", 0 0, v0x600000c47ba0_0;  1 drivers
v0x600000c43ba0_0 .net "EX_MEM_MemWrite", 0 0, v0x600000c47cc0_0;  1 drivers
v0x600000c43c30_0 .net "EX_MEM_RegWrite", 0 0, v0x600000c47de0_0;  1 drivers
v0x600000c43cc0_0 .net "EX_MEM_alu_result", 31 0, v0x600000c40090_0;  1 drivers
v0x600000c43d50_0 .net "EX_MEM_branch_target", 31 0, v0x600000c401b0_0;  1 drivers
v0x600000c43de0_0 .net "EX_MEM_read_data2", 31 0, v0x600000c40360_0;  1 drivers
v0x600000c43e70_0 .net "EX_MEM_write_reg", 4 0, v0x600000c40510_0;  1 drivers
v0x600000c43f00_0 .net "ID_EX_ALUOp", 1 0, v0x600000c40630_0;  1 drivers
v0x600000c4c000_0 .net "ID_EX_ALUSrc", 0 0, v0x600000c40750_0;  1 drivers
v0x600000c4c090_0 .net "ID_EX_Branch", 0 0, v0x600000c40870_0;  1 drivers
v0x600000c4c120_0 .net "ID_EX_MemRead", 0 0, v0x600000c40990_0;  1 drivers
v0x600000c4c1b0_0 .net "ID_EX_MemToReg", 0 0, v0x600000c40ab0_0;  1 drivers
v0x600000c4c240_0 .net "ID_EX_MemWrite", 0 0, v0x600000c40bd0_0;  1 drivers
v0x600000c4c2d0_0 .net "ID_EX_RegDst", 0 0, v0x600000c40cf0_0;  1 drivers
v0x600000c4c360_0 .net "ID_EX_RegWrite", 0 0, v0x600000c40e10_0;  1 drivers
v0x600000c4c3f0_0 .net "ID_EX_funct", 5 0, v0x600000c40fc0_0;  1 drivers
v0x600000c4c480_0 .net "ID_EX_pc", 31 0, v0x600000c410e0_0;  1 drivers
v0x600000c4c510_0 .net "ID_EX_rd", 4 0, v0x600000c41200_0;  1 drivers
v0x600000c4c5a0_0 .net "ID_EX_read_data1", 31 0, v0x600000c41320_0;  1 drivers
v0x600000c4c630_0 .net "ID_EX_read_data2", 31 0, v0x600000c41440_0;  1 drivers
v0x600000c4c6c0_0 .net "ID_EX_rs", 4 0, v0x600000c415f0_0;  1 drivers
v0x600000c4c750_0 .net "ID_EX_rt", 4 0, v0x600000c41710_0;  1 drivers
v0x600000c4c7e0_0 .net "ID_EX_sign_ext_imm", 31 0, v0x600000c41830_0;  1 drivers
v0x600000c4c870_0 .net "IF_ID_instr", 31 0, v0x600000c41a70_0;  1 drivers
v0x600000c4c900_0 .net "IF_ID_pc", 31 0, v0x600000c41b90_0;  1 drivers
v0x600000c4c990_0 .net "IF_instruction", 31 0, L_0x600001540930;  1 drivers
v0x600000c4ca20_0 .net "IF_pc_plus4", 31 0, L_0x600000f44640;  1 drivers
v0x600000c4cab0_0 .net "Jump", 0 0, v0x600000c46fd0_0;  1 drivers
v0x600000c4cb40_0 .net "MEM_WB_MemToReg", 0 0, v0x600000c420a0_0;  1 drivers
v0x600000c4cbd0_0 .net "MEM_WB_RegWrite", 0 0, v0x600000c421c0_0;  1 drivers
v0x600000c4cc60_0 .net "MEM_WB_alu_result", 31 0, v0x600000c422e0_0;  1 drivers
v0x600000c4ccf0_0 .net "MEM_WB_read_data", 31 0, v0x600000c42490_0;  1 drivers
v0x600000c4cd80_0 .net "MEM_WB_result", 31 0, L_0x600000f455e0;  1 drivers
v0x600000c4ce10_0 .net "MEM_WB_write_reg", 4 0, v0x600000c42640_0;  1 drivers
v0x600000c4cea0_0 .net "MemRead", 0 0, v0x600000c47060_0;  1 drivers
v0x600000c4cf30_0 .net "MemToReg", 0 0, v0x600000c470f0_0;  1 drivers
v0x600000c4cfc0_0 .net "MemWrite", 0 0, v0x600000c47180_0;  1 drivers
v0x600000c4d050_0 .var "PC", 31 0;
v0x600000c4d0e0_0 .net "RegDst", 0 0, v0x600000c47210_0;  1 drivers
v0x600000c4d170_0 .net "RegWrite", 0 0, v0x600000c472a0_0;  1 drivers
L_0x120088010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600000c4d200_0 .net/2u *"_ivl_0", 31 0, L_0x120088010;  1 drivers
v0x600000c4d290_0 .net *"_ivl_17", 0 0, L_0x600000f448c0;  1 drivers
v0x600000c4d320_0 .net *"_ivl_18", 15 0, L_0x600000f44960;  1 drivers
v0x600000c4d3b0_0 .net *"_ivl_26", 31 0, L_0x600000f454a0;  1 drivers
v0x600000c4d440_0 .net *"_ivl_28", 29 0, L_0x600000f45400;  1 drivers
L_0x120088250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000c4d4d0_0 .net *"_ivl_30", 1 0, L_0x120088250;  1 drivers
v0x600000c4d560_0 .net "alu_operand2", 31 0, L_0x600000f45220;  1 drivers
v0x600000c4d5f0_0 .net "alu_result", 31 0, v0x600000c46ac0_0;  1 drivers
v0x600000c4d680_0 .net "alu_zero", 0 0, L_0x600000f452c0;  1 drivers
v0x600000c4d710_0 .net "branch_target", 31 0, L_0x600000f45540;  1 drivers
v0x600000c4d7a0_0 .net "clk", 0 0, v0x600000c4def0_0;  1 drivers
v0x600000c4d830_0 .net "dmem_read_data", 31 0, v0x600000c477b0_0;  1 drivers
v0x600000c4d8c0_0 .net "ex_write_reg", 4 0, L_0x600000f45360;  1 drivers
v0x600000c4d950_0 .net "funct", 5 0, L_0x600000f44780;  1 drivers
v0x600000c4d9e0_0 .net "immediate", 15 0, L_0x600000f44820;  1 drivers
v0x600000c4da70_0 .net "opcode", 5 0, L_0x600000f44000;  1 drivers
v0x600000c4db00_0 .net "rd", 4 0, L_0x600000f446e0;  1 drivers
v0x600000c4db90_0 .net "reg_read_data1", 31 0, L_0x600000f44dc0;  1 drivers
v0x600000c4dc20_0 .net "reg_read_data2", 31 0, L_0x600000f45180;  1 drivers
v0x600000c4dcb0_0 .net "reset", 0 0, v0x600000c4df80_0;  1 drivers
v0x600000c4dd40_0 .net "rs", 4 0, L_0x600000f441e0;  1 drivers
v0x600000c4ddd0_0 .net "rt", 4 0, L_0x600000f443c0;  1 drivers
v0x600000c4de60_0 .net "sign_ext_imm", 31 0, L_0x600000f44a00;  1 drivers
L_0x600000f44640 .arith/sum 32, v0x600000c4d050_0, L_0x120088010;
L_0x600000f44000 .part v0x600000c41a70_0, 26, 6;
L_0x600000f441e0 .part v0x600000c41a70_0, 21, 5;
L_0x600000f443c0 .part v0x600000c41a70_0, 16, 5;
L_0x600000f446e0 .part v0x600000c41a70_0, 11, 5;
L_0x600000f44780 .part v0x600000c41a70_0, 0, 6;
L_0x600000f44820 .part v0x600000c41a70_0, 0, 16;
L_0x600000f448c0 .part L_0x600000f44820, 15, 1;
LS_0x600000f44960_0_0 .concat [ 1 1 1 1], L_0x600000f448c0, L_0x600000f448c0, L_0x600000f448c0, L_0x600000f448c0;
LS_0x600000f44960_0_4 .concat [ 1 1 1 1], L_0x600000f448c0, L_0x600000f448c0, L_0x600000f448c0, L_0x600000f448c0;
LS_0x600000f44960_0_8 .concat [ 1 1 1 1], L_0x600000f448c0, L_0x600000f448c0, L_0x600000f448c0, L_0x600000f448c0;
LS_0x600000f44960_0_12 .concat [ 1 1 1 1], L_0x600000f448c0, L_0x600000f448c0, L_0x600000f448c0, L_0x600000f448c0;
L_0x600000f44960 .concat [ 4 4 4 4], LS_0x600000f44960_0_0, LS_0x600000f44960_0_4, LS_0x600000f44960_0_8, LS_0x600000f44960_0_12;
L_0x600000f44a00 .concat [ 16 16 0 0], L_0x600000f44820, L_0x600000f44960;
L_0x600000f45220 .functor MUXZ 32, v0x600000c41440_0, v0x600000c41830_0, v0x600000c40750_0, C4<>;
L_0x600000f45360 .functor MUXZ 5, v0x600000c41710_0, v0x600000c41200_0, v0x600000c40cf0_0, C4<>;
L_0x600000f45400 .part v0x600000c41830_0, 0, 30;
L_0x600000f454a0 .concat [ 2 30 0 0], L_0x120088250, L_0x600000f45400;
L_0x600000f45540 .arith/sum 32, v0x600000c410e0_0, L_0x600000f454a0;
L_0x600000f455e0 .functor MUXZ 32, v0x600000c422e0_0, v0x600000c42490_0, v0x600000c420a0_0, C4<>;
S_0x11ce06200 .scope module, "alu" "ALU" 3 129, 4 1 0, S_0x11ce06090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v0x600000c46910_0 .net "A", 31 0, v0x600000c41320_0;  alias, 1 drivers
v0x600000c469a0_0 .net "ALUControl", 3 0, v0x600000c46c70_0;  alias, 1 drivers
v0x600000c46a30_0 .net "B", 31 0, L_0x600000f45220;  alias, 1 drivers
v0x600000c46ac0_0 .var "Result", 31 0;
v0x600000c46b50_0 .net "Zero", 0 0, L_0x600000f452c0;  alias, 1 drivers
L_0x120088208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000c46be0_0 .net/2u *"_ivl_0", 31 0, L_0x120088208;  1 drivers
E_0x600002b4e100 .event anyedge, v0x600000c469a0_0, v0x600000c46910_0, v0x600000c46a30_0;
L_0x600000f452c0 .cmp/eq 32, v0x600000c46ac0_0, L_0x120088208;
S_0x11ce04820 .scope module, "alu_ctrl" "ALU_Control" 3 120, 5 1 0, S_0x11ce06090;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "ALUControl";
v0x600000c46c70_0 .var "ALUControl", 3 0;
v0x600000c46d00_0 .net "ALUOp", 1 0, v0x600000c40630_0;  alias, 1 drivers
v0x600000c46d90_0 .net "funct", 5 0, v0x600000c40fc0_0;  alias, 1 drivers
E_0x600002b4e180 .event anyedge, v0x600000c46d00_0, v0x600000c46d90_0;
S_0x11ce04990 .scope module, "ctrl" "Control_Unit" 3 40, 6 2 0, S_0x11ce06090;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemToReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 2 "ALUOp";
v0x600000c46e20_0 .var "ALUOp", 1 0;
v0x600000c46eb0_0 .var "ALUSrc", 0 0;
v0x600000c46f40_0 .var "Branch", 0 0;
v0x600000c46fd0_0 .var "Jump", 0 0;
v0x600000c47060_0 .var "MemRead", 0 0;
v0x600000c470f0_0 .var "MemToReg", 0 0;
v0x600000c47180_0 .var "MemWrite", 0 0;
v0x600000c47210_0 .var "RegDst", 0 0;
v0x600000c472a0_0 .var "RegWrite", 0 0;
v0x600000c47330_0 .net "opcode", 5 0, L_0x600000f44000;  alias, 1 drivers
E_0x600002b4e1c0 .event anyedge, v0x600000c47330_0;
S_0x11ce09fd0 .scope module, "dmem" "Data_Memory" 3 174, 7 3 0, S_0x11ce06090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemWrite";
    .port_info 2 /INPUT 1 "MemRead";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v0x600000c47450_0 .net "MemRead", 0 0, v0x600000c47a80_0;  alias, 1 drivers
v0x600000c474e0_0 .net "MemWrite", 0 0, v0x600000c47cc0_0;  alias, 1 drivers
v0x600000c47570_0 .net "addr", 31 0, v0x600000c40090_0;  alias, 1 drivers
v0x600000c47600_0 .net "clk", 0 0, v0x600000c4def0_0;  alias, 1 drivers
v0x600000c47690_0 .var/i "i", 31 0;
v0x600000c47720 .array "memory", 63 0, 31 0;
v0x600000c477b0_0 .var "read_data", 31 0;
v0x600000c47840_0 .net "write_data", 31 0, v0x600000c40360_0;  alias, 1 drivers
v0x600000c47720_0 .array/port v0x600000c47720, 0;
v0x600000c47720_1 .array/port v0x600000c47720, 1;
E_0x600002b4e200/0 .event anyedge, v0x600000c47450_0, v0x600000c47570_0, v0x600000c47720_0, v0x600000c47720_1;
v0x600000c47720_2 .array/port v0x600000c47720, 2;
v0x600000c47720_3 .array/port v0x600000c47720, 3;
v0x600000c47720_4 .array/port v0x600000c47720, 4;
v0x600000c47720_5 .array/port v0x600000c47720, 5;
E_0x600002b4e200/1 .event anyedge, v0x600000c47720_2, v0x600000c47720_3, v0x600000c47720_4, v0x600000c47720_5;
v0x600000c47720_6 .array/port v0x600000c47720, 6;
v0x600000c47720_7 .array/port v0x600000c47720, 7;
v0x600000c47720_8 .array/port v0x600000c47720, 8;
v0x600000c47720_9 .array/port v0x600000c47720, 9;
E_0x600002b4e200/2 .event anyedge, v0x600000c47720_6, v0x600000c47720_7, v0x600000c47720_8, v0x600000c47720_9;
v0x600000c47720_10 .array/port v0x600000c47720, 10;
v0x600000c47720_11 .array/port v0x600000c47720, 11;
v0x600000c47720_12 .array/port v0x600000c47720, 12;
v0x600000c47720_13 .array/port v0x600000c47720, 13;
E_0x600002b4e200/3 .event anyedge, v0x600000c47720_10, v0x600000c47720_11, v0x600000c47720_12, v0x600000c47720_13;
v0x600000c47720_14 .array/port v0x600000c47720, 14;
v0x600000c47720_15 .array/port v0x600000c47720, 15;
v0x600000c47720_16 .array/port v0x600000c47720, 16;
v0x600000c47720_17 .array/port v0x600000c47720, 17;
E_0x600002b4e200/4 .event anyedge, v0x600000c47720_14, v0x600000c47720_15, v0x600000c47720_16, v0x600000c47720_17;
v0x600000c47720_18 .array/port v0x600000c47720, 18;
v0x600000c47720_19 .array/port v0x600000c47720, 19;
v0x600000c47720_20 .array/port v0x600000c47720, 20;
v0x600000c47720_21 .array/port v0x600000c47720, 21;
E_0x600002b4e200/5 .event anyedge, v0x600000c47720_18, v0x600000c47720_19, v0x600000c47720_20, v0x600000c47720_21;
v0x600000c47720_22 .array/port v0x600000c47720, 22;
v0x600000c47720_23 .array/port v0x600000c47720, 23;
v0x600000c47720_24 .array/port v0x600000c47720, 24;
v0x600000c47720_25 .array/port v0x600000c47720, 25;
E_0x600002b4e200/6 .event anyedge, v0x600000c47720_22, v0x600000c47720_23, v0x600000c47720_24, v0x600000c47720_25;
v0x600000c47720_26 .array/port v0x600000c47720, 26;
v0x600000c47720_27 .array/port v0x600000c47720, 27;
v0x600000c47720_28 .array/port v0x600000c47720, 28;
v0x600000c47720_29 .array/port v0x600000c47720, 29;
E_0x600002b4e200/7 .event anyedge, v0x600000c47720_26, v0x600000c47720_27, v0x600000c47720_28, v0x600000c47720_29;
v0x600000c47720_30 .array/port v0x600000c47720, 30;
v0x600000c47720_31 .array/port v0x600000c47720, 31;
v0x600000c47720_32 .array/port v0x600000c47720, 32;
v0x600000c47720_33 .array/port v0x600000c47720, 33;
E_0x600002b4e200/8 .event anyedge, v0x600000c47720_30, v0x600000c47720_31, v0x600000c47720_32, v0x600000c47720_33;
v0x600000c47720_34 .array/port v0x600000c47720, 34;
v0x600000c47720_35 .array/port v0x600000c47720, 35;
v0x600000c47720_36 .array/port v0x600000c47720, 36;
v0x600000c47720_37 .array/port v0x600000c47720, 37;
E_0x600002b4e200/9 .event anyedge, v0x600000c47720_34, v0x600000c47720_35, v0x600000c47720_36, v0x600000c47720_37;
v0x600000c47720_38 .array/port v0x600000c47720, 38;
v0x600000c47720_39 .array/port v0x600000c47720, 39;
v0x600000c47720_40 .array/port v0x600000c47720, 40;
v0x600000c47720_41 .array/port v0x600000c47720, 41;
E_0x600002b4e200/10 .event anyedge, v0x600000c47720_38, v0x600000c47720_39, v0x600000c47720_40, v0x600000c47720_41;
v0x600000c47720_42 .array/port v0x600000c47720, 42;
v0x600000c47720_43 .array/port v0x600000c47720, 43;
v0x600000c47720_44 .array/port v0x600000c47720, 44;
v0x600000c47720_45 .array/port v0x600000c47720, 45;
E_0x600002b4e200/11 .event anyedge, v0x600000c47720_42, v0x600000c47720_43, v0x600000c47720_44, v0x600000c47720_45;
v0x600000c47720_46 .array/port v0x600000c47720, 46;
v0x600000c47720_47 .array/port v0x600000c47720, 47;
v0x600000c47720_48 .array/port v0x600000c47720, 48;
v0x600000c47720_49 .array/port v0x600000c47720, 49;
E_0x600002b4e200/12 .event anyedge, v0x600000c47720_46, v0x600000c47720_47, v0x600000c47720_48, v0x600000c47720_49;
v0x600000c47720_50 .array/port v0x600000c47720, 50;
v0x600000c47720_51 .array/port v0x600000c47720, 51;
v0x600000c47720_52 .array/port v0x600000c47720, 52;
v0x600000c47720_53 .array/port v0x600000c47720, 53;
E_0x600002b4e200/13 .event anyedge, v0x600000c47720_50, v0x600000c47720_51, v0x600000c47720_52, v0x600000c47720_53;
v0x600000c47720_54 .array/port v0x600000c47720, 54;
v0x600000c47720_55 .array/port v0x600000c47720, 55;
v0x600000c47720_56 .array/port v0x600000c47720, 56;
v0x600000c47720_57 .array/port v0x600000c47720, 57;
E_0x600002b4e200/14 .event anyedge, v0x600000c47720_54, v0x600000c47720_55, v0x600000c47720_56, v0x600000c47720_57;
v0x600000c47720_58 .array/port v0x600000c47720, 58;
v0x600000c47720_59 .array/port v0x600000c47720, 59;
v0x600000c47720_60 .array/port v0x600000c47720, 60;
v0x600000c47720_61 .array/port v0x600000c47720, 61;
E_0x600002b4e200/15 .event anyedge, v0x600000c47720_58, v0x600000c47720_59, v0x600000c47720_60, v0x600000c47720_61;
v0x600000c47720_62 .array/port v0x600000c47720, 62;
v0x600000c47720_63 .array/port v0x600000c47720, 63;
E_0x600002b4e200/16 .event anyedge, v0x600000c47720_62, v0x600000c47720_63;
E_0x600002b4e200 .event/or E_0x600002b4e200/0, E_0x600002b4e200/1, E_0x600002b4e200/2, E_0x600002b4e200/3, E_0x600002b4e200/4, E_0x600002b4e200/5, E_0x600002b4e200/6, E_0x600002b4e200/7, E_0x600002b4e200/8, E_0x600002b4e200/9, E_0x600002b4e200/10, E_0x600002b4e200/11, E_0x600002b4e200/12, E_0x600002b4e200/13, E_0x600002b4e200/14, E_0x600002b4e200/15, E_0x600002b4e200/16;
E_0x600002b4e240 .event posedge, v0x600000c47600_0;
S_0x11ce0a140 .scope module, "ex_mem_reg" "EX_MEM" 3 147, 8 2 0, S_0x11ce06090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "MemToReg";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 1 "MemRead";
    .port_info 5 /INPUT 1 "MemWrite";
    .port_info 6 /INPUT 1 "Branch";
    .port_info 7 /INPUT 32 "branch_target";
    .port_info 8 /INPUT 1 "Zero";
    .port_info 9 /INPUT 32 "alu_result";
    .port_info 10 /INPUT 32 "read_data2";
    .port_info 11 /INPUT 5 "write_reg";
    .port_info 12 /OUTPUT 1 "MemToReg_out";
    .port_info 13 /OUTPUT 1 "RegWrite_out";
    .port_info 14 /OUTPUT 1 "MemRead_out";
    .port_info 15 /OUTPUT 1 "MemWrite_out";
    .port_info 16 /OUTPUT 1 "Branch_out";
    .port_info 17 /OUTPUT 32 "branch_target_out";
    .port_info 18 /OUTPUT 1 "Zero_out";
    .port_info 19 /OUTPUT 32 "alu_result_out";
    .port_info 20 /OUTPUT 32 "read_data2_out";
    .port_info 21 /OUTPUT 5 "write_reg_out";
v0x600000c478d0_0 .net "Branch", 0 0, v0x600000c40870_0;  alias, 1 drivers
v0x600000c47960_0 .var "Branch_out", 0 0;
v0x600000c479f0_0 .net "MemRead", 0 0, v0x600000c40990_0;  alias, 1 drivers
v0x600000c47a80_0 .var "MemRead_out", 0 0;
v0x600000c47b10_0 .net "MemToReg", 0 0, v0x600000c40ab0_0;  alias, 1 drivers
v0x600000c47ba0_0 .var "MemToReg_out", 0 0;
v0x600000c47c30_0 .net "MemWrite", 0 0, v0x600000c40bd0_0;  alias, 1 drivers
v0x600000c47cc0_0 .var "MemWrite_out", 0 0;
v0x600000c47d50_0 .net "RegWrite", 0 0, v0x600000c40e10_0;  alias, 1 drivers
v0x600000c47de0_0 .var "RegWrite_out", 0 0;
v0x600000c47e70_0 .net "Zero", 0 0, L_0x600000f452c0;  alias, 1 drivers
v0x600000c47f00_0 .var "Zero_out", 0 0;
v0x600000c40000_0 .net "alu_result", 31 0, v0x600000c46ac0_0;  alias, 1 drivers
v0x600000c40090_0 .var "alu_result_out", 31 0;
v0x600000c40120_0 .net "branch_target", 31 0, L_0x600000f45540;  alias, 1 drivers
v0x600000c401b0_0 .var "branch_target_out", 31 0;
v0x600000c40240_0 .net "clk", 0 0, v0x600000c4def0_0;  alias, 1 drivers
v0x600000c402d0_0 .net "read_data2", 31 0, v0x600000c41440_0;  alias, 1 drivers
v0x600000c40360_0 .var "read_data2_out", 31 0;
v0x600000c403f0_0 .net "reset", 0 0, v0x600000c4df80_0;  alias, 1 drivers
v0x600000c40480_0 .net "write_reg", 4 0, L_0x600000f45360;  alias, 1 drivers
v0x600000c40510_0 .var "write_reg_out", 4 0;
S_0x11ce096f0 .scope module, "id_ex_reg" "ID_EX" 3 77, 9 2 0, S_0x11ce06090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /INPUT 1 "ALUSrc";
    .port_info 4 /INPUT 1 "MemToReg";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 1 "MemRead";
    .port_info 7 /INPUT 1 "MemWrite";
    .port_info 8 /INPUT 1 "Branch";
    .port_info 9 /INPUT 2 "ALUOp";
    .port_info 10 /INPUT 32 "pc_in";
    .port_info 11 /INPUT 32 "read_data1";
    .port_info 12 /INPUT 32 "read_data2";
    .port_info 13 /INPUT 32 "sign_ext_imm";
    .port_info 14 /INPUT 5 "rs";
    .port_info 15 /INPUT 5 "rt";
    .port_info 16 /INPUT 5 "rd";
    .port_info 17 /INPUT 6 "funct";
    .port_info 18 /OUTPUT 1 "RegDst_out";
    .port_info 19 /OUTPUT 1 "ALUSrc_out";
    .port_info 20 /OUTPUT 1 "MemToReg_out";
    .port_info 21 /OUTPUT 1 "RegWrite_out";
    .port_info 22 /OUTPUT 1 "MemRead_out";
    .port_info 23 /OUTPUT 1 "MemWrite_out";
    .port_info 24 /OUTPUT 1 "Branch_out";
    .port_info 25 /OUTPUT 2 "ALUOp_out";
    .port_info 26 /OUTPUT 32 "pc_out";
    .port_info 27 /OUTPUT 32 "read_data1_out";
    .port_info 28 /OUTPUT 32 "read_data2_out";
    .port_info 29 /OUTPUT 32 "sign_ext_imm_out";
    .port_info 30 /OUTPUT 5 "rs_out";
    .port_info 31 /OUTPUT 5 "rt_out";
    .port_info 32 /OUTPUT 5 "rd_out";
    .port_info 33 /OUTPUT 6 "funct_out";
v0x600000c405a0_0 .net "ALUOp", 1 0, v0x600000c46e20_0;  alias, 1 drivers
v0x600000c40630_0 .var "ALUOp_out", 1 0;
v0x600000c406c0_0 .net "ALUSrc", 0 0, v0x600000c46eb0_0;  alias, 1 drivers
v0x600000c40750_0 .var "ALUSrc_out", 0 0;
v0x600000c407e0_0 .net "Branch", 0 0, v0x600000c46f40_0;  alias, 1 drivers
v0x600000c40870_0 .var "Branch_out", 0 0;
v0x600000c40900_0 .net "MemRead", 0 0, v0x600000c47060_0;  alias, 1 drivers
v0x600000c40990_0 .var "MemRead_out", 0 0;
v0x600000c40a20_0 .net "MemToReg", 0 0, v0x600000c470f0_0;  alias, 1 drivers
v0x600000c40ab0_0 .var "MemToReg_out", 0 0;
v0x600000c40b40_0 .net "MemWrite", 0 0, v0x600000c47180_0;  alias, 1 drivers
v0x600000c40bd0_0 .var "MemWrite_out", 0 0;
v0x600000c40c60_0 .net "RegDst", 0 0, v0x600000c47210_0;  alias, 1 drivers
v0x600000c40cf0_0 .var "RegDst_out", 0 0;
v0x600000c40d80_0 .net "RegWrite", 0 0, v0x600000c472a0_0;  alias, 1 drivers
v0x600000c40e10_0 .var "RegWrite_out", 0 0;
v0x600000c40ea0_0 .net "clk", 0 0, v0x600000c4def0_0;  alias, 1 drivers
v0x600000c40f30_0 .net "funct", 5 0, L_0x600000f44780;  alias, 1 drivers
v0x600000c40fc0_0 .var "funct_out", 5 0;
v0x600000c41050_0 .net "pc_in", 31 0, v0x600000c41b90_0;  alias, 1 drivers
v0x600000c410e0_0 .var "pc_out", 31 0;
v0x600000c41170_0 .net "rd", 4 0, L_0x600000f446e0;  alias, 1 drivers
v0x600000c41200_0 .var "rd_out", 4 0;
v0x600000c41290_0 .net "read_data1", 31 0, L_0x600000f44dc0;  alias, 1 drivers
v0x600000c41320_0 .var "read_data1_out", 31 0;
v0x600000c413b0_0 .net "read_data2", 31 0, L_0x600000f45180;  alias, 1 drivers
v0x600000c41440_0 .var "read_data2_out", 31 0;
v0x600000c414d0_0 .net "reset", 0 0, v0x600000c4df80_0;  alias, 1 drivers
v0x600000c41560_0 .net "rs", 4 0, L_0x600000f441e0;  alias, 1 drivers
v0x600000c415f0_0 .var "rs_out", 4 0;
v0x600000c41680_0 .net "rt", 4 0, L_0x600000f443c0;  alias, 1 drivers
v0x600000c41710_0 .var "rt_out", 4 0;
v0x600000c417a0_0 .net "sign_ext_imm", 31 0, L_0x600000f44a00;  alias, 1 drivers
v0x600000c41830_0 .var "sign_ext_imm_out", 31 0;
S_0x11ce09860 .scope module, "if_id_reg" "IF_ID" 3 19, 10 2 0, S_0x11ce06090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instr_in";
    .port_info 4 /OUTPUT 32 "pc_out";
    .port_info 5 /OUTPUT 32 "instr_out";
v0x600000c41950_0 .net "clk", 0 0, v0x600000c4def0_0;  alias, 1 drivers
v0x600000c419e0_0 .net "instr_in", 31 0, L_0x600001540930;  alias, 1 drivers
v0x600000c41a70_0 .var "instr_out", 31 0;
v0x600000c41b00_0 .net "pc_in", 31 0, L_0x600000f44640;  alias, 1 drivers
v0x600000c41b90_0 .var "pc_out", 31 0;
v0x600000c41c20_0 .net "reset", 0 0, v0x600000c4df80_0;  alias, 1 drivers
S_0x11ce07370 .scope module, "imem" "Instruction_Memory" 3 12, 11 5 0, S_0x11ce06090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
L_0x600001540930 .functor BUFZ 32, L_0x600000f44140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000c41cb0_0 .net *"_ivl_0", 31 0, L_0x600000f44140;  1 drivers
v0x600000c41d40_0 .net *"_ivl_3", 29 0, L_0x600000f445a0;  1 drivers
v0x600000c41dd0_0 .net "addr", 31 0, v0x600000c4d050_0;  1 drivers
v0x600000c41e60_0 .var/i "i", 31 0;
v0x600000c41ef0_0 .net "instruction", 31 0, L_0x600001540930;  alias, 1 drivers
v0x600000c41f80 .array "memory", 63 0, 31 0;
L_0x600000f44140 .array/port v0x600000c41f80, L_0x600000f445a0;
L_0x600000f445a0 .part v0x600000c4d050_0, 2, 30;
S_0x11ce074e0 .scope module, "mem_wb_reg" "MEM_WB" 3 187, 12 2 0, S_0x11ce06090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "MemToReg";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 32 "read_data";
    .port_info 5 /INPUT 32 "alu_result";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /OUTPUT 1 "MemToReg_out";
    .port_info 8 /OUTPUT 1 "RegWrite_out";
    .port_info 9 /OUTPUT 32 "read_data_out";
    .port_info 10 /OUTPUT 32 "alu_result_out";
    .port_info 11 /OUTPUT 5 "write_reg_out";
v0x600000c42010_0 .net "MemToReg", 0 0, v0x600000c47ba0_0;  alias, 1 drivers
v0x600000c420a0_0 .var "MemToReg_out", 0 0;
v0x600000c42130_0 .net "RegWrite", 0 0, v0x600000c47de0_0;  alias, 1 drivers
v0x600000c421c0_0 .var "RegWrite_out", 0 0;
v0x600000c42250_0 .net "alu_result", 31 0, v0x600000c40090_0;  alias, 1 drivers
v0x600000c422e0_0 .var "alu_result_out", 31 0;
v0x600000c42370_0 .net "clk", 0 0, v0x600000c4def0_0;  alias, 1 drivers
v0x600000c42400_0 .net "read_data", 31 0, v0x600000c477b0_0;  alias, 1 drivers
v0x600000c42490_0 .var "read_data_out", 31 0;
v0x600000c42520_0 .net "reset", 0 0, v0x600000c4df80_0;  alias, 1 drivers
v0x600000c425b0_0 .net "write_reg", 4 0, v0x600000c40510_0;  alias, 1 drivers
v0x600000c42640_0 .var "write_reg_out", 4 0;
S_0x11ce06c80 .scope module, "rf" "Register_File" 3 59, 13 1 0, S_0x11ce06090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "read_reg1";
    .port_info 3 /INPUT 5 "read_reg2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0x600001540d20 .functor AND 1, v0x600000c421c0_0, L_0x600000f44aa0, C4<1>, C4<1>;
L_0x600001540310 .functor AND 1, L_0x600001540d20, L_0x600000f44be0, C4<1>, C4<1>;
L_0x6000015409a0 .functor AND 1, v0x600000c421c0_0, L_0x600000f44e60, C4<1>, C4<1>;
L_0x600001540bd0 .functor AND 1, L_0x6000015409a0, L_0x600000f44fa0, C4<1>, C4<1>;
v0x600000c426d0_0 .net "RegWrite", 0 0, v0x600000c421c0_0;  alias, 1 drivers
v0x600000c42760_0 .net *"_ivl_0", 0 0, L_0x600000f44aa0;  1 drivers
v0x600000c427f0_0 .net *"_ivl_10", 0 0, L_0x600000f44be0;  1 drivers
v0x600000c42880_0 .net *"_ivl_13", 0 0, L_0x600001540310;  1 drivers
v0x600000c42910_0 .net *"_ivl_14", 31 0, L_0x600000f44c80;  1 drivers
v0x600000c429a0_0 .net *"_ivl_16", 6 0, L_0x600000f44d20;  1 drivers
L_0x1200880e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000c42a30_0 .net *"_ivl_19", 1 0, L_0x1200880e8;  1 drivers
v0x600000c42ac0_0 .net *"_ivl_22", 0 0, L_0x600000f44e60;  1 drivers
v0x600000c42b50_0 .net *"_ivl_25", 0 0, L_0x6000015409a0;  1 drivers
v0x600000c42be0_0 .net *"_ivl_26", 31 0, L_0x600000f44f00;  1 drivers
L_0x120088130 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000c42c70_0 .net *"_ivl_29", 26 0, L_0x120088130;  1 drivers
v0x600000c42d00_0 .net *"_ivl_3", 0 0, L_0x600001540d20;  1 drivers
L_0x120088178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000c42d90_0 .net/2u *"_ivl_30", 31 0, L_0x120088178;  1 drivers
v0x600000c42e20_0 .net *"_ivl_32", 0 0, L_0x600000f44fa0;  1 drivers
v0x600000c42eb0_0 .net *"_ivl_35", 0 0, L_0x600001540bd0;  1 drivers
v0x600000c42f40_0 .net *"_ivl_36", 31 0, L_0x600000f45040;  1 drivers
v0x600000c42fd0_0 .net *"_ivl_38", 6 0, L_0x600000f450e0;  1 drivers
v0x600000c43060_0 .net *"_ivl_4", 31 0, L_0x600000f44b40;  1 drivers
L_0x1200881c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000c430f0_0 .net *"_ivl_41", 1 0, L_0x1200881c0;  1 drivers
L_0x120088058 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000c43180_0 .net *"_ivl_7", 26 0, L_0x120088058;  1 drivers
L_0x1200880a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000c43210_0 .net/2u *"_ivl_8", 31 0, L_0x1200880a0;  1 drivers
v0x600000c432a0_0 .net "clk", 0 0, v0x600000c4def0_0;  alias, 1 drivers
v0x600000c43330_0 .var/i "i", 31 0;
v0x600000c433c0_0 .net "read_data1", 31 0, L_0x600000f44dc0;  alias, 1 drivers
v0x600000c43450_0 .net "read_data2", 31 0, L_0x600000f45180;  alias, 1 drivers
v0x600000c434e0_0 .net "read_reg1", 4 0, L_0x600000f441e0;  alias, 1 drivers
v0x600000c43570_0 .net "read_reg2", 4 0, L_0x600000f443c0;  alias, 1 drivers
v0x600000c43600 .array "registers", 0 31, 31 0;
v0x600000c43690_0 .net "write_data", 31 0, L_0x600000f455e0;  alias, 1 drivers
v0x600000c43720_0 .net "write_reg", 4 0, v0x600000c42640_0;  alias, 1 drivers
L_0x600000f44aa0 .cmp/eq 5, L_0x600000f441e0, v0x600000c42640_0;
L_0x600000f44b40 .concat [ 5 27 0 0], v0x600000c42640_0, L_0x120088058;
L_0x600000f44be0 .cmp/ne 32, L_0x600000f44b40, L_0x1200880a0;
L_0x600000f44c80 .array/port v0x600000c43600, L_0x600000f44d20;
L_0x600000f44d20 .concat [ 5 2 0 0], L_0x600000f441e0, L_0x1200880e8;
L_0x600000f44dc0 .functor MUXZ 32, L_0x600000f44c80, L_0x600000f455e0, L_0x600001540310, C4<>;
L_0x600000f44e60 .cmp/eq 5, L_0x600000f443c0, v0x600000c42640_0;
L_0x600000f44f00 .concat [ 5 27 0 0], v0x600000c42640_0, L_0x120088130;
L_0x600000f44fa0 .cmp/ne 32, L_0x600000f44f00, L_0x120088178;
L_0x600000f45040 .array/port v0x600000c43600, L_0x600000f450e0;
L_0x600000f450e0 .concat [ 5 2 0 0], L_0x600000f443c0, L_0x1200881c0;
L_0x600000f45180 .functor MUXZ 32, L_0x600000f45040, L_0x600000f455e0, L_0x600001540bd0, C4<>;
    .scope S_0x11ce07370;
T_0 ;
    %pushi/vec4 2348875776, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c41f80, 4, 0;
    %pushi/vec4 2348941316, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c41f80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c41f80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c41f80, 4, 0;
    %pushi/vec4 8224, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c41f80, 4, 0;
    %pushi/vec4 537198600, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c41f80, 4, 0;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c41f80, 4, 0;
    %pushi/vec4 2896363520, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c41f80, 4, 0;
    %pushi/vec4 4196384, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c41f80, 4, 0;
    %pushi/vec4 6295584, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c41f80, 4, 0;
    %pushi/vec4 547684356, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c41f80, 4, 0;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c41f80, 4, 0;
    %pushi/vec4 537329674, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c41f80, 4, 0;
    %pushi/vec4 277282817, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c41f80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c41f80, 4, 0;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c41f80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c41f80, 4, 0;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0x600000c41e60_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x600000c41e60_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600000c41e60_0;
    %store/vec4a v0x600000c41f80, 4, 0;
    %load/vec4 v0x600000c41e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000c41e60_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x11ce09860;
T_1 ;
    %wait E_0x600002b4e240;
    %load/vec4 v0x600000c41c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000c41b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000c41a70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600000c41b00_0;
    %assign/vec4 v0x600000c41b90_0, 0;
    %load/vec4 v0x600000c419e0_0;
    %assign/vec4 v0x600000c41a70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x11ce04990;
T_2 ;
    %wait E_0x600002b4e1c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c47210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c46eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c470f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c472a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c47060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c47180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c46f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c46fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000c46e20_0, 0, 2;
    %load/vec4 v0x600000c47330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000c47210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000c472a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600000c46e20_0, 0, 2;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000c46eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000c470f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000c472a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000c47060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000c46e20_0, 0, 2;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000c46eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000c47180_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000c46e20_0, 0, 2;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000c46f40_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600000c46e20_0, 0, 2;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000c46eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000c472a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000c46e20_0, 0, 2;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000c46fd0_0, 0, 1;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x11ce06c80;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000c43330_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x600000c43330_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600000c43330_0;
    %store/vec4a v0x600000c43600, 4, 0;
    %load/vec4 v0x600000c43330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000c43330_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x11ce06c80;
T_4 ;
    %wait E_0x600002b4e240;
    %load/vec4 v0x600000c426d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x600000c43720_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x600000c43690_0;
    %load/vec4 v0x600000c43720_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000c43600, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x11ce096f0;
T_5 ;
    %wait E_0x600002b4e240;
    %load/vec4 v0x600000c414d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c40cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c40750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c40ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c40e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c40990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c40bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c40870_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000c40630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000c410e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000c41320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000c41440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000c41830_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000c415f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000c41710_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000c41200_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x600000c40fc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600000c40c60_0;
    %assign/vec4 v0x600000c40cf0_0, 0;
    %load/vec4 v0x600000c406c0_0;
    %assign/vec4 v0x600000c40750_0, 0;
    %load/vec4 v0x600000c40a20_0;
    %assign/vec4 v0x600000c40ab0_0, 0;
    %load/vec4 v0x600000c40d80_0;
    %assign/vec4 v0x600000c40e10_0, 0;
    %load/vec4 v0x600000c40900_0;
    %assign/vec4 v0x600000c40990_0, 0;
    %load/vec4 v0x600000c40b40_0;
    %assign/vec4 v0x600000c40bd0_0, 0;
    %load/vec4 v0x600000c407e0_0;
    %assign/vec4 v0x600000c40870_0, 0;
    %load/vec4 v0x600000c405a0_0;
    %assign/vec4 v0x600000c40630_0, 0;
    %load/vec4 v0x600000c41050_0;
    %assign/vec4 v0x600000c410e0_0, 0;
    %load/vec4 v0x600000c41290_0;
    %assign/vec4 v0x600000c41320_0, 0;
    %load/vec4 v0x600000c413b0_0;
    %assign/vec4 v0x600000c41440_0, 0;
    %load/vec4 v0x600000c417a0_0;
    %assign/vec4 v0x600000c41830_0, 0;
    %load/vec4 v0x600000c41560_0;
    %assign/vec4 v0x600000c415f0_0, 0;
    %load/vec4 v0x600000c41680_0;
    %assign/vec4 v0x600000c41710_0, 0;
    %load/vec4 v0x600000c41170_0;
    %assign/vec4 v0x600000c41200_0, 0;
    %load/vec4 v0x600000c40f30_0;
    %assign/vec4 v0x600000c40fc0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x11ce04820;
T_6 ;
    %wait E_0x600002b4e180;
    %load/vec4 v0x600000c46d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600000c46c70_0, 0, 4;
    %jmp T_6.4;
T_6.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600000c46c70_0, 0, 4;
    %jmp T_6.4;
T_6.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600000c46c70_0, 0, 4;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x600000c46d90_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600000c46c70_0, 0, 4;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600000c46c70_0, 0, 4;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600000c46c70_0, 0, 4;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600000c46c70_0, 0, 4;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600000c46c70_0, 0, 4;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x11ce06200;
T_7 ;
    %wait E_0x600002b4e100;
    %load/vec4 v0x600000c469a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000c46ac0_0, 0, 32;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0x600000c46910_0;
    %load/vec4 v0x600000c46a30_0;
    %add;
    %store/vec4 v0x600000c46ac0_0, 0, 32;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0x600000c46910_0;
    %load/vec4 v0x600000c46a30_0;
    %sub;
    %store/vec4 v0x600000c46ac0_0, 0, 32;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x600000c46910_0;
    %load/vec4 v0x600000c46a30_0;
    %and;
    %store/vec4 v0x600000c46ac0_0, 0, 32;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x600000c46910_0;
    %load/vec4 v0x600000c46a30_0;
    %or;
    %store/vec4 v0x600000c46ac0_0, 0, 32;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x11ce0a140;
T_8 ;
    %wait E_0x600002b4e240;
    %load/vec4 v0x600000c403f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c47ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c47de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c47a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c47cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c47960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000c401b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c47f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000c40090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000c40360_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000c40510_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600000c47b10_0;
    %assign/vec4 v0x600000c47ba0_0, 0;
    %load/vec4 v0x600000c47d50_0;
    %assign/vec4 v0x600000c47de0_0, 0;
    %load/vec4 v0x600000c479f0_0;
    %assign/vec4 v0x600000c47a80_0, 0;
    %load/vec4 v0x600000c47c30_0;
    %assign/vec4 v0x600000c47cc0_0, 0;
    %load/vec4 v0x600000c478d0_0;
    %assign/vec4 v0x600000c47960_0, 0;
    %load/vec4 v0x600000c40120_0;
    %assign/vec4 v0x600000c401b0_0, 0;
    %load/vec4 v0x600000c47e70_0;
    %assign/vec4 v0x600000c47f00_0, 0;
    %load/vec4 v0x600000c40000_0;
    %assign/vec4 v0x600000c40090_0, 0;
    %load/vec4 v0x600000c402d0_0;
    %assign/vec4 v0x600000c40360_0, 0;
    %load/vec4 v0x600000c40480_0;
    %assign/vec4 v0x600000c40510_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x11ce09fd0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c47720, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000c47720, 4, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x600000c47690_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x600000c47690_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600000c47690_0;
    %store/vec4a v0x600000c47720, 4, 0;
    %load/vec4 v0x600000c47690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000c47690_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x11ce09fd0;
T_10 ;
    %wait E_0x600002b4e240;
    %load/vec4 v0x600000c474e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x600000c47840_0;
    %load/vec4 v0x600000c47570_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000c47720, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x11ce09fd0;
T_11 ;
    %wait E_0x600002b4e200;
    %load/vec4 v0x600000c47450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x600000c47570_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x600000c47720, 4;
    %store/vec4 v0x600000c477b0_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000c477b0_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x11ce074e0;
T_12 ;
    %wait E_0x600002b4e240;
    %load/vec4 v0x600000c42520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c420a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000c421c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000c42490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000c422e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000c42640_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600000c42010_0;
    %assign/vec4 v0x600000c420a0_0, 0;
    %load/vec4 v0x600000c42130_0;
    %assign/vec4 v0x600000c421c0_0, 0;
    %load/vec4 v0x600000c42400_0;
    %assign/vec4 v0x600000c42490_0, 0;
    %load/vec4 v0x600000c42250_0;
    %assign/vec4 v0x600000c422e0_0, 0;
    %load/vec4 v0x600000c425b0_0;
    %assign/vec4 v0x600000c42640_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x11ce06090;
T_13 ;
    %wait E_0x600002b4e240;
    %load/vec4 v0x600000c4dcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000c4d050_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600000c439f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.4, 9;
    %load/vec4 v0x600000c4d680_0;
    %and;
T_13.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600000c43d50_0;
    %assign/vec4 v0x600000c4d050_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x600000c4cab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.5, 8;
    %load/vec4 v0x600000c4c900_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x600000c4c870_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x600000c4d050_0, 0;
    %jmp T_13.6;
T_13.5 ;
    %load/vec4 v0x600000c4ca20_0;
    %assign/vec4 v0x600000c4d050_0, 0;
T_13.6 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x11ce0a8b0;
T_14 ;
    %vpi_call 2 11 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x11ce0a8b0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x11ce0a8b0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c4def0_0, 0, 1;
T_15.0 ;
    %delay 5, 0;
    %load/vec4 v0x600000c4def0_0;
    %inv;
    %store/vec4 v0x600000c4def0_0, 0, 1;
    %jmp T_15.0;
    %end;
    .thread T_15;
    .scope S_0x11ce0a8b0;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000c4df80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c4df80_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x11ce0a8b0;
T_17 ;
    %delay 2000, 0;
    %vpi_call 2 32 "$display", "Computed Fibonacci Terms (next 10 terms):" {0 0 0};
    %fork t_1, S_0x11ce0aa20;
    %jmp t_0;
    .scope S_0x11ce0aa20;
t_1 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x600000c46880_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x600000c46880_0;
    %cmpi/s 13, 0, 32;
    %jmp/0xz T_17.1, 5;
    %vpi_call 2 36 "$display", "Term %0d: %0d", v0x600000c46880_0, &A<v0x600000c47720, v0x600000c46880_0 > {0 0 0};
    %load/vec4 v0x600000c46880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000c46880_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %end;
    .scope S_0x11ce0a8b0;
t_0 %join;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "tb_MIPS_Processor.v";
    "MIPS_Processor.v";
    "ALU.v";
    "ALU_Control.v";
    "Control_Unit.v";
    "Data_Memory.v";
    "EX_MEM.v";
    "ID_EX.v";
    "IF_ID.v";
    "Instruction_Memory.v";
    "MEM_WB.v";
    "Register_File.v";
