[p LITE_MODE AUTOSTATIC LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F97J94 ]
[d frameptr 4065 ]
<<<<<<< HEAD
"59 /Users/broderickcarlin/candleBot/PIC firmware/main.c
[e E16418 . `uc
FONA 0
USB 1
PIXY 2
]
"186 /Users/broderickcarlin/candleBot/PIC firmware/UART.c
[e E16307 . `uc
=======
"186 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\UART.c
[e E16303 . `uc
>>>>>>> origin/master
FONA 0
USB 1
PIXY 2
]
"31 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\FONA.c
[e E16303 . `uc
FONA 0
USB 1
PIXY 2
]
"8 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\acos.c
[v _acos acos `(d  1 e 3 0 ]
"9 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\asin.c
[v _asin asin `(d  1 e 3 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\atan.c
[v _atan atan `(d  1 e 3 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\awdiv.c
[v ___awdiv __awdiv `(i  1 e 2 0 ]
"32 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\awtoft.c
[v ___awtoft __awtoft `(f  1 e 3 0 ]
"492 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\doprnt.c
[v _sprintf sprintf `(i  1 e 2 0 ]
"63 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\double.c
[v ___flpack __flpack `(d  1 e 3 0 ]
"4 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\evalpoly.c
[v _eval_poly eval_poly `(d  1 e 3 0 ]
"4 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\fabs.c
[v _fabs fabs `(d  1 e 3 0 ]
"88 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\fladd.c
[v ___fladd __fladd `(d  1 e 3 0 ]
"54 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\fldiv.c
[v ___fldiv __fldiv `(d  1 e 3 0 ]
"62 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\flmul.c
[v ___flmul __flmul `(d  1 e 3 0 ]
"62 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\float.c
[v ___ftpack __ftpack `(f  1 e 3 0 ]
"20 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\flsub.c
[v ___flsub __flsub `(d  1 e 3 0 ]
"86 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 3 0 ]
"54 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 3 0 ]
"4 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\ftge.c
[v ___ftge __ftge `(b  1 e 0 0 ]
"62 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\ftmul.c
[v ___ftmul __ftmul `(f  1 e 3 0 ]
"15 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\ftneg.c
[v ___ftneg __ftneg `(f  1 e 3 0 ]
"20 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\ftsub.c
[v ___ftsub __ftsub `(f  1 e 3 0 ]
"44 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\fttol.c
[v ___fttol __fttol `(l  1 e 4 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\lwdiv.c
[v ___lwdiv __lwdiv `(ui  1 e 2 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\lwmod.c
[v ___lwmod __lwmod `(ui  1 e 2 0 ]
"28 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\lwtoft.c
[v ___lwtoft __lwtoft `(f  1 e 3 0 ]
"13 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\sqrt.c
[v _sqrt sqrt `(d  1 e 3 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\strcat.c
[v _strcat strcat `(*.39uc  1 e 2 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\strcpy.c
[v _strcpy strcpy `(*.39uc  1 e 2 0 ]
"15 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\Umul16.c
[v ___wmul __wmul `(ui  1 e 2 0 ]
"15 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
"26 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\pic18\plib\PWM\ew1open.c
[v _OpenEPWM1 OpenEPWM1 `(v  1 e 0 0 ]
"32 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\pic18\plib\PWM\ew1setdc.c
[v _SetDCEPWM1 SetDCEPWM1 `(v  1 e 0 0 ]
"50 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\pic18\plib\PWM\ew1setoc.c
[v _SetOutputEPWM1 SetOutputEPWM1 `(v  1 e 0 0 ]
"14 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\pic18\plib\PWM\ew3open.c
[v _OpenEPWM3 OpenEPWM3 `(v  1 e 0 0 ]
"16 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\pic18\plib\PWM\ew3setdc.c
[v _SetDCEPWM3 SetDCEPWM3 `(v  1 e 0 0 ]
"17 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\pic18\plib\PWM\ew3setoc.c
[v _SetOutputEPWM3 SetOutputEPWM3 `(v  1 e 0 0 ]
"96 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\compass.c
[v _compass_mainBoardInit compass_mainBoardInit `(c  1 e 1 0 ]
"116
[v _compass_mainRead compass_mainRead `(c  1 e 1 0 ]
"7 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\delays.c
[v _delay_init delay_init `(v  1 e 0 0 ]
"51
[v _delay_us delay_us `(v  1 e 0 0 ]
"62
[v _delay_ms delay_ms `(v  1 e 0 0 ]
"70
[v _delay_s delay_s `(v  1 e 0 0 ]
"110
[v _millis millis `(ul  1 e 4 0 ]
"115
[v _clearMillis clearMillis `(v  1 e 0 0 ]
"121
[v _tickMillis tickMillis `(v  1 e 0 0 ]
"6 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\encoders.c
[v _encoders_init encoders_init `(v  1 e 0 0 ]
"40
[v _encoderInterrupt encoderInterrupt `IIL(v  1 e 0 0 ]
<<<<<<< HEAD
"69
[v _encoders_readLeft encoders_readLeft `(l  1 e 4 0 ]
"78
[v _encoders_peakLeft encoders_peakLeft `(l  1 e 4 0 ]
"85
[v _encoders_readRight encoders_readRight `(l  1 e 4 0 ]
"93
[v _encoders_peakRight encoders_peakRight `(l  1 e 4 0 ]
"100
[v _encoders_clear encoders_clear `(v  1 e 0 0 ]
"9 /Users/broderickcarlin/candleBot/PIC firmware/fft.c
[v _fft_init fft_init `(v  1 e 0 0 ]
"49
[v _fft_fix fft_fix `(v  1 e 0 0 ]
"161
[v _fft_collectData fft_collectData `(v  1 e 0 0 ]
"204
[v _fft_execute fft_execute `(v  1 e 0 0 ]
"251
[v _fft_maxFreq fft_maxFreq `(i  1 e 2 0 ]
"268
[v _fft_readAnalog fft_readAnalog `(i  1 e 2 0 ]
"273
[v _fft_readBin fft_readBin `(s  1 e 2 0 ]
"23 /Users/broderickcarlin/candleBot/PIC firmware/FONA.c
[v _FONA_init FONA_init `(uc  1 e 1 0 ]
"72
[v _FONA_Text FONA_Text `(uc  1 e 1 0 ]
"125
=======
"84 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\fft.c
[v _fft_fix fft_fix `(v  1 e 0 0 ]
"125 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\FONA.c
>>>>>>> origin/master
[v _FONA_CheckStrength FONA_CheckStrength `(uc  1 e 1 0 ]
"47 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\I2C.c
[v _I2C_init I2C_init `(v  1 e 0 0 ]
"83
[v _I2C_wait I2C_wait `(v  1 e 0 0 ]
"103
[v _I2C_open I2C_open `(c  1 e 1 0 ]
"131
[v _I2C_close I2C_close `(c  1 e 1 0 ]
"159
[v _I2C_write I2C_write `(c  1 e 1 0 ]
"209
[v _I2C_writeRegisters I2C_writeRegisters `(c  1 e 1 0 ]
"253
[v _I2C_writeRegister I2C_writeRegister `(c  1 e 1 0 ]
"346
[v _I2C_read I2C_read `(c  1 e 1 0 ]
"66 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\i2c_jimmy.c
[v _i2c_Wait i2c_Wait `(v  1 e 0 0 ]
"71
[v _i2c_Start i2c_Start `(v  1 e 0 0 ]
"79
[v _i2c_Restart i2c_Restart `(v  1 e 0 0 ]
"86
[v _i2c_Stop i2c_Stop `(v  1 e 0 0 ]
"94
[v _i2c_Write i2c_Write `(v  1 e 0 0 ]
"48 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\LCD.c
[v _LCD_init4bit LCD_init4bit `(v  1 e 0 0 ]
"280
[v _LCD_placeCursor LCD_placeCursor `(v  1 e 0 0 ]
"313
[v _LCD_printString LCD_printString `(v  1 e 0 0 ]
"31 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\main.c
[v _init init `(v  1 e 0 0 ]
<<<<<<< HEAD
"44
[v _debug debug `(v  1 e 0 0 ]
"71
[v _selfTest selfTest `(v  1 e 0 0 ]
"81
[v _wanderMode wanderMode `(v  1 e 0 0 ]
"90
[v _competitionMode competitionMode `(v  1 e 0 0 ]
"99
[v _RCMode RCMode `(v  1 e 0 0 ]
"130
[v _main main `(v  1 e 0 0 ]
"226
=======
"109
[v _main main `(v  1 e 0 0 ]
"216
>>>>>>> origin/master
[v _communicationInterruptHandler communicationInterruptHandler `IIH(v  1 e 0 0 ]
"15 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\motorDrive.c
[v _motorDrive_init motorDrive_init `(v  1 e 0 0 ]
"68
[v _motorDrive_setSpeeds motorDrive_setSpeeds `(v  1 e 0 0 ]
"14 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\PS2.c
[v _PS2_init PS2_init `(uc  1 e 1 0 ]
"78
[v _PS2_readGamepad PS2_readGamepad `(v  1 e 0 0 ]
"124
[v _PS2_reconfig PS2_reconfig `(v  1 e 0 0 ]
"131
[v _PS2_sendCommandString PS2_sendCommandString `(v  1 e 0 0 ]
"143
[v _PS2_shiftInOut PS2_shiftInOut `(uc  1 e 1 0 ]
"172
[v _PS2_readType PS2_readType `(uc  1 e 1 0 ]
"196
[v _PS2_newButtonState PS2_newButtonState `(uc  1 e 1 0 ]
"226
[v _PS2_button PS2_button `(uc  1 e 1 0 ]
"242
[v _PS2_analog PS2_analog `(uc  1 e 1 0 ]
"16 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\settings.c
[v _settings_init settings_init `(v  1 e 0 0 ]
"45
[v _settings_readButton settings_readButton `(uc  1 e 1 0 ]
"21 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\UART.c
[v _UART_init UART_init `(v  1 e 0 0 ]
"185
[v _UART_transmitByte UART_transmitByte `(v  1 e 0 0 ]
"204
[v _UART_transmitString UART_transmitString `(v  1 e 0 0 ]
"2346 C:\Program Files (x86)\Microchip\xc8\v1.34\include\pic18f97j94.h
[v _RPOR10_11 RPOR10_11 `VEuc  1 e 1 @3607 ]
"2421
[v _RPOR12_13 RPOR12_13 `VEuc  1 e 1 @3608 ]
"2796
[v _RPOR22_23 RPOR22_23 `VEuc  1 e 1 @3613 ]
"3096
[v _RPOR30_31 RPOR30_31 `VEuc  1 e 1 @3617 ]
"3246
[v _RPOR34_35 RPOR34_35 `VEuc  1 e 1 @3619 ]
"3741
[v _RPINR0_1 RPINR0_1 `VEuc  1 e 1 @3626 ]
"3891
[v _RPINR4_5 RPINR4_5 `VEuc  1 e 1 @3628 ]
"3966
[v _RPINR6_7 RPINR6_7 `VEuc  1 e 1 @3629 ]
"4716
[v _RPINR26_27 RPINR26_27 `VEuc  1 e 1 @3639 ]
"4791
[v _RPINR28_29 RPINR28_29 `VEuc  1 e 1 @3640 ]
"5766
[v _ANCON3 ANCON3 `VEuc  1 e 1 @3653 ]
"5827
[v _ANCON2 ANCON2 `VEuc  1 e 1 @3654 ]
"5959
[v _ANCON1 ANCON1 `VEuc  1 e 1 @3655 ]
<<<<<<< HEAD
"7798
[v _ADCSS0H ADCSS0H `VEuc  1 e 1 @3715 ]
"7999
=======
"8001
>>>>>>> origin/master
[v _ADCHS0L ADCHS0L `VEuc  1 e 1 @3718 ]
"8076
[v _ADCHS0H ADCHS0H `VEuc  1 e 1 @3719 ]
"8254
[v _ADCON3L ADCON3L `VEuc  1 e 1 @3722 ]
"8321
[v _ADCON3H ADCON3H `VEuc  1 e 1 @3723 ]
"8390
[v _ADCON2L ADCON2L `VEuc  1 e 1 @3724 ]
[s S70 . 1 `uc 1 LMUX 1 0 :3:0 
`uc 1 CS 1 0 :2:3 
`uc 1 WERR 1 0 :1:5 
`uc 1 SLPEN 1 0 :1:6 
`uc 1 LCDEN 1 0 :1:7 
]
"13395
[s S76 . 1 `uc 1 LMUX0 1 0 :1:0 
`uc 1 LMUX1 1 0 :1:1 
`uc 1 LMUX2 1 0 :1:2 
`uc 1 CS0 1 0 :1:3 
`uc 1 CS1 1 0 :1:4 
]
[u S82 . 1 `S70 1 . 1 0 `S76 1 . 1 0 ]
[v _LCDCONbits LCDCONbits `VES82  1 e 1 @3801 ]
[s S26 . 1 `uc 1 WM 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 WAIT 1 0 :2:4 
`uc 1 . 1 0 :1:6 
`uc 1 EBDIS 1 0 :1:7 
]
"13995
[s S32 . 1 `uc 1 WM0 1 0 :1:0 
`uc 1 WM1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 WAIT0 1 0 :1:4 
`uc 1 WAIT1 1 0 :1:5 
]
[u S38 . 1 `S26 1 . 1 0 `S32 1 . 1 0 ]
[v _MEMCONbits MEMCONbits `VES38  1 e 1 @3811 ]
[s S2100 . 1 `uc 1 RL0 1 0 :1:0 
`uc 1 RL1 1 0 :1:1 
`uc 1 RL2 1 0 :1:2 
`uc 1 RL3 1 0 :1:3 
`uc 1 RL4 1 0 :1:4 
`uc 1 RL5 1 0 :1:5 
`uc 1 RL6 1 0 :1:6 
`uc 1 RL7 1 0 :1:7 
]
"14051
[u S2109 . 1 `S2100 1 . 1 0 ]
[v _PORTLbits PORTLbits `VES2109  1 e 1 @3812 ]
[s S2078 . 1 `uc 1 TRISL0 1 0 :1:0 
`uc 1 TRISL1 1 0 :1:1 
`uc 1 TRISL2 1 0 :1:2 
`uc 1 TRISL3 1 0 :1:3 
`uc 1 TRISL4 1 0 :1:4 
`uc 1 TRISL5 1 0 :1:5 
`uc 1 TRISL6 1 0 :1:6 
`uc 1 TRISL7 1 0 :1:7 
]
"14173
[u S2087 . 1 `S2078 1 . 1 0 ]
[v _TRISLbits TRISLbits `VES2087  1 e 1 @3814 ]
[s S2362 . 1 `uc 1 RK0 1 0 :1:0 
`uc 1 RK1 1 0 :1:1 
`uc 1 RK2 1 0 :1:2 
`uc 1 RK3 1 0 :1:3 
`uc 1 RK4 1 0 :1:4 
`uc 1 RK5 1 0 :1:5 
`uc 1 RK6 1 0 :1:6 
`uc 1 RK7 1 0 :1:7 
]
"14234
[u S2371 . 1 `S2362 1 . 1 0 ]
[v _PORTKbits PORTKbits `VES2371  1 e 1 @3815 ]
"15418
[v _TXREG4 TXREG4 `VEuc  1 e 1 @3833 ]
"15437
[v _RCREG4 RCREG4 `VEuc  1 e 1 @3834 ]
"15456
[v _SPBRG4 SPBRG4 `VEuc  1 e 1 @3835 ]
"15525
[v _SPBRGH4 SPBRGH4 `VEuc  1 e 1 @3836 ]
[s S1296 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 IREN 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
"15611
[u S1666 . 1 `S1296 1 . 1 0 ]
[v _BAUDCON4bits BAUDCON4bits `VES1666  1 e 1 @3837 ]
[s S1209 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
"15672
[u S1645 . 1 `S1209 1 . 1 0 ]
[v _TXSTA4bits TXSTA4bits `VES1645  1 e 1 @3838 ]
[s S1412 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
"15733
[u S1687 . 1 `S1412 1 . 1 0 ]
[v _RCSTA4bits RCSTA4bits `VES1687  1 e 1 @3839 ]
"15883
[v _SSP2ADD SSP2ADD `VEuc  1 e 1 @3842 ]
"15973
[v _SSP2BUF SSP2BUF `VEuc  1 e 1 @3843 ]
<<<<<<< HEAD
[s S3674 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
"16011
[s S3678 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S3686 . 1 `S3674 1 . 1 0 `S3678 1 . 1 0 ]
[v _T4CONbits T4CONbits `VES3686  1 e 1 @3844 ]
"16060
[v _PR4 PR4 `VEuc  1 e 1 @3845 ]
[s S2838 . 1 `uc 1 SEN 1 0 :1:0 
=======
[s S4037 . 1 `uc 1 T4CKPS 1 0 :2:0 
`uc 1 TMR4ON 1 0 :1:2 
`uc 1 T4OUTPS 1 0 :4:3 
]
"16013
[s S4041 . 1 `uc 1 T4CKPS0 1 0 :1:0 
`uc 1 T4CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T4OUTPS0 1 0 :1:3 
`uc 1 T4OUTPS1 1 0 :1:4 
`uc 1 T4OUTPS2 1 0 :1:5 
`uc 1 T4OUTPS3 1 0 :1:6 
]
[u S4049 . 1 `S4037 1 . 1 0 `S4041 1 . 1 0 ]
[v _T4CONbits T4CONbits `VES4049  1 e 1 @3844 ]
"16062
[v _PR4 PR4 `VEuc  1 e 1 @3845 ]
"16907
[v _SSP2CON2 SSP2CON2 `VEuc  1 e 1 @3864 ]
[s S2849 . 1 `uc 1 SEN 1 0 :1:0 
>>>>>>> origin/master
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
<<<<<<< HEAD
"16985
[s S2847 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK 1 0 :5:1 
]
[s S2850 . 1 `uc 1 . 1 0 :1:0 
=======
"16987
[s S2858 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK 1 0 :5:1 
]
[s S2861 . 1 `uc 1 . 1 0 :1:0 
>>>>>>> origin/master
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
<<<<<<< HEAD
[s S2857 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT1 1 0 :1:5 
]
[s S2860 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN1 1 0 :1:4 
]
[s S2863 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT1 1 0 :1:6 
]
[s S2866 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK11 1 0 :1:1 
]
[s S2869 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK21 1 0 :1:2 
]
[s S2872 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK31 1 0 :1:3 
]
[s S2875 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK41 1 0 :1:4 
]
[s S2878 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK51 1 0 :1:5 
]
[s S2881 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN1 1 0 :1:7 
]
[s S2884 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN1 1 0 :1:2 
]
[s S2887 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN1 1 0 :1:3 
]
[s S2890 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN1 1 0 :1:1 
]
[s S2893 . 1 `uc 1 SEN1 1 0 :1:0 
]
[u S2895 . 1 `S2838 1 . 1 0 `S2847 1 . 1 0 `S2850 1 . 1 0 `S2857 1 . 1 0 `S2860 1 . 1 0 `S2863 1 . 1 0 `S2866 1 . 1 0 `S2869 1 . 1 0 `S2872 1 . 1 0 `S2875 1 . 1 0 `S2878 1 . 1 0 `S2881 1 . 1 0 `S2884 1 . 1 0 `S2887 1 . 1 0 `S2890 1 . 1 0 `S2893 1 . 1 0 ]
[v _SSP2CON2bits SSP2CON2bits `VES2895  1 e 1 @3864 ]
"17124
[v _SSP2CON1 SSP2CON1 `VEuc  1 e 1 @3865 ]
[s S2662 . 1 `uc 1 SSPM 1 0 :4:0 
=======
[s S3000 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT2 1 0 :1:5 
]
[s S3003 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN2 1 0 :1:4 
]
[s S3006 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT2 1 0 :1:6 
]
[s S3009 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK12 1 0 :1:1 
]
[s S3012 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK22 1 0 :1:2 
]
[s S3015 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK32 1 0 :1:3 
]
[s S3018 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK42 1 0 :1:4 
]
[s S3021 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK52 1 0 :1:5 
]
[s S3024 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN2 1 0 :1:7 
]
[s S3027 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN2 1 0 :1:2 
]
[s S3030 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN2 1 0 :1:3 
]
[s S3033 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN2 1 0 :1:1 
]
[s S3036 . 1 `uc 1 SEN2 1 0 :1:0 
]
[u S3038 . 1 `S2849 1 . 1 0 `S2858 1 . 1 0 `S2861 1 . 1 0 `S3000 1 . 1 0 `S3003 1 . 1 0 `S3006 1 . 1 0 `S3009 1 . 1 0 `S3012 1 . 1 0 `S3015 1 . 1 0 `S3018 1 . 1 0 `S3021 1 . 1 0 `S3024 1 . 1 0 `S3027 1 . 1 0 `S3030 1 . 1 0 `S3033 1 . 1 0 `S3036 1 . 1 0 ]
[v _SSP2CON2bits SSP2CON2bits `VES3038  1 e 1 @3864 ]
"17126
[v _SSP2CON1 SSP2CON1 `VEuc  1 e 1 @3865 ]
[s S2561 . 1 `uc 1 SSPM 1 0 :4:0 
>>>>>>> origin/master
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
<<<<<<< HEAD
"17175
[s S2668 . 1 `uc 1 SSPM0 1 0 :1:0 
=======
"17177
[s S2567 . 1 `uc 1 SSPM0 1 0 :1:0 
>>>>>>> origin/master
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
<<<<<<< HEAD
[s S2673 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP1 1 0 :1:4 
]
[s S2676 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN1 1 0 :1:5 
]
[s S2679 . 1 `uc 1 SSPM01 1 0 :1:0 
]
[s S2681 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
]
[s S2684 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM21 1 0 :1:2 
]
[s S2687 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM31 1 0 :1:3 
]
[s S2690 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV1 1 0 :1:6 
]
[s S2693 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL1 1 0 :1:7 
]
[u S2696 . 1 `S2662 1 . 1 0 `S2668 1 . 1 0 `S2673 1 . 1 0 `S2676 1 . 1 0 `S2679 1 . 1 0 `S2681 1 . 1 0 `S2684 1 . 1 0 `S2687 1 . 1 0 `S2690 1 . 1 0 `S2693 1 . 1 0 ]
[v _SSP2CON1bits SSP2CON1bits `VES2696  1 e 1 @3865 ]
"17264
[v _SSP2STAT SSP2STAT `VEuc  1 e 1 @3866 ]
[s S3102 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
"17423
[s S3105 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S3108 . 1 `uc 1 BF 1 0 :1:0 
=======
[s S2661 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP2 1 0 :1:4 
]
[s S2664 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN2 1 0 :1:5 
]
[s S2667 . 1 `uc 1 SSPM02 1 0 :1:0 
]
[s S2669 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM12 1 0 :1:1 
]
[s S2672 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM22 1 0 :1:2 
]
[s S2675 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM32 1 0 :1:3 
]
[s S2678 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV2 1 0 :1:6 
]
[s S2681 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL2 1 0 :1:7 
]
[u S2684 . 1 `S2561 1 . 1 0 `S2567 1 . 1 0 `S2661 1 . 1 0 `S2664 1 . 1 0 `S2667 1 . 1 0 `S2669 1 . 1 0 `S2672 1 . 1 0 `S2675 1 . 1 0 `S2678 1 . 1 0 `S2681 1 . 1 0 ]
[v _SSP2CON1bits SSP2CON1bits `VES2684  1 e 1 @3865 ]
"17266
[v _SSP2STAT SSP2STAT `VEuc  1 e 1 @3866 ]
[s S3207 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
"17425
[s S3210 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S3213 . 1 `uc 1 BF 1 0 :1:0 
>>>>>>> origin/master
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
<<<<<<< HEAD
[s S3117 . 1 `uc 1 . 1 0 :2:0 
=======
[s S3222 . 1 `uc 1 . 1 0 :2:0 
>>>>>>> origin/master
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
<<<<<<< HEAD
[s S3122 . 1 `uc 1 . 1 0 :2:0 
=======
[s S3227 . 1 `uc 1 . 1 0 :2:0 
>>>>>>> origin/master
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
<<<<<<< HEAD
[s S3127 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S3130 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S3133 . 1 `uc 1 . 1 0 :2:0 
=======
[s S3232 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S3235 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S3238 . 1 `uc 1 . 1 0 :2:0 
>>>>>>> origin/master
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
<<<<<<< HEAD
[s S3138 . 1 `uc 1 . 1 0 :2:0 
=======
[s S3243 . 1 `uc 1 . 1 0 :2:0 
>>>>>>> origin/master
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
<<<<<<< HEAD
[s S3143 . 1 `uc 1 . 1 0 :2:0 
=======
[s S3248 . 1 `uc 1 . 1 0 :2:0 
>>>>>>> origin/master
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
<<<<<<< HEAD
[s S3337 . 1 `uc 1 BF2 1 0 :1:0 
]
[s S3339 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE2 1 0 :1:6 
]
[s S3342 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA2 1 0 :1:5 
]
[s S3345 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DATA_ADDRESS2 1 0 :1:5 
]
[s S3348 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_A2 1 0 :1:5 
]
[s S3351 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_nA2 1 0 :1:5 
]
[s S3354 . 1 `uc 1 . 1 0 :5:0 
`uc 1 I2C_DAT2 1 0 :1:5 
]
[s S3357 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ2 1 0 :1:2 
]
[s S3360 . 1 `uc 1 . 1 0 :3:0 
`uc 1 I2C_START2 1 0 :1:3 
]
[s S3363 . 1 `uc 1 . 1 0 :4:0 
`uc 1 I2C_STOP2 1 0 :1:4 
]
[s S3366 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2 1 0 :1:4 
]
[s S3369 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE2 1 0 :1:2 
]
[s S3372 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW2 1 0 :1:2 
]
[s S3375 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W2 1 0 :1:2 
]
[s S3378 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_nW2 1 0 :1:2 
]
[s S3381 . 1 `uc 1 . 1 0 :3:0 
`uc 1 S2 1 0 :1:3 
]
[s S3384 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP2 1 0 :1:7 
]
[s S3387 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START2 1 0 :1:3 
]
[s S3390 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP2 1 0 :1:4 
]
[s S3393 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA2 1 0 :1:1 
]
[s S3396 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nA2 1 0 :1:5 
]
[s S3399 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nADDRESS2 1 0 :1:5 
]
[s S3402 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW2 1 0 :1:2 
]
[s S3405 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE2 1 0 :1:2 
]
[u S3408 . 1 `S3102 1 . 1 0 `S3105 1 . 1 0 `S3108 1 . 1 0 `S3117 1 . 1 0 `S3122 1 . 1 0 `S3127 1 . 1 0 `S3130 1 . 1 0 `S3133 1 . 1 0 `S3138 1 . 1 0 `S3143 1 . 1 0 `S3337 1 . 1 0 `S3339 1 . 1 0 `S3342 1 . 1 0 `S3345 1 . 1 0 `S3348 1 . 1 0 `S3351 1 . 1 0 `S3354 1 . 1 0 `S3357 1 . 1 0 `S3360 1 . 1 0 `S3363 1 . 1 0 `S3366 1 . 1 0 `S3369 1 . 1 0 `S3372 1 . 1 0 `S3375 1 . 1 0 `S3378 1 . 1 0 `S3381 1 . 1 0 `S3384 1 . 1 0 `S3387 1 . 1 0 `S3390 1 . 1 0 `S3393 1 . 1 0 `S3396 1 . 1 0 `S3399 1 . 1 0 `S3402 1 . 1 0 `S3405 1 . 1 0 ]
[v _SSP2STATbits SSP2STATbits `VES3408  1 e 1 @3866 ]
"18027
=======
[s S3442 . 1 `uc 1 BF2 1 0 :1:0 
]
[s S3444 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE2 1 0 :1:6 
]
[s S3447 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA2 1 0 :1:5 
]
[s S3450 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DATA_ADDRESS2 1 0 :1:5 
]
[s S3453 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_A2 1 0 :1:5 
]
[s S3456 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_nA2 1 0 :1:5 
]
[s S3459 . 1 `uc 1 . 1 0 :5:0 
`uc 1 I2C_DAT2 1 0 :1:5 
]
[s S3462 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ2 1 0 :1:2 
]
[s S3465 . 1 `uc 1 . 1 0 :3:0 
`uc 1 I2C_START2 1 0 :1:3 
]
[s S3468 . 1 `uc 1 . 1 0 :4:0 
`uc 1 I2C_STOP2 1 0 :1:4 
]
[s S3471 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2 1 0 :1:4 
]
[s S3474 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE2 1 0 :1:2 
]
[s S3477 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW2 1 0 :1:2 
]
[s S3480 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W2 1 0 :1:2 
]
[s S3483 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_nW2 1 0 :1:2 
]
[s S3486 . 1 `uc 1 . 1 0 :3:0 
`uc 1 S2 1 0 :1:3 
]
[s S3489 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP2 1 0 :1:7 
]
[s S3492 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START2 1 0 :1:3 
]
[s S3495 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP2 1 0 :1:4 
]
[s S3498 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA2 1 0 :1:1 
]
[s S3501 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nA2 1 0 :1:5 
]
[s S3504 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nADDRESS2 1 0 :1:5 
]
[s S3507 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW2 1 0 :1:2 
]
[s S3510 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE2 1 0 :1:2 
]
[u S3513 . 1 `S3207 1 . 1 0 `S3210 1 . 1 0 `S3213 1 . 1 0 `S3222 1 . 1 0 `S3227 1 . 1 0 `S3232 1 . 1 0 `S3235 1 . 1 0 `S3238 1 . 1 0 `S3243 1 . 1 0 `S3248 1 . 1 0 `S3442 1 . 1 0 `S3444 1 . 1 0 `S3447 1 . 1 0 `S3450 1 . 1 0 `S3453 1 . 1 0 `S3456 1 . 1 0 `S3459 1 . 1 0 `S3462 1 . 1 0 `S3465 1 . 1 0 `S3468 1 . 1 0 `S3471 1 . 1 0 `S3474 1 . 1 0 `S3477 1 . 1 0 `S3480 1 . 1 0 `S3483 1 . 1 0 `S3486 1 . 1 0 `S3489 1 . 1 0 `S3492 1 . 1 0 `S3495 1 . 1 0 `S3498 1 . 1 0 `S3501 1 . 1 0 `S3504 1 . 1 0 `S3507 1 . 1 0 `S3510 1 . 1 0 ]
[v _SSP2STATbits SSP2STATbits `VES3513  1 e 1 @3866 ]
"18029
>>>>>>> origin/master
[v _TXREG2 TXREG2 `VEuc  1 e 1 @3869 ]
"18067
[v _SPBRG2 SPBRG2 `VEuc  1 e 1 @3871 ]
"18136
[v _SPBRGH2 SPBRGH2 `VEuc  1 e 1 @3872 ]
"18437
[v _RCREG3 RCREG3 `VEuc  1 e 1 @3882 ]
"18456
[v _SPBRG3 SPBRG3 `VEuc  1 e 1 @3883 ]
"18525
[v _SPBRGH3 SPBRGH3 `VEuc  1 e 1 @3884 ]
"18611
[v _BAUDCON3bits BAUDCON3bits `VES1666  1 e 1 @3885 ]
"18672
[v _TXSTA3bits TXSTA3bits `VES1645  1 e 1 @3886 ]
"18733
[v _RCSTA3bits RCSTA3bits `VES1687  1 e 1 @3887 ]
"18777
[v _SPBRGH1 SPBRGH1 `VEuc  1 e 1 @3888 ]
<<<<<<< HEAD
[s S1328 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 IREN 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
"18968
[s S1544 . 1 `uc 1 ABDEN2 1 0 :1:0 
]
[s S1546 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF2 1 0 :1:7 
]
[s S1549 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG162 1 0 :1:3 
]
[s S1552 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP2 1 0 :1:5 
]
[s S1555 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL2 1 0 :1:6 
]
[s S1558 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT2 1 0 :1:6 
]
[s S1561 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP2 1 0 :1:5 
]
[s S1564 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP2 1 0 :1:4 
]
[s S1567 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP2 1 0 :1:4 
]
[s S1570 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE2 1 0 :1:1 
]
[u S1573 . 1 `S1328 1 . 1 0 `S1544 1 . 1 0 `S1546 1 . 1 0 `S1549 1 . 1 0 `S1552 1 . 1 0 `S1555 1 . 1 0 `S1558 1 . 1 0 `S1561 1 . 1 0 `S1564 1 . 1 0 `S1567 1 . 1 0 `S1570 1 . 1 0 ]
[v _BAUDCON2bits BAUDCON2bits `VES1573  1 e 1 @3889 ]
[s S1241 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
"19086
[s S1511 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_92 1 0 :1:6 
]
[s S1514 . 1 `uc 1 TXD82 1 0 :1:0 
]
[u S1516 . 1 `S1241 1 . 1 0 `S1511 1 . 1 0 `S1514 1 . 1 0 ]
[v _TXSTA2bits TXSTA2bits `VES1516  1 e 1 @3890 ]
[s S1444 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
"19168
[s S1633 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_92 1 0 :1:6 
]
[s S1636 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC92 1 0 :1:6 
]
[s S1639 . 1 `uc 1 RCD82 1 0 :1:0 
]
[u S1641 . 1 `S1444 1 . 1 0 `S1633 1 . 1 0 `S1636 1 . 1 0 `S1639 1 . 1 0 ]
[v _RCSTA2bits RCSTA2bits `VES1641  1 e 1 @3891 ]
"19365
=======
"18970
[s S1512 . 1 `uc 1 ABDEN2 1 0 :1:0 
]
[s S1514 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF2 1 0 :1:7 
]
[s S1517 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG162 1 0 :1:3 
]
[s S1520 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP2 1 0 :1:5 
]
[s S1523 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL2 1 0 :1:6 
]
[s S1526 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT2 1 0 :1:6 
]
[s S1529 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP2 1 0 :1:5 
]
[s S1532 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP2 1 0 :1:4 
]
[s S1535 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP2 1 0 :1:4 
]
[s S1538 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE2 1 0 :1:1 
]
[u S1541 . 1 `S1296 1 . 1 0 `S1512 1 . 1 0 `S1514 1 . 1 0 `S1517 1 . 1 0 `S1520 1 . 1 0 `S1523 1 . 1 0 `S1526 1 . 1 0 `S1529 1 . 1 0 `S1532 1 . 1 0 `S1535 1 . 1 0 `S1538 1 . 1 0 ]
[v _BAUDCON2bits BAUDCON2bits `VES1541  1 e 1 @3889 ]
"19088
[s S1479 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_92 1 0 :1:6 
]
[s S1482 . 1 `uc 1 TXD82 1 0 :1:0 
]
[u S1484 . 1 `S1209 1 . 1 0 `S1479 1 . 1 0 `S1482 1 . 1 0 ]
[v _TXSTA2bits TXSTA2bits `VES1484  1 e 1 @3890 ]
"19170
[s S1601 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_92 1 0 :1:6 
]
[s S1604 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC92 1 0 :1:6 
]
[s S1607 . 1 `uc 1 RCD82 1 0 :1:0 
]
[u S1609 . 1 `S1412 1 . 1 0 `S1601 1 . 1 0 `S1604 1 . 1 0 `S1607 1 . 1 0 ]
[v _RCSTA2bits RCSTA2bits `VES1609  1 e 1 @3891 ]
"19367
>>>>>>> origin/master
[v _CCPTMRS0 CCPTMRS0 `VEuc  1 e 1 @3894 ]
"19742
[v _SSP2CON3 SSP2CON3 `VEuc  1 e 1 @3897 ]
<<<<<<< HEAD
"19822
[v _T8CONbits T8CONbits `VES3686  1 e 1 @3898 ]
"19871
[v _PR8 PR8 `VEuc  1 e 1 @3899 ]
"19930
[v _T6CONbits T6CONbits `VES3686  1 e 1 @3901 ]
"19979
=======
[s S4095 . 1 `uc 1 T8CKPS 1 0 :2:0 
`uc 1 TMR8ON 1 0 :1:2 
`uc 1 T8OUTPS 1 0 :4:3 
]
"19824
[s S4099 . 1 `uc 1 T8CKPS0 1 0 :1:0 
`uc 1 T8CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T8OUTPS0 1 0 :1:3 
`uc 1 T8OUTPS1 1 0 :1:4 
`uc 1 T8OUTPS2 1 0 :1:5 
`uc 1 T8OUTPS3 1 0 :1:6 
]
[u S4107 . 1 `S4095 1 . 1 0 `S4099 1 . 1 0 ]
[v _T8CONbits T8CONbits `VES4107  1 e 1 @3898 ]
"19873
[v _PR8 PR8 `VEuc  1 e 1 @3899 ]
[s S4066 . 1 `uc 1 T6CKPS 1 0 :2:0 
`uc 1 TMR6ON 1 0 :1:2 
`uc 1 T6OUTPS 1 0 :4:3 
]
"19932
[s S4070 . 1 `uc 1 T6CKPS0 1 0 :1:0 
`uc 1 T6CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T6OUTPS0 1 0 :1:3 
`uc 1 T6OUTPS1 1 0 :1:4 
`uc 1 T6OUTPS2 1 0 :1:5 
`uc 1 T6OUTPS3 1 0 :1:6 
]
[u S4078 . 1 `S4066 1 . 1 0 `S4070 1 . 1 0 ]
[v _T6CONbits T6CONbits `VES4078  1 e 1 @3901 ]
"19981
>>>>>>> origin/master
[v _PR6 PR6 `VEuc  1 e 1 @3902 ]
"20385
[v _CCP3CON CCP3CON `VEuc  1 e 1 @3913 ]
"20487
[v _CCPR3L CCPR3L `VEuc  1 e 1 @3914 ]
<<<<<<< HEAD
[s S1990 . 1 `uc 1 CCH 1 0 :2:0 
=======
[s S1959 . 1 `uc 1 CCH 1 0 :2:0 
>>>>>>> origin/master
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
<<<<<<< HEAD
"21023
[s S1997 . 1 `uc 1 CCH0 1 0 :1:0 
=======
"21025
[s S1966 . 1 `uc 1 CCH0 1 0 :1:0 
>>>>>>> origin/master
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
<<<<<<< HEAD
[s S2003 . 1 `uc 1 C1CH0 1 0 :1:0 
]
[s S2005 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C1CH1 1 0 :1:1 
]
[s S2008 . 1 `uc 1 CCH01 1 0 :1:0 
]
[s S2010 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH11 1 0 :1:1 
]
[s S2013 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE1 1 0 :1:6 
]
[s S2016 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON1 1 0 :1:7 
]
[s S2019 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL1 1 0 :1:5 
]
[s S2022 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF1 1 0 :1:2 
]
[s S2025 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL01 1 0 :1:3 
]
[s S2028 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL11 1 0 :1:4 
]
[u S2031 . 1 `S1990 1 . 1 0 `S1997 1 . 1 0 `S2003 1 . 1 0 `S2005 1 . 1 0 `S2008 1 . 1 0 `S2010 1 . 1 0 `S2013 1 . 1 0 `S2016 1 . 1 0 `S2019 1 . 1 0 `S2022 1 . 1 0 `S2025 1 . 1 0 `S2028 1 . 1 0 ]
[v _CM1CONbits CM1CONbits `VES2031  1 e 1 @3923 ]
"21127
[v _PADCFG1 PADCFG1 `VEuc  1 e 1 @3924 ]
[s S1088 . 1 `uc 1 RLPU 1 0 :1:0 
=======
[s S1972 . 1 `uc 1 C1CH0 1 0 :1:0 
]
[s S1974 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C1CH1 1 0 :1:1 
]
[s S1977 . 1 `uc 1 CCH01 1 0 :1:0 
]
[s S1979 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH11 1 0 :1:1 
]
[s S1982 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE1 1 0 :1:6 
]
[s S1985 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON1 1 0 :1:7 
]
[s S1988 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL1 1 0 :1:5 
]
[s S1991 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF1 1 0 :1:2 
]
[s S1994 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL01 1 0 :1:3 
]
[s S1997 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL11 1 0 :1:4 
]
[u S2000 . 1 `S1959 1 . 1 0 `S1966 1 . 1 0 `S1972 1 . 1 0 `S1974 1 . 1 0 `S1977 1 . 1 0 `S1979 1 . 1 0 `S1982 1 . 1 0 `S1985 1 . 1 0 `S1988 1 . 1 0 `S1991 1 . 1 0 `S1994 1 . 1 0 `S1997 1 . 1 0 ]
[v _CM1CONbits CM1CONbits `VES2000  1 e 1 @3923 ]
"21129
[v _PADCFG1 PADCFG1 `VEuc  1 e 1 @3924 ]
[s S1056 . 1 `uc 1 RLPU 1 0 :1:0 
>>>>>>> origin/master
`uc 1 RKPU 1 0 :1:1 
`uc 1 RJPU 1 0 :1:2 
`uc 1 RHPU 1 0 :1:3 
`uc 1 RGPU 1 0 :1:4 
`uc 1 RFPU 1 0 :1:5 
`uc 1 REPU 1 0 :1:6 
`uc 1 RDPU 1 0 :1:7 
]
<<<<<<< HEAD
"21147
[s S1097 . 1 `uc 1 PMPTTL 1 0 :1:0 
]
[u S1099 . 1 `S1088 1 . 1 0 `S1097 1 . 1 0 ]
[v _PADCFG1bits PADCFG1bits `VES1099  1 e 1 @3924 ]
"22274
[s S1337 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
`uc 1 DTRXP 1 0 :1:5 
]
[s S1341 . 1 `uc 1 . 1 0 :4:0 
=======
"21149
[s S1065 . 1 `uc 1 PMPTTL 1 0 :1:0 
]
[u S1067 . 1 `S1056 1 . 1 0 `S1065 1 . 1 0 ]
[v _PADCFG1bits PADCFG1bits `VES1067  1 e 1 @3924 ]
"22276
[s S1305 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
`uc 1 DTRXP 1 0 :1:5 
]
[s S1309 . 1 `uc 1 . 1 0 :4:0 
>>>>>>> origin/master
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCMT 1 0 :1:6 
]
<<<<<<< HEAD
[s S1346 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S1348 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S1351 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S1354 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S1357 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S1360 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S1363 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S1366 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S1369 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S1372 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S1375 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[u S1378 . 1 `S1328 1 . 1 0 `S1337 1 . 1 0 `S1341 1 . 1 0 `S1346 1 . 1 0 `S1348 1 . 1 0 `S1351 1 . 1 0 `S1354 1 . 1 0 `S1357 1 . 1 0 `S1360 1 . 1 0 `S1363 1 . 1 0 `S1366 1 . 1 0 `S1369 1 . 1 0 `S1372 1 . 1 0 `S1375 1 . 1 0 ]
[v _BAUDCON1bits BAUDCON1bits `VES1378  1 e 1 @3943 ]
"22646
[v _SSP1CON3 SSP1CON3 `VEuc  1 e 1 @3945 ]
[s S1013 . 1 `uc 1 RB0 1 0 :1:0 
=======
[s S1314 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S1316 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S1319 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S1322 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S1325 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S1328 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S1331 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S1334 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S1337 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S1340 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S1343 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[u S1346 . 1 `S1296 1 . 1 0 `S1305 1 . 1 0 `S1309 1 . 1 0 `S1314 1 . 1 0 `S1316 1 . 1 0 `S1319 1 . 1 0 `S1322 1 . 1 0 `S1325 1 . 1 0 `S1328 1 . 1 0 `S1331 1 . 1 0 `S1334 1 . 1 0 `S1337 1 . 1 0 `S1340 1 . 1 0 `S1343 1 . 1 0 ]
[v _BAUDCON1bits BAUDCON1bits `VES1346  1 e 1 @3943 ]
"22648
[v _SSP1CON3 SSP1CON3 `VEuc  1 e 1 @3945 ]
[s S981 . 1 `uc 1 RB0 1 0 :1:0 
>>>>>>> origin/master
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
<<<<<<< HEAD
"23963
[s S1022 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S1025 . 1 `S1013 1 . 1 0 `S1022 1 . 1 0 ]
[v _PORTBbits PORTBbits `VES1025  1 e 1 @3969 ]
=======
"23965
[s S990 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S993 . 1 `S981 1 . 1 0 `S990 1 . 1 0 ]
[v _PORTBbits PORTBbits `VES993  1 e 1 @3969 ]
>>>>>>> origin/master
[s S313 . 1 `uc 1 RD0 1 0 :1:0 
`uc 1 RD1 1 0 :1:1 
`uc 1 RD2 1 0 :1:2 
`uc 1 RD3 1 0 :1:3 
`uc 1 RD4 1 0 :1:4 
`uc 1 RD5 1 0 :1:5 
`uc 1 RD6 1 0 :1:6 
`uc 1 RD7 1 0 :1:7 
]
"24123
[s S322 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SS2 1 0 :1:7 
]
[u S325 . 1 `S313 1 . 1 0 `S322 1 . 1 0 ]
[v _PORTDbits PORTDbits `VES325  1 e 1 @3971 ]
[s S100 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
`uc 1 RE4 1 0 :1:4 
`uc 1 RE5 1 0 :1:5 
`uc 1 RE6 1 0 :1:6 
`uc 1 RE7 1 0 :1:7 
]
"24255
[s S109 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CCP10 1 0 :1:2 
]
[s S112 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CCP2E 1 0 :1:7 
]
[s S115 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CCP6E 1 0 :1:6 
]
[s S118 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CCP7E 1 0 :1:5 
]
[s S121 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP8E 1 0 :1:4 
]
[s S124 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP9E 1 0 :1:3 
]
[s S127 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CS 1 0 :1:2 
]
[s S130 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PA2E 1 0 :1:7 
]
[s S133 . 1 `uc 1 . 1 0 :6:0 
`uc 1 PB1E 1 0 :1:6 
]
[s S136 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PB2 1 0 :1:2 
]
[s S139 . 1 `uc 1 . 1 0 :4:0 
`uc 1 PB3E 1 0 :1:4 
]
[s S142 . 1 `uc 1 . 1 0 :5:0 
`uc 1 PC1E 1 0 :1:5 
]
[s S145 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PC2 1 0 :1:1 
]
[s S148 . 1 `uc 1 . 1 0 :3:0 
`uc 1 PC3E 1 0 :1:3 
]
[s S151 . 1 `uc 1 PD2 1 0 :1:0 
]
[s S153 . 1 `uc 1 RDE 1 0 :1:0 
]
[s S155 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WRE 1 0 :1:1 
]
[u S158 . 1 `S100 1 . 1 0 `S109 1 . 1 0 `S112 1 . 1 0 `S115 1 . 1 0 `S118 1 . 1 0 `S121 1 . 1 0 `S124 1 . 1 0 `S127 1 . 1 0 `S130 1 . 1 0 `S133 1 . 1 0 `S136 1 . 1 0 `S139 1 . 1 0 `S142 1 . 1 0 `S145 1 . 1 0 `S148 1 . 1 0 `S151 1 . 1 0 `S153 1 . 1 0 `S155 1 . 1 0 ]
[v _PORTEbits PORTEbits `VES158  1 e 1 @3972 ]
<<<<<<< HEAD
[s S2479 . 1 `uc 1 . 1 0 :2:0 
=======
[s S2423 . 1 `uc 1 . 1 0 :2:0 
>>>>>>> origin/master
`uc 1 RF2 1 0 :1:2 
`uc 1 RF3 1 0 :1:3 
`uc 1 RF4 1 0 :1:4 
`uc 1 RF5 1 0 :1:5 
`uc 1 RF6 1 0 :1:6 
`uc 1 RF7 1 0 :1:7 
]
<<<<<<< HEAD
"24413
[s S2487 . 1 `uc 1 . 1 0 :2:0 
`uc 1 C1OUTF 1 0 :1:2 
]
[s S2490 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C2OUTF 1 0 :1:1 
]
[s S2493 . 1 `uc 1 RF0 1 0 :1:0 
]
[s S2495 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RF1 1 0 :1:1 
]
[u S2498 . 1 `S2479 1 . 1 0 `S2487 1 . 1 0 `S2490 1 . 1 0 `S2493 1 . 1 0 `S2495 1 . 1 0 ]
[v _PORTFbits PORTFbits `VES2498  1 e 1 @3973 ]
=======
"24415
[s S2431 . 1 `uc 1 . 1 0 :2:0 
`uc 1 C1OUTF 1 0 :1:2 
]
[s S2434 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C2OUTF 1 0 :1:1 
]
[s S2437 . 1 `uc 1 RF0 1 0 :1:0 
]
[s S2439 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RF1 1 0 :1:1 
]
[u S2442 . 1 `S2423 1 . 1 0 `S2431 1 . 1 0 `S2434 1 . 1 0 `S2437 1 . 1 0 `S2439 1 . 1 0 ]
[v _PORTFbits PORTFbits `VES2442  1 e 1 @3973 ]
>>>>>>> origin/master
[s S341 . 1 `uc 1 RG0 1 0 :1:0 
`uc 1 RG1 1 0 :1:1 
`uc 1 RG2 1 0 :1:2 
`uc 1 RG3 1 0 :1:3 
`uc 1 RG4 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RG6 1 0 :1:6 
`uc 1 RG7 1 0 :1:7 
]
"24498
[s S350 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C3OUTG 1 0 :1:1 
]
[s S353 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RG5 1 0 :1:5 
]
[s S356 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RJPU 1 0 :1:5 
]
[u S359 . 1 `S341 1 . 1 0 `S350 1 . 1 0 `S353 1 . 1 0 `S356 1 . 1 0 ]
[v _PORTGbits PORTGbits `VES359  1 e 1 @3974 ]
[s S236 . 1 `uc 1 RH0 1 0 :1:0 
`uc 1 RH1 1 0 :1:1 
`uc 1 RH2 1 0 :1:2 
`uc 1 RH3 1 0 :1:3 
`uc 1 RH4 1 0 :1:4 
`uc 1 RH5 1 0 :1:5 
`uc 1 RH6 1 0 :1:6 
`uc 1 RH7 1 0 :1:7 
]
"24601
[s S245 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CCP6 1 0 :1:7 
]
[s S248 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CCP7 1 0 :1:6 
]
[s S251 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CCP8 1 0 :1:5 
]
[s S254 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP9 1 0 :1:4 
]
[s S257 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PB1 1 0 :1:7 
]
[s S260 . 1 `uc 1 . 1 0 :5:0 
`uc 1 PB3 1 0 :1:5 
]
[s S263 . 1 `uc 1 . 1 0 :6:0 
`uc 1 PC1 1 0 :1:6 
]
[s S266 . 1 `uc 1 . 1 0 :4:0 
`uc 1 PC3 1 0 :1:4 
]
[u S269 . 1 `S236 1 . 1 0 `S245 1 . 1 0 `S248 1 . 1 0 `S251 1 . 1 0 `S254 1 . 1 0 `S257 1 . 1 0 `S260 1 . 1 0 `S263 1 . 1 0 `S266 1 . 1 0 ]
[v _PORTHbits PORTHbits `VES269  1 e 1 @3975 ]
[s S1082 . 1 `uc 1 RJ0 1 0 :1:0 
`uc 1 RJ1 1 0 :1:1 
`uc 1 RJ2 1 0 :1:2 
`uc 1 RJ3 1 0 :1:3 
`uc 1 RJ4 1 0 :1:4 
`uc 1 RJ5 1 0 :1:5 
`uc 1 RJ6 1 0 :1:6 
`uc 1 RJ7 1 0 :1:7 
]
"24702
[u S1091 . 1 `S1082 1 . 1 0 ]
[v _PORTJbits PORTJbits `VES1091  1 e 1 @3976 ]
[s S3746 . 1 `uc 1 LATD0 1 0 :1:0 
`uc 1 LATD1 1 0 :1:1 
`uc 1 LATD2 1 0 :1:2 
`uc 1 LATD3 1 0 :1:3 
`uc 1 LATD4 1 0 :1:4 
`uc 1 LATD5 1 0 :1:5 
`uc 1 LATD6 1 0 :1:6 
`uc 1 LATD7 1 0 :1:7 
]
"25190
[s S3755 . 1 `uc 1 LD0 1 0 :1:0 
]
[s S3757 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LD1 1 0 :1:1 
]
[s S3760 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LD2 1 0 :1:2 
]
[s S3763 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LD3 1 0 :1:3 
]
[s S3766 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LD4 1 0 :1:4 
]
[s S3769 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LD5 1 0 :1:5 
]
[s S3772 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LD6 1 0 :1:6 
]
[s S3775 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LD7 1 0 :1:7 
]
[u S3778 . 1 `S3746 1 . 1 0 `S3755 1 . 1 0 `S3757 1 . 1 0 `S3760 1 . 1 0 `S3763 1 . 1 0 `S3766 1 . 1 0 `S3769 1 . 1 0 `S3772 1 . 1 0 `S3775 1 . 1 0 ]
[v _LATDbits LATDbits `VES3778  1 e 1 @3980 ]
[s S875 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
"25969
[u S884 . 1 `S875 1 . 1 0 ]
[v _TRISBbits TRISBbits `VES884  1 e 1 @3987 ]
[s S2806 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
"26030
[u S2815 . 1 `S2806 1 . 1 0 ]
[v _TRISCbits TRISCbits `VES2815  1 e 1 @3988 ]
[s S383 . 1 `uc 1 TRISD0 1 0 :1:0 
`uc 1 TRISD1 1 0 :1:1 
`uc 1 TRISD2 1 0 :1:2 
`uc 1 TRISD3 1 0 :1:3 
`uc 1 TRISD4 1 0 :1:4 
`uc 1 TRISD5 1 0 :1:5 
`uc 1 TRISD6 1 0 :1:6 
`uc 1 TRISD7 1 0 :1:7 
]
"26091
[u S392 . 1 `S383 1 . 1 0 ]
[v _TRISDbits TRISDbits `VES392  1 e 1 @3989 ]
<<<<<<< HEAD
"26150
[v _TRISEbits TRISEbits `VES392  1 e 1 @3990 ]
[s S2279 . 1 `uc 1 . 1 0 :2:0 
=======
[s S404 . 1 `uc 1 TRISE0 1 0 :1:0 
`uc 1 TRISE1 1 0 :1:1 
`uc 1 TRISE2 1 0 :1:2 
`uc 1 TRISE3 1 0 :1:3 
`uc 1 TRISE4 1 0 :1:4 
`uc 1 TRISE5 1 0 :1:5 
`uc 1 TRISE6 1 0 :1:6 
`uc 1 TRISE7 1 0 :1:7 
]
"26152
[u S413 . 1 `S404 1 . 1 0 ]
[v _TRISEbits TRISEbits `VES413  1 e 1 @3990 ]
[s S2404 . 1 `uc 1 . 1 0 :2:0 
>>>>>>> origin/master
`uc 1 TRISF2 1 0 :1:2 
`uc 1 TRISF3 1 0 :1:3 
`uc 1 TRISF4 1 0 :1:4 
`uc 1 TRISF5 1 0 :1:5 
`uc 1 TRISF6 1 0 :1:6 
`uc 1 TRISF7 1 0 :1:7 
]
<<<<<<< HEAD
"26210
[u S2287 . 1 `S2279 1 . 1 0 ]
[v _TRISFbits TRISFbits `VES2287  1 e 1 @3991 ]
"26261
[v _TRISGbits TRISGbits `VES392  1 e 1 @3992 ]
"26317
[v _TRISHbits TRISHbits `VES392  1 e 1 @3993 ]
"26378
[v _TRISJbits TRISJbits `VES392  1 e 1 @3994 ]
[s S708 . 1 `uc 1 TMR1IF 1 0 :1:0 
=======
"26212
[u S2412 . 1 `S2404 1 . 1 0 ]
[v _TRISFbits TRISFbits `VES2412  1 e 1 @3991 ]
[s S2057 . 1 `uc 1 TRISG0 1 0 :1:0 
`uc 1 TRISG1 1 0 :1:1 
`uc 1 TRISG2 1 0 :1:2 
`uc 1 TRISG3 1 0 :1:3 
`uc 1 TRISG4 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 TRISG6 1 0 :1:6 
`uc 1 TRISG7 1 0 :1:7 
]
"26263
[u S2066 . 1 `S2057 1 . 1 0 ]
[v _TRISGbits TRISGbits `VES2066  1 e 1 @3992 ]
[s S425 . 1 `uc 1 TRISH0 1 0 :1:0 
`uc 1 TRISH1 1 0 :1:1 
`uc 1 TRISH2 1 0 :1:2 
`uc 1 TRISH3 1 0 :1:3 
`uc 1 TRISH4 1 0 :1:4 
`uc 1 TRISH5 1 0 :1:5 
`uc 1 TRISH6 1 0 :1:6 
`uc 1 TRISH7 1 0 :1:7 
]
"26319
[u S434 . 1 `S425 1 . 1 0 ]
[v _TRISHbits TRISHbits `VES434  1 e 1 @3993 ]
[s S1103 . 1 `uc 1 TRISJ0 1 0 :1:0 
`uc 1 TRISJ1 1 0 :1:1 
`uc 1 TRISJ2 1 0 :1:2 
`uc 1 TRISJ3 1 0 :1:3 
`uc 1 TRISJ4 1 0 :1:4 
`uc 1 TRISJ5 1 0 :1:5 
`uc 1 TRISJ6 1 0 :1:6 
`uc 1 TRISJ7 1 0 :1:7 
]
"26380
[u S1112 . 1 `S1103 1 . 1 0 ]
[v _TRISJbits TRISJbits `VES1112  1 e 1 @3994 ]
[s S688 . 1 `uc 1 TMR1IF 1 0 :1:0 
>>>>>>> origin/master
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 TMR1GIF 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 TX1IF 1 0 :1:4 
`uc 1 RC1IF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 PSPIF 1 0 :1:7 
]
<<<<<<< HEAD
"26635
[s S717 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXIF 1 0 :1:4 
]
[u S720 . 1 `S708 1 . 1 0 `S717 1 . 1 0 ]
[v _PIR1bits PIR1bits `VES720  1 e 1 @3998 ]
[s S737 . 1 `uc 1 RTCCIF 1 0 :1:0 
=======
"26637
[s S697 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXIF 1 0 :1:4 
]
[u S700 . 1 `S688 1 . 1 0 `S697 1 . 1 0 ]
[v _PIR1bits PIR1bits `VES700  1 e 1 @3998 ]
[s S717 . 1 `uc 1 RTCCIF 1 0 :1:0 
>>>>>>> origin/master
`uc 1 CCP1IF 1 0 :1:1 
`uc 1 CCP2IF 1 0 :1:2 
`uc 1 CTMUIF 1 0 :1:3 
`uc 1 TX2IF 1 0 :1:4 
`uc 1 RC2IF 1 0 :1:5 
`uc 1 LCDIF 1 0 :1:6 
`uc 1 TMR5GIF 1 0 :1:7 
]
<<<<<<< HEAD
"27112
[s S746 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIF 1 0 :1:1 
]
[s S749 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIF 1 0 :1:4 
]
[u S752 . 1 `S737 1 . 1 0 `S746 1 . 1 0 `S749 1 . 1 0 ]
[v _PIR3bits PIR3bits `VES752  1 e 1 @4004 ]
"27262
[v _PIR6bits PIR6bits `VES392  1 e 1 @4006 ]
=======
"27114
[s S726 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIF 1 0 :1:1 
]
[s S729 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIF 1 0 :1:4 
]
[u S732 . 1 `S717 1 . 1 0 `S726 1 . 1 0 `S729 1 . 1 0 ]
[v _PIR3bits PIR3bits `VES732  1 e 1 @4004 ]
[s S752 . 1 `uc 1 CMP1IF 1 0 :1:0 
`uc 1 CMP2IF 1 0 :1:1 
`uc 1 CMP3IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 TX3IF 1 0 :1:4 
`uc 1 RC3IF 1 0 :1:5 
`uc 1 TX4IF 1 0 :1:6 
`uc 1 RC4IF 1 0 :1:7 
]
"27264
[u S761 . 1 `S752 1 . 1 0 ]
[v _PIR6bits PIR6bits `VES761  1 e 1 @4006 ]
>>>>>>> origin/master
[s S54 . 1 `uc 1 . 1 0 :4:0 
`uc 1 PSPMODE 1 0 :1:4 
`uc 1 IBOV 1 0 :1:5 
`uc 1 OBF 1 0 :1:6 
`uc 1 IBF 1 0 :1:7 
]
"27317
[u S60 . 1 `S54 1 . 1 0 ]
[v _PSPCONbits PSPCONbits `VES60  1 e 1 @4007 ]
<<<<<<< HEAD
"27608
[s S1453 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADEN 1 0 :1:3 
]
[s S1456 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S1459 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC9 1 0 :1:6 
]
[s S1462 . 1 `uc 1 RCD8 1 0 :1:0 
]
[s S1464 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S1467 . 1 `S1444 1 . 1 0 `S1453 1 . 1 0 `S1456 1 . 1 0 `S1459 1 . 1 0 `S1462 1 . 1 0 `S1464 1 . 1 0 ]
[v _RCSTA1bits RCSTA1bits `VES1467  1 e 1 @4011 ]
"27836
[s S1250 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_9 1 0 :1:6 
]
[s S1253 . 1 `uc 1 TXD8 1 0 :1:0 
]
[s S1255 . 1 `uc 1 . 1 0 :2:0 
`uc 1 BRGH1 1 0 :1:2 
]
[s S1258 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CSRC1 1 0 :1:7 
]
[s S1261 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SENDB1 1 0 :1:3 
]
[s S1264 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SYNC1 1 0 :1:4 
]
[s S1267 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
]
[s S1270 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX91 1 0 :1:6 
]
[s S1273 . 1 `uc 1 TX9D1 1 0 :1:0 
]
[s S1275 . 1 `uc 1 . 1 0 :5:0 
`uc 1 TXEN1 1 0 :1:5 
]
[u S1278 . 1 `S1241 1 . 1 0 `S1250 1 . 1 0 `S1253 1 . 1 0 `S1255 1 . 1 0 `S1258 1 . 1 0 `S1261 1 . 1 0 `S1264 1 . 1 0 `S1267 1 . 1 0 `S1270 1 . 1 0 `S1273 1 . 1 0 `S1275 1 . 1 0 ]
[v _TXSTA1bits TXSTA1bits `VES1278  1 e 1 @4012 ]
"28073
=======
"27610
[s S1421 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADEN 1 0 :1:3 
]
[s S1424 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S1427 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC9 1 0 :1:6 
]
[s S1430 . 1 `uc 1 RCD8 1 0 :1:0 
]
[s S1432 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S1435 . 1 `S1412 1 . 1 0 `S1421 1 . 1 0 `S1424 1 . 1 0 `S1427 1 . 1 0 `S1430 1 . 1 0 `S1432 1 . 1 0 ]
[v _RCSTA1bits RCSTA1bits `VES1435  1 e 1 @4011 ]
"27838
[s S1218 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_9 1 0 :1:6 
]
[s S1221 . 1 `uc 1 TXD8 1 0 :1:0 
]
[s S1223 . 1 `uc 1 . 1 0 :2:0 
`uc 1 BRGH1 1 0 :1:2 
]
[s S1226 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CSRC1 1 0 :1:7 
]
[s S1229 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SENDB1 1 0 :1:3 
]
[s S1232 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SYNC1 1 0 :1:4 
]
[s S1235 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
]
[s S1238 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX91 1 0 :1:6 
]
[s S1241 . 1 `uc 1 TX9D1 1 0 :1:0 
]
[s S1243 . 1 `uc 1 . 1 0 :5:0 
`uc 1 TXEN1 1 0 :1:5 
]
[u S1246 . 1 `S1209 1 . 1 0 `S1218 1 . 1 0 `S1221 1 . 1 0 `S1223 1 . 1 0 `S1226 1 . 1 0 `S1229 1 . 1 0 `S1232 1 . 1 0 `S1235 1 . 1 0 `S1238 1 . 1 0 `S1241 1 . 1 0 `S1243 1 . 1 0 ]
[v _TXSTA1bits TXSTA1bits `VES1246  1 e 1 @4012 ]
"28075
>>>>>>> origin/master
[v _TXREG1 TXREG1 `VEuc  1 e 1 @4013 ]
"28112
[v _RCREG1 RCREG1 `VEuc  1 e 1 @4014 ]
"28149
[v _SPBRG1 SPBRG1 `VEuc  1 e 1 @4015 ]
"28507
[v _TMR3L TMR3L `VEuc  1 e 1 @4018 ]
"28526
[v _TMR3H TMR3H `VEuc  1 e 1 @4019 ]
"28836
[v _CCP1CON CCP1CON `VEuc  1 e 1 @4025 ]
"28938
[v _CCPR1L CCPR1L `VEuc  1 e 1 @4026 ]
<<<<<<< HEAD
"29228
[v _ADCON1L ADCON1L `VEuc  1 e 1 @4032 ]
[s S2238 . 1 `uc 1 FORM 1 0 :2:0 
=======
[s S2203 . 1 `uc 1 FORM 1 0 :2:0 
>>>>>>> origin/master
`uc 1 MODE12 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 ADON 1 0 :1:7 
]
<<<<<<< HEAD
"29310
[s S2243 . 1 `uc 1 FORM0 1 0 :1:0 
`uc 1 FORM1 1 0 :1:1 
]
[u S2246 . 1 `S2238 1 . 1 0 `S2243 1 . 1 0 ]
[v _ADCON1Hbits ADCON1Hbits `VES2246  1 e 1 @4033 ]
"29339
[v _ADCBUF0 ADCBUF0 `VEus  1 e 2 @4034 ]
[s S2302 . 1 `uc 1 ADCBUF0H 1 0 :8:0 
]
"29355
[u S2304 . 1 `S2302 1 . 1 0 ]
[v _ADCBUF0Lbits ADCBUF0Lbits `VES2304  1 e 1 @4034 ]
"29374
[v _ADCBUF0Hbits ADCBUF0Hbits `VES2304  1 e 1 @4035 ]
"29414
[v _SSP1CON2 SSP1CON2 `VEuc  1 e 1 @4037 ]
"29494
[v _SSP1CON2bits SSP1CON2bits `VES2895  1 e 1 @4037 ]
"29633
[v _SSP1CON1 SSP1CON1 `VEuc  1 e 1 @4038 ]
"29684
[v _SSP1CON1bits SSP1CON1bits `VES2696  1 e 1 @4038 ]
"29773
[v _SSP1STAT SSP1STAT `VEuc  1 e 1 @4039 ]
"29884
[s S3149 . 1 `uc 1 BF1 1 0 :1:0 
]
[s S3151 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE1 1 0 :1:6 
]
[s S3154 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S3157 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S3160 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S3163 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S3166 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP1 1 0 :1:7 
]
[s S3169 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S3172 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S3175 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S3178 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S3181 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
]
[u S3184 . 1 `S3102 1 . 1 0 `S3105 1 . 1 0 `S3108 1 . 1 0 `S3117 1 . 1 0 `S3122 1 . 1 0 `S3127 1 . 1 0 `S3130 1 . 1 0 `S3133 1 . 1 0 `S3138 1 . 1 0 `S3143 1 . 1 0 `S3149 1 . 1 0 `S3151 1 . 1 0 `S3154 1 . 1 0 `S3157 1 . 1 0 `S3160 1 . 1 0 `S3163 1 . 1 0 `S3166 1 . 1 0 `S3169 1 . 1 0 `S3172 1 . 1 0 `S3175 1 . 1 0 `S3178 1 . 1 0 `S3181 1 . 1 0 ]
[v _SSP1STATbits SSP1STATbits `VES3184  1 e 1 @4039 ]
"30068
=======
"29312
[s S2208 . 1 `uc 1 FORM0 1 0 :1:0 
`uc 1 FORM1 1 0 :1:1 
]
[u S2211 . 1 `S2203 1 . 1 0 `S2208 1 . 1 0 ]
[v _ADCON1Hbits ADCON1Hbits `VES2211  1 e 1 @4033 ]
"29341
[v _ADCBUF0 ADCBUF0 `VEus  1 e 2 @4034 ]
[s S2255 . 1 `uc 1 ADCBUF0L 1 0 :8:0 
]
"29357
[u S2257 . 1 `S2255 1 . 1 0 ]
[v _ADCBUF0Lbits ADCBUF0Lbits `VES2257  1 e 1 @4034 ]
[s S2248 . 1 `uc 1 ADCBUF0H 1 0 :8:0 
]
"29376
[u S2250 . 1 `S2248 1 . 1 0 ]
[v _ADCBUF0Hbits ADCBUF0Hbits `VES2250  1 e 1 @4035 ]
"29416
[v _SSP1CON2 SSP1CON2 `VEuc  1 e 1 @4037 ]
"29496
[s S2868 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT1 1 0 :1:5 
]
[s S2871 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN1 1 0 :1:4 
]
[s S2874 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT1 1 0 :1:6 
]
[s S2877 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK11 1 0 :1:1 
]
[s S2880 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK21 1 0 :1:2 
]
[s S2883 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK31 1 0 :1:3 
]
[s S2886 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK41 1 0 :1:4 
]
[s S2889 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK51 1 0 :1:5 
]
[s S2892 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN1 1 0 :1:7 
]
[s S2895 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN1 1 0 :1:2 
]
[s S2898 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN1 1 0 :1:3 
]
[s S2901 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN1 1 0 :1:1 
]
[s S2904 . 1 `uc 1 SEN1 1 0 :1:0 
]
[u S2906 . 1 `S2849 1 . 1 0 `S2858 1 . 1 0 `S2861 1 . 1 0 `S2868 1 . 1 0 `S2871 1 . 1 0 `S2874 1 . 1 0 `S2877 1 . 1 0 `S2880 1 . 1 0 `S2883 1 . 1 0 `S2886 1 . 1 0 `S2889 1 . 1 0 `S2892 1 . 1 0 `S2895 1 . 1 0 `S2898 1 . 1 0 `S2901 1 . 1 0 `S2904 1 . 1 0 ]
[v _SSP1CON2bits SSP1CON2bits `VES2906  1 e 1 @4037 ]
"29635
[v _SSP1CON1 SSP1CON1 `VEuc  1 e 1 @4038 ]
"29686
[s S2572 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP1 1 0 :1:4 
]
[s S2575 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN1 1 0 :1:5 
]
[s S2578 . 1 `uc 1 SSPM01 1 0 :1:0 
]
[s S2580 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
]
[s S2583 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM21 1 0 :1:2 
]
[s S2586 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM31 1 0 :1:3 
]
[s S2589 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV1 1 0 :1:6 
]
[s S2592 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL1 1 0 :1:7 
]
[u S2595 . 1 `S2561 1 . 1 0 `S2567 1 . 1 0 `S2572 1 . 1 0 `S2575 1 . 1 0 `S2578 1 . 1 0 `S2580 1 . 1 0 `S2583 1 . 1 0 `S2586 1 . 1 0 `S2589 1 . 1 0 `S2592 1 . 1 0 ]
[v _SSP1CON1bits SSP1CON1bits `VES2595  1 e 1 @4038 ]
"29775
[v _SSP1STAT SSP1STAT `VEuc  1 e 1 @4039 ]
"29886
[s S3254 . 1 `uc 1 BF1 1 0 :1:0 
]
[s S3256 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE1 1 0 :1:6 
]
[s S3259 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S3262 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S3265 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S3268 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S3271 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP1 1 0 :1:7 
]
[s S3274 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S3277 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S3280 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S3283 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S3286 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
]
[u S3289 . 1 `S3207 1 . 1 0 `S3210 1 . 1 0 `S3213 1 . 1 0 `S3222 1 . 1 0 `S3227 1 . 1 0 `S3232 1 . 1 0 `S3235 1 . 1 0 `S3238 1 . 1 0 `S3243 1 . 1 0 `S3248 1 . 1 0 `S3254 1 . 1 0 `S3256 1 . 1 0 `S3259 1 . 1 0 `S3262 1 . 1 0 `S3265 1 . 1 0 `S3268 1 . 1 0 `S3271 1 . 1 0 `S3274 1 . 1 0 `S3277 1 . 1 0 `S3280 1 . 1 0 `S3283 1 . 1 0 `S3286 1 . 1 0 ]
[v _SSP1STATbits SSP1STATbits `VES3289  1 e 1 @4039 ]
"30070
>>>>>>> origin/master
[v _SSP1ADD SSP1ADD `VEuc  1 e 1 @4040 ]
"30231
[v _SSP1BUF SSP1BUF `VEuc  1 e 1 @4041 ]
<<<<<<< HEAD
"30269
[v _T2CONbits T2CONbits `VES3686  1 e 1 @4042 ]
"30318
=======
[s S4008 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
"30271
[s S4012 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S4020 . 1 `S4008 1 . 1 0 `S4012 1 . 1 0 ]
[v _T2CONbits T2CONbits `VES4020  1 e 1 @4042 ]
"30320
>>>>>>> origin/master
[v _PR2 PR2 `VEuc  1 e 1 @4043 ]
"30868
[v _T0CON T0CON `VEuc  1 e 1 @4053 ]
"30950
[v _TMR0L TMR0L `VEuc  1 e 1 @4054 ]
<<<<<<< HEAD
[s S972 . 1 `uc 1 INT1IF 1 0 :1:0 
=======
[s S940 . 1 `uc 1 INT1IF 1 0 :1:0 
>>>>>>> origin/master
`uc 1 INT2IF 1 0 :1:1 
`uc 1 INT3IF 1 0 :1:2 
`uc 1 INT1IE 1 0 :1:3 
`uc 1 INT2IE 1 0 :1:4 
`uc 1 INT3IE 1 0 :1:5 
`uc 1 INT1IP 1 0 :1:6 
`uc 1 INT2IP 1 0 :1:7 
]
<<<<<<< HEAD
"31228
[s S981 . 1 `uc 1 INT1F 1 0 :1:0 
=======
"31230
[s S949 . 1 `uc 1 INT1F 1 0 :1:0 
>>>>>>> origin/master
`uc 1 INT2F 1 0 :1:1 
`uc 1 INT3F 1 0 :1:2 
`uc 1 INT1E 1 0 :1:3 
`uc 1 INT2E 1 0 :1:4 
`uc 1 INT3E 1 0 :1:5 
`uc 1 INT1P 1 0 :1:6 
`uc 1 INT2P 1 0 :1:7 
]
<<<<<<< HEAD
[u S990 . 1 `S972 1 . 1 0 `S981 1 . 1 0 ]
[v _INTCON3bits INTCON3bits `VES990  1 e 1 @4080 ]
[s S931 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
"31340
[s S934 . 1 `uc 1 IOCIP 1 0 :1:0 
=======
[u S958 . 1 `S940 1 . 1 0 `S949 1 . 1 0 ]
[v _INTCON3bits INTCON3bits `VES958  1 e 1 @4080 ]
[s S899 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
"31342
[s S902 . 1 `uc 1 IOCIP 1 0 :1:0 
>>>>>>> origin/master
`uc 1 INT3IP 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 INTEDG3 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
<<<<<<< HEAD
[s S943 . 1 `uc 1 . 1 0 :1:0 
=======
[s S911 . 1 `uc 1 . 1 0 :1:0 
>>>>>>> origin/master
`uc 1 INT3P 1 0 :1:1 
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
<<<<<<< HEAD
[u S949 . 1 `S931 1 . 1 0 `S934 1 . 1 0 `S943 1 . 1 0 ]
[v _INTCON2bits INTCON2bits `VES949  1 e 1 @4081 ]
[s S1190 . 1 `uc 1 IOCIF 1 0 :1:0 
=======
[u S917 . 1 `S899 1 . 1 0 `S902 1 . 1 0 `S911 1 . 1 0 ]
[v _INTCON2bits INTCON2bits `VES917  1 e 1 @4081 ]
[s S1158 . 1 `uc 1 IOCIF 1 0 :1:0 
>>>>>>> origin/master
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
<<<<<<< HEAD
"31436
[s S1199 . 1 `uc 1 . 1 0 :1:0 
=======
"31438
[s S1167 . 1 `uc 1 . 1 0 :1:0 
>>>>>>> origin/master
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
<<<<<<< HEAD
[s S1208 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S1212 . 1 `S1190 1 . 1 0 `S1199 1 . 1 0 `S1208 1 . 1 0 ]
[v _INTCONbits INTCONbits `VES1212  1 e 1 @4082 ]
"31933
=======
[s S1176 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S1180 . 1 `S1158 1 . 1 0 `S1167 1 . 1 0 `S1176 1 . 1 0 ]
[v _INTCONbits INTCONbits `VES1180  1 e 1 @4082 ]
"31935
>>>>>>> origin/master
[v _ADON ADON `VEb  1 e 0 @32271 ]
"31959
[v _ANSEL10 ANSEL10 `VEb  1 e 0 @29234 ]
"31961
[v _ANSEL11 ANSEL11 `VEb  1 e 0 @29235 ]
"31967
[v _ANSEL14 ANSEL14 `VEb  1 e 0 @29238 ]
"31971
[v _ANSEL16 ANSEL16 `VEb  1 e 0 @29224 ]
"31973
[v _ANSEL17 ANSEL17 `VEb  1 e 0 @29225 ]
"31975
[v _ANSEL18 ANSEL18 `VEb  1 e 0 @29226 ]
"31977
[v _ANSEL19 ANSEL19 `VEb  1 e 0 @29227 ]
"31983
[v _ANSEL21 ANSEL21 `VEb  1 e 0 @29229 ]
"31995
[v _ANSEL6 ANSEL6 `VEb  1 e 0 @29246 ]
"32001
[v _ANSEL9 ANSEL9 `VEb  1 e 0 @29233 ]
"32651
[v _CPEN CPEN `VEb  1 e 0 @30407 ]
"32911
[v _DONE DONE `VEb  1 e 0 @32256 ]
"33357
[v _GIE GIE `VEb  1 e 0 @32663 ]
"33417
[v _INT1IF INT1IF `VEb  1 e 0 @32640 ]
"33457
[v _INT3IF INT3IF `VEb  1 e 0 @32642 ]
"33607
[v _IOLOCK IOLOCK `VEb  1 e 0 @31542 ]
"33609
[v _IPEN IPEN `VEb  1 e 0 @32391 ]
"33869
[v _LCDA LCDA `VEb  1 e 0 @30421 ]
"33887
[v _LCDMD LCDMD `VEb  1 e 0 @30603 ]
"34179
[v _NVCFG0 NVCFG0 `VEb  1 e 0 @29805 ]
"34477
[v _PVCFG0 PVCFG0 `VEb  1 e 0 @29806 ]
"34479
[v _PVCFG1 PVCFG1 `VEb  1 e 0 @29807 ]
"34527
[v _RC1IE RC1IE `VEb  1 e 0 @31981 ]
"34535
[v _RC2IE RC2IE `VEb  1 e 0 @32029 ]
"34543
[v _RC3IE RC3IE `VEb  1 e 0 @31501 ]
"34551
[v _RC4IE RC4IE `VEb  1 e 0 @31503 ]
"34593
[v _RD163 RD163 `VEb  1 e 0 @32143 ]
"34659
[v _RG0 RG0 `VEb  1 e 0 @31792 ]
"34661
[v _RG1 RG1 `VEb  1 e 0 @31793 ]
"34663
[v _RG2 RG2 `VEb  1 e 0 @31794 ]
"34665
[v _RG3 RG3 `VEb  1 e 0 @31795 ]
"34667
[v _RG4 RG4 `VEb  1 e 0 @31796 ]
"34733
[v _RL1 RL1 `VEb  1 e 0 @30497 ]
"34735
[v _RL2 RL2 `VEb  1 e 0 @30498 ]
"34737
[v _RL3 RL3 `VEb  1 e 0 @30499 ]
"36265
[v _SAMP SAMP `VEb  1 e 0 @32257 ]
"36707
[v _T3CKPS0 T3CKPS0 `VEb  1 e 0 @32140 ]
"36711
[v _T3CKPS1 T3CKPS1 `VEb  1 e 0 @32141 ]
"36747
[v _T4CKPS1 T4CKPS1 `VEb  1 e 0 @30753 ]
"36807
[v _T6CKPS1 T6CKPS1 `VEb  1 e 0 @31209 ]
"36831
[v _TMR0IE TMR0IE `VEb  1 e 0 @32661 ]
"36833
[v _TMR0IF TMR0IF `VEb  1 e 0 @32658 ]
"36835
[v _TMR0IP TMR0IP `VEb  1 e 0 @32650 ]
"36873
[v _TMR3CS0 TMR3CS0 `VEb  1 e 0 @32142 ]
"36877
[v _TMR3CS1 TMR3CS1 `VEb  1 e 0 @32143 ]
"36889
[v _TMR3IE TMR3IE `VEb  1 e 0 @32001 ]
"36897
[v _TMR3ON TMR3ON `VEb  1 e 0 @32136 ]
"36907
[v _TMR4ON TMR4ON `VEb  1 e 0 @30754 ]
"36939
[v _TMR6ON TMR6ON `VEb  1 e 0 @31210 ]
"37017
[v _TRISE0 TRISE0 `VEb  1 e 0 @31920 ]
"37019
[v _TRISE1 TRISE1 `VEb  1 e 0 @31921 ]
"37021
[v _TRISE2 TRISE2 `VEb  1 e 0 @31922 ]
"37023
[v _TRISE3 TRISE3 `VEb  1 e 0 @31923 ]
"37025
[v _TRISE4 TRISE4 `VEb  1 e 0 @31924 ]
"37027
[v _TRISE5 TRISE5 `VEb  1 e 0 @31925 ]
"37029
[v _TRISE6 TRISE6 `VEb  1 e 0 @31926 ]
"37031
[v _TRISE7 TRISE7 `VEb  1 e 0 @31927 ]
"37057
[v _TRISG7 TRISG7 `VEb  1 e 0 @31943 ]
"37059
[v _TRISH0 TRISH0 `VEb  1 e 0 @31944 ]
"37061
[v _TRISH1 TRISH1 `VEb  1 e 0 @31945 ]
"37063
[v _TRISH2 TRISH2 `VEb  1 e 0 @31946 ]
"37065
[v _TRISH3 TRISH3 `VEb  1 e 0 @31947 ]
"37093
[v _TRISK1 TRISK1 `VEb  1 e 0 @30537 ]
"37107
[v _TRISL0 TRISL0 `VEb  1 e 0 @30512 ]
"37157
[v _TX1IE TX1IE `VEb  1 e 0 @31980 ]
"37163
[v _TX2IE TX2IE `VEb  1 e 0 @32028 ]
"37169
[v _TX3IE TX3IE `VEb  1 e 0 @31500 ]
"37175
[v _TX4IE TX4IE `VEb  1 e 0 @31502 ]
"354 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\doprnt.c
[v _dpowers dpowers `C[5]ui  1 s 10 dpowers ]
"5 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\delays.c
[v _millisCount millisCount `ul  1 e 4 0 ]
"3 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\encoders.c
[v _right_count right_count `VEl  1 e 4 0 ]
"4
[v _left_count left_count `VEl  1 e 4 0 ]
"6 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\fft.c
[v _imaginaryNumbers imaginaryNumbers `[64]s  1 e 128 0 ]
"7
[v _realNumbers realNumbers `[64]s  1 e 128 0 ]
<<<<<<< HEAD
"27 /Users/broderickcarlin/candleBot/PIC firmware/fft.h
[v _SineWave SineWave `C[768]s  1 e 1536 0 ]
"45 /Users/broderickcarlin/candleBot/PIC firmware/LCD.c
=======
"26 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\fft.h
[v _SineWave SineWave `C[768]s  1 e 1536 0 ]
"46 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\LCD.c
>>>>>>> origin/master
[v _mode mode `VEuc  1 e 1 0 ]
"27 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\main.c
[v _FONA_BUFF FONA_BUFF `VE[50]uc  1 e 50 0 ]
[v _USB_BUFF USB_BUFF `VE[500]uc  1 e 500 0 ]
"28
[v _PIXY_BUFF PIXY_BUFF `VE[500]uc  1 e 500 0 ]
[v _USART4_BUFF USART4_BUFF `VE[50]uc  1 e 50 0 ]
"29
[v _FONA_INDEX FONA_INDEX `VEuc  1 e 1 0 ]
[v _USB_INDEX USB_INDEX `VEuc  1 e 1 0 ]
[v _PIXY_INDEX PIXY_INDEX `VEuc  1 e 1 0 ]
[v _UART4_INDEX UART4_INDEX `VEuc  1 e 1 0 ]
"3 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\PS2.c
[v _enter_config enter_config `[5]uc  1 s 5 enter_config ]
"4
[v _set_mode set_mode `[9]uc  1 s 9 set_mode ]
"5
[v _exit_config exit_config `[9]uc  1 s 9 exit_config ]
"6
[v _type_read type_read `VE[9]uc  1 e 9 0 ]
"7
[v _PS2data PS2data `VE[21]uc  1 e 21 0 ]
"8
[v _last_buttons last_buttons `VEui  1 e 2 0 ]
"9
[v _buttons buttons `VEui  1 e 2 0 ]
"10
[v _read_delay read_delay `VEuc  1 e 1 0 ]
"11
[v _controller_type controller_type `VEuc  1 e 1 0 ]
"12
[v _last_read last_read `VEul  1 e 4 0 ]
"18 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\UART.c
[v _config config `VEuc  1 e 1 0 ]
"19
[v _spbrg spbrg `VEui  1 e 2 0 ]
<<<<<<< HEAD
"130 /Users/broderickcarlin/candleBot/PIC firmware/main.c
[v _main main `(v  1 e 0 0 ]
{
"161
[v main@mode mode `uc  1 a 1 52 ]
"224
} 0
"81
[v _wanderMode wanderMode `(v  1 e 0 0 ]
{
"88
=======
"109 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\main.c
[v _main main `(v  1 e 0 0 ]
{
"137
[v main@positionData positionData `[6]uc  1 a 6 38 ]
"136
[v main@retVal retVal `c  1 a 1 44 ]
"214
} 0
"31
[v _init init `(v  1 e 0 0 ]
{
"43
>>>>>>> origin/master
} 0
"16 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\settings.c
[v _settings_init settings_init `(v  1 e 0 0 ]
{
"33
} 0
"15 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\motorDrive.c
[v _motorDrive_init motorDrive_init `(v  1 e 0 0 ]
{
"66
} 0
"68
[v _motorDrive_setSpeeds motorDrive_setSpeeds `(v  1 e 0 0 ]
{
[v motorDrive_setSpeeds@lSpeed lSpeed `c  1 a 1 wreg ]
"83
[v motorDrive_setSpeeds@tempr tempr `i  1 a 2 21 ]
"82
[v motorDrive_setSpeeds@templ templ `i  1 a 2 19 ]
"68
[v motorDrive_setSpeeds@lSpeed lSpeed `c  1 a 1 wreg ]
[v motorDrive_setSpeeds@rSpeed rSpeed `c  1 p 1 14 ]
"70
[v motorDrive_setSpeeds@lSpeed lSpeed `c  1 a 1 37 ]
"87
} 0
<<<<<<< HEAD
"71 /Users/broderickcarlin/candleBot/PIC firmware/main.c
[v _selfTest selfTest `(v  1 e 0 0 ]
{
"79
} 0
"45 /Users/broderickcarlin/candleBot/PIC firmware/settings.c
[v _settings_readButton settings_readButton `(uc  1 e 1 0 ]
=======
"15 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\Umul16.c
[v ___wmul __wmul `(ui  1 e 2 0 ]
>>>>>>> origin/master
{
"17
[v ___wmul@product product `ui  1 a 2 4 ]
"15
[v ___wmul@multiplier multiplier `ui  1 p 2 0 ]
[v ___wmul@multiplicand multiplicand `ui  1 p 2 2 ]
"53
} 0
"8 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\awdiv.c
[v ___awdiv __awdiv `(i  1 e 2 0 ]
{
"11
[v ___awdiv@quotient quotient `i  1 a 2 12 ]
"12
[v ___awdiv@sign sign `uc  1 a 1 11 ]
[v ___awdiv@counter counter `uc  1 a 1 10 ]
"8
[v ___awdiv@dividend dividend `i  1 p 2 6 ]
[v ___awdiv@divisor divisor `i  1 p 2 8 ]
"42
} 0
"16 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\pic18\plib\PWM\ew3setdc.c
[v _SetDCEPWM3 SetDCEPWM3 `(v  1 e 0 0 ]
{
[u S4139 PWMDC 2 `ui 1 lpwm 2 0 `[2]uc 1 bpwm 2 0 ]
"18
[v SetDCEPWM3@DCycle DCycle `S4139  1 a 2 4 ]
"16
[v SetDCEPWM3@dutycycle dutycycle `ui  1 p 2 0 ]
"28
} 0
"32 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\pic18\plib\PWM\ew1setdc.c
[v _SetDCEPWM1 SetDCEPWM1 `(v  1 e 0 0 ]
{
[u S4139 PWMDC 2 `ui 1 lpwm 2 0 `[2]uc 1 bpwm 2 0 ]
"34
[v SetDCEPWM1@DCycle DCycle `S4139  1 a 2 4 ]
"32
[v SetDCEPWM1@dutycycle dutycycle `ui  1 p 2 0 ]
"49
} 0
"17 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\pic18\plib\PWM\ew3setoc.c
[v _SetOutputEPWM3 SetOutputEPWM3 `(v  1 e 0 0 ]
{
[v SetOutputEPWM3@outputconfig outputconfig `uc  1 a 1 wreg ]
"19
[v SetOutputEPWM3@eccpmx eccpmx `uc  1 a 1 1 ]
"17
[v SetOutputEPWM3@outputconfig outputconfig `uc  1 a 1 wreg ]
[v SetOutputEPWM3@outputmode outputmode `uc  1 p 1 0 ]
"19
[v SetOutputEPWM3@outputconfig outputconfig `uc  1 a 1 2 ]
"91
} 0
"50 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\pic18\plib\PWM\ew1setoc.c
[v _SetOutputEPWM1 SetOutputEPWM1 `(v  1 e 0 0 ]
{
[v SetOutputEPWM1@outputconfig outputconfig `uc  1 a 1 wreg ]
"52
[v SetOutputEPWM1@eccpmx eccpmx `uc  1 a 1 1 ]
"50
[v SetOutputEPWM1@outputconfig outputconfig `uc  1 a 1 wreg ]
[v SetOutputEPWM1@outputmode outputmode `uc  1 p 1 0 ]
"52
[v SetOutputEPWM1@outputconfig outputconfig `uc  1 a 1 2 ]
"131
} 0
"14 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\pic18\plib\PWM\ew3open.c
[v _OpenEPWM3 OpenEPWM3 `(v  1 e 0 0 ]
{
[v OpenEPWM3@period period `uc  1 a 1 wreg ]
[v OpenEPWM3@period period `uc  1 a 1 wreg ]
[v OpenEPWM3@timer_source timer_source `uc  1 p 1 0 ]
"17
[v OpenEPWM3@period period `uc  1 a 1 2 ]
"51
} 0
"26 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\pic18\plib\PWM\ew1open.c
[v _OpenEPWM1 OpenEPWM1 `(v  1 e 0 0 ]
{
[v OpenEPWM1@period period `uc  1 a 1 wreg ]
[v OpenEPWM1@period period `uc  1 a 1 wreg ]
[v OpenEPWM1@timer_source timer_source `uc  1 p 1 0 ]
"30
[v OpenEPWM1@period period `uc  1 a 1 2 ]
"85
} 0
<<<<<<< HEAD
"9 /Users/broderickcarlin/candleBot/PIC firmware/fft.c
[v _fft_init fft_init `(v  1 e 0 0 ]
{
"47
} 0
"6 /Users/broderickcarlin/candleBot/PIC firmware/encoders.c
=======
"6 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\encoders.c
>>>>>>> origin/master
[v _encoders_init encoders_init `(v  1 e 0 0 ]
{
"38
} 0
"115 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\delays.c
[v _clearMillis clearMillis `(v  1 e 0 0 ]
{
"119
} 0
"21 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\UART.c
[v _UART_init UART_init `(v  1 e 0 0 ]
{
"183
} 0
"48 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\LCD.c
[v _LCD_init4bit LCD_init4bit `(v  1 e 0 0 ]
{
"179
} 0
"7 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\delays.c
[v _delay_init delay_init `(v  1 e 0 0 ]
{
"9
[v delay_init@config config `i  1 s 2 config ]
"48
} 0
<<<<<<< HEAD
"44 /Users/broderickcarlin/candleBot/PIC firmware/main.c
[v _debug debug `(v  1 e 0 0 ]
{
"56
[v debug@temp temp `i  1 a 2 77 ]
"52
[v debug@i i `i  1 a 2 79 ]
"69
} 0
"273 /Users/broderickcarlin/candleBot/PIC firmware/fft.c
[v _fft_readBin fft_readBin `(s  1 e 2 0 ]
{
[v fft_readBin@i i `i  1 p 2 5 ]
"276
} 0
"204
[v _fft_execute fft_execute `(v  1 e 0 0 ]
{
"221
[v fft_execute@k k `i  1 a 2 21 ]
"220
[v fft_execute@place place `l  1 a 4 17 ]
[v fft_execute@root root `l  1 a 4 13 ]
"249
} 0
"49
[v _fft_fix fft_fix `(v  1 e 0 0 ]
{
"98
[v fft_fix@c c `l  1 a 4 71 ]
"99
[v fft_fix@b b `s  1 a 2 53 ]
"51
[v fft_fix@j j `l  1 a 4 67 ]
[v fft_fix@l l `l  1 a 4 63 ]
[v fft_fix@mr mr `l  1 a 4 59 ]
[v fft_fix@i i `l  1 a 4 55 ]
[v fft_fix@n n `l  1 a 4 49 ]
[v fft_fix@istep istep `l  1 a 4 33 ]
[v fft_fix@nn nn `l  1 a 4 29 ]
[v fft_fix@k k `l  1 a 4 25 ]
"52
[v fft_fix@m m `s  1 a 2 75 ]
[v fft_fix@ti ti `s  1 a 2 47 ]
[v fft_fix@tr tr `s  1 a 2 45 ]
[v fft_fix@wi wi `s  1 a 2 43 ]
[v fft_fix@wr wr `s  1 a 2 41 ]
[v fft_fix@qi qi `s  1 a 2 39 ]
[v fft_fix@qr qr `s  1 a 2 37 ]
"158
} 0
"15 /Applications/microchip/xc8/v1.33/sources/common/Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
{
"17
[v ___lmul@product product `ul  1 a 4 13 ]
"15
[v ___lmul@multiplier multiplier `ul  1 p 4 5 ]
[v ___lmul@multiplicand multiplicand `ul  1 p 4 9 ]
"129
} 0
"161 /Users/broderickcarlin/candleBot/PIC firmware/fft.c
[v _fft_collectData fft_collectData `(v  1 e 0 0 ]
{
"163
[v fft_collectData@i i `s  1 a 2 11 ]
"201
} 0
"185 /Users/broderickcarlin/candleBot/PIC firmware/UART.c
[v _UART_transmitByte UART_transmitByte `(v  1 e 0 0 ]
{
[v UART_transmitByte@transmitType transmitType `E16307  1 a 1 wreg ]
[v UART_transmitByte@transmitType transmitType `E16307  1 a 1 wreg ]
[v UART_transmitByte@data data `uc  1 p 1 5 ]
[v UART_transmitByte@transmitType transmitType `E16307  1 a 1 6 ]
"202
} 0
"90 /Users/broderickcarlin/candleBot/PIC firmware/main.c
[v _competitionMode competitionMode `(v  1 e 0 0 ]
{
"97
} 0
"99
[v _RCMode RCMode `(v  1 e 0 0 ]
{
"121
[v RCMode@right_speed right_speed `i  1 a 2 81 ]
"120
[v RCMode@left_speed left_speed `i  1 a 2 79 ]
"102
[v RCMode@done done `uc  1 a 1 84 ]
"110
[v RCMode@type type `uc  1 a 1 83 ]
"128
=======
"47 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\I2C.c
[v _I2C_init I2C_init `(v  1 e 0 0 ]
{
[v I2C_init@channel channel `uc  1 a 1 wreg ]
[v I2C_init@channel channel `uc  1 a 1 wreg ]
"49
[v I2C_init@channel channel `uc  1 a 1 0 ]
"73
>>>>>>> origin/master
} 0
"70 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\delays.c
[v _delay_s delay_s `(v  1 e 0 0 ]
{
"72
[v delay_s@time time `ul  1 a 4 24 ]
"70
[v delay_s@x x `l  1 p 4 12 ]
"75
} 0
"15 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
{
"17
[v ___lmul@product product `ul  1 a 4 8 ]
"15
[v ___lmul@multiplier multiplier `ul  1 p 4 0 ]
[v ___lmul@multiplicand multiplicand `ul  1 p 4 4 ]
"129
} 0
"116 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\compass.c
[v _compass_mainRead compass_mainRead `(c  1 e 1 0 ]
{
"126
[v compass_mainRead@x x `uc  1 a 1 9 ]
"118
[v compass_mainRead@retVal retVal `c  1 a 1 8 ]
"116
[v compass_mainRead@positionData positionData `*.39uc  1 p 2 4 ]
"135
} 0
"346 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\I2C.c
[v _I2C_read I2C_read `(c  1 e 1 0 ]
{
<<<<<<< HEAD
[u S3805 PWMDC 2 `ui 1 lpwm 2 0 `[2]uc 1 bpwm 2 0 ]
"18
[v SetDCEPWM3@DCycle DCycle `S3805  1 a 2 9 ]
"16
[v SetDCEPWM3@dutycycle dutycycle `ui  1 p 2 5 ]
"28
=======
[v I2C_read@channel channel `uc  1 a 1 wreg ]
"348
[v I2C_read@retVal retVal `VEc  1 a 1 3 ]
"346
[v I2C_read@channel channel `uc  1 a 1 wreg ]
[v I2C_read@dataRetAdr dataRetAdr `*.39uc  1 p 2 0 ]
"348
[v I2C_read@channel channel `uc  1 a 1 2 ]
"366
>>>>>>> origin/master
} 0
"96 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\compass.c
[v _compass_mainBoardInit compass_mainBoardInit `(c  1 e 1 0 ]
{
<<<<<<< HEAD
[u S3805 PWMDC 2 `ui 1 lpwm 2 0 `[2]uc 1 bpwm 2 0 ]
"34
[v SetDCEPWM1@DCycle DCycle `S3805  1 a 2 9 ]
"32
[v SetDCEPWM1@dutycycle dutycycle `ui  1 p 2 5 ]
"49
=======
"99
[v compass_mainBoardInit@retVal retVal `c  1 a 1 10 ]
[v compass_mainBoardInit@data data `c  1 a 1 9 ]
"113
>>>>>>> origin/master
} 0
"253 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\I2C.c
[v _I2C_writeRegister I2C_writeRegister `(c  1 e 1 0 ]
{
[v I2C_writeRegister@channel channel `uc  1 a 1 wreg ]
"256
[v I2C_writeRegister@retVal retVal `VEc  1 a 1 8 ]
"253
[v I2C_writeRegister@channel channel `uc  1 a 1 wreg ]
[v I2C_writeRegister@slaveAdr slaveAdr `uc  1 p 1 4 ]
"254
[v I2C_writeRegister@startRegAdr startRegAdr `uc  1 p 1 5 ]
[v I2C_writeRegister@data data `uc  1 p 1 6 ]
"258
[v I2C_writeRegister@channel channel `uc  1 a 1 7 ]
"279
} 0
"159
[v _I2C_write I2C_write `(c  1 e 1 0 ]
{
[v I2C_write@channel channel `uc  1 a 1 wreg ]
[v I2C_write@channel channel `uc  1 a 1 wreg ]
[v I2C_write@data data `uc  1 p 1 2 ]
"161
[v I2C_write@channel channel `uc  1 a 1 3 ]
"194
} 0
"103
[v _I2C_open I2C_open `(c  1 e 1 0 ]
{
<<<<<<< HEAD
"112
[v PS2_readGamepad@i_2576 i `i  1 a 2 64 ]
=======
[v I2C_open@channel channel `uc  1 a 1 wreg ]
[v I2C_open@channel channel `uc  1 a 1 wreg ]
>>>>>>> origin/master
"105
[v I2C_open@channel channel `uc  1 a 1 2 ]
"117
} 0
"131
[v _I2C_close I2C_close `(c  1 e 1 0 ]
{
[v I2C_close@channel channel `uc  1 a 1 wreg ]
[v I2C_close@channel channel `uc  1 a 1 wreg ]
"133
[v I2C_close@channel channel `uc  1 a 1 2 ]
"147
} 0
"83
[v _I2C_wait I2C_wait `(v  1 e 0 0 ]
{
[v I2C_wait@channel channel `uc  1 a 1 wreg ]
[v I2C_wait@channel channel `uc  1 a 1 wreg ]
[v I2C_wait@channel channel `uc  1 a 1 1 ]
"91
} 0
"313 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\LCD.c
[v _LCD_printString LCD_printString `(v  1 e 0 0 ]
{
[v LCD_printString@x x `uc  1 a 1 wreg ]
"334
[v LCD_printString@tempString tempString `[20]uc  1 a 20 0 ]
"333
[v LCD_printString@val val `i  1 a 2 41 ]
"342
[v LCD_printString@tempString_590 tempString `[2]uc  1 a 2 45 ]
"352
[v LCD_printString@i_591 i `i  1 a 2 49 ]
"323
[v LCD_printString@i i `i  1 a 2 47 ]
"315
[v LCD_printString@string string `[20]uc  1 a 20 20 ]
"317
[v LCD_printString@aptr aptr `[1]*.39v  1 a 2 43 ]
"313
[v LCD_printString@x x `uc  1 a 1 wreg ]
[v LCD_printString@y y `uc  1 p 1 27 ]
[v LCD_printString@input input `*.34uc  1 p 2 28 ]
"314
[v LCD_printString@F16347 F16347 `[20]uc  1 s 20 F16347 ]
[v LCD_printString@x x `uc  1 a 1 40 ]
"391
} 0
"8 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\strcat.c
[v _strcat strcat `(*.39uc  1 e 2 0 ]
{
"15
[v strcat@cp cp `*.39uc  1 a 2 4 ]
"8
[v strcat@to to `*.39uc  1 p 2 0 ]
[v strcat@from from `*.34Cuc  1 p 2 2 ]
"26
} 0
"492 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\doprnt.c
[v _sprintf sprintf `(i  1 e 2 0 ]
{
<<<<<<< HEAD
[v sprintf@sp sp `*.30uc  1 a 1 wreg ]
[s S3661 . 5 `*.39Cuc 1 _cp 3 0 `ui 1 _len 2 3 ]
"533
[u S3664 . 5 `ui 1 _val 2 0 `S3661 1 _str 5 0 ]
[v sprintf@_val _val `S3664  1 a 5 26 ]
=======
"528
[v sprintf@val val `ui  1 a 2 23 ]
"494
[v sprintf@ap ap `[1]*.39v  1 a 2 19 ]
>>>>>>> origin/master
"499
[v sprintf@c c `c  1 a 1 25 ]
"506
[v sprintf@prec prec `c  1 a 1 22 ]
"508
[v sprintf@flag flag `uc  1 a 1 21 ]
"492
[v sprintf@sp sp `*.39uc  1 p 2 12 ]
[v sprintf@f f `*.32Cuc  1 p 2 14 ]
"1541
} 0
"8 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\lwmod.c
[v ___lwmod __lwmod `(ui  1 e 2 0 ]
{
"11
[v ___lwmod@counter counter `uc  1 a 1 11 ]
"8
[v ___lwmod@dividend dividend `ui  1 p 2 7 ]
[v ___lwmod@divisor divisor `ui  1 p 2 9 ]
"26
} 0
"8 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\lwdiv.c
[v ___lwdiv __lwdiv `(ui  1 e 2 0 ]
{
"11
<<<<<<< HEAD
[v ___lwdiv@quotient quotient `ui  1 a 2 9 ]
"12
[v ___lwdiv@counter counter `uc  1 a 1 11 ]
=======
[v ___lwdiv@quotient quotient `ui  1 a 2 5 ]
"12
[v ___lwdiv@counter counter `uc  1 a 1 4 ]
>>>>>>> origin/master
"8
[v ___lwdiv@dividend dividend `ui  1 p 2 0 ]
[v ___lwdiv@divisor divisor `ui  1 p 2 2 ]
"31
} 0
"280 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\LCD.c
[v _LCD_placeCursor LCD_placeCursor `(v  1 e 0 0 ]
{
[v LCD_placeCursor@x x `uc  1 a 1 wreg ]
"284
[v LCD_placeCursor@address address `uc  1 a 1 26 ]
"280
[v LCD_placeCursor@x x `uc  1 a 1 wreg ]
[v LCD_placeCursor@y y `uc  1 p 1 20 ]
"284
[v LCD_placeCursor@x x `uc  1 a 1 25 ]
"310
} 0
"51 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\delays.c
[v _delay_us delay_us `(v  1 e 0 0 ]
{
[v delay_us@x x `l  1 p 4 0 ]
"59
} 0
"62
[v _delay_ms delay_ms `(v  1 e 0 0 ]
{
"64
[v delay_ms@time time `ul  1 a 4 16 ]
"62
[v delay_ms@x x `l  1 p 4 4 ]
"67
} 0
"110
[v _millis millis `(ul  1 e 4 0 ]
{
"113
} 0
"40 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\encoders.c
[v _encoderInterrupt encoderInterrupt `IIL(v  1 e 0 0 ]
{
"66
} 0
<<<<<<< HEAD
"226 /Users/broderickcarlin/candleBot/PIC firmware/main.c
[v _communicationInterruptHandler communicationInterruptHandler `IIH(v  1 e 0 0 ]
{
"267
=======
"216 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\main.c
[v _communicationInterruptHandler communicationInterruptHandler `IIH(v  1 e 0 0 ]
{
"257
>>>>>>> origin/master
} 0
"121 C:\Users\Tyler\Desktop\Ladder42_GitSoftwareHub\candleBot\PIC firmware\delays.c
[v _tickMillis tickMillis `(v  1 e 0 0 ]
{
"124
} 0
