$comment
	File created using the following command:
		vcd file encoder8_3.msim.vcd -direction
$end
$date
	Sun Jul 20 17:13:11 2025
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module encoder8_3_vlg_vec_tst $end
$var reg 8 ! x [7:0] $end
$var wire 1 " y [2] $end
$var wire 1 # y [1] $end
$var wire 1 $ y [0] $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + y[0]~output_o $end
$var wire 1 , y[1]~output_o $end
$var wire 1 - y[2]~output_o $end
$var wire 1 . x[5]~input_o $end
$var wire 1 / x[7]~input_o $end
$var wire 1 0 WideOr6~1_combout $end
$var wire 1 1 x[6]~input_o $end
$var wire 1 2 x[2]~input_o $end
$var wire 1 3 x[4]~input_o $end
$var wire 1 4 x[0]~input_o $end
$var wire 1 5 WideOr6~0_combout $end
$var wire 1 6 x[3]~input_o $end
$var wire 1 7 x[1]~input_o $end
$var wire 1 8 WideOr6~2_combout $end
$var wire 1 9 WideOr0~3_combout $end
$var wire 1 : WideOr0~2_combout $end
$var wire 1 ; WideOr0~0_combout $end
$var wire 1 < WideOr0~1_combout $end
$var wire 1 = WideOr0~4_combout $end
$var wire 1 > WideOr0~4clkctrl_outclk $end
$var wire 1 ? y[0]$latch~combout $end
$var wire 1 @ WideOr4~0_combout $end
$var wire 1 A WideOr4~1_combout $end
$var wire 1 B WideOr4~2_combout $end
$var wire 1 C y[1]$latch~combout $end
$var wire 1 D WideOr2~0_combout $end
$var wire 1 E y[2]$latch~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 !
0$
0#
1"
0%
1&
x'
1(
1)
1*
0+
0,
1-
0.
0/
10
01
02
13
04
15
06
07
08
09
1:
0;
1<
1=
1>
0?
0@
1A
0B
0C
1D
1E
$end
#1000000
