verilog xil_defaultlib --include "../../../ipstatic/ipshared/c923" --include "../../../../../m3_for_arty_a7/block_diagram/ipshared/c923" --include "../../../../../m3_for_arty_a7/block_diagram/ipshared/ea75/rtl" --include "../../../../pv_CW305_DesignStart.srcs/sources_1/bd/block_diagram/ipshared/ec67/hdl" \
"../../../../../m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_i_inv_dbgresetn_0/sim/m3_for_arty_a7_i_inv_dbgresetn_0.v" \
"../../../../../m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_i_inv_sysresetn1_0/sim/m3_for_arty_a7_i_inv_sysresetn1_0.v" \
"../../../../../m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_clk_wiz_0_0/m3_for_arty_a7_clk_wiz_0_0_clk_wiz.v" \
"../../../../../m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_clk_wiz_0_0/m3_for_arty_a7_clk_wiz_0_0.v" \
"../../../../../m3_for_arty_a7/block_diagram/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v" \
"../../../../../m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_xlconstant_1_0/sim/m3_for_arty_a7_xlconstant_1_0.v" \
"../../../../../m3_for_arty_a7/block_diagram/ipshared/c001/simulation/blk_mem_gen_v8_4.v" \
"../../../../../m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_blk_mem_gen_0_0/sim/m3_for_arty_a7_blk_mem_gen_0_0.v" \
"../../../../../m3_for_arty_a7/block_diagram/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v" \
"../../../../../m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_xlconcat_0_0/sim/m3_for_arty_a7_xlconcat_0_0.v" \
"../../../../../m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_xlconstant_1_1/sim/m3_for_arty_a7_xlconstant_1_1.v" \
"../../../../../m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_dap_ahb_ap.v" \
"../../../../../m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_wic.v" \
"../../../../../m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_nvic.v" \
"../../../../../m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_dwt.v" \
"../../../../../m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/AhbToAxi.v" \
"../../../../../m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_mpu.v" \
"../../../../../m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_bus_matrix.v" \
"../../../../../m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/models.v" \
"../../../../../m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cmsdk.v" \
"../../../../../m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_tpiu.v" \
"../../../../../m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/dapswjdp.v" \
"../../../../../m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_fpb.v" \
"../../../../../m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_dpu.v" \
"../../../../../m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_itm.v" \
"../../../../../m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cm3_etm.v" \
"../../../../../m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cortexm3.v" \
"../../../../../m3_for_arty_a7/block_diagram/ipshared/ea75/rtl/cortexm3_integration.v" \
"../../../../../m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/sim/m3_for_arty_a7_Cortex_M3_0_0.v" \
"../../../../pv_CW305_DesignStart.srcs/sources_1/bd/block_diagram/ip/m3_for_arty_a7_xlconstant_1_2/sim/m3_for_arty_a7_xlconstant_1_2.v" \
"../../../../pv_CW305_DesignStart.srcs/sources_1/bd/block_diagram/ip/m3_for_arty_a7_xlconstant_1_3/sim/m3_for_arty_a7_xlconstant_1_3.v" \
"../../../../pv_CW305_DesignStart.srcs/sources_1/bd/block_diagram/ip/m3_for_arty_a7_xlconstant_1_4/sim/m3_for_arty_a7_xlconstant_1_4.v" \
"../../../../pv_CW305_DesignStart.srcs/sources_1/bd/block_diagram/ip/m3_for_arty_a7_xlconstant_1_5/sim/m3_for_arty_a7_xlconstant_1_5.v" \
"../../../../pv_CW305_DesignStart.srcs/sources_1/bd/block_diagram/ip/m3_for_arty_a7_xlconstant_1_6/sim/m3_for_arty_a7_xlconstant_1_6.v" \
"../../../../pv_CW305_DesignStart.srcs/sources_1/bd/block_diagram/ip/m3_for_arty_a7_xlconstant_1_7/sim/m3_for_arty_a7_xlconstant_1_7.v" \
"../../../../pv_CW305_DesignStart.srcs/sources_1/bd/block_diagram/ip/m3_for_arty_a7_xbar_2/sim/m3_for_arty_a7_xbar_2.v" \
"../../../../pv_CW305_DesignStart.srcs/sources_1/bd/block_diagram/sim/m3_for_arty_a7.v" \
"../../../../pv_CW305_DesignStart.srcs/sources_1/bd/block_diagram/ip/m3_for_arty_a7_auto_pc_0/sim/m3_for_arty_a7_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
