<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___r_c_c___p_l_l___clock___source" xml:lang="en-US">
<title>RCC_PLL_Clock_Source</title>
<indexterm><primary>RCC_PLL_Clock_Source</primary></indexterm>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___clock___source_1ga0e07703f1ccb3d60f8a47a2dc631c218">RCC_PLLSOURCE_HSI</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadf688c4f038f29247cc0280dbdda24a7">RCC_PLLCFGR_PLLSRC_HSI</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___clock___source_1ga197cea7fe5c2db26fe7fcdb0f99dd4d7">RCC_PLLSOURCE_HSE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae3a86c3918526efe2258ecbb34b91587">RCC_PLLCFGR_PLLSRC_HSE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___clock___source_1gae1aef66aae2c0374be3c7c62d389282f">IS_RCC_PLLSOURCE</link>(SOURCE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___clock___source_1ga8db327c085e20aeb673a9784f8508597">IS_RCC_PLLM_VALUE</link>(VALUE)   ((VALUE) &lt;= 63)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___clock___source_1ga12835741fbedd278ad1e91abebe00837">IS_RCC_PLLN_VALUE</link>(VALUE)   ((192 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___clock___source_1gad808f83505f4e802e5bafab7831f0235">IS_RCC_PLLP_VALUE</link>(VALUE)   (((VALUE) == 2) || ((VALUE) == 4) || ((VALUE) == 6) || ((VALUE) == 8))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___clock___source_1gad66dbe75bf8ab2b64b200e796281a851">IS_RCC_PLLQ_VALUE</link>(VALUE)   ((4 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 15))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___clock___source_1gac30fb7f6fe9f22a7d6c5585909db5c3c">IS_RCC_PLLI2SN_VALUE</link>(VALUE)   ((192 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___clock___source_1gaa2fece4b24f6219b423e1b092b7705c8">IS_RCC_PLLI2SR_VALUE</link>(VALUE)   ((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7))</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___r_c_c___p_l_l___clock___source_1gac30fb7f6fe9f22a7d6c5585909db5c3c"/><section>
    <title>IS_RCC_PLLI2SN_VALUE</title>
<indexterm><primary>IS_RCC_PLLI2SN_VALUE</primary><secondary>RCC_PLL_Clock_Source</secondary></indexterm>
<indexterm><primary>RCC_PLL_Clock_Source</primary><secondary>IS_RCC_PLLI2SN_VALUE</secondary></indexterm>
<para><computeroutput>#define IS_RCC_PLLI2SN_VALUE( VALUE)   ((192 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00296">296</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___p_l_l___clock___source_1gaa2fece4b24f6219b423e1b092b7705c8"/><section>
    <title>IS_RCC_PLLI2SR_VALUE</title>
<indexterm><primary>IS_RCC_PLLI2SR_VALUE</primary><secondary>RCC_PLL_Clock_Source</secondary></indexterm>
<indexterm><primary>RCC_PLL_Clock_Source</primary><secondary>IS_RCC_PLLI2SR_VALUE</secondary></indexterm>
<para><computeroutput>#define IS_RCC_PLLI2SR_VALUE( VALUE)   ((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00297">297</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___p_l_l___clock___source_1ga8db327c085e20aeb673a9784f8508597"/><section>
    <title>IS_RCC_PLLM_VALUE</title>
<indexterm><primary>IS_RCC_PLLM_VALUE</primary><secondary>RCC_PLL_Clock_Source</secondary></indexterm>
<indexterm><primary>RCC_PLL_Clock_Source</primary><secondary>IS_RCC_PLLM_VALUE</secondary></indexterm>
<para><computeroutput>#define IS_RCC_PLLM_VALUE( VALUE)   ((VALUE) &lt;= 63)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00291">291</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___p_l_l___clock___source_1ga12835741fbedd278ad1e91abebe00837"/><section>
    <title>IS_RCC_PLLN_VALUE</title>
<indexterm><primary>IS_RCC_PLLN_VALUE</primary><secondary>RCC_PLL_Clock_Source</secondary></indexterm>
<indexterm><primary>RCC_PLL_Clock_Source</primary><secondary>IS_RCC_PLLN_VALUE</secondary></indexterm>
<para><computeroutput>#define IS_RCC_PLLN_VALUE( VALUE)   ((192 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00292">292</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___p_l_l___clock___source_1gad808f83505f4e802e5bafab7831f0235"/><section>
    <title>IS_RCC_PLLP_VALUE</title>
<indexterm><primary>IS_RCC_PLLP_VALUE</primary><secondary>RCC_PLL_Clock_Source</secondary></indexterm>
<indexterm><primary>RCC_PLL_Clock_Source</primary><secondary>IS_RCC_PLLP_VALUE</secondary></indexterm>
<para><computeroutput>#define IS_RCC_PLLP_VALUE( VALUE)   (((VALUE) == 2) || ((VALUE) == 4) || ((VALUE) == 6) || ((VALUE) == 8))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00293">293</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___p_l_l___clock___source_1gad66dbe75bf8ab2b64b200e796281a851"/><section>
    <title>IS_RCC_PLLQ_VALUE</title>
<indexterm><primary>IS_RCC_PLLQ_VALUE</primary><secondary>RCC_PLL_Clock_Source</secondary></indexterm>
<indexterm><primary>RCC_PLL_Clock_Source</primary><secondary>IS_RCC_PLLQ_VALUE</secondary></indexterm>
<para><computeroutput>#define IS_RCC_PLLQ_VALUE( VALUE)   ((4 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 15))</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00294">294</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___p_l_l___clock___source_1gae1aef66aae2c0374be3c7c62d389282f"/><section>
    <title>IS_RCC_PLLSOURCE</title>
<indexterm><primary>IS_RCC_PLLSOURCE</primary><secondary>RCC_PLL_Clock_Source</secondary></indexterm>
<indexterm><primary>RCC_PLL_Clock_Source</primary><secondary>IS_RCC_PLLSOURCE</secondary></indexterm>
<para><computeroutput>#define IS_RCC_PLLSOURCE( SOURCE)</computeroutput></para><emphasis role="strong">Value:</emphasis><programlisting linenumbering="unnumbered">&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;(((SOURCE)&#32;==&#32;<link linkend="_group___r_c_c___p_l_l___clock___source_1ga0e07703f1ccb3d60f8a47a2dc631c218">RCC_PLLSOURCE_HSI</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((SOURCE)&#32;==&#32;<link linkend="_group___r_c_c___p_l_l___clock___source_1ga197cea7fe5c2db26fe7fcdb0f99dd4d7">RCC_PLLSOURCE_HSE</link>))
</programlisting><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00289">289</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___p_l_l___clock___source_1ga197cea7fe5c2db26fe7fcdb0f99dd4d7"/><section>
    <title>RCC_PLLSOURCE_HSE</title>
<indexterm><primary>RCC_PLLSOURCE_HSE</primary><secondary>RCC_PLL_Clock_Source</secondary></indexterm>
<indexterm><primary>RCC_PLL_Clock_Source</primary><secondary>RCC_PLLSOURCE_HSE</secondary></indexterm>
<para><computeroutput>#define RCC_PLLSOURCE_HSE   <link linkend="_group___peripheral___registers___bits___definition_1gae3a86c3918526efe2258ecbb34b91587">RCC_PLLCFGR_PLLSRC_HSE</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00287">287</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_group___r_c_c___p_l_l___clock___source_1ga0e07703f1ccb3d60f8a47a2dc631c218"/><section>
    <title>RCC_PLLSOURCE_HSI</title>
<indexterm><primary>RCC_PLLSOURCE_HSI</primary><secondary>RCC_PLL_Clock_Source</secondary></indexterm>
<indexterm><primary>RCC_PLL_Clock_Source</primary><secondary>RCC_PLLSOURCE_HSI</secondary></indexterm>
<para><computeroutput>#define RCC_PLLSOURCE_HSI   <link linkend="_group___peripheral___registers___bits___definition_1gadf688c4f038f29247cc0280dbdda24a7">RCC_PLLCFGR_PLLSRC_HSI</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00286">286</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
</section>
</section>
