deriche_refsrc_1_isrc_0_29_refsnk_3.ri.cls32_ds8.src_snk_plus Prog: 0
deriche_refsrc_0_isrc_5_17_refsnk_2.ri.cls32_ds8.src_snk_plus Prog: 0
deriche_refsrc_0_isrc_15_19_refsnk_2.ri.cls32_ds8.src_snk_plus Prog: 0
deriche_refsrc_1_isrc_11_0_refsnk_3.ri.cls32_ds8.src_snk_plus Prog: 0
deriche_refsrc_2_isrc_24_20_refsnk_0.ri.cls32_ds8.src_snk_plus Prog: 0
deriche_refsrc_3_isrc_30_5_refsnk_1.ri.cls32_ds8.src_snk_plus Prog: 0
deriche_refsrc_4_isrc_11_6_refsnk_6.ri.cls32_ds8.src_snk_plus Prog: 0
deriche_refsrc_6_isrc_19_6_refsnk_4.ri.cls32_ds8.src_snk_plus Prog: 0
deriche_refsrc_4_isrc_21_9_refsnk_6.ri.cls32_ds8.src_snk_plus Prog: 0
deriche_refsrc_6_isrc_26_17_refsnk_4.ri.cls32_ds8.src_snk_plus Prog: 0
deriche_refsrc_7_isrc_21_9_refsnk_7.ri.cls32_ds8.src_snk_plus Prog: 0
deriche_refsrc_5_isrc_24_2_refsnk_5.ri.cls32_ds8.src_snk_plus Prog: 0
deriche_refsrc_2_isrc_24_27_refsnk_5.ri.cls32_ds8.src_snk_plus Prog: 0
deriche_refsrc_7_isrc_7_1_refsnk_7.ri.cls32_ds8.src_snk_plus Prog: 0
deriche_refsrc_8_isrc_8_21_refsnk_8.ri.cls32_ds8.src_snk_plus Prog: 0
deriche_refsrc_8_isrc_27_0_refsnk_8.ri.cls32_ds8.src_snk_plus Prog: 0
deriche_refsrc_9_isrc_21_22_refsnk_9.ri.cls32_ds8.src_snk_plus Prog: 0
deriche_refsrc_10_isrc_12_29_refsnk_12.ri.cls32_ds8.src_snk_plus Prog: 0
deriche_refsrc_11_isrc_2_12_refsnk_13.ri.cls32_ds8.src_snk_plus Prog: 0
deriche_refsrc_10_isrc_3_22_refsnk_12.ri.cls32_ds8.src_snk_plus Prog: 0
deriche_refsrc_11_isrc_19_14_refsnk_13.ri.cls32_ds8.src_snk_plus Prog: 0
deriche_refsrc_12_isrc_28_6_refsnk_10.ri.cls32_ds8.src_snk_plus Prog: ((3 * b0) - (2 - b0))
deriche_refsrc_9_isrc_24_1_refsnk_9.ri.cls32_ds8.src_snk_plus Prog: 0
deriche_refsrc_13_isrc_12_21_refsnk_11.ri.cls32_ds8.src_snk_plus Prog: 0
deriche_refsrc_12_isrc_2_18_refsnk_10.ri.cls32_ds8.src_snk_plus Prog: ((3 * b0) - (2 - b0))
deriche_refsrc_14_isrc_27_13_refsnk_16.ri.cls32_ds8.src_snk_plus Prog: 0
deriche_refsrc_14_isrc_18_31_refsnk_16.ri.cls32_ds8.src_snk_plus Prog: 0
deriche_refsrc_13_isrc_22_23_refsnk_11.ri.cls32_ds8.src_snk_plus Prog: 0
deriche_refsrc_16_isrc_0_2_refsnk_14.ri.cls32_ds8.src_snk_plus Prog: ((2 * b0) - (2 - b0))
deriche_refsrc_15_isrc_18_12_refsnk_15.ri.cls32_ds8.src_snk_plus Prog: (3 * b0)
deriche_refsrc_17_isrc_22_9_refsnk_17.ri.cls32_ds8.src_snk_plus Prog: 0
deriche_refsrc_15_isrc_30_29_refsnk_15.ri.cls32_ds8.src_snk_plus Prog: 0
deriche_refsrc_19_isrc_4_21_refsnk_19.ri.cls32_ds8.src_snk_plus Prog: 0
deriche_refsrc_18_isrc_22_6_refsnk_18.ri.cls32_ds8.src_snk_plus Prog: 0
