# This script segment is generated automatically by AutoPilot

# Memory (RAM/ROM)  definition:
set ID 163
set hasByteEnable 0
set MemName layernorm_compute_y_bias
set CoreName ap_simcore_mem
set PortList { 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 }
set DataWd 27
set AddrRange 768
set AddrWd 10
set TrueReset 0
set IsROM 1
set ROMData { "001001001001000111010001010" "000001001001100100000010000" "000101110101110011000101110" "000101011110011110111110000" "000011011000001001000010011" "000010001010001010000111001" "000011101110000111111010000" "000010111111100001010101101" "000011110111011111011101010" "000010101010001100110100110" "111111000011011010001010000" "000011000000000110100010000" "000101000100101101011101110" "111101100100001110101110000" "001000000011001111000111110" "111100001001101010101111110" "000110111111000010101110100" "000001011101100100110010000" "000101100110110100000011001" "000110010100100111000101000" "000111000101110111101011010" "001000111110101010101110100" "111110000010011111100000111" "000010100101000011000100110" "000000011010011100111011010" "001000110011100011000110010" "000000100010001010011101011" "000001110001110010011011000" "000010111110001001011011000" "000011011001001101001001000" "111111001011000011000000011" "000100110110100110000010000" "000010101100001010100100100" "001001111011010111001000110" "111110111010001111111100001" "000101100010111110011111001" "000001011101101100000111001" "000101001001100100100101011" "111111100100100001110110000" "000010010000000111111100100" "000101100110100010011101110" "111101100111111000010010000" "111110000111100101100101001" "000000001101110100101001100" "000100001111110001001000010" "000100011000110101011011011" "000010010100110001111110000" "101101111110000010010011000" "000011101000011100101011100" "000100000011101101101011101" "000001011000001101101011111" "000111001000110001111111001" "000011010010110110100000011" "000000001010101111000110010" "000100111011110011100000011" "000110101101001011110101011" "111111101001111111100101110" "000011111100111111110100001" "000010101010011011101101010" "000010010100101100010000111" "001000111100110001101000110" "010000101000010100100000000" "000010110100101100011011110" "000011010111001001100011000" "000001001010100001010111111" "000010001010001110100101011" "000110111110000100110110011" "000011011111100011010011110" "000011011011000110010100000" "110110100000100011000100010" "000011000011101111100011110" "000001000110111110110110100" "010010101000111011011110100" "110100001111101010110001000" "000011110000011001111111101" "111010110000010110111000100" "000010010001101110010111010" "110010100100101100101001000" "000010100000000110000010100" "001100100010011110011010000" "000011011101101111111100011" "110110001010011001101110110" "110011001001000010110011110" "000010010000011001111011110" "001100100001100110001101100" "111010011111011111101100101" "000001010011010011010101001" "000010100100110110101001010" "000111111001011001110000100" "000001101000001011110111111" "000001011000010011010100110" "000001111011101101101011100" "000011010000100001111010001" "111111011000010000111111111" "000110101011110010001000100" "000111101100011111010110110" "000010010011000110011101111" "000011100111010101111110011" "000010111110101110100110010" "000101111000101111100101111" "000111111100010000011111100" "000011101101101001000111111" "000001110111000101001111111" "000011111111101010010001111" "000001000000110001100111110" "001001111110111001001011000" "000011101001100100011110111" "001000101000000110111011010" "001111110111110011001111110" "000011001010101110110100000" "110110011001101110011101110" "001000001111000100011010010" "111110101001100001101000011" "000100101110011110100111111" "000011110110101101000111011" "000010110001001011001010110" "111111101111111110010001001" "111110000000100001110110101" "111111000111110111010101110" "001101101110011001010101000" "000011111101111111101111011" "000011101011000100000111111" "000001000001110100001111001" "000000001010110011111000111" "000000001011000110000011101" "000101101010110101100111011" "000111110100010001100011100" "000101011110010110011001010" "000001000100001010011110101" "001001010111010011110011110" "010110100001111100100011000" "000111110001111011101000110" "111100110010100100101110010" "000010111110001000010110000" "000001101000010000001101001" "000100100001010111110111000" "111111001101001001001111001" "000001101011010100001110000" "000100100100111110010110111" "000011101101011100101010001" "000001010001110111000100011" "000111010001111101101100011" "111111001111000110101111101" "000001000111111101000010010" "001001010000011000001011110" "010101101110000101011000000" "000100000100110100101011110" "001011110111110001100110110" "000001000101001000100000101" "000010110010010001101000110" "000000010101111110000101000" "111111101001010001011011010" "000100111011010100000111110" "000000000100000010001100110" "000100111001001101000111110" "000101001111110111100100000" "001101000111011100011010010" "000001110010001011000011010" "111111000110111100101100001" "001000100010010100100110110" "000010100111011010101111001" "001001110001001100001100100" "000011000001010100000000010" "000010010100101000001011010" "000101101011001100001101000" "000011010110010110011110100" "110101111000111110001100100" "000100110111000001010100011" "000100001100101100111101010" "000010010101011110101111011" "111110110111110001001001100" "110111011000001000111100010" "111111010001111110101001101" "000001001101010101100011101" "000010100010101000110110111" "000011001110011111000110001" "000100101111111001101000100" "000001101010100111110001111" "000011110011010101010100110" "000000010100010101111101011" "000010011111100100000010110" "000011001000000111111100001" "000010110110011001101101011" "000001000010000100001111101" "001001101111110100111100000" "000101010100110011111110111" "111110110111111001011100000" "001000111100000111101000100" "000011110101101110000111010" "000001011001111111000100010" "000001010100001011001010111" "000001100110000101100010000" "001111011110111010001011110" "000101110100000101001110111" "000011100110011111000000101" "000000111001110001110111011" "000000110010101101011110011" "000011110000100101001010101" "000011000101110000101001110" "000010010110100001010110000" "000100000000100100000100000" "111111010011101101001100001" "000000110010010110001111111" "000101110111101000110001111" "001100000110111001100101000" "000000101010010100010010011" "111110101100011111100011011" "000010101110010011111111101" "000011110111111101111011101" "000100100011011001011100111" "000011000100000111001001011" "001000000111000000000000110" "000001110001110011111000010" "000010011101010100100100111" "111011000000001010010010100" "110111001111000001001010110" "000000111000010101010001100" "110011011001000011001011100" "000011100010100001111011111" "000000100010001001011110000" "000010001000111101000110100" "000100101101101101110010001" "000011110000011010110011111" "000010001110000101100111011" "001001000001001101111000010" "000100001100001010000111011" "000111001101001111100111011" "000000101100000011000010001" "000010001010110110111101010" "001001111001100101100000010" "000001010010010011101000111" "000011001110000110100101000" "000011001110100000100010110" "000001001101010001010010110" "000010000000111100111100110" "000010000100101100110011010" "000010101101111010110100011" "000100111111101010010010100" "000011100100001011000110010" "000100001011001000111011111" "110110000101001000010101110" "001000001001011001101101110" "000010110001000001010100101" "000010110010011100010001000" "000111000000101111110010100" "000011011110000000111010100" "000010000011000011110101100" "000001111010010101001000101" "000100000011110100000000100" "000010000011010101101010100" "000001010101100000000101011" "000001001011000111000111111" "000000010010101111001000101" "001010110101101001010010010" "000010011010010101001010000" "000100110110101100000011000" "000001010011111100100001000" "010011000110011001111101100" "000001010110110000110110011" "000111001001100101111110010" "000001011110101100100000000" "110111111101001000011100000" "000010000101111010010010111" "000010000111111010110000010" "000101100011001010011100100" "110100101101011100100100010" "000000010010111111110011011" "000110101001111111011101100" "000100111011101100000000100" "111110010000000100101110010" "000011110010010111001101011" "000001001101000001111100111" "000010011001100001111110010" "000111111110011100111011000" "000011101011111100101001101" "000011001011101010000110100" "000011101011111100111001111" "000010101011000010100111001" "101110010011110111001010000" "000000010010000110011001000" "000001111011100000011110111" "000100100010010000111001011" "111101000111000111111101100" "000010010011010110100010100" "000100110001010001101101100" "000011110011000111000110011" "001011010000011000111101100" "000001000010001100100000111" "000000110101010000111100110" "001000001100001001010100110" "000101110111010001101010100" "000110111000100001100000111" "111110001011101111111010110" "000010000111001010111101111" "000111111101011100000101001" "000000111000011111111100010" "000001101110000001100111001" "000100011100110000011001110" "000100101110101011101100010" "000001010100010101011000010" "000000101001100100110101001" "000101001010000110111101110" "111111001110101101010010010" "111110001101001111000001101" "000001001100110100000000000" "000011011010010101010110001" "000000010100111001001101100" "000110100101011111111101101" "111110001101111011110000011" "000100010010111111010110001" "000111010111001110000010000" "001001011111110010110111100" "000100001111001110010100110" "001000011111101101101000100" "000100101111100110000001111" "000001000001010100011111010" "000000001110010111101000100" "000100110010011110101111101" "000001101100010100111001000" "111111111111111111001011011" "000010111111100101110011110" "010110101000001101101010100" "000101101011011000101110000" "000100111100010101001101000" "111111001010001000111100011" "001000000001110110001011100" "000000000111101011101101101" "000001110110011110100001000" "001000000111000100100101010" "000000110011110111110110100" "001110001010110000100100110" "000100110111101110111010010" "000011000011101000110010011" "000110001101111110100110011" "000101011010100110000010110" "000001011110110011000010000" "000101101000110111110110111" "000010110110010101101110010" "001110111010101010111001000" "000100010111011111000010110" "000001000011110101001001011" "000111111010100001001011101" "000010101010111011101100111" "111111111110101000100110010" "000110001110100111001100001" "000010111100001000111010111" "111110101000100010001111101" "001111100110111010101001110" "000010001000100101010011101" "000010000001001101010010111" "111001101101101010110011111" "000011110001011010010010110" "000100000011110000111100000" "000000110100000011100110111" "000100001001000011011011101" "111111111101010101000110000" "000011101100000010010001000" "001010100011011001010000100" "000000010111011110001001101" "110111111001111000110001100" "000001000000001101011110001" "001000010000111011111111110" "000100101011010001000111110" "000010011011011100110010000" "000001100000101100000100110" "000100010100110000110111010" "111111101101110100111110000" "111111011110001001111011010" "001011000011000000010010000" "000011011101001110010010111" "001000011001110110010010110" "000011101100110111100000110" "000100100111011011010101000" "000000011001100011111101011" "000100010110000110101110010" "111111000100110000011011101" "001011101111001110011001000" "000001101010000101100110101" "001001111001100001010110000" "000010101100010101010000110" "000010101100111011001110010" "000111100100101101111010011" "000000011001111101100010000" "000000001110011110001000010" "000010100011101101010100010" "000100000101111100010010101" "000011110110010111010011101" "000101100001000100100110010" "000001011010011011100010010" "001100000110000101010110110" "001011110100101001001110010" "001011110010111110101001010" "000001101110100100000111000" "000000010101100101110110111" "010010000101110100001110100" "000111111000101000110011100" "000011010001101100011000111" "010110101001110000010100000" "111011000011111001010101101" "111111100100100011001100100" "000000110110001100100111101" "000100000001011010000010101" "000010000010001111110010001" "001101001001100110111110000" "111111010001100001111111011" "001011001111100101010011010" "000010001001111001101111100" "000111110111000101111111110" "111010010011011100100000011" "110001100100110111010011100" "000100111110011000111000010" "111111110010011111001010101" "000011001001001000000100101" "000010010001011100000011000" "111011111111101111101110001" "000000000010010110011000001" "000010001101110111011100010" "111010001110011010010010101" "000010101100111100111011010" "000010010010110111011011000" "000010000111010000110110001" "010010101101000100010100000" "000100111111100001111110001" "000100011100100111101101110" "000010010000001100011100000" "000000100001001110111111101" "000011101110110110010111011" "000000110001000100100010001" "001010001110110001011001100" "000011010010101001000011101" "001000111001110000001100010" "000110100111110011111010100" "000100111010011101010111101" "000111110000001101110000010" "001110001100111010011000010" "111111000011001001110110110" "000110100011001010000001101" "000000011110010001101000101" "000001101110101100010011010" "000011000101111001110101111" "000011001001011011011111111" "000110011010100110100011011" "000011101000100100101110110" "000001011111100111000110110" "111111000101011101101110010" "000100111100011101000101010" "000010010000100011011011101" "000000101111100101101001001" "000010011111000100001111101" "000100000101011101100011011" "000011011011001011010010111" "000001101000000000001100110" "000101011001101101111100111" "101101100100110100001010000" "000001101011001011100111001" "000001110011010111001010100" "000100100111110111111000110" "000001000010001100111000010" "000000110011000000000010111" "000001110010100011001110101" "000001111011110110100101101" "000001101001110000011000010" "000100000101100101001011101" "000010111110001010101010000" "000011011101000011111110001" "000111001110100010110011111" "000100100111100010101001001" "000010011110100100010010101" "000010100011110100000101100" "000001000010101011010110010" "000101111110111001100000110" "000010000010010000100110010" "000001000111001010111110001" "000000101010111110110110101" "000000101001111000100000101" "000001111100101101011011011" "111110100100001001110001100" "000000110000110111101111001" "111101011111000110100100010" "000100000111101100011110100" "000010001001100000101110010" "000101011110100010010111010" "000111000000010110011000100" "000100010000101000111111110" "000010010010011111000001110" "000101110101111111100000011" "111101000100010101011111011" "000011111111101011100001000" "000100000100011011010000111" "000010101101010111111100010" "000010110010000100110011000" "000001101001000011000001000" "000010011111011111111101011" "000001110010101001111010110" "001001101100100010110100100" "000001110101101000100011011" "111010010010101010010111011" "000000111100001101001000011" "110110101111100011100110100" "000001001000001101001000111" "000101100010010110110110000" "000010000111110100010100001" "000110001011111101010101101" "000101100011001110000111101" "111111001010110110011011100" "001000110010000111100011000" "000110000110100110111110000" "000001111110011110110110010" "000110110000011001101000010" "111010001101100111101101001" "111110000010001101100011000" "000010011010001100001101110" "000010111011010110110101010" "000010110001000001000110010" "000010100111100101010111001" "001000001110101001010100100" "000001101110010100101010000" "000001111110011010101011110" "000011000110110111100100011" "001100100111111100100000110" "000010110011101100100101101" "000010011100111010101110010" "000010111100010100010110110" "111111101101011100010010000" "111111100100010001011011010" "000100000010100101000001101" "000101100111000000000101000" "000011101011001101100100101" "000010001010111100100011111" "000001010110001100100101011" "000100110110110110100011001" "000011001100100011010001110" "000011101000010010010100101" "001000111001110001101001100" "000011000000110101010101010" "011011001111000101010001100" "000000011101100001000010101" "000000111010001000111001111" "001101011001101100111110010" "000011011010001100100100111" "000011011011001011101010111" "000011100010111001001010010" "000101010101100101010101111" "000010011100111001001001100" "111101110001001111100010011" "000011101110111010101100000" "000100000111011111101010010" "000010001010001011100110010" "000011111010100010011011011" "000011101100010111110010011" "000000101100100110011101010" "010101010011101010001010100" "000000101001111100111001101" "001001010011011010001001000" "000011001110001000100111100" "000010110100000000010110011" "000011011100010110001001001" "000001110111111010000000010" "000000000110100111001110101" "000110001011101000110011111" "000101010001111100001000100" "110001111110011101010000000" "000110011100000100111111100" "000010001011001000111111101" "000000100001010010000000011" "000011100000100110000110100" "000100010111011110011011110" "000101010011010001000101110" "000100111011111110100010011" "000001111111000100101011010" "000101000100100001010111000" "000111000011111000000101110" "000100000110000000100010010" "001111100111100101010010100" "000101001000101101010001101" "000110010110010001011011011" "000001111111111110011011011" "001000000110000010101110100" "111110111111010001000110111" "000011100010100110101100110" "111111111100100101101101001" "000011101101010111100011111" "000010000100010010011100000" "000001011010000110111000111" "000101000000010100110000101" "000100000001100010000111101" "000010100001101111110010101" "000100101111110010111100101" "010010101111101000101110100" "000001111110111100011100001" "000000001100101001000000100" "001011101101110111011101110" "000000010111010101010000011" "000101001010000000001100000" "000100011010000001010010101" "000011111010011010110111111" "001010111001010000101111100" "000101110011010011101101111" "111111001000111001111000101" "000001100101100000011000011" "000011101110000000100010011" "000101111010101100100011101" "000110001111100111000101011" "000001100110100100001101000" "001011011010100011100110010" "000001011010010011111011010" "000010100010001101101111111" "000001011100100111101100001" "000011100110101110011010010" "000000001010001001010101010" "000001010111001101100011000" "000010100111011000001001001" "010011010111100111100100000" "111111101001111001111111110" "000101100111000001111101101" "000100110101000111101100000" "000011100101001100111010110" "000010001000110010111101001" "000011000111000111110101100" "000101001000001100011010110" "000100010100110011011101101" "000011111011000001010101100" "000011000100011000000000011" "111110100010101011001101110" "110001101111001010100100110" "000001001111101000100000111" "000001101101111110011001010" "000000101010110100101011010" "000110101111100100111100100" "000011101100011010011000011" "000001111001011010101101011" "010000111011101010100100100" "000100010001010000000010101" "000011010001100011111101011" "111011110100101111000110100" "000011011010010010001000011" "000010000111101100000000111" "000011000010011110011000011" "000001110011100111110111101" "000100100110011000110010100" "101111110110010100011010100" "000001000010110100100100011" "000110011011101011010111101" "111101110011001110111100001" "000001101000111000100010011" "000011111101000011011110000" "010010010100000101111011100" "000001111000001010111000001" "000001110001111110100010000" "000010010100101001100011110" "000010110000100000110010110" "000100011101010100011100111" "111100000110011010110111011" "000100101010000000011011001" "000000101101000000110010101" "000111101010101100100000101" "001111010110010000110001100" "000001111111001000101010011" "000000110101011000111101101" "000111010101101110001001110" "000000111110100110000101001" "111011100010000101110100010" "000011101001011100011010000" "000101011101011111010000010" "010101111110011000010000100" "000101000001110101100100110" "000101000110010100010010111" "000001000001011001001110100" "000000010010011010010001100" "001010101000000110000111100" "111110100000010101101011001" "000000011111110001010011010" "000011000101011011001110000" "000100001111001100101101001" "000001101000110010100101000" "000010111010111101001100110" "111000011010010110111100100" "111111001111101001011010000" "111101111000100110111110110" "000110011010101001000001111" "000011011011111111111011101" "000001000000100101101110110" "000010001111011101101110011" "000001001101101000000000000" "000011100010011101000111101" "000011001111000010000101110" "001011101100101101110110110" "000101111000000111111001011" "000111100101101110100010100" "000011001001110111011010110" "001011101001011000000011100" "001101010100000110001001010" "000001000111100101100111000" "000001100000100101011010011" "000000100000010000010110001" "000001010010011110110110110" "000010001101001110000100011" "001111011100000111001101110" "000010000101000101010110110" "000010001101000100000011111" "000010011011111111100011100" "000001100111110011101111010" "000011011111001101110100101" "000101010011001100100101101" "000010000001000000100111101" "000010101111110111101110011" "000010010101100110111101011" "000010011111101101000110001" "111111000010110000000100011" "000011001100101001111000001" "001100001101100100111100010" "001001010010110010110001110" "001010101111100100110111000" "001010110000101101000111110" "000011001101000001101111100" "000011001101011111000001000" "000011100011101000111101111" "010010001000011101001110000" "000111000011111100001000111" "000100100010110001011000010" "001001110010000001000110010" "000011100100101110011111010" "000011010100001001110111001" "000011101000101001110010011" "000001001100001110111011111" "000011100100001001111111101" "000110100000110001000110000" "000010101101000110110011010" "000110111111100110111011100" "000100001001101000111110001" "000101001111001010101101101" "000111100101101100001000101" "000011111110110101001110111" "000001111100101100100110101" "000010100000111100000001011" "111000010111111101110010111" "000111010101001010000100110" "000100001001000001100010011" "000000111100000111110001000" "000011011100111010100011000" "111110010101100001001110100" "000111111100110011000011111" "000000010010000110110110110" "000011101100110000100001101" "000010010011011010000111000" "000001000001101001011011101" "000000111111110011001011101" "111111000011000110111001111" "001000011111110111111010010" "000001001101010001101101111" "000001011111011110111100010" "000001110111111111100110000" "110001011001100111010010100" "000000010010110010001011011" "001001010010111101100001100" "000010011100101000000011110" "000010011000111111010000110" "001000001000100101001011110" "000011001001010001001001100" "000010000010110100000000010" "000100110110010001010100000" "000000011100111011010001000" "001000000101100010000001100" "000001111110010100000001110" "001000001110010101000111000" "000010001011110100001111000" "001000011111010111000010010" "001100111010010001010010000" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 1.237
set ClkPeriod 5
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 16 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM_nP
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 16 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 164 \
    name n_pipe3_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_n_pipe3_V_V \
    op interface \
    ports { n_pipe3_V_V_dout { I 32 vector } n_pipe3_V_V_empty_n { I 1 bit } n_pipe3_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 165 \
    name n_pipe4_V_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_n_pipe4_V_V \
    op interface \
    ports { n_pipe4_V_V_din { O 32 vector } n_pipe4_V_V_full_n { I 1 bit } n_pipe4_V_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 166 \
    name mean_pipe2_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mean_pipe2_V_V \
    op interface \
    ports { mean_pipe2_V_V_dout { I 32 vector } mean_pipe2_V_V_empty_n { I 1 bit } mean_pipe2_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 167 \
    name in_compute_y_factor_s_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_compute_y_factor_s_0 \
    op interface \
    ports { in_compute_y_factor_s_0_dout { I 32 vector } in_compute_y_factor_s_0_empty_n { I 1 bit } in_compute_y_factor_s_0_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 168 \
    name in_compute_y_V_V_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_compute_y_V_V_0 \
    op interface \
    ports { in_compute_y_V_V_0_dout { I 32 vector } in_compute_y_V_V_0_empty_n { I 1 bit } in_compute_y_V_V_0_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 169 \
    name in_write_V_V_0 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_write_V_V_0 \
    op interface \
    ports { in_write_V_V_0_din { O 32 vector } in_write_V_V_0_full_n { I 1 bit } in_write_V_V_0_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 170 \
    name in_compute_y_V_V_1 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_compute_y_V_V_1 \
    op interface \
    ports { in_compute_y_V_V_1_dout { I 32 vector } in_compute_y_V_V_1_empty_n { I 1 bit } in_compute_y_V_V_1_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 171 \
    name in_write_V_V_1 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_write_V_V_1 \
    op interface \
    ports { in_write_V_V_1_din { O 32 vector } in_write_V_V_1_full_n { I 1 bit } in_write_V_V_1_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 172 \
    name in_compute_y_V_V_2 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_compute_y_V_V_2 \
    op interface \
    ports { in_compute_y_V_V_2_dout { I 32 vector } in_compute_y_V_V_2_empty_n { I 1 bit } in_compute_y_V_V_2_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 173 \
    name in_write_V_V_2 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_write_V_V_2 \
    op interface \
    ports { in_write_V_V_2_din { O 32 vector } in_write_V_V_2_full_n { I 1 bit } in_write_V_V_2_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 174 \
    name in_compute_y_V_V_3 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_compute_y_V_V_3 \
    op interface \
    ports { in_compute_y_V_V_3_dout { I 32 vector } in_compute_y_V_V_3_empty_n { I 1 bit } in_compute_y_V_V_3_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 175 \
    name in_write_V_V_3 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_write_V_V_3 \
    op interface \
    ports { in_write_V_V_3_din { O 32 vector } in_write_V_V_3_full_n { I 1 bit } in_write_V_V_3_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 176 \
    name in_compute_y_V_V_4 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_compute_y_V_V_4 \
    op interface \
    ports { in_compute_y_V_V_4_dout { I 32 vector } in_compute_y_V_V_4_empty_n { I 1 bit } in_compute_y_V_V_4_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 177 \
    name in_write_V_V_4 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_write_V_V_4 \
    op interface \
    ports { in_write_V_V_4_din { O 32 vector } in_write_V_V_4_full_n { I 1 bit } in_write_V_V_4_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 178 \
    name in_compute_y_V_V_5 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_compute_y_V_V_5 \
    op interface \
    ports { in_compute_y_V_V_5_dout { I 32 vector } in_compute_y_V_V_5_empty_n { I 1 bit } in_compute_y_V_V_5_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 179 \
    name in_write_V_V_5 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_write_V_V_5 \
    op interface \
    ports { in_write_V_V_5_din { O 32 vector } in_write_V_V_5_full_n { I 1 bit } in_write_V_V_5_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 180 \
    name in_compute_y_V_V_6 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_compute_y_V_V_6 \
    op interface \
    ports { in_compute_y_V_V_6_dout { I 32 vector } in_compute_y_V_V_6_empty_n { I 1 bit } in_compute_y_V_V_6_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 181 \
    name in_write_V_V_6 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_write_V_V_6 \
    op interface \
    ports { in_write_V_V_6_din { O 32 vector } in_write_V_V_6_full_n { I 1 bit } in_write_V_V_6_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 182 \
    name in_compute_y_V_V_7 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_compute_y_V_V_7 \
    op interface \
    ports { in_compute_y_V_V_7_dout { I 32 vector } in_compute_y_V_V_7_empty_n { I 1 bit } in_compute_y_V_V_7_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 183 \
    name in_write_V_V_7 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_write_V_V_7 \
    op interface \
    ports { in_write_V_V_7_din { O 32 vector } in_write_V_V_7_full_n { I 1 bit } in_write_V_V_7_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 184 \
    name in_compute_y_V_V_8 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_compute_y_V_V_8 \
    op interface \
    ports { in_compute_y_V_V_8_dout { I 32 vector } in_compute_y_V_V_8_empty_n { I 1 bit } in_compute_y_V_V_8_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 185 \
    name in_write_V_V_8 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_write_V_V_8 \
    op interface \
    ports { in_write_V_V_8_din { O 32 vector } in_write_V_V_8_full_n { I 1 bit } in_write_V_V_8_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 186 \
    name in_compute_y_V_V_9 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_compute_y_V_V_9 \
    op interface \
    ports { in_compute_y_V_V_9_dout { I 32 vector } in_compute_y_V_V_9_empty_n { I 1 bit } in_compute_y_V_V_9_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 187 \
    name in_write_V_V_9 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_write_V_V_9 \
    op interface \
    ports { in_write_V_V_9_din { O 32 vector } in_write_V_V_9_full_n { I 1 bit } in_write_V_V_9_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 188 \
    name in_compute_y_V_V_10 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_compute_y_V_V_10 \
    op interface \
    ports { in_compute_y_V_V_10_dout { I 32 vector } in_compute_y_V_V_10_empty_n { I 1 bit } in_compute_y_V_V_10_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 189 \
    name in_write_V_V_10 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_write_V_V_10 \
    op interface \
    ports { in_write_V_V_10_din { O 32 vector } in_write_V_V_10_full_n { I 1 bit } in_write_V_V_10_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 190 \
    name in_compute_y_V_V_11 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_compute_y_V_V_11 \
    op interface \
    ports { in_compute_y_V_V_11_dout { I 32 vector } in_compute_y_V_V_11_empty_n { I 1 bit } in_compute_y_V_V_11_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 191 \
    name in_write_V_V_11 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_write_V_V_11 \
    op interface \
    ports { in_write_V_V_11_din { O 32 vector } in_write_V_V_11_full_n { I 1 bit } in_write_V_V_11_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 192 \
    name in_compute_y_V_V_12 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_compute_y_V_V_12 \
    op interface \
    ports { in_compute_y_V_V_12_dout { I 32 vector } in_compute_y_V_V_12_empty_n { I 1 bit } in_compute_y_V_V_12_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 193 \
    name in_write_V_V_12 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_write_V_V_12 \
    op interface \
    ports { in_write_V_V_12_din { O 32 vector } in_write_V_V_12_full_n { I 1 bit } in_write_V_V_12_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 194 \
    name in_compute_y_V_V_13 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_compute_y_V_V_13 \
    op interface \
    ports { in_compute_y_V_V_13_dout { I 32 vector } in_compute_y_V_V_13_empty_n { I 1 bit } in_compute_y_V_V_13_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 195 \
    name in_write_V_V_13 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_write_V_V_13 \
    op interface \
    ports { in_write_V_V_13_din { O 32 vector } in_write_V_V_13_full_n { I 1 bit } in_write_V_V_13_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 196 \
    name in_compute_y_V_V_14 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_compute_y_V_V_14 \
    op interface \
    ports { in_compute_y_V_V_14_dout { I 32 vector } in_compute_y_V_V_14_empty_n { I 1 bit } in_compute_y_V_V_14_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 197 \
    name in_write_V_V_14 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_write_V_V_14 \
    op interface \
    ports { in_write_V_V_14_din { O 32 vector } in_write_V_V_14_full_n { I 1 bit } in_write_V_V_14_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 198 \
    name in_compute_y_V_V_15 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_compute_y_V_V_15 \
    op interface \
    ports { in_compute_y_V_V_15_dout { I 32 vector } in_compute_y_V_V_15_empty_n { I 1 bit } in_compute_y_V_V_15_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 199 \
    name in_write_V_V_15 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_in_write_V_V_15 \
    op interface \
    ports { in_write_V_V_15_din { O 32 vector } in_write_V_V_15_full_n { I 1 bit } in_write_V_V_15_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


