{
  "design": {
    "design_info": {
      "boundary_crc": "0x7FE485AC35BC5BA6",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../Ring_oscillator_PUF.gen/sources_1/bd/ring_oscillator",
      "name": "ring_oscillator",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "util_vector_logic_4": "",
      "util_vector_logic_2": "",
      "util_vector_logic_21": "",
      "util_vector_logic_22": "",
      "util_vector_logic_23": "",
      "util_vector_logic_34": ""
    },
    "ports": {
      "OP1": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "IP1": {
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "util_vector_logic_4": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "ring_oscillator_util_vector_logic_0_4",
        "xci_path": "ip\\ring_oscillator_util_vector_logic_0_4\\ring_oscillator_util_vector_logic_0_4.xci",
        "inst_hier_path": "util_vector_logic_4",
        "parameters": {
          "C_OPERATION": {
            "value": "and"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_2": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "ring_oscillator_util_vector_logic_0_2",
        "xci_path": "ip\\ring_oscillator_util_vector_logic_0_2\\ring_oscillator_util_vector_logic_0_2.xci",
        "inst_hier_path": "util_vector_logic_2",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_21": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "ring_oscillator_util_vector_logic_2_15",
        "xci_path": "ip\\ring_oscillator_util_vector_logic_2_15\\ring_oscillator_util_vector_logic_2_15.xci",
        "inst_hier_path": "util_vector_logic_21",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_22": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "ring_oscillator_util_vector_logic_2_16",
        "xci_path": "ip\\ring_oscillator_util_vector_logic_2_16\\ring_oscillator_util_vector_logic_2_16.xci",
        "inst_hier_path": "util_vector_logic_22",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_23": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "ring_oscillator_util_vector_logic_2_17",
        "xci_path": "ip\\ring_oscillator_util_vector_logic_2_17\\ring_oscillator_util_vector_logic_2_17.xci",
        "inst_hier_path": "util_vector_logic_23",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_34": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "ring_oscillator_util_vector_logic_2_28",
        "xci_path": "ip\\ring_oscillator_util_vector_logic_2_28\\ring_oscillator_util_vector_logic_2_28.xci",
        "inst_hier_path": "util_vector_logic_34",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      }
    },
    "nets": {
      "Op1_0_1": {
        "ports": [
          "IP1",
          "util_vector_logic_4/Op1"
        ]
      },
      "util_vector_logic_21_Res": {
        "ports": [
          "util_vector_logic_21/Res",
          "util_vector_logic_2/Op1"
        ]
      },
      "util_vector_logic_22_Res": {
        "ports": [
          "util_vector_logic_22/Res",
          "util_vector_logic_21/Op1"
        ]
      },
      "util_vector_logic_23_Res": {
        "ports": [
          "util_vector_logic_23/Res",
          "util_vector_logic_22/Op1"
        ]
      },
      "util_vector_logic_2_Res": {
        "ports": [
          "util_vector_logic_2/Res",
          "OP1",
          "util_vector_logic_4/Op2"
        ]
      },
      "util_vector_logic_34_Res": {
        "ports": [
          "util_vector_logic_34/Res",
          "util_vector_logic_23/Op1"
        ]
      },
      "util_vector_logic_4_Res": {
        "ports": [
          "util_vector_logic_4/Res",
          "util_vector_logic_34/Op1"
        ]
      }
    }
  }
}