<!DOCTYPE html>



  


<html class="theme-next muse use-motion" lang="zh-Hans">
<head>
  <meta charset="UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=edge" />
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"/>
<meta name="theme-color" content="#222">

<script src="//cdn.bootcss.com/pace/1.0.2/pace.min.js"></script>
<link href="//cdn.bootcss.com/pace/1.0.2/themes/pink/pace-theme-flash.css" rel="stylesheet">

<script>
    (function(){
        if(''){
            if (prompt('请输入文章密码') !== ''){
                alert('密码错误！');
                history.back();
            }
        }
    })();
</script>

<style>
    .pace .pace-progress {
        background: #1E92FB; /*进度条颜色*/
        height: 3px;
    }
    .pace .pace-progress-inner {
         box-shadow: 0 0 10px #1E92FB, 0 0 5px     #1E92FB; /*阴影颜色*/
    }
    .pace .pace-activity {
        border-top-color: #1E92FB;    /*上边框颜色*/
        border-left-color: #1E92FB;    /*左边框颜色*/
    }
</style>








<meta http-equiv="Cache-Control" content="no-transform" />
<meta http-equiv="Cache-Control" content="no-siteapp" />
















  
  
  <link href="/lib/fancybox/source/jquery.fancybox.css?v=2.1.5" rel="stylesheet" type="text/css" />




  
  
  
  

  

  

  

  

  

  






<link href="/lib/font-awesome/css/font-awesome.min.css?v=4.6.2" rel="stylesheet" type="text/css" />

<link href="/css/main.css?v=5.1.4" rel="stylesheet" type="text/css" />


  <link rel="apple-touch-icon" sizes="180x180" href="/images/batman_new_128px_1168515_easyicon.net?v=5.1.4">


  <link rel="icon" type="image/png" sizes="32x32" href="/images/batman_new_48px_1168515_easyicon.net.png?v=5.1.4">


  <link rel="icon" type="image/png" sizes="16x16" href="/images/batman_new_32px_1168515_easyicon.net.png?v=5.1.4">


  <link rel="mask-icon" href="/images/logo.svg?v=5.1.4" color="#222">





  <meta name="keywords" content="写着玩," />










<meta name="description" content="一、 提供的资料老师提供的文件，包括实验要求，实验原理，实验说明，和测试要求和方法  实验说明 关于测试单周期CPU的简单方法 单周期CPU设计实验基本要求 Basys3板上数码管的使用  ==&amp;gt;  传送门 二、实现过程（一）CPU设计思想首先，根据要求，该CPU实现主要包括以下模块：    文件名 功能     top.v 顶层文件 （Basys3板子使用）   CPU.v 整个CPU的框">
<meta name="keywords" content="写着玩">
<meta property="og:type" content="article">
<meta property="og:title" content="SYSU计算机组成原理与接口实验————单周期CPU设计">
<meta property="og:url" content="http://littlefish33.cn/COD/SingleCycleCPU/index.html">
<meta property="og:site_name" content="LittleFish&#39;s Blog">
<meta property="og:description" content="一、 提供的资料老师提供的文件，包括实验要求，实验原理，实验说明，和测试要求和方法  实验说明 关于测试单周期CPU的简单方法 单周期CPU设计实验基本要求 Basys3板上数码管的使用  ==&amp;gt;  传送门 二、实现过程（一）CPU设计思想首先，根据要求，该CPU实现主要包括以下模块：    文件名 功能     top.v 顶层文件 （Basys3板子使用）   CPU.v 整个CPU的框">
<meta property="og:locale" content="zh-Hans">
<meta property="og:image" content="http://littlefish33.cn/image/COD/cpu1.png">
<meta property="og:image" content="http://littlefish33.cn/image/COD/cpu2.png">
<meta property="og:image" content="http://littlefish33.cn/image/COD/cpu3.png">
<meta property="og:image" content="http://littlefish33.cn/image/COD/cpu4.png">
<meta property="og:image" content="http://littlefish33.cn/image/COD/cpu5.png">
<meta property="og:image" content="http://littlefish33.cn/image/COD/cpu6.png">
<meta property="og:image" content="http://littlefish33.cn/image/COD/cpu7.png">
<meta property="og:image" content="http://littlefish33.cn/image/COD/cpu8.png">
<meta property="og:updated_time" content="2018-06-02T17:37:00.546Z">
<meta name="twitter:card" content="summary">
<meta name="twitter:title" content="SYSU计算机组成原理与接口实验————单周期CPU设计">
<meta name="twitter:description" content="一、 提供的资料老师提供的文件，包括实验要求，实验原理，实验说明，和测试要求和方法  实验说明 关于测试单周期CPU的简单方法 单周期CPU设计实验基本要求 Basys3板上数码管的使用  ==&amp;gt;  传送门 二、实现过程（一）CPU设计思想首先，根据要求，该CPU实现主要包括以下模块：    文件名 功能     top.v 顶层文件 （Basys3板子使用）   CPU.v 整个CPU的框">
<meta name="twitter:image" content="http://littlefish33.cn/image/COD/cpu1.png">



<script type="text/javascript" id="hexo.configurations">
  var NexT = window.NexT || {};
  var CONFIG = {
    root: '/',
    scheme: 'Muse',
    version: '5.1.4',
    sidebar: {"position":"left","display":"post","offset":12,"b2t":false,"scrollpercent":false,"onmobile":false},
    fancybox: true,
    tabs: true,
    motion: {"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},
    duoshuo: {
      userId: '0',
      author: '博主'
    },
    algolia: {
      applicationID: '',
      apiKey: '',
      indexName: '',
      hits: {"per_page":10},
      labels: {"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}
    }
  };
</script>



  <link rel="canonical" href="http://littlefish33.cn/COD/SingleCycleCPU/"/>





  <title>SYSU计算机组成原理与接口实验————单周期CPU设计 | LittleFish's Blog</title>
  








</head>

<body itemscope itemtype="http://schema.org/WebPage" lang="zh-Hans">

  
  
    
  

  <div class="container sidebar-position-left page-post-detail">
    <div class="headband"></div>
     
    <a href="https://github.com/LittleFish33"><img style="position: absolute; top: 0; right: 0; border: 0;" src="https://s3.amazonaws.com/github/ribbons/forkme_right_green_007200.png" alt="Fork me on GitHub"></a>

    <header id="header" class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-wrapper">
  <div class="site-meta ">
    

    <div class="custom-logo-site-title">
      <a href="/"  class="brand" rel="start">
        <span class="logo-line-before"><i></i></span>
        <span class="site-title">LittleFish's Blog</span>
        <span class="logo-line-after"><i></i></span>
      </a>
    </div>
      
        <p class="site-subtitle"></p>
      
  </div>

  <div class="site-nav-toggle">
    <button>
      <span class="btn-bar"></span>
      <span class="btn-bar"></span>
      <span class="btn-bar"></span>
    </button>
  </div>
</div>

<nav class="site-nav">
  

  
    <ul id="menu" class="menu">
      
        
        <li class="menu-item menu-item-home">
          <a href="/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-home"></i> <br />
            
            首页
          </a>
        </li>
      
        
        <li class="menu-item menu-item-tags">
          <a href="/tags/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-tags"></i> <br />
            
            标签
          </a>
        </li>
      
        
        <li class="menu-item menu-item-categories">
          <a href="/categories/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-th"></i> <br />
            
            分类
          </a>
        </li>
      
        
        <li class="menu-item menu-item-archives">
          <a href="/archives/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-archive"></i> <br />
            
            归档
          </a>
        </li>
      

      
        <li class="menu-item menu-item-search">
          
            <a href="javascript:;" class="popup-trigger">
          
            
              <i class="menu-item-icon fa fa-search fa-fw"></i> <br />
            
            搜索
          </a>
        </li>
      
    </ul>
  

  
    <div class="site-search">
      
  <div class="popup search-popup local-search-popup">
  <div class="local-search-header clearfix">
    <span class="search-icon">
      <i class="fa fa-search"></i>
    </span>
    <span class="popup-btn-close">
      <i class="fa fa-times-circle"></i>
    </span>
    <div class="local-search-input-wrapper">
      <input autocomplete="off"
             placeholder="搜索..." spellcheck="false"
             type="text" id="local-search-input">
    </div>
  </div>
  <div id="local-search-result"></div>
</div>



    </div>
  
</nav>



 </div>
    </header>

    <main id="main" class="main">
      <div class="main-inner">
        <div class="content-wrap">
          <div id="content" class="content">
            

  <div id="posts" class="posts-expand">
    

  

  
  
  

  <article class="post post-type-normal" itemscope itemtype="http://schema.org/Article">
  
  
  
  <div class="post-block">
    <link itemprop="mainEntityOfPage" href="http://littlefish33.cn/COD/SingleCycleCPU/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="name" content="LittleFish">
      <meta itemprop="description" content="">
      <meta itemprop="image" content="/images/avatar.gif">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="LittleFish's Blog">
    </span>

    
      <header class="post-header">

        
        
          <h1 class="post-title" itemprop="name headline">SYSU计算机组成原理与接口实验————单周期CPU设计</h1>
        

        <div class="post-meta">
          <span class="post-time">
            
              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              
                <span class="post-meta-item-text">发表于</span>
              
              <time title="创建于" itemprop="dateCreated datePublished" datetime="2018-06-03T00:48:00+08:00">
                2018-06-03
              </time>
            

            

            
          </span>

          
            <span class="post-category" >
            
              <span class="post-meta-divider">|</span>
            
              <span class="post-meta-item-icon">
                <i class="fa fa-folder-o"></i>
              </span>
              
                <span class="post-meta-item-text">分类于</span>
              
              
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/learnNote/" itemprop="url" rel="index">
                    <span itemprop="name">学习笔记</span>
                  </a>
                </span>

                
                
                  ， 
                
              
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/learnNote/COD/" itemprop="url" rel="index">
                    <span itemprop="name">计算机组成原理与接口设计</span>
                  </a>
                </span>

                
                
              
            </span>
          

          

          
          

          

          

          

        </div>
      </header>
    

    
    
    
    <div class="post-body" itemprop="articleBody">

      
      

      
        <h2 id="一、-提供的资料"><a href="#一、-提供的资料" class="headerlink" title="一、 提供的资料"></a>一、 提供的资料</h2><p>老师提供的文件，包括实验要求，实验原理，实验说明，和测试要求和方法</p>
<ul>
<li>实验说明</li>
<li>关于测试单周期CPU的简单方法</li>
<li>单周期CPU设计实验基本要求</li>
<li>Basys3板上数码管的使用</li>
</ul>
<p>==&gt;  <a href="https://github.com/LittleFish33/CPU/tree/master/SingleCycleCPU/%E6%8F%90%E4%BE%9B%E7%9A%84%E8%B5%84%E6%96%99" target="_blank" rel="noopener">传送门</a></p>
<h2 id="二、实现过程"><a href="#二、实现过程" class="headerlink" title="二、实现过程"></a>二、实现过程</h2><h4 id="（一）CPU设计思想"><a href="#（一）CPU设计思想" class="headerlink" title="（一）CPU设计思想"></a>（一）CPU设计思想</h4><p>首先，根据要求，该CPU实现主要包括以下模块：</p>
<table>
<thead>
<tr>
<th>文件名</th>
<th>功能</th>
</tr>
</thead>
<tbody>
<tr>
<td>top.v</td>
<td>顶层文件 （Basys3板子使用）</td>
</tr>
<tr>
<td>CPU.v</td>
<td>整个CPU的框架文件</td>
</tr>
<tr>
<td>ControlUnit.v</td>
<td>控制单元</td>
</tr>
<tr>
<td>ALU.v</td>
<td>算术逻辑单元</td>
</tr>
<tr>
<td>decoder.v</td>
<td>译码器</td>
</tr>
<tr>
<td>Extend.v</td>
<td>符号位扩展</td>
</tr>
<tr>
<td>PC.v</td>
<td>程序计数器</td>
</tr>
<tr>
<td>RAM.v</td>
<td>存储器</td>
</tr>
<tr>
<td>ROM.v</td>
<td>存放指令的存储器</td>
</tr>
<tr>
<td>RegFile.v</td>
<td>寄存器组</td>
</tr>
<tr>
<td>Head.v</td>
<td>一些通用信息</td>
</tr>
<tr>
<td>ButtonClick.v</td>
<td>按钮防抖  （Basys3板子使用）</td>
</tr>
<tr>
<td>CLOCK_DIV.v</td>
<td>分频  （Basys3板子使用）</td>
</tr>
<tr>
<td>Switch.v</td>
<td>根据对应开关控制Led灯显示对应数据  （Basys3板子使用）</td>
</tr>
<tr>
<td>Display.v</td>
<td>控制Led灯显示  （Basys3板子使用）</td>
</tr>
<tr>
<td>top_tb.v</td>
<td>测试文件</td>
</tr>
</tbody>
</table>
<h3 id="（二）整个CPU工作的实现过程"><a href="#（二）整个CPU工作的实现过程" class="headerlink" title="（二）整个CPU工作的实现过程"></a>（二）整个CPU工作的实现过程</h3><h4 id="0-head-v"><a href="#0-head-v" class="headerlink" title="0. head.v"></a>0. head.v</h4><p>首先，我们需要将一些常用的信息放在一个单独的文件head.v中，关于这个文件里的一些变量的作用你可能暂时不是很了解，但是可以先不要在意，下面使用到这些信息的时候会再次介绍</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//head.v</span></span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment"> *  ALU的输入来源：ALUSrcA, ALUSrcB</span></span><br><span class="line"><span class="comment"> *  ----------------------------------------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="comment"> *  控制信号名 | 状态 '0'                                                      | 状态 '1' </span></span><br><span class="line"><span class="comment"> *  ----------------------------------------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="comment"> *  ALUSrcA    | 来自寄存器堆data1输出，相关指令：                             | 来自sign或zero扩展的立即数，即 &#123;&#123;27&#123;0&#125;&#125;,sa&#125;，相关指令：sll</span></span><br><span class="line"><span class="comment"> *             | add、sub、addi、or、and、ori、beq、bne、slti、sw、lw          |</span></span><br><span class="line"><span class="comment"> *  ----------------------------------------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="comment"> *  ALUSrcB    | 来自寄存器堆data2输出，相关指令：                             | 来自sign或zero扩展的立即数，相关指令：addi、ori、slti、sw、lw</span></span><br><span class="line"><span class="comment"> *             | add、sub、or、and、sll、beq、bne                              |</span></span><br><span class="line"><span class="comment"> *  ----------------------------------------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="comment"> */</span></span><br><span class="line">`define FromData <span class="number">1'b</span>0</span><br><span class="line">`define FromSA <span class="number">1'b</span>1</span><br><span class="line">`define FromImmd <span class="number">1'b</span>1</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment"> *  DBDataSrc，选择目前指令的输出来自ALU运算输出结果还是来自数据存储器</span></span><br><span class="line"><span class="comment"> *  ----------------------------------------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="comment"> *  控制信号名 | 状态 '0'                                                      | 状态 '1' </span></span><br><span class="line"><span class="comment"> *  ----------------------------------------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="comment"> *  DBDataSrc  | 来自ALU运算结果的输出，相关指令：add、addi、sub、ori、        | 来自数据存储器（Data MEM）的输出，相关指令：lw</span></span><br><span class="line"><span class="comment"> *             | or、and、slti、sll                                            |</span></span><br><span class="line"><span class="comment"> *  ----------------------------------------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="comment"> */</span></span><br><span class="line">`define FromALU <span class="number">1'b</span>0</span><br><span class="line">`define FromDataMEM <span class="number">1'b</span>1</span><br><span class="line"></span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment"> * RegDst，写寄存器组寄存器的地址</span></span><br><span class="line"><span class="comment"> *  ----------------------------------------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="comment"> *  控制信号名 | 状态 '0'                                                      | 状态 '1' </span></span><br><span class="line"><span class="comment"> *  ----------------------------------------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="comment"> *  RegDst     | 来自rt字段，相关指令：addi、ori、lw、slti                     | 来自rd字段，相关指令：add、sub、and、or、sll</span></span><br><span class="line"><span class="comment"> *  ----------------------------------------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="comment"> */</span></span><br><span class="line">`define FromRt <span class="number">1'b</span>0</span><br><span class="line">`define FromRd <span class="number">1'b</span>1</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment"> * ExtSel，扩展相关操作，判断是0扩展 还是符号扩展</span></span><br><span class="line"><span class="comment"> *  ----------------------------------------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="comment"> *  控制信号名 | 状态 '0'                                                      | 状态 '1' </span></span><br><span class="line"><span class="comment"> *  ----------------------------------------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="comment"> *  ExtSel    | 0扩展，相关指令：ori                                           | 符号扩展，相关指令：addi、slti、sw、lw、beq、bne</span></span><br><span class="line"><span class="comment"> *  ---------------------------------------------------------------------------------------------------------------------------------------- </span></span><br><span class="line"><span class="comment"> */</span></span><br><span class="line">`define ZeroExtend <span class="number">1'b</span>0</span><br><span class="line">`define SignExtend <span class="number">1'b</span>1</span><br><span class="line"></span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment"> * PCSrc，指示下一步指令的来源</span></span><br><span class="line"><span class="comment"> *  ----------------------------------------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="comment"> *  控制信号名状态 | 操作                                                      </span></span><br><span class="line"><span class="comment"> *  ----------------------------------------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="comment"> *  00            | pc&lt;－pc+4，相关指令：add、addi、sub、or、ori、and、slti、sll、sw、lw、beq(zero=0)、bne(zero=1)；指向下一条指令</span></span><br><span class="line"><span class="comment"> *  ----------------------------------------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="comment"> *  01            | pc&lt;－pc+4+(sign-extend)immediate，相关指令：beq(zero=1)、bne(zero=0)；跳转到相对与当前指令地址 xx 的位置</span></span><br><span class="line"><span class="comment"> *  ----------------------------------------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="comment"> *  10            | pc&lt;－&#123;(pc+4)[31:28],addr[27:2],2&#123;0&#125;&#125;，相关指令：j； 直接跳转到某个位置</span></span><br><span class="line"><span class="comment"> *  ----------------------------------------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="comment"> *  11            | 未用</span></span><br><span class="line"><span class="comment"> *  ----------------------------------------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="comment"> */</span></span><br><span class="line">`define NextIns <span class="number">2'b</span>00</span><br><span class="line">`define RelJump <span class="number">2'b</span>01</span><br><span class="line">`define AbsJump <span class="number">2'b</span>10</span><br><span class="line">`define HALT <span class="number">2'b</span>11</span><br><span class="line"></span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment"> * 指令的前六位操作码</span></span><br><span class="line"><span class="comment"> */</span></span><br><span class="line">`define opADD <span class="number">6'b</span>000000</span><br><span class="line">`define opADDI <span class="number">6'b</span>000001</span><br><span class="line">`define opSUB <span class="number">6'b</span>000010</span><br><span class="line">`define opORI <span class="number">6'b</span>010000</span><br><span class="line">`define opAND <span class="number">6'b</span>010001</span><br><span class="line">`define opOR <span class="number">6'b</span>010010   </span><br><span class="line">`define opSLL <span class="number">6'b</span>011000     <span class="comment">// 左移指令</span></span><br><span class="line">`define opSLTI <span class="number">6'b</span>011011   <span class="comment">// 与立即数进行比较指令，less than</span></span><br><span class="line">`define opSW <span class="number">6'b</span>100110</span><br><span class="line">`define opLW <span class="number">6'b</span>100111</span><br><span class="line">`define opBEQ <span class="number">6'b</span>110000</span><br><span class="line">`define opBNE <span class="number">6'b</span>110001</span><br><span class="line">`define opJ <span class="number">6'b</span>111000</span><br><span class="line">`define opHALT <span class="number">6'b</span>111111</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment"> *  ALU 运算功能表</span></span><br><span class="line"><span class="comment"> */</span></span><br><span class="line">`define ALUAdd <span class="number">3'b</span>000</span><br><span class="line">`define ALUSub <span class="number">3'b</span>001</span><br><span class="line">`define ALUSll <span class="number">3'b</span>010</span><br><span class="line">`define ALUOr <span class="number">3'b</span>011</span><br><span class="line">`define ALUAnd <span class="number">3'b</span>100</span><br><span class="line">`define ALUCompareUnsign <span class="number">3'b</span>101</span><br><span class="line">`define ALUCompareSign <span class="number">3'b</span>110</span><br><span class="line">`define ALUXor <span class="number">3'b</span>111</span><br></pre></td></tr></table></figure>
<p>下面，我们将整个CPU的实现拆分成多步，一个模块一个模块的组合起我们的单周期CPU</p>
<h4 id="1-程序计数器-PC"><a href="#1-程序计数器-PC" class="headerlink" title="1. 程序计数器 PC"></a>1. 程序计数器 PC</h4><p>首先是程序计数器，这里使用两个部件，PC和GetNextPC，GetNextPC将根据指令的类型【跳转指令（使用到26位立即数），分支指令（使用到16位立即数），下一条指令（PC + 4）】计算下一条指令的地址，而PC的将从GetNextPC中得到的下一条指令的地址赋给address；address即表示指令的地址</p>
<p><img src="/image/COD/cpu1.png" alt=""></p>
<figure class="highlight c++"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//PC.v</span></span><br><span class="line">`timescale <span class="number">1</span>ns / <span class="number">1</span>ps</span><br><span class="line">`include <span class="string">"head.v"</span></span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment"> * PC 程序计数器</span></span><br><span class="line"><span class="comment"> * @input clk 时钟信号</span></span><br><span class="line"><span class="comment"> * @input RST reset信号，当reset信号为0时，不工作</span></span><br><span class="line"><span class="comment"> * @input next 下一条指令的地址，用于将下一条指令的地址赋给取出的指令</span></span><br><span class="line"><span class="comment"> * @output addr 要取出的指令的地址</span></span><br><span class="line"><span class="comment"> */</span></span><br><span class="line"><span class="function"><span class="keyword">module</span> <span class="title">PC</span><span class="params">(</span></span></span><br><span class="line"><span class="function"><span class="params">    input clk,</span></span></span><br><span class="line"><span class="function"><span class="params">    input RST,</span></span></span><br><span class="line"><span class="function"><span class="params">    input [<span class="number">31</span>:<span class="number">0</span>]next,</span></span></span><br><span class="line"><span class="function"><span class="params">    output reg [<span class="number">31</span>:<span class="number">0</span>]addr</span></span></span><br><span class="line"><span class="function"><span class="params">    )</span></span>;</span><br><span class="line">    <span class="comment">// 在 下一个时钟的上升沿或者reset按下</span></span><br><span class="line">    always@(posedge clk <span class="keyword">or</span> negedge RST) begin</span><br><span class="line">        addr &lt;= RST == <span class="number">0</span> ? <span class="number">0</span> : next;</span><br><span class="line">    end</span><br><span class="line">endmodule</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment"> * GetNextPC, 用于计算下一条指令的地址</span></span><br><span class="line"><span class="comment"> * @input addr 当前指令的地址</span></span><br><span class="line"><span class="comment"> * @input immd16 16位立即数，用于分支指令的跳转，beq，bneq</span></span><br><span class="line"><span class="comment"> * @input immd26 26为立即数，用于跳转指令的跳转，jump</span></span><br><span class="line"><span class="comment"> * @input PCSrc 下一条指令的得到依据，判断是pc+4，还是分支指令还是跳转指令</span></span><br><span class="line"><span class="comment"> * @output next 计算得到的下一条指令的地址</span></span><br><span class="line"><span class="comment"> */</span></span><br><span class="line"><span class="function"><span class="keyword">module</span> <span class="title">GetNextPC</span><span class="params">(</span></span></span><br><span class="line"><span class="function"><span class="params">    input [<span class="number">31</span>:<span class="number">0</span>] addr,</span></span></span><br><span class="line"><span class="function"><span class="params">    input [<span class="number">15</span>:<span class="number">0</span>] immd16,</span></span></span><br><span class="line"><span class="function"><span class="params">    input [<span class="number">25</span>:<span class="number">0</span>] immd26,</span></span></span><br><span class="line"><span class="function"><span class="params">    input [<span class="number">1</span>:<span class="number">0</span>] PCSrc,</span></span></span><br><span class="line"><span class="function"><span class="params">    output reg [<span class="number">31</span>:<span class="number">0</span>] next</span></span></span><br><span class="line"><span class="function"><span class="params">    )</span></span>;</span><br><span class="line">    initial begin</span><br><span class="line">        next = <span class="number">0</span>;</span><br><span class="line">    end</span><br><span class="line">    <span class="comment">// 16立即数扩展到32位</span></span><br><span class="line">    wire [<span class="number">31</span>:<span class="number">0</span>]exd_immd16 = &#123; &#123;<span class="number">16</span>&#123;immd16[<span class="number">15</span>]&#125;&#125;, immd16&#125;;</span><br><span class="line">    always@(*) begin</span><br><span class="line">        <span class="keyword">case</span> (PCSrc)</span><br><span class="line">            `NextIns : next &lt;= addr + <span class="number">4</span>;</span><br><span class="line">            `RelJump : next &lt;= (addr + <span class="number">4</span> + (exd_immd16 &lt;&lt; <span class="number">2</span>));</span><br><span class="line">            `AbsJump : next &lt;= &#123;addr[<span class="number">31</span>:<span class="number">28</span>], immd26, <span class="number">2'b</span>00&#125;;</span><br><span class="line">            `HALT : next &lt;= addr;</span><br><span class="line">        endcase</span><br><span class="line">    end</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h4 id="2-ROM"><a href="#2-ROM" class="headerlink" title="2. ROM"></a>2. ROM</h4><p>得到了指令的地址，那么下一步就是获得从指令集中获取指令，我们将指令集存放ROM中，ROM接收一个输入：指令的地址；一个输出：32位的指令码；</p>
<p><img src="/image/COD/cpu2.png" alt=""></p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//ROM.v</span></span><br><span class="line">`timescale <span class="number">1</span>ns/<span class="number">1</span>ps</span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment"> * ROM 存储器，从文件中取出指令</span></span><br><span class="line"><span class="comment"> * @input mRD，由控制单元输入的信号，当mRD = 1 时，取指，反之，输出高阻态</span></span><br><span class="line"><span class="comment"> * @input addr 要取出的指令的地址</span></span><br><span class="line"><span class="comment"> * @output instruction 要取出的指令</span></span><br><span class="line"><span class="comment"> */</span></span><br><span class="line"><span class="function"><span class="keyword">module</span> <span class="title">ROM</span> <span class="params">(  </span></span></span><br><span class="line"><span class="function"><span class="params">    input mRD, </span></span></span><br><span class="line"><span class="function"><span class="params">	input [<span class="number">31</span>:<span class="number">0</span>] addr, </span></span></span><br><span class="line"><span class="function"><span class="params">    output reg [<span class="number">31</span>:<span class="number">0</span>] instruction</span></span></span><br><span class="line"><span class="function"><span class="params">    )</span></span>;</span><br><span class="line"></span><br><span class="line">    reg [<span class="number">7</span>:<span class="number">0</span>] rom [<span class="number">0</span>:<span class="number">71</span>]; <span class="comment">// 存储器定义必须用reg类型，存储器存储单元8位长度</span></span><br><span class="line">    initial begin <span class="comment">// 加载数据到存储器rom。注意：必须使用绝对路径</span></span><br><span class="line">        $readmemb (<span class="string">"C:/Users/HP/Desktop/my/SingleCycleCPU/ROMdata/data.txt"</span>, rom);</span><br><span class="line">    end</span><br><span class="line">    <span class="comment">// 存储器存储单元8位长度，指令32位长度</span></span><br><span class="line">    always @(*) begin</span><br><span class="line">        <span class="keyword">if</span> (mRD == <span class="number">1</span>) begin</span><br><span class="line">            instruction[<span class="number">31</span>:<span class="number">24</span>] = rom[addr];</span><br><span class="line">            instruction[<span class="number">23</span>:<span class="number">16</span>] = rom[addr+<span class="number">1</span>];</span><br><span class="line">            instruction[<span class="number">15</span>:<span class="number">8</span>] = rom[addr+<span class="number">2</span>];</span><br><span class="line">            instruction[<span class="number">7</span>:<span class="number">0</span>] = rom[addr+<span class="number">3</span>];</span><br><span class="line">        end <span class="keyword">else</span> begin</span><br><span class="line">            instruction[<span class="number">31</span>:<span class="number">0</span>] = &#123;<span class="number">32</span>&#123;<span class="number">1'b</span>z&#125;&#125;;</span><br><span class="line">        end</span><br><span class="line">    end</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<ul>
<li>data.txt 的内容即为你要测试的指令，这里使用的上面的文件<code>关于测试单周期CPU的简单方法.pdf</code>中提供的测试样例；下载链接：</li>
</ul>
<p><a href="">data.txt</a></p>
<h4 id="3-Decoder-译码器"><a href="#3-Decoder-译码器" class="headerlink" title="3. Decoder 译码器"></a>3. Decoder 译码器</h4><p>获取32位指令码之后，下一步就是对指令进行解码，我们使用Decoder进行解码，为了适用于所有的指令，解码器将解码出所有的结果，有：op（操作码），rs（第一源操作数寄存器），rt（第二源操作数寄存器），rd（存放操作结果的目的寄存器），shamt（位移量），funct（功能码），immd16（16位立即数，适用于分支指令），immd26（26位立即数，适用于跳转指令），针对不同的指令，所有的指令字段不一定都会使用到，但我们需要解码所有的指令以适用所有的指令。需要注意到，这里的16位立即数和26位立即数就是（1）中提到的GetNextAddress的输入之一。</p>
<p><img src="/image/COD/cpu3.png" alt=""></p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//Decoder.v</span></span><br><span class="line">`include <span class="string">"head.v"</span></span><br><span class="line">`timescale <span class="number">1</span>ns / <span class="number">1</span>ps</span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment"> * Decoder, 译码器</span></span><br><span class="line"><span class="comment"> * @input instruction 需要译码的指令</span></span><br><span class="line"><span class="comment"> * @output op:指令的基本操作，成为操作码</span></span><br><span class="line"><span class="comment"> * @output rs:第一源操作数寄存器 </span></span><br><span class="line"><span class="comment"> * @output rt:第二源操作数寄存器 </span></span><br><span class="line"><span class="comment"> * @output rd:存放操作结果的目的寄存器 </span></span><br><span class="line"><span class="comment"> * @output shamt:位移量 </span></span><br><span class="line"><span class="comment"> * @output funct:功能码，本次实验不需要使用到功能码</span></span><br><span class="line"><span class="comment"> * @output immd16:16位立即数，用于分支指令，bneq和beq </span></span><br><span class="line"><span class="comment"> * @output immd26:26位立即数，用于跳转指令jump</span></span><br><span class="line"><span class="comment"> */</span></span><br><span class="line"><span class="function"><span class="keyword">module</span> <span class="title">Decoder</span><span class="params">(</span></span></span><br><span class="line"><span class="function"><span class="params">    input [<span class="number">31</span>:<span class="number">0</span>] instruction,</span></span></span><br><span class="line"><span class="function"><span class="params">    output [<span class="number">5</span>:<span class="number">0</span>] op,</span></span></span><br><span class="line"><span class="function"><span class="params">    output [<span class="number">4</span>:<span class="number">0</span>] rs,</span></span></span><br><span class="line"><span class="function"><span class="params">    output [<span class="number">4</span>:<span class="number">0</span>] rt,</span></span></span><br><span class="line"><span class="function"><span class="params">    output [<span class="number">4</span>:<span class="number">0</span>] rd,</span></span></span><br><span class="line"><span class="function"><span class="params">    output [<span class="number">4</span>:<span class="number">0</span>] shamt,</span></span></span><br><span class="line"><span class="function"><span class="params">    output [<span class="number">5</span>:<span class="number">0</span>] funct,</span></span></span><br><span class="line"><span class="function"><span class="params">    output [<span class="number">15</span>:<span class="number">0</span>] immd16,</span></span></span><br><span class="line"><span class="function"><span class="params">    output [<span class="number">25</span>:<span class="number">0</span>] immd26</span></span></span><br><span class="line"><span class="function"><span class="params">    )</span></span>;</span><br><span class="line">    <span class="comment">/*</span></span><br><span class="line"><span class="comment">     * 针对不同的指令，该译码器不一定会使用所有取出的指令字段，如跳转指令的格式为op immd26，</span></span><br><span class="line"><span class="comment">     * 因此跳转指令将只使用取出的op 和 immd26</span></span><br><span class="line"><span class="comment">     */</span></span><br><span class="line">    assign op = instruction[<span class="number">31</span>:<span class="number">26</span>];</span><br><span class="line">    assign rs = instruction[<span class="number">25</span>:<span class="number">21</span>];</span><br><span class="line">    assign rt = instruction[<span class="number">20</span>:<span class="number">16</span>];</span><br><span class="line">    assign rd = instruction[<span class="number">15</span>:<span class="number">11</span>];</span><br><span class="line">    assign shamt = instruction[<span class="number">10</span>:<span class="number">6</span>];</span><br><span class="line">    assign funct = instruction[<span class="number">5</span>:<span class="number">0</span>];</span><br><span class="line">    assign immd16 = instruction[<span class="number">15</span>:<span class="number">0</span>];</span><br><span class="line">    assign immd26 = instruction[<span class="number">25</span>:<span class="number">0</span>];</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h4 id="4-控制单元-Control-Unit"><a href="#4-控制单元-Control-Unit" class="headerlink" title="4. 控制单元 Control Unit"></a>4. 控制单元 Control Unit</h4><p>使用解码器解码成功之后，我们就可以解码后的信号发送到控制单元，控制单元将根据相应的指令生成相应的控制信号，关于控制信号的作用可以参考上面的实验原理中关于控制信号的内容。控制单元Control Unit接收四个输入：解码器得到的操作码和函数功能码，ZERO和SIGN信号，输出包括：ALUSrcA，ALUSrcB,DBDataSrc，RegWr，mRD，mWR，RegDst，ExtSel，ALUop，具体功能为：</p>
<table>
<thead>
<tr>
<th>控制信号输出</th>
<th>功能</th>
</tr>
</thead>
<tbody>
<tr>
<td>ALUSrcA</td>
<td>判断算术逻辑单元第一源操作数的来源是来自寄存器堆Data1还是移位</td>
</tr>
<tr>
<td>ALUSrcB</td>
<td>判断算术逻辑单元第二源操作数是来自寄存器堆Data2还是扩展后的立即数</td>
</tr>
<tr>
<td>DBDataSrc</td>
<td>判断写入存储器的数据是来自ALU的输出还是数据存储器</td>
</tr>
<tr>
<td>RegWr</td>
<td>判断是否执行写入寄存器</td>
</tr>
<tr>
<td>mRD</td>
<td>判断是否读存储器</td>
</tr>
<tr>
<td>mWR</td>
<td>判断是否写存储器</td>
</tr>
<tr>
<td>RegDst</td>
<td>如果要写寄存器的话，指明要写的寄存器地址时来自rt字段还是rd字段</td>
</tr>
<tr>
<td>ExtSel</td>
<td>判断是符号位扩展还是零扩展</td>
</tr>
<tr>
<td>ALUop</td>
<td>用于ALU的八种功能选择  （对应功能请查看上面提供的文件）</td>
</tr>
</tbody>
</table>
<p><img src="/image/COD/cpu4.png" alt=""></p>
<h4 id="5-寄存器组-RegFile"><a href="#5-寄存器组-RegFile" class="headerlink" title="5. 寄存器组 RegFile"></a>5. 寄存器组 RegFile</h4><p>下一步我们为我们的CPU添加寄存器组，寄存器组接收七个输入：时钟信号（寄存器组的读写发生在时钟脉冲上升沿），RST（RST=0时，停止寄存器的读写），RegWre （判断是否需要写寄存器），ReadReg1（指令中的rs字段需要读寄存器时，将通过这个端口），ReadReg2 （指令中的rt字段需要读寄存器时，将通过这个端口），WriteReg （指令需要写寄存器的时候，这将是数据写入的寄存器端口，其地址来源rt或rd字段）；对应的输出：WriteData（要写入的数据），ReadData1、ReadData2（要读入的寄存器）。</p>
<p><img src="/image/COD/cpu5.png" alt=""></p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//RegFile.v</span></span><br><span class="line">`timescale <span class="number">1</span>ns / <span class="number">1</span>ps</span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment"> * Register File：寄存器组</span></span><br><span class="line"><span class="comment"> * @input CLK 时钟信号</span></span><br><span class="line"><span class="comment"> * @input RST reset信号</span></span><br><span class="line"><span class="comment"> * @input RegWre 判断是否需要写寄存器</span></span><br><span class="line"><span class="comment"> * @input ReadReg1 rs寄存器地址输入端口</span></span><br><span class="line"><span class="comment"> * @input ReadReg2 rt寄存器地址输入端口</span></span><br><span class="line"><span class="comment"> * @input WriteReg 将数据写入的寄存器端口，其地址来源rt或rd字段</span></span><br><span class="line"><span class="comment"> * @input WriteData 写入寄存器的数据输入端口</span></span><br><span class="line"><span class="comment"> * @output ReadData1，rs寄存器数据输出端口</span></span><br><span class="line"><span class="comment"> * @output ReadData2，rt寄存器数据输出端口</span></span><br><span class="line"><span class="comment"> */</span></span><br><span class="line"><span class="function"><span class="keyword">module</span> <span class="title">RegFile</span><span class="params">(</span></span></span><br><span class="line"><span class="function"><span class="params">    input CLK,</span></span></span><br><span class="line"><span class="function"><span class="params">    input RST,</span></span></span><br><span class="line"><span class="function"><span class="params">    input RegWre,</span></span></span><br><span class="line"><span class="function"><span class="params">    input [<span class="number">4</span>:<span class="number">0</span>] ReadReg1,</span></span></span><br><span class="line"><span class="function"><span class="params">    input [<span class="number">4</span>:<span class="number">0</span>] ReadReg2,</span></span></span><br><span class="line"><span class="function"><span class="params">    input [<span class="number">4</span>:<span class="number">0</span>] WriteReg,</span></span></span><br><span class="line"><span class="function"><span class="params">    input [<span class="number">31</span>:<span class="number">0</span>] WriteData,</span></span></span><br><span class="line"><span class="function"><span class="params">    output [<span class="number">31</span>:<span class="number">0</span>] ReadData1,</span></span></span><br><span class="line"><span class="function"><span class="params">    output [<span class="number">31</span>:<span class="number">0</span>] ReadData2</span></span></span><br><span class="line"><span class="function"><span class="params">    )</span></span>;</span><br><span class="line">    reg [<span class="number">31</span>:<span class="number">0</span>] regFile[<span class="number">1</span>:<span class="number">31</span>]; <span class="comment">// 寄存器定义必须用reg 类型</span></span><br><span class="line">    integer i;</span><br><span class="line">    assign ReadData1 = (ReadReg1 == <span class="number">0</span>) ? <span class="number">0</span> : regFile[ReadReg1]; <span class="comment">// 读寄存器数据</span></span><br><span class="line">    assign ReadData2 = (ReadReg2 == <span class="number">0</span>) ? <span class="number">0</span> : regFile[ReadReg2];</span><br><span class="line">    </span><br><span class="line">    always @ (negedge CLK <span class="keyword">or</span> negedge RST) begin <span class="comment">// 必须用时钟边沿触发</span></span><br><span class="line">        <span class="keyword">if</span> (RST==<span class="number">0</span>) begin</span><br><span class="line">            <span class="keyword">for</span>(i=<span class="number">1</span>;i&lt;<span class="number">32</span>;i=i+<span class="number">1</span>)</span><br><span class="line">                regFile[i] &lt;= <span class="number">0</span>;</span><br><span class="line">        end</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(RegWre == <span class="number">1</span> &amp;&amp; WriteReg != <span class="number">0</span>) <span class="comment">// WriteReg != 0，$0 寄存器不能修改</span></span><br><span class="line">           regFile[WriteReg] &lt;= WriteData; <span class="comment">// 写寄存器</span></span><br><span class="line">    end</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h4 id="6-立即数扩展"><a href="#6-立即数扩展" class="headerlink" title="6. 立即数扩展"></a>6. 立即数扩展</h4><p>在进入算数逻辑单元之前，我们需要先对立即数进行扩展才能进行相应的操作，所以我们先进入立即数扩展部件，其接收两个参数：16位立即数和extSel（用于判断是进行零扩展还是符号位扩展），产生一个32位的输出，作为扩展后的结果；</p>
<p><img src="/image/COD/cpu6.png" alt=""></p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//Extend.v</span></span><br><span class="line">`include <span class="string">"head.v"</span></span><br><span class="line">`timescale <span class="number">1</span>ns/ <span class="number">1</span>ps</span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment"> * Extend 用于进行符号位扩展</span></span><br><span class="line"><span class="comment"> * @input immd16 16位立即数</span></span><br><span class="line"><span class="comment"> * @input extSel 如果extSel=0，则进行零扩展，反之，进行符号位扩展</span></span><br><span class="line"><span class="comment"> * @output exd_immd 符号位扩展后的结果</span></span><br><span class="line"><span class="comment"> */</span></span><br><span class="line"><span class="function"><span class="keyword">module</span> <span class="title">Extend</span><span class="params">(</span></span></span><br><span class="line"><span class="function"><span class="params">    input [<span class="number">15</span>:<span class="number">0</span>] immd16,</span></span></span><br><span class="line"><span class="function"><span class="params">    input extSel,</span></span></span><br><span class="line"><span class="function"><span class="params">    output [<span class="number">31</span>:<span class="number">0</span>] exd_immd</span></span></span><br><span class="line"><span class="function"><span class="params">    )</span></span>;</span><br><span class="line">    wire e;</span><br><span class="line">    assign e = extSel &amp; immd16[<span class="number">15</span>];</span><br><span class="line">    assign exd_immd = &#123;&#123;<span class="number">16</span>&#123;e&#125;&#125;, immd16&#125;;</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h4 id="7-算术逻辑单元-ALU"><a href="#7-算术逻辑单元-ALU" class="headerlink" title="7. 算术逻辑单元 ALU"></a>7. 算术逻辑单元 ALU</h4><p>终于到了我们的算数逻辑单元了，ALU接收三个输入：operation（操作码，对应上面实验原理的内容），regA（第一位操作数），regB（第二位操作数）；三个输出：result（ALU计算结果），zero（结果是否为0，用于分支指令beq，bneq），sign（结果的符号位，如果要进行符号位扩展）；</p>
<p><img src="/image/COD/cpu7.png" alt=""></p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//ALU.v</span></span><br><span class="line">`timescale <span class="number">1</span>ns / <span class="number">1</span>ps</span><br><span class="line">`include <span class="string">"head.v"</span></span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment"> * ALU 算术逻辑单元</span></span><br><span class="line"><span class="comment"> * @input operation 要进行的操作</span></span><br><span class="line"><span class="comment"> * @input regA 运算数</span></span><br><span class="line"><span class="comment"> * @input regB 运算数</span></span><br><span class="line"><span class="comment"> * @output result 结果输出</span></span><br><span class="line"><span class="comment"> * @output zero 结果是不是为0</span></span><br><span class="line"><span class="comment"> * @output sign 得到结果的符号位</span></span><br><span class="line"><span class="comment"> */</span></span><br><span class="line"><span class="function"><span class="keyword">module</span> <span class="title">ALU</span><span class="params">(</span></span></span><br><span class="line"><span class="function"><span class="params">    input [<span class="number">2</span>:<span class="number">0</span>] operation,</span></span></span><br><span class="line"><span class="function"><span class="params">    input [<span class="number">31</span>:<span class="number">0</span>] regA,</span></span></span><br><span class="line"><span class="function"><span class="params">    input [<span class="number">31</span>:<span class="number">0</span>] regB,</span></span></span><br><span class="line"><span class="function"><span class="params">    output reg [<span class="number">31</span>:<span class="number">0</span>] result,</span></span></span><br><span class="line"><span class="function"><span class="params">    output zero,</span></span></span><br><span class="line"><span class="function"><span class="params">    output sign</span></span></span><br><span class="line"><span class="function"><span class="params">    )</span></span>;</span><br><span class="line">    assign zero = (result == <span class="number">0</span>) ?<span class="number">1</span>:<span class="number">0</span>;</span><br><span class="line">    assign sign = result[<span class="number">31</span>];</span><br><span class="line">    always @(*) begin</span><br><span class="line">        <span class="keyword">case</span> (operation)</span><br><span class="line">            `ALUAdd : result = regA + regB;</span><br><span class="line">            `ALUSub : result = regA - regB;</span><br><span class="line">            `ALUAnd : result = regA &amp; regB;</span><br><span class="line">            `ALUOr : result = regA | regB;</span><br><span class="line">            `ALUCompareUnsign : result = (regA &lt; regB) ?<span class="number">1</span>:<span class="number">0</span>; <span class="comment">// 不带符号比较</span></span><br><span class="line">            `ALUCompareSign :</span><br><span class="line">                 begin <span class="comment">// 带符号比较</span></span><br><span class="line">                    <span class="keyword">if</span> (regA &lt; regB &amp;&amp;(( regA[<span class="number">31</span>] == <span class="number">0</span> &amp;&amp; regB[<span class="number">31</span>]==<span class="number">0</span>) ||</span><br><span class="line">                        (regA[<span class="number">31</span>] == <span class="number">1</span> &amp;&amp; regB[<span class="number">31</span>] == <span class="number">1</span>))) result = <span class="number">1</span>;</span><br><span class="line">                    <span class="keyword">else</span> <span class="keyword">if</span> (regA[<span class="number">31</span>] == <span class="number">0</span> &amp;&amp; regB[<span class="number">31</span>]==<span class="number">1</span>) result = <span class="number">0</span>;</span><br><span class="line">                    <span class="keyword">else</span> <span class="keyword">if</span> ( regA[<span class="number">31</span>] == <span class="number">1</span> &amp;&amp; regB[<span class="number">31</span>]==<span class="number">0</span>) result = <span class="number">1</span>;</span><br><span class="line">                    <span class="keyword">else</span> result = <span class="number">0</span>;</span><br><span class="line">                end</span><br><span class="line">            `ALUSll : result = regB &lt;&lt; regA;</span><br><span class="line">            <span class="keyword">default</span> : result = <span class="number">8'</span>h00000000;</span><br><span class="line">        endcase</span><br><span class="line">    end</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h4 id="8-存储器"><a href="#8-存储器" class="headerlink" title="8. 存储器"></a>8. 存储器</h4><p>最后的最后，我们只差一个存储器了，存储器的内部是一个二维数组（要求数据存储器存储单元宽度一律使用8位，所以），数据将存放在数组中，接收输入：时钟信号（仅在时钟上升沿才能读写存储器），address（要读的数据的地址），writeData（如果执行的是sw操作，那么这就是我们要写的内容），mRD（当mRD = 1，执行lw指令），mWR（当mWR = 1，执行sw指令）；一个输出：Dataout（如果执行的是lw操作，这将是取出的内容）；</p>
<p><img src="/image/COD/cpu8.png" alt=""></p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//RAM.v</span></span><br><span class="line">`timescale <span class="number">1</span>ns / <span class="number">1</span>ps</span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment"> * Data Memory：数据存储器</span></span><br><span class="line"><span class="comment"> * @input clk 时钟信号</span></span><br><span class="line"><span class="comment"> * @input address 要读出/写入的地址</span></span><br><span class="line"><span class="comment"> * @input writeData 要写入的数据</span></span><br><span class="line"><span class="comment"> * @input mRD 为1，正常读；为0,输出高组态</span></span><br><span class="line"><span class="comment"> * @input mWR 为1，写；为0，无操作</span></span><br><span class="line"><span class="comment"> * @output Dataout 保存读出的数据</span></span><br><span class="line"><span class="comment"> */</span></span><br><span class="line"><span class="function"><span class="keyword">module</span> <span class="title">RAM</span><span class="params">(</span></span></span><br><span class="line"><span class="function"><span class="params">    input clk,</span></span></span><br><span class="line"><span class="function"><span class="params">    input [<span class="number">31</span>:<span class="number">0</span>] address,</span></span></span><br><span class="line"><span class="function"><span class="params">    input [<span class="number">31</span>:<span class="number">0</span>] writeData,</span></span></span><br><span class="line"><span class="function"><span class="params">    input mRD, </span></span></span><br><span class="line"><span class="function"><span class="params">    input mWR,</span></span></span><br><span class="line"><span class="function"><span class="params">    output [<span class="number">31</span>:<span class="number">0</span>] Dataout</span></span></span><br><span class="line"><span class="function"><span class="params">    )</span></span>;</span><br><span class="line">    <span class="comment">//一个二维数组作为存储器</span></span><br><span class="line">    reg [<span class="number">7</span>:<span class="number">0</span>] memory [<span class="number">0</span>:<span class="number">63</span>]; <span class="comment">// 最多16个数据，因为好像模拟器上限好像是64个寄存器</span></span><br><span class="line">    <span class="comment">// 读，lw指令</span></span><br><span class="line">    assign Dataout[<span class="number">31</span>:<span class="number">24</span>] = (mRD == <span class="number">1</span>)? memory[address + <span class="number">3</span>]:<span class="number">8'b</span>z;</span><br><span class="line">    assign Dataout[<span class="number">23</span>:<span class="number">16</span>] = (mRD == <span class="number">1</span>)? memory[address + <span class="number">2</span>]:<span class="number">8'b</span>z;</span><br><span class="line">    assign Dataout[<span class="number">15</span>:<span class="number">8</span>] = (mRD == <span class="number">1</span>)? memory[address + <span class="number">1</span>]:<span class="number">8'b</span>z;</span><br><span class="line">    assign Dataout[<span class="number">7</span>:<span class="number">0</span>] = (mRD == <span class="number">1</span>)? memory[address ]:<span class="number">8'b</span>z;</span><br><span class="line">    <span class="comment">// 写，sw指令</span></span><br><span class="line">    always@( negedge clk ) begin</span><br><span class="line">        <span class="keyword">if</span>( mWR == <span class="number">1</span>) begin</span><br><span class="line">            memory[address + <span class="number">3</span>] &lt;= writeData[<span class="number">31</span>:<span class="number">24</span>];</span><br><span class="line">            memory[address + <span class="number">2</span>] &lt;= writeData[<span class="number">23</span>:<span class="number">16</span>];</span><br><span class="line">            memory[address + <span class="number">1</span>] &lt;= writeData[<span class="number">15</span>:<span class="number">8</span>];</span><br><span class="line">            memory[address + <span class="number">0</span>] &lt;= writeData[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">        end</span><br><span class="line">    end</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h4 id="9-顶层模块"><a href="#9-顶层模块" class="headerlink" title="9. 顶层模块"></a>9. 顶层模块</h4><p>所有模块编写好之后，我们就需要一个顶层模块将各模块组合在一起，这个模块就是CPU.v</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//CPU.v</span></span><br><span class="line">`include <span class="string">"head.v"</span></span><br><span class="line">`timescale <span class="number">1</span>ns / <span class="number">1</span>ps</span><br><span class="line"><span class="function"><span class="keyword">module</span> <span class="title">CPU</span> <span class="params">(</span></span></span><br><span class="line"><span class="function"><span class="params">    input clk,</span></span></span><br><span class="line"><span class="function"><span class="params">    input RST   <span class="comment">// RST 为reset信号</span></span></span></span><br><span class="line"><span class="function"><span class="params">    )</span></span>;</span><br><span class="line">    wire [<span class="number">3</span>:<span class="number">0</span>] pos_ctrl;</span><br><span class="line">    wire [<span class="number">7</span>:<span class="number">0</span>] num_ctrl;</span><br><span class="line">    wire [<span class="number">31</span>:<span class="number">0</span>] address;</span><br><span class="line">    wire [<span class="number">31</span>:<span class="number">0</span>] nextAddress;</span><br><span class="line">    <span class="comment">// 指令中的立即数部分</span></span><br><span class="line">    wire [<span class="number">15</span>:<span class="number">0</span>] immd16;</span><br><span class="line">    wire [<span class="number">25</span>:<span class="number">0</span>] immd26;</span><br><span class="line">    <span class="comment">// PCSrc 用于指明下一条指令的来源，如pc + 4，,jump，bneq，beq</span></span><br><span class="line">    wire [<span class="number">1</span>:<span class="number">0</span>] PCSrc;</span><br><span class="line">    <span class="comment">/*</span></span><br><span class="line"><span class="comment">     * 程序计数器，将下一条指令赋给当前的指令，相当于取指令</span></span><br><span class="line"><span class="comment">     */</span></span><br><span class="line">    <span class="function">PC <span class="title">myPC</span><span class="params">(</span></span></span><br><span class="line">        .clk(clk),</span><br><span class="line">        .RST(RST),</span><br><span class="line">        .next(nextAddress),</span><br><span class="line">        .addr(address)</span><br><span class="line">    );</span><br><span class="line">    </span><br><span class="line">    <span class="comment">/*</span></span><br><span class="line"><span class="comment">     * 针对不同的情况计算下一条指令的地址，如pc + 4， jump，bneq，beq</span></span><br><span class="line"><span class="comment">     */</span></span><br><span class="line">    <span class="function">GetNextPC <span class="title">myGetNextPC</span><span class="params">(</span></span></span><br><span class="line">        .addr(address),</span><br><span class="line">        .immd16(immd16),</span><br><span class="line">        .immd26(immd26),</span><br><span class="line">        .PCSrc(PCSrc),</span><br><span class="line">        .next(nextAddress)</span><br><span class="line">    );</span><br><span class="line">    </span><br><span class="line">    wire [<span class="number">31</span>:<span class="number">0</span>]instruction;</span><br><span class="line">    <span class="comment">/*</span></span><br><span class="line"><span class="comment">     *  ----------------------------------------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="comment">     *  控制信号名 | 状态 '0'           | 状态 '1' </span></span><br><span class="line"><span class="comment">     *  ----------------------------------------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="comment">     *  mRD        | 输出高阻态        | 读数据存储器，相关指令：lw</span></span><br><span class="line"><span class="comment">     *  ----------------------------------------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="comment">     */</span></span><br><span class="line">    wire romRD = <span class="number">1</span>;</span><br><span class="line">    <span class="comment">/*</span></span><br><span class="line"><span class="comment">     * 根据由上面程序计数器得到的指令地址从rom中取出指令</span></span><br><span class="line"><span class="comment">     */</span></span><br><span class="line">    <span class="function">ROM <span class="title">rom</span><span class="params">(</span></span></span><br><span class="line">        .mRD(romRD),</span><br><span class="line">        .addr(address),</span><br><span class="line">        .instruction(instruction)</span><br><span class="line">    );</span><br><span class="line">    <span class="comment">/*</span></span><br><span class="line"><span class="comment">     * op:指令的基本操作，成为操作码 </span></span><br><span class="line"><span class="comment">     * rs:第一源操作数寄存器 </span></span><br><span class="line"><span class="comment">     * rt:第二源操作数寄存器 </span></span><br><span class="line"><span class="comment">     * rd:存放操作结果的目的寄存器 </span></span><br><span class="line"><span class="comment">     * shamt:位移量 </span></span><br><span class="line"><span class="comment">     * funct:功能码，本次实验不需要使用到功能码</span></span><br><span class="line"><span class="comment">     */</span></span><br><span class="line">    wire [<span class="number">5</span>:<span class="number">0</span>] op;</span><br><span class="line">    wire [<span class="number">4</span>:<span class="number">0</span>] rs;</span><br><span class="line">    wire [<span class="number">4</span>:<span class="number">0</span>] rt;</span><br><span class="line">    wire [<span class="number">4</span>:<span class="number">0</span>] rd;</span><br><span class="line">    wire [<span class="number">4</span>:<span class="number">0</span>] shamt;</span><br><span class="line">    wire [<span class="number">5</span>:<span class="number">0</span>] funct;</span><br><span class="line">    </span><br><span class="line">    <span class="comment">/*</span></span><br><span class="line"><span class="comment">     * 将上面的变量加上前面用于分支指令的16位立即数immd16和用于跳转指令的26位立即数immd26传入译码器，</span></span><br><span class="line"><span class="comment">     * 译码器将对指令进行移码</span></span><br><span class="line"><span class="comment">     */</span>    </span><br><span class="line">    <span class="function">Decoder <span class="title">decoder</span><span class="params">(</span></span></span><br><span class="line">        .instruction(instruction),</span><br><span class="line">        .op(op),</span><br><span class="line">        .rs(rs),</span><br><span class="line">        .rt(rt),</span><br><span class="line">        .rd(rd),</span><br><span class="line">        .funct(funct),</span><br><span class="line">        .shamt(shamt),</span><br><span class="line">        .immd16(immd16),</span><br><span class="line">        .immd26(immd26)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">/*</span></span><br><span class="line"><span class="comment">     * ZERO：如果ALU运算结果结果为0，则zero=1；否则zero=0，用于计算PCSrc</span></span><br><span class="line"><span class="comment">     * SIGN：立即数符号位扩展时需要使用到SIGN</span></span><br><span class="line"><span class="comment">     * ALUScrA：算术逻辑单元的运算数A的来源，可能的值：寄存器堆，shamt</span></span><br><span class="line"><span class="comment">     * ALUScrB：算术逻辑单元的运算数B的来源，可能的值：寄存器堆，sign或zero扩展的立即数</span></span><br><span class="line"><span class="comment">     * DBDataSrc：DBDataSrc = 0 ，来自ALU运算结果的输出；DBDataSrc = 1，来自数据存储器（Data MEM）的输出</span></span><br><span class="line"><span class="comment">     * RegWr：判断指令是否需要将数据写入寄存器</span></span><br><span class="line"><span class="comment">     * mRD：为1时，执行lw操作；反之，输出高阻态</span></span><br><span class="line"><span class="comment">     * mWR：为1时，执行sw操作</span></span><br><span class="line"><span class="comment">     * RegDst：写寄存器组寄存器的地址，可能的值：rt字段或rd字段</span></span><br><span class="line"><span class="comment">     * ExtSel：0扩展或符号位扩展</span></span><br><span class="line"><span class="comment">     */</span></span><br><span class="line">    wire ZERO;</span><br><span class="line">    wire SIGN;</span><br><span class="line">    wire ALUScrA;</span><br><span class="line">    wire ALUScrB;</span><br><span class="line">    wire DBDataSrc;</span><br><span class="line">    wire RegWr;</span><br><span class="line">    wire mRD;</span><br><span class="line">    wire mWR;</span><br><span class="line">    wire RegDst;</span><br><span class="line">    wire ExtSel;</span><br><span class="line">    wire [<span class="number">2</span>:<span class="number">0</span>]ALUop;</span><br><span class="line">    <span class="comment">// 控制单元</span></span><br><span class="line">    <span class="function">ControlUnit <span class="title">myControlUnit</span><span class="params">(</span></span></span><br><span class="line">        .Op(op),</span><br><span class="line">        .Funct(funct),</span><br><span class="line">        .ZERO(ZERO),</span><br><span class="line">        .SIGN(SIGN),</span><br><span class="line">        .ALUScrA(ALUScrA),</span><br><span class="line">        .ALUScrB(ALUScrB),</span><br><span class="line">        .DBDataSrc(DBDataSrc),</span><br><span class="line">        .RegWr(RegWr),</span><br><span class="line">        .mRD(mRD),</span><br><span class="line">        .mWR(mWR),</span><br><span class="line">        .RegDst(RegDst),</span><br><span class="line">        .ExtSel(ExtSel),</span><br><span class="line">        .PCSrc(PCSrc),</span><br><span class="line">        .ALUop(ALUop)</span><br><span class="line">    );</span><br><span class="line">    </span><br><span class="line">    <span class="comment">/*</span></span><br><span class="line"><span class="comment">     * Register File：寄存器组</span></span><br><span class="line"><span class="comment">     * ReadData1，rs寄存器数据输出端口</span></span><br><span class="line"><span class="comment">     * ReadData2，rt寄存器数据输出端口</span></span><br><span class="line"><span class="comment">     * WriteReg，将数据写入的寄存器端口，其地址来源rt或rd字段</span></span><br><span class="line"><span class="comment">     * RegWriteData，写入寄存器的数据输入端口</span></span><br><span class="line"><span class="comment">     * ALUResult，ALU运算结果，RegWriteData的来源之一，由控制单元的DBDataSrc决定</span></span><br><span class="line"><span class="comment">     * RAMOut，RAM的输出，RegWriteData的来源之一，由控制单元的DBDataSrc决定</span></span><br><span class="line"><span class="comment">     */</span></span><br><span class="line">    wire [<span class="number">31</span>:<span class="number">0</span>] ReadData1;</span><br><span class="line">    wire [<span class="number">31</span>:<span class="number">0</span>] ReadData2;</span><br><span class="line">    wire [<span class="number">4</span>:<span class="number">0</span>] WriteReg;</span><br><span class="line">    assign WriteReg = RegDst == `FromRt ? rt : rd;</span><br><span class="line">    wire [<span class="number">31</span>:<span class="number">0</span>] RegWriteData;</span><br><span class="line">    wire [<span class="number">31</span>:<span class="number">0</span>] ALUResult;</span><br><span class="line">    wire [<span class="number">31</span>:<span class="number">0</span>] RAMOut;</span><br><span class="line">    assign RegWriteData = DBDataSrc == `FromALU ? ALUResult : RAMOut;</span><br><span class="line">    <span class="function">RegFile <span class="title">regfile</span><span class="params">(</span></span></span><br><span class="line">        .CLK(clk),</span><br><span class="line">        .RST(RST),</span><br><span class="line">        .RegWre(RegWr),</span><br><span class="line">        .ReadReg1(rs),</span><br><span class="line">        .ReadReg2(rt),</span><br><span class="line">        .WriteReg(WriteReg),</span><br><span class="line">        .WriteData(RegWriteData),</span><br><span class="line">        .ReadData1(ReadData1),</span><br><span class="line">        .ReadData2(ReadData2)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">// exd_immd，保存符号位扩展后的结果</span></span><br><span class="line">    wire [<span class="number">31</span>:<span class="number">0</span>] extend_immd;</span><br><span class="line">    <span class="function">Extend <span class="title">extend</span><span class="params">(</span></span></span><br><span class="line">        .immd16(immd16),</span><br><span class="line">        .extSel(ExtSel),</span><br><span class="line">        .exd_immd(extend_immd)</span><br><span class="line">    );</span><br><span class="line">    </span><br><span class="line">    <span class="comment">/*</span></span><br><span class="line"><span class="comment">     * ALUa：ALU输入A</span></span><br><span class="line"><span class="comment">     * zeroExtend_shamt：ALUa可能的数据输入之一——来自移位数sa，同时，进行(zero-extend)sa，即 &#123;&#123;27&#123;0&#125;&#125;,sa&#125;，相关指令：sll</span></span><br><span class="line"><span class="comment">     * ReadData1：ALUa可能的数据输入之一，来自寄存器堆data输出，相关指令：add、sub、addi、or、and、ori、beq、bne、slti、sw、lw</span></span><br><span class="line"><span class="comment">     * ALUb：ALU输入B</span></span><br><span class="line"><span class="comment">     * extend_immd：ALUa可能的数据输入之一，来自sign或zero扩展的立即数，相关指令：addi、ori、slti、sw、lw</span></span><br><span class="line"><span class="comment">     * ReadData2：ALUa可能的数据输入之一，来自寄存器堆data输出，相关指令：add、sub、or、and、sll、beq、bne</span></span><br><span class="line"><span class="comment">     */</span></span><br><span class="line">    wire [<span class="number">31</span>:<span class="number">0</span>] ALUa;</span><br><span class="line">    wire [<span class="number">31</span>:<span class="number">0</span>] zeroExtend_shamt;</span><br><span class="line">    assign zeroExtend_shamt = &#123;&#123;<span class="number">27</span>&#123;<span class="number">1'b</span>0&#125;&#125;, shamt&#125;;</span><br><span class="line">    assign ALUa = ALUScrA == `FromData ? ReadData1 : zeroExtend_shamt;</span><br><span class="line">    wire [<span class="number">31</span>:<span class="number">0</span>] ALUb;</span><br><span class="line">    assign ALUb = ALUScrB == `FromData ? ReadData2 : extend_immd;</span><br><span class="line">    <span class="function">ALU <span class="title">myALU</span><span class="params">(</span></span></span><br><span class="line">        .operation(ALUop),</span><br><span class="line">        .regA(ALUa),</span><br><span class="line">        .regB(ALUb),</span><br><span class="line">        .result(ALUResult),</span><br><span class="line">        .zero(ZERO),</span><br><span class="line">        .sign(SIGN)</span><br><span class="line">    );</span><br><span class="line">    <span class="comment">// Data Memory：数据存储器</span></span><br><span class="line">    <span class="function">RAM <span class="title">ram</span><span class="params">(</span></span></span><br><span class="line">        .clk(clk),</span><br><span class="line">        .address(ALUResult),</span><br><span class="line">        .writeData(ReadData2),</span><br><span class="line">        .mRD(mRD),</span><br><span class="line">        .mWR(mWR),</span><br><span class="line">        .Dataout(RAMOut)</span><br><span class="line">    );</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h2 id="三、测试"><a href="#三、测试" class="headerlink" title="三、测试"></a>三、测试</h2><ul>
<li>测试代码</li>
</ul>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//top_tb.v</span></span><br><span class="line">`timescale <span class="number">1</span>ns/<span class="number">1</span>ps</span><br><span class="line"><span class="function"><span class="keyword">module</span> <span class="title">top_tb</span><span class="params">()</span></span>;</span><br><span class="line">reg clk = <span class="number">1</span>;</span><br><span class="line">reg RST = <span class="number">1</span>;</span><br><span class="line">always begin</span><br><span class="line">    #<span class="number">5</span>;</span><br><span class="line">    clk = ~clk;</span><br><span class="line">end</span><br><span class="line">initial begin</span><br><span class="line">    #<span class="number">1</span>;</span><br><span class="line">    RST = <span class="number">0</span>;</span><br><span class="line">    #<span class="number">1</span>;</span><br><span class="line">    RST = <span class="number">1</span>;</span><br><span class="line">end</span><br><span class="line">    <span class="function">CPU <span class="title">cpu</span><span class="params">(</span></span></span><br><span class="line">        .clk(clk),</span><br><span class="line">        .RST(RST)</span><br><span class="line">    );</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h2 id="FYI"><a href="#FYI" class="headerlink" title="FYI"></a>FYI</h2><p>项目下载：<a href="https://github.com/LittleFish33/CPU/tree/master/SingleCycleCPU" target="_blank" rel="noopener">SingleCycleCPU</a></p>

      
    </div>
    
    
    
    

    

    

    

    <footer class="post-footer">
      
        <div class="post-tags">
          
            <a href="/tags/LearnForFun/" rel="tag"># 写着玩</a>
          
        </div>
      

      
      
      

      
        <div class="post-nav">
          <div class="post-nav-next post-nav-item">
            
              <a href="/COD/MazeGame/" rel="next" title="计算机组成原理与接口设计——期中课程设计：使用X86编程语言实现的迷宫游戏">
                <i class="fa fa-chevron-left"></i> 计算机组成原理与接口设计——期中课程设计：使用X86编程语言实现的迷宫游戏
              </a>
            
          </div>

          <span class="post-nav-divider"></span>

          <div class="post-nav-prev post-nav-item">
            
          </div>
        </div>
      

      
      
    </footer>
  </div>
  
  
  
  </article>



    <div class="post-spread">
      
    </div>
  </div>


          </div>
          


          

        </div>
        
          
  
  <div class="sidebar-toggle">
    <div class="sidebar-toggle-line-wrap">
      <span class="sidebar-toggle-line sidebar-toggle-line-first"></span>
      <span class="sidebar-toggle-line sidebar-toggle-line-middle"></span>
      <span class="sidebar-toggle-line sidebar-toggle-line-last"></span>
    </div>
  </div>

  <aside id="sidebar" class="sidebar">
    
    <div class="sidebar-inner">

      

      
        <ul class="sidebar-nav motion-element">
          <li class="sidebar-nav-toc sidebar-nav-active" data-target="post-toc-wrap">
            文章目录
          </li>
          <li class="sidebar-nav-overview" data-target="site-overview-wrap">
            站点概览
          </li>
        </ul>
      

      <section class="site-overview-wrap sidebar-panel">
        <div class="site-overview">
          <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
            
              <p class="site-author-name" itemprop="name">LittleFish</p>
              <p class="site-description motion-element" itemprop="description"></p>
          </div>

          <nav class="site-state motion-element">

            
              <div class="site-state-item site-state-posts">
              
                <a href="/archives/">
              
                  <span class="site-state-item-count">18</span>
                  <span class="site-state-item-name">日志</span>
                </a>
              </div>
            

            
              
              
              <div class="site-state-item site-state-categories">
                <a href="/categories/index.html">
                  <span class="site-state-item-count">4</span>
                  <span class="site-state-item-name">分类</span>
                </a>
              </div>
            

            
              
              
              <div class="site-state-item site-state-tags">
                <a href="/tags/index.html">
                  <span class="site-state-item-count">2</span>
                  <span class="site-state-item-name">标签</span>
                </a>
              </div>
            

          </nav>

          

          
            <div class="links-of-author motion-element">
                
                  <span class="links-of-author-item">
                    <a href="https://github.com/LittleFish33" target="_blank" title="GitHub">
                      
                        <i class="fa fa-fw fa-github"></i>GitHub</a>
                  </span>
                
                  <span class="links-of-author-item">
                    <a href="mailto:3478628675@qq.com" target="_blank" title="E-Mail">
                      
                        <i class="fa fa-fw fa-envelope"></i>E-Mail</a>
                  </span>
                
            </div>
          

          
          

          
          

          

        </div>
      </section>

      
      <!--noindex-->
        <section class="post-toc-wrap motion-element sidebar-panel sidebar-panel-active">
          <div class="post-toc">

            
              
            

            
              <div class="post-toc-content"><ol class="nav"><li class="nav-item nav-level-2"><a class="nav-link" href="#一、-提供的资料"><span class="nav-number">1.</span> <span class="nav-text">一、 提供的资料</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#二、实现过程"><span class="nav-number">2.</span> <span class="nav-text">二、实现过程</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#（一）CPU设计思想"><span class="nav-number">2.0.1.</span> <span class="nav-text">（一）CPU设计思想</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#（二）整个CPU工作的实现过程"><span class="nav-number">2.1.</span> <span class="nav-text">（二）整个CPU工作的实现过程</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#0-head-v"><span class="nav-number">2.1.1.</span> <span class="nav-text">0. head.v</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#1-程序计数器-PC"><span class="nav-number">2.1.2.</span> <span class="nav-text">1. 程序计数器 PC</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#2-ROM"><span class="nav-number">2.1.3.</span> <span class="nav-text">2. ROM</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#3-Decoder-译码器"><span class="nav-number">2.1.4.</span> <span class="nav-text">3. Decoder 译码器</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#4-控制单元-Control-Unit"><span class="nav-number">2.1.5.</span> <span class="nav-text">4. 控制单元 Control Unit</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#5-寄存器组-RegFile"><span class="nav-number">2.1.6.</span> <span class="nav-text">5. 寄存器组 RegFile</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#6-立即数扩展"><span class="nav-number">2.1.7.</span> <span class="nav-text">6. 立即数扩展</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#7-算术逻辑单元-ALU"><span class="nav-number">2.1.8.</span> <span class="nav-text">7. 算术逻辑单元 ALU</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#8-存储器"><span class="nav-number">2.1.9.</span> <span class="nav-text">8. 存储器</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#9-顶层模块"><span class="nav-number">2.1.10.</span> <span class="nav-text">9. 顶层模块</span></a></li></ol></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#三、测试"><span class="nav-number">3.</span> <span class="nav-text">三、测试</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#FYI"><span class="nav-number">4.</span> <span class="nav-text">FYI</span></a></li></ol></div>
            

          </div>
        </section>
      <!--/noindex-->
      

      

    </div>
  </aside>


        
      </div>
    </main>

    <footer id="footer" class="footer">
      <div class="footer-inner">
        <script async src="https://dn-lbstatics.qbox.me/busuanzi/2.3/busuanzi.pure.mini.js"></script>
<div class="copyright">&copy; <span itemprop="copyrightYear">2018</span>
  <span class="with-love">
    <i class="fa fa-user"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">LittleFish</span>

  
</div>
<div class="theme-info">
  <div class="powered-by"></div>
  <span class="post-count">博客全站共24.1k字</span>
</div>
<div class="powered-by">
<i class="fa fa-user-md"></i><span id="busuanzi_container_site_uv">
  本站访客数:<span id="busuanzi_value_site_uv"></span>
</span>
</div>


<!--
  <div class="powered-by">由 <a class="theme-link" target="_blank" href="https://hexo.io">Hexo</a> 强力驱动</div>



  <span class="post-meta-divider">|</span>



  <div class="theme-info">主题 &mdash; <a class="theme-link" target="_blank" href="https://github.com/iissnan/hexo-theme-next">NexT.Muse</a> v5.1.4</div> 
-->




        







        
      </div>
    </footer>

    
      <div class="back-to-top">
        <i class="fa fa-arrow-up"></i>
        
      </div>
    

    

  </div>

  

<script type="text/javascript">
  if (Object.prototype.toString.call(window.Promise) !== '[object Function]') {
    window.Promise = null;
  }
</script>









  












  
  
    <script type="text/javascript" src="/lib/jquery/index.js?v=2.1.3"></script>
  

  
  
    <script type="text/javascript" src="/lib/fastclick/lib/fastclick.min.js?v=1.0.6"></script>
  

  
  
    <script type="text/javascript" src="/lib/jquery_lazyload/jquery.lazyload.js?v=1.9.7"></script>
  

  
  
    <script type="text/javascript" src="/lib/velocity/velocity.min.js?v=1.2.1"></script>
  

  
  
    <script type="text/javascript" src="/lib/velocity/velocity.ui.min.js?v=1.2.1"></script>
  

  
  
    <script type="text/javascript" src="/lib/fancybox/source/jquery.fancybox.pack.js?v=2.1.5"></script>
  


  


  <script type="text/javascript" src="/js/src/utils.js?v=5.1.4"></script>

  <script type="text/javascript" src="/js/src/motion.js?v=5.1.4"></script>



  
  

  
  <script type="text/javascript" src="/js/src/scrollspy.js?v=5.1.4"></script>
<script type="text/javascript" src="/js/src/post-details.js?v=5.1.4"></script>



  


  <script type="text/javascript" src="/js/src/bootstrap.js?v=5.1.4"></script>



  


  




	





  





  












  

  <script type="text/javascript">
    // Popup Window;
    var isfetched = false;
    var isXml = true;
    // Search DB path;
    var search_path = "search.xml";
    if (search_path.length === 0) {
      search_path = "search.xml";
    } else if (/json$/i.test(search_path)) {
      isXml = false;
    }
    var path = "/" + search_path;
    // monitor main search box;

    var onPopupClose = function (e) {
      $('.popup').hide();
      $('#local-search-input').val('');
      $('.search-result-list').remove();
      $('#no-result').remove();
      $(".local-search-pop-overlay").remove();
      $('body').css('overflow', '');
    }

    function proceedsearch() {
      $("body")
        .append('<div class="search-popup-overlay local-search-pop-overlay"></div>')
        .css('overflow', 'hidden');
      $('.search-popup-overlay').click(onPopupClose);
      $('.popup').toggle();
      var $localSearchInput = $('#local-search-input');
      $localSearchInput.attr("autocapitalize", "none");
      $localSearchInput.attr("autocorrect", "off");
      $localSearchInput.focus();
    }

    // search function;
    var searchFunc = function(path, search_id, content_id) {
      'use strict';

      // start loading animation
      $("body")
        .append('<div class="search-popup-overlay local-search-pop-overlay">' +
          '<div id="search-loading-icon">' +
          '<i class="fa fa-spinner fa-pulse fa-5x fa-fw"></i>' +
          '</div>' +
          '</div>')
        .css('overflow', 'hidden');
      $("#search-loading-icon").css('margin', '20% auto 0 auto').css('text-align', 'center');

      $.ajax({
        url: path,
        dataType: isXml ? "xml" : "json",
        async: true,
        success: function(res) {
          // get the contents from search data
          isfetched = true;
          $('.popup').detach().appendTo('.header-inner');
          var datas = isXml ? $("entry", res).map(function() {
            return {
              title: $("title", this).text(),
              content: $("content",this).text(),
              url: $("url" , this).text()
            };
          }).get() : res;
          var input = document.getElementById(search_id);
          var resultContent = document.getElementById(content_id);
          var inputEventFunction = function() {
            var searchText = input.value.trim().toLowerCase();
            var keywords = searchText.split(/[\s\-]+/);
            if (keywords.length > 1) {
              keywords.push(searchText);
            }
            var resultItems = [];
            if (searchText.length > 0) {
              // perform local searching
              datas.forEach(function(data) {
                var isMatch = false;
                var hitCount = 0;
                var searchTextCount = 0;
                var title = data.title.trim();
                var titleInLowerCase = title.toLowerCase();
                var content = data.content.trim().replace(/<[^>]+>/g,"");
                var contentInLowerCase = content.toLowerCase();
                var articleUrl = decodeURIComponent(data.url);
                var indexOfTitle = [];
                var indexOfContent = [];
                // only match articles with not empty titles
                if(title != '') {
                  keywords.forEach(function(keyword) {
                    function getIndexByWord(word, text, caseSensitive) {
                      var wordLen = word.length;
                      if (wordLen === 0) {
                        return [];
                      }
                      var startPosition = 0, position = [], index = [];
                      if (!caseSensitive) {
                        text = text.toLowerCase();
                        word = word.toLowerCase();
                      }
                      while ((position = text.indexOf(word, startPosition)) > -1) {
                        index.push({position: position, word: word});
                        startPosition = position + wordLen;
                      }
                      return index;
                    }

                    indexOfTitle = indexOfTitle.concat(getIndexByWord(keyword, titleInLowerCase, false));
                    indexOfContent = indexOfContent.concat(getIndexByWord(keyword, contentInLowerCase, false));
                  });
                  if (indexOfTitle.length > 0 || indexOfContent.length > 0) {
                    isMatch = true;
                    hitCount = indexOfTitle.length + indexOfContent.length;
                  }
                }

                // show search results

                if (isMatch) {
                  // sort index by position of keyword

                  [indexOfTitle, indexOfContent].forEach(function (index) {
                    index.sort(function (itemLeft, itemRight) {
                      if (itemRight.position !== itemLeft.position) {
                        return itemRight.position - itemLeft.position;
                      } else {
                        return itemLeft.word.length - itemRight.word.length;
                      }
                    });
                  });

                  // merge hits into slices

                  function mergeIntoSlice(text, start, end, index) {
                    var item = index[index.length - 1];
                    var position = item.position;
                    var word = item.word;
                    var hits = [];
                    var searchTextCountInSlice = 0;
                    while (position + word.length <= end && index.length != 0) {
                      if (word === searchText) {
                        searchTextCountInSlice++;
                      }
                      hits.push({position: position, length: word.length});
                      var wordEnd = position + word.length;

                      // move to next position of hit

                      index.pop();
                      while (index.length != 0) {
                        item = index[index.length - 1];
                        position = item.position;
                        word = item.word;
                        if (wordEnd > position) {
                          index.pop();
                        } else {
                          break;
                        }
                      }
                    }
                    searchTextCount += searchTextCountInSlice;
                    return {
                      hits: hits,
                      start: start,
                      end: end,
                      searchTextCount: searchTextCountInSlice
                    };
                  }

                  var slicesOfTitle = [];
                  if (indexOfTitle.length != 0) {
                    slicesOfTitle.push(mergeIntoSlice(title, 0, title.length, indexOfTitle));
                  }

                  var slicesOfContent = [];
                  while (indexOfContent.length != 0) {
                    var item = indexOfContent[indexOfContent.length - 1];
                    var position = item.position;
                    var word = item.word;
                    // cut out 100 characters
                    var start = position - 20;
                    var end = position + 80;
                    if(start < 0){
                      start = 0;
                    }
                    if (end < position + word.length) {
                      end = position + word.length;
                    }
                    if(end > content.length){
                      end = content.length;
                    }
                    slicesOfContent.push(mergeIntoSlice(content, start, end, indexOfContent));
                  }

                  // sort slices in content by search text's count and hits' count

                  slicesOfContent.sort(function (sliceLeft, sliceRight) {
                    if (sliceLeft.searchTextCount !== sliceRight.searchTextCount) {
                      return sliceRight.searchTextCount - sliceLeft.searchTextCount;
                    } else if (sliceLeft.hits.length !== sliceRight.hits.length) {
                      return sliceRight.hits.length - sliceLeft.hits.length;
                    } else {
                      return sliceLeft.start - sliceRight.start;
                    }
                  });

                  // select top N slices in content

                  var upperBound = parseInt('1');
                  if (upperBound >= 0) {
                    slicesOfContent = slicesOfContent.slice(0, upperBound);
                  }

                  // highlight title and content

                  function highlightKeyword(text, slice) {
                    var result = '';
                    var prevEnd = slice.start;
                    slice.hits.forEach(function (hit) {
                      result += text.substring(prevEnd, hit.position);
                      var end = hit.position + hit.length;
                      result += '<b class="search-keyword">' + text.substring(hit.position, end) + '</b>';
                      prevEnd = end;
                    });
                    result += text.substring(prevEnd, slice.end);
                    return result;
                  }

                  var resultItem = '';

                  if (slicesOfTitle.length != 0) {
                    resultItem += "<li><a href='" + articleUrl + "' class='search-result-title'>" + highlightKeyword(title, slicesOfTitle[0]) + "</a>";
                  } else {
                    resultItem += "<li><a href='" + articleUrl + "' class='search-result-title'>" + title + "</a>";
                  }

                  slicesOfContent.forEach(function (slice) {
                    resultItem += "<a href='" + articleUrl + "'>" +
                      "<p class=\"search-result\">" + highlightKeyword(content, slice) +
                      "...</p>" + "</a>";
                  });

                  resultItem += "</li>";
                  resultItems.push({
                    item: resultItem,
                    searchTextCount: searchTextCount,
                    hitCount: hitCount,
                    id: resultItems.length
                  });
                }
              })
            };
            if (keywords.length === 1 && keywords[0] === "") {
              resultContent.innerHTML = '<div id="no-result"><i class="fa fa-search fa-5x" /></div>'
            } else if (resultItems.length === 0) {
              resultContent.innerHTML = '<div id="no-result"><i class="fa fa-frown-o fa-5x" /></div>'
            } else {
              resultItems.sort(function (resultLeft, resultRight) {
                if (resultLeft.searchTextCount !== resultRight.searchTextCount) {
                  return resultRight.searchTextCount - resultLeft.searchTextCount;
                } else if (resultLeft.hitCount !== resultRight.hitCount) {
                  return resultRight.hitCount - resultLeft.hitCount;
                } else {
                  return resultRight.id - resultLeft.id;
                }
              });
              var searchResultList = '<ul class=\"search-result-list\">';
              resultItems.forEach(function (result) {
                searchResultList += result.item;
              })
              searchResultList += "</ul>";
              resultContent.innerHTML = searchResultList;
            }
          }

          if ('auto' === 'auto') {
            input.addEventListener('input', inputEventFunction);
          } else {
            $('.search-icon').click(inputEventFunction);
            input.addEventListener('keypress', function (event) {
              if (event.keyCode === 13) {
                inputEventFunction();
              }
            });
          }

          // remove loading animation
          $(".local-search-pop-overlay").remove();
          $('body').css('overflow', '');

          proceedsearch();
        }
      });
    }

    // handle and trigger popup window;
    $('.popup-trigger').click(function(e) {
      e.stopPropagation();
      if (isfetched === false) {
        searchFunc(path, 'local-search-input', 'local-search-result');
      } else {
        proceedsearch();
      };
    });

    $('.popup-btn-close').click(onPopupClose);
    $('.popup').click(function(e){
      e.stopPropagation();
    });
    $(document).on('keyup', function (event) {
      var shouldDismissSearchPopup = event.which === 27 &&
        $('.search-popup').is(':visible');
      if (shouldDismissSearchPopup) {
        onPopupClose();
      }
    });
  </script>





  

  

  

  
  

  

  

  

</body>
</html>
