{:input (genetic.crossover/dumb-crossover 2117014358 (genetic.mutation/change-constant-value 1366718134 (genetic.mutation/change-names-remove-clause 380262913 (genetic.mutation/change-constant-value 1400037141 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))) (genetic.mutation/change-constant-value 35081917 (genetic.mutation/change-constant-value 81537226 (genetic.representation/genetic-representation "examples/58018.25F9EDF0.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_15, \\wire:missing_20 );\n  wire \\:missing_edge ;\n  output wire0_15;\n  wire wire0_15;\n  wire wire10_14;\n  wire \\wire10_:missing_12_17 ;\n  wire \\wire11_:missing_13 ;\n  wire \\wire12_:missing ;\n  wire wire16;\n  wire \\wire1_:missing ;\n  wire wire21;\n  wire \\wire3_:missing ;\n  wire wire5_11;\n  wire wire5_15;\n  wire \\wire6_20_:missing ;\n  wire wire7_8;\n  wire wire8_11;\n  wire wire8_22;\n  wire \\wire8_7_:missing ;\n  wire wire8_9;\n  wire \\wire8_:missing_16_17 ;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_14 ;\n  input \\wire:missing_20 ;\n  wire \\wire:missing_20 ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign wire5_11 = 4'h6 >> { wire8_11, \\wire11_:missing_13  };\n  assign \\wire12_:missing  = 4'h8 >> { \\wire:missing_edge , \\wire10_:missing_12_17  };\n  assign \\wire3_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign wire5_15 = 2'h1 >> wire5_11;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire6_20_:missing ;\n  assign wire7_8 = 4'h6 >> { \\wire8_7_:missing , \\wire8_7_:missing  };\n  assign \\wire8_7_:missing  = 4'h6 >> { \\wire:missing_edge , wire7_8 };\n  assign \\wire9_:missing  = 4'h8 >> { wire8_9, \\wire:missing_edge  };\n  assign wire10_14 = 4'h6 >> { \\wire:missing_edge , \\wire10_:missing_12_17  };\n  assign \\wire1_:missing  = 1'h1;\n  assign wire21 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire8_22;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire10_:missing_12_17  = \\wire8_:missing_16_17 ;\n  assign wire16 = \\wire8_:missing_16_17 ;\n  assign wire0_15 = wire5_15;\n  assign \\wire:missing_14  = wire10_14;\n  assign \\wire11_:missing_13  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount6020635C/7E481342.v:3.1-51.10\" *)\nmodule postsynth(wire0_15, \\wire:missing_20 );\n  (* src = \"/tmp/fuzzmount6020635C/7E481342.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount6020635C/7E481342.v:5.10-5.18\" *)\n  output wire0_15;\n  wire wire0_15;\n  (* src = \"/tmp/fuzzmount6020635C/7E481342.v:9.8-9.27\" *)\n  wire \\wire11_:missing_13 ;\n  (* src = \"/tmp/fuzzmount6020635C/7E481342.v:12.8-12.23\" *)\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/7E481342.v:13.8-13.14\" *)\n  wire wire21;\n  (* src = \"/tmp/fuzzmount6020635C/7E481342.v:15.8-15.16\" *)\n  wire wire5_11;\n  (* src = \"/tmp/fuzzmount6020635C/7E481342.v:16.8-16.16\" *)\n  wire wire5_15;\n  (* src = \"/tmp/fuzzmount6020635C/7E481342.v:17.8-17.26\" *)\n  wire \\wire6_20_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/7E481342.v:19.8-19.16\" *)\n  wire wire8_11;\n  (* src = \"/tmp/fuzzmount6020635C/7E481342.v:20.8-20.16\" *)\n  wire wire8_22;\n  (* src = \"/tmp/fuzzmount6020635C/7E481342.v:26.9-26.25\" *)\n  input \\wire:missing_20 ;\n  wire \\wire:missing_20 ;\n  (* src = \"/tmp/fuzzmount6020635C/7E481342.v:28.8-28.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0_15 = 1'hx;\n  assign \\wire11_:missing_13  = 1'hx;\n  assign \\wire1_:missing  = 1'h1;\n  assign wire21 = 1'h0;\n  assign wire5_11 = 1'hx;\n  assign wire5_15 = 1'hx;\n  assign \\wire6_20_:missing  = 1'hx;\n  assign wire8_11 = 1'hx;\n  assign wire8_22 = 1'hx;\n  assign \\wire:missing_edge  = 1'hx;\nendmodule\n", :proof {:exit 2, :out "SBY 12:56:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] Copy '/tmp/fuzzmount6020635C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0/src/top.v'.\nSBY 12:56:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] Copy '/tmp/fuzzmount6020635C/7E481342.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0/src/7E481342.v'.\nSBY 12:56:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] Copy '/tmp/fuzzmount6020635C/7E481342.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0/src/7E481342.post.v'.\nSBY 12:56:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] engine_0: abc pdr\nSBY 12:56:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 12:56:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] base: /tmp/fuzzmount6020635C/top.v:7: Warning: Identifier `\\clk' is implicitly declared.\nSBY 12:56:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] base: Warning: multiple conflicting drivers for presynth.\\wire11_:missing_13:\nSBY 12:56:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] base: port Y[0] of cell $shr$/tmp/fuzzmount6020635C/7E481342.v:29$9 ($shr)\nSBY 12:56:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] base: port Y[0] of cell $shr$/tmp/fuzzmount6020635C/7E481342.v:33$13 ($shr)\nSBY 12:56:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] base: port Y[0] of cell $shr$/tmp/fuzzmount6020635C/7E481342.v:35$15 ($shr)\nSBY 12:56:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] base: Warning: Wire presynth.\\wire6_20_:missing is used but has no driver.\nSBY 12:56:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] base: Warning: Wire presynth.\\wire8_11 is used but has no driver.\nSBY 12:56:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] base: Warning: found logic loop in module presynth:\nSBY 12:56:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] base: cell $shr$/tmp/fuzzmount6020635C/7E481342.v:29$9 ($shr)\nSBY 12:56:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] base: wire \\wire11_:missing_13\nSBY 12:56:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] base: Warning: found logic loop in module presynth:\nSBY 12:56:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] base: cell $shr$/tmp/fuzzmount6020635C/7E481342.v:33$13 ($shr)\nSBY 12:56:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] base: wire \\wire11_:missing_13\nSBY 12:56:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:56:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] base: Warning: multiple conflicting drivers for presynth.\\wire11_:missing_13:\nSBY 12:56:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] base: port Y[0] of cell $shr$/tmp/fuzzmount6020635C/7E481342.v:29$9 ($shr)\nSBY 12:56:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] base: port Y[0] of cell $shr$/tmp/fuzzmount6020635C/7E481342.v:35$15 ($shr)\nSBY 12:56:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] base: finished (returncode=0)\nSBY 12:56:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 12:56:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] aig: Warning: multiple conflicting drivers for presynth.\\wire11_:missing_13:\nSBY 12:56:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] aig: port Y[0] of cell $shr$/tmp/fuzzmount6020635C/7E481342.v:29$9 ($shr)\nSBY 12:56:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] aig: port Y[0] of cell $shr$/tmp/fuzzmount6020635C/7E481342.v:35$15 ($shr)\nSBY 12:56:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] aig: Warning: Wire presynth.\\wire6_20_:missing is used but has no driver.\nSBY 12:56:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] aig: Warning: Wire presynth.\\wire8_11 is used but has no driver.\nSBY 12:56:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] aig: Warning: found logic loop in module presynth:\nSBY 12:56:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] aig: cell $shr$/tmp/fuzzmount6020635C/7E481342.v:29$9 ($shr)\nSBY 12:56:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] aig: wire \\wire11_:missing_13\nSBY 12:56:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:56:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] aig: finished (returncode=0)\nSBY 12:56:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 12:56:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 12:56:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] engine_0: Warning: The network has no constraints.\nSBY 12:56:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 12:56:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] engine_0: finished (returncode=0)\nSBY 12:56:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] engine_0: Status returned by engine: FAIL\nSBY 12:56:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 12:56:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 12:56:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] summary: engine_0 (abc pdr) returned FAIL\nSBY 12:56:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0'.\nSBY 12:56:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5znr_el0] DONE (FAIL, rc=2)\n", :err ""}}}