// Seed: 494082698
module module_0 (
    module_0,
    id_1
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  supply0 id_4 = 1'd0;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  wire id_5 = 1;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  supply0 id_3;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  assign id_3 = id_1;
  initial begin : LABEL_0
    if (1 - id_3) assume (1);
  end
endmodule
