--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Oexp02_IO.twx Oexp02_IO.ncd -o Oexp02_IO.twr Oexp02_IO.pcf
-ucf Exp02.ucf

Design file:              Oexp02_IO.ncd
Physical constraint file: Oexp02_IO.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6790 paths analyzed, 1039 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.312ns.
--------------------------------------------------------------------------------

Paths for end point U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X2Y9.DIADI2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_24 (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.707ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.193 - 1.107)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_24 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X37Y68.AQ        Tcko                  0.223   U8/clkdiv<27>
                                                         U8/clkdiv_24
    SLICE_X47Y46.A2        net (fanout=29)       1.382   U8/clkdiv<24>
    SLICE_X47Y46.AMUX      Tilo                  0.144   XLXN_73<7>
                                                         U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int511_SW0
    RAMB36_X2Y9.DIADI2     net (fanout=2)        0.415   XLXN_73<2>
    RAMB36_X2Y9.CLKARDCLKL Trdck_DIA             0.543   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                         U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        2.707ns (0.910ns logic, 1.797ns route)
                                                         (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_25 (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.193 - 1.107)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_25 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X37Y68.BQ        Tcko                  0.223   U8/clkdiv<27>
                                                         U8/clkdiv_25
    SLICE_X47Y46.A1        net (fanout=35)       1.260   U8/clkdiv<25>
    SLICE_X47Y46.AMUX      Tilo                  0.142   XLXN_73<7>
                                                         U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int511_SW0
    RAMB36_X2Y9.DIADI2     net (fanout=2)        0.415   XLXN_73<2>
    RAMB36_X2Y9.CLKARDCLKL Trdck_DIA             0.543   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                         U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        2.583ns (0.908ns logic, 1.675ns route)
                                                         (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_26 (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.193 - 1.107)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_26 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X37Y68.CQ        Tcko                  0.223   U8/clkdiv<27>
                                                         U8/clkdiv_26
    SLICE_X47Y46.A4        net (fanout=30)       1.108   U8/clkdiv<26>
    SLICE_X47Y46.AMUX      Tilo                  0.145   XLXN_73<7>
                                                         U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int511_SW0
    RAMB36_X2Y9.DIADI2     net (fanout=2)        0.415   XLXN_73<2>
    RAMB36_X2Y9.CLKARDCLKL Trdck_DIA             0.543   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                         U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        2.434ns (0.911ns logic, 1.523ns route)
                                                         (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X2Y9.DIADI0), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_24 (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.671ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.193 - 1.107)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_24 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X37Y68.AQ        Tcko                  0.223   U8/clkdiv<27>
                                                         U8/clkdiv_24
    SLICE_X46Y46.A1        net (fanout=29)       1.389   U8/clkdiv<24>
    SLICE_X46Y46.AMUX      Tilo                  0.138   XLXN_73<26>
                                                         U2/spo<4>_SW0
    RAMB36_X2Y9.DIADI0     net (fanout=4)        0.378   XLXN_73<0>
    RAMB36_X2Y9.CLKARDCLKL Trdck_DIA             0.543   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                         U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        2.671ns (0.904ns logic, 1.767ns route)
                                                         (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_27 (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.528ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.193 - 1.107)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_27 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X37Y68.DQ        Tcko                  0.223   U8/clkdiv<27>
                                                         U8/clkdiv_27
    SLICE_X46Y46.A2        net (fanout=30)       1.246   U8/clkdiv<27>
    SLICE_X46Y46.AMUX      Tilo                  0.138   XLXN_73<26>
                                                         U2/spo<4>_SW0
    RAMB36_X2Y9.DIADI0     net (fanout=4)        0.378   XLXN_73<0>
    RAMB36_X2Y9.CLKARDCLKL Trdck_DIA             0.543   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                         U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        2.528ns (0.904ns logic, 1.624ns route)
                                                         (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_25 (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.431ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.193 - 1.107)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_25 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X37Y68.BQ        Tcko                  0.223   U8/clkdiv<27>
                                                         U8/clkdiv_25
    SLICE_X46Y46.A5        net (fanout=35)       1.149   U8/clkdiv<25>
    SLICE_X46Y46.AMUX      Tilo                  0.138   XLXN_73<26>
                                                         U2/spo<4>_SW0
    RAMB36_X2Y9.DIADI0     net (fanout=4)        0.378   XLXN_73<0>
    RAMB36_X2Y9.CLKARDCLKL Trdck_DIA             0.543   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                         U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        2.431ns (0.904ns logic, 1.527ns route)
                                                         (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X2Y9.DIADI30), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_24 (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.193 - 1.107)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_24 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X37Y68.AQ        Tcko                  0.223   U8/clkdiv<27>
                                                         U8/clkdiv_24
    SLICE_X46Y46.A1        net (fanout=29)       1.389   U8/clkdiv<24>
    SLICE_X46Y46.A         Tilo                  0.043   XLXN_73<26>
                                                         U2/spo<30>_SW0
    RAMB36_X2Y9.DIADI30    net (fanout=4)        0.418   XLXN_73<26>
    RAMB36_X2Y9.CLKARDCLKL Trdck_DIA             0.543   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                         U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        2.616ns (0.809ns logic, 1.807ns route)
                                                         (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_27 (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.473ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.193 - 1.107)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_27 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X37Y68.DQ        Tcko                  0.223   U8/clkdiv<27>
                                                         U8/clkdiv_27
    SLICE_X46Y46.A2        net (fanout=30)       1.246   U8/clkdiv<27>
    SLICE_X46Y46.A         Tilo                  0.043   XLXN_73<26>
                                                         U2/spo<30>_SW0
    RAMB36_X2Y9.DIADI30    net (fanout=4)        0.418   XLXN_73<26>
    RAMB36_X2Y9.CLKARDCLKL Trdck_DIA             0.543   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                         U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        2.473ns (0.809ns logic, 1.664ns route)
                                                         (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_25 (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.376ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.193 - 1.107)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_25 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X37Y68.BQ        Tcko                  0.223   U8/clkdiv<27>
                                                         U8/clkdiv_25
    SLICE_X46Y46.A5        net (fanout=35)       1.149   U8/clkdiv<25>
    SLICE_X46Y46.A         Tilo                  0.043   XLXN_73<26>
                                                         U2/spo<30>_SW0
    RAMB36_X2Y9.DIADI30    net (fanout=4)        0.418   XLXN_73<26>
    RAMB36_X2Y9.CLKARDCLKL Trdck_DIA             0.543   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                         U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        2.376ns (0.809ns logic, 1.567ns route)
                                                         (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point M4/Bi_11 (SLICE_X44Y39.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M4/Bi_7 (FF)
  Destination:          M4/Bi_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M4/Bi_7 to M4/Bi_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y39.AQ      Tcko                  0.100   Bi<7>
                                                       M4/Bi_7
    SLICE_X44Y39.A5      net (fanout=3)        0.097   Bi<7>
    SLICE_X44Y39.CLK     Tah         (-Th)     0.059   Bi<11>
                                                       M4/Mmux_Bi[31]_Bi[31]_mux_49_OUT3
                                                       M4/Bi_11
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.041ns logic, 0.097ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point U7/P2LED/Q_15 (SLICE_X50Y67.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U7/P2LED/Q_16 (FF)
  Destination:          U7/P2LED/Q_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.139ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U7/P2LED/Q_16 to U7/P2LED/Q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y67.AQ      Tcko                  0.100   LEDDT_OBUF
                                                       U7/P2LED/Q_16
    SLICE_X50Y67.A5      net (fanout=3)        0.098   LEDDT_OBUF
    SLICE_X50Y67.CLK     Tah         (-Th)     0.059   U7/P2LED/Q<15>
                                                       U7/P2LED/mux18151
                                                       U7/P2LED/Q_15
    -------------------------------------------------  ---------------------------
    Total                                      0.139ns (0.041ns logic, 0.098ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/sh_clk_1 (SLICE_X39Y66.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/Go_1 (FF)
  Destination:          U6/M2/sh_clk_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.145ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/Go_1 to U6/M2/sh_clk_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y66.BQ      Tcko                  0.118   U6/M2/Go<1>
                                                       U6/M2/Go_1
    SLICE_X39Y66.D6      net (fanout=4)        0.060   U6/M2/Go<1>
    SLICE_X39Y66.CLK     Tah         (-Th)     0.033   U6/M2/sh_clk_1
                                                       U6/M2/state[1]_GND_1_o_Select_19_o1
                                                       U6/M2/sh_clk_1
    -------------------------------------------------  ---------------------------
    Total                                      0.145ns (0.085ns logic, 0.060ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y9.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y9.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y9.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    3.498|    1.139|    2.656|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6790 paths, 0 nets, and 1501 connections

Design statistics:
   Minimum period:   5.312ns{1}   (Maximum frequency: 188.253MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 13 19:47:39 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 806 MB



