set ::env(PROJECT_NAME) gpib_controller_wrapper
set ::env(DESIGN_TOP) RegsGpibFasade
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/Cores/Communication_Controller/gpib_controller/trunk/vhdl/src/wrapper
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/Cores/Communication_Controller/gpib_controller/trunk/vhdl/src/wrapper/RegsGpibFasade.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller

