{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651427345781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651427345782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  1 13:49:05 2022 " "Processing started: Sun May  1 13:49:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651427345782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651427345782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pdp11d -c top " "Command: quartus_sta pdp11d -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651427345782 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651427345972 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651427348559 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651427348625 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651427348625 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1651427350672 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651427350672 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clkin clkin " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clkin clkin" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1651427350723 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 42 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 42 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1651427350723 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1651427350723 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651427350723 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651427350723 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vt:vt0\|vga:vga0\|vgaclk vt:vt0\|vga:vga0\|vgaclk " "create_clock -period 1.000 -name vt:vt0\|vga:vga0\|vgaclk vt:vt0\|vga:vga0\|vgaclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651427350739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpuclk cpuclk " "create_clock -period 1.000 -name cpuclk cpuclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651427350739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " "create_clock -period 1.000 -name unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651427350739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " "create_clock -period 1.000 -name unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651427350739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " "create_clock -period 1.000 -name unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651427350739 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651427350739 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651427350834 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651427350834 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651427350834 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651427350834 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1651427350919 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651427352046 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651427352051 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1651427352114 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651427356536 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651427356536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.361 " "Worst-case setup slack is -28.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427356539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427356539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.361          -84558.360 cpuclk  " "  -28.361          -84558.360 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427356539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.276           -1629.310 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "  -25.276           -1629.310 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427356539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.582           -1668.605 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "  -13.582           -1668.605 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427356539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.015            -974.561 vt:vt0\|vga:vga0\|vgaclk  " "  -13.015            -974.561 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427356539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.219           -1598.270 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "  -11.219           -1598.270 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427356539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.454           -1604.956 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "  -10.454           -1604.956 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427356539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.940            -831.835 clkin  " "   -5.940            -831.835 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427356539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651427356539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.189 " "Worst-case hold slack is 0.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427356857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427356857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 cpuclk  " "    0.189               0.000 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427356857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.213               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427356857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "    0.287               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427356857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 vt:vt0\|vga:vga0\|vgaclk  " "    0.323               0.000 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427356857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "    0.339               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427356857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "    0.348               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427356857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 clkin  " "    0.412               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427356857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651427356857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651427356864 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651427356868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427356876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427356876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166           -7368.899 cpuclk  " "   -3.166           -7368.899 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427356876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -583.580 vt:vt0\|vga:vga0\|vgaclk  " "   -2.636            -583.580 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427356876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -303.387 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -2.636            -303.387 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427356876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -301.084 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -2.636            -301.084 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427356876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -299.968 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -2.636            -299.968 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427356876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427356876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.869               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    2.869               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427356876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.639               0.000 clkin  " "    8.639               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427356876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651427356876 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651427357234 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651427357234 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1651427357242 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651427357317 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651427369691 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651427371222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651427371222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651427371222 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651427371222 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651427372278 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651427373142 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651427373142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.504 " "Worst-case setup slack is -28.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427373146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427373146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.504          -83288.447 cpuclk  " "  -28.504          -83288.447 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427373146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.016           -1613.198 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "  -25.016           -1613.198 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427373146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.140           -1651.076 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "  -14.140           -1651.076 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427373146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.576            -951.615 vt:vt0\|vga:vga0\|vgaclk  " "  -12.576            -951.615 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427373146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.350           -1578.818 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "  -11.350           -1578.818 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427373146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.576           -1575.477 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "  -10.576           -1575.477 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427373146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.452            -757.722 clkin  " "   -5.452            -757.722 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427373146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651427373146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.037 " "Worst-case hold slack is -0.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427373462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427373462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.037              -0.037 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -0.037              -0.037 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427373462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 cpuclk  " "    0.232               0.000 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427373462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "    0.324               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427373462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 vt:vt0\|vga:vga0\|vgaclk  " "    0.349               0.000 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427373462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "    0.365               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427373462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "    0.369               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427373462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clkin  " "    0.403               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427373462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651427373462 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651427373468 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651427373475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427373484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427373484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166           -7183.488 cpuclk  " "   -3.166           -7183.488 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427373484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -578.212 vt:vt0\|vga:vga0\|vgaclk  " "   -2.636            -578.212 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427373484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -297.080 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -2.636            -297.080 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427373484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -296.290 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -2.636            -296.290 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427373484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -295.926 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -2.636            -295.926 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427373484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427373484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.765               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    2.765               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427373484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.601               0.000 clkin  " "    8.601               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427373484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651427373484 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651427373820 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651427373820 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1651427373829 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651427374214 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651427384508 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651427385721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651427385721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651427385721 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651427385721 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651427386897 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651427387239 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651427387239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.146 " "Worst-case setup slack is -15.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427387242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427387242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.146          -44879.141 cpuclk  " "  -15.146          -44879.141 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427387242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.673            -877.772 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "  -13.673            -877.772 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427387242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.788            -456.088 vt:vt0\|vga:vga0\|vgaclk  " "   -7.788            -456.088 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427387242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.573            -798.446 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -6.573            -798.446 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427387242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.463            -763.571 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -5.463            -763.571 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427387242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.203            -764.735 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -5.203            -764.735 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427387242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.876            -347.649 clkin  " "   -2.876            -347.649 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427387242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651427387242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.092 " "Worst-case hold slack is 0.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427387568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427387568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 vt:vt0\|vga:vga0\|vgaclk  " "    0.092               0.000 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427387568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "    0.095               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427387568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "    0.105               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427387568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 cpuclk  " "    0.135               0.000 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427387568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "    0.135               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427387568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clkin  " "    0.178               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427387568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.182               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427387568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651427387568 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651427387573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651427387578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427387587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427387587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -2452.278 cpuclk  " "   -2.636           -2452.278 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427387587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -383.714 vt:vt0\|vga:vga0\|vgaclk  " "   -2.174            -383.714 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427387587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -119.613 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -2.174            -119.613 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427387587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -118.897 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -2.174            -118.897 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427387587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -118.274 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -2.174            -118.274 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427387587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427387587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.114               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.114               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427387587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.649               0.000 clkin  " "    8.649               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427387587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651427387587 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651427387945 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651427387945 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1651427387953 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651427388769 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651427388769 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651427388769 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651427388769 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651427389857 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651427390191 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651427390191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.643 " "Worst-case setup slack is -12.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427390194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427390194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.643          -37222.746 cpuclk  " "  -12.643          -37222.746 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427390194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.827            -760.795 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "  -11.827            -760.795 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427390194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.464            -389.167 vt:vt0\|vga:vga0\|vgaclk  " "   -6.464            -389.167 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427390194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.952            -704.243 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -5.952            -704.243 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427390194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.968            -671.792 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -4.968            -671.792 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427390194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.702            -671.404 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -4.702            -671.404 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427390194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.372            -282.747 clkin  " "   -2.372            -282.747 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427390194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651427390194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.072 " "Worst-case hold slack is 0.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427390514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427390514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072               0.000 vt:vt0\|vga:vga0\|vgaclk  " "    0.072               0.000 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427390514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "    0.081               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427390514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "    0.085               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427390514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "    0.112               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427390514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 cpuclk  " "    0.126               0.000 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427390514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 clkin  " "    0.164               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427390514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.167               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427390514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651427390514 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651427390519 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651427390523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427390531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427390531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -2443.268 cpuclk  " "   -2.636           -2443.268 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427390531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -376.566 vt:vt0\|vga:vga0\|vgaclk  " "   -2.174            -376.566 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427390531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -115.399 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -2.174            -115.399 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427390531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -115.044 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -2.174            -115.044 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427390531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -114.957 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -2.174            -114.957 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427390531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427390531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.109               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.109               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427390531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.579               0.000 clkin  " "    8.579               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651427390531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651427390531 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651427390869 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651427390869 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651427393272 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651427393274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5497 " "Peak virtual memory: 5497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651427393569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  1 13:49:53 2022 " "Processing ended: Sun May  1 13:49:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651427393569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651427393569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651427393569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651427393569 ""}
