<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › octeon › cvmx-dpi-defs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>cvmx-dpi-defs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/***********************license start***************</span>
<span class="cm"> * Author: Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * Contact: support@caviumnetworks.com</span>
<span class="cm"> * This file is part of the OCTEON SDK</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2003-2011 Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * This file is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License, Version 2, as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is distributed in the hope that it will be useful, but</span>
<span class="cm"> * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty</span>
<span class="cm"> * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or</span>
<span class="cm"> * NONINFRINGEMENT.  See the GNU General Public License for more</span>
<span class="cm"> * details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this file; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA</span>
<span class="cm"> * or visit http://www.gnu.org/licenses/.</span>
<span class="cm"> *</span>
<span class="cm"> * This file may also be available under a different license from Cavium.</span>
<span class="cm"> * Contact Cavium Networks for more information</span>
<span class="cm"> ***********************license end**************************************/</span>

<span class="cp">#ifndef __CVMX_DPI_DEFS_H__</span>
<span class="cp">#define __CVMX_DPI_DEFS_H__</span>

<span class="cp">#define CVMX_DPI_BIST_STATUS (CVMX_ADD_IO_SEG(0x0001DF0000000000ull))</span>
<span class="cp">#define CVMX_DPI_CTL (CVMX_ADD_IO_SEG(0x0001DF0000000040ull))</span>
<span class="cp">#define CVMX_DPI_DMAX_COUNTS(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000300ull) + ((offset) &amp; 7) * 8)</span>
<span class="cp">#define CVMX_DPI_DMAX_DBELL(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000200ull) + ((offset) &amp; 7) * 8)</span>
<span class="cp">#define CVMX_DPI_DMAX_ERR_RSP_STATUS(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000A80ull) + ((offset) &amp; 7) * 8)</span>
<span class="cp">#define CVMX_DPI_DMAX_IBUFF_SADDR(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000280ull) + ((offset) &amp; 7) * 8)</span>
<span class="cp">#define CVMX_DPI_DMAX_IFLIGHT(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000A00ull) + ((offset) &amp; 7) * 8)</span>
<span class="cp">#define CVMX_DPI_DMAX_NADDR(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000380ull) + ((offset) &amp; 7) * 8)</span>
<span class="cp">#define CVMX_DPI_DMAX_REQBNK0(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000400ull) + ((offset) &amp; 7) * 8)</span>
<span class="cp">#define CVMX_DPI_DMAX_REQBNK1(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000480ull) + ((offset) &amp; 7) * 8)</span>
<span class="cp">#define CVMX_DPI_DMA_CONTROL (CVMX_ADD_IO_SEG(0x0001DF0000000048ull))</span>
<span class="cp">#define CVMX_DPI_DMA_ENGX_EN(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000080ull) + ((offset) &amp; 7) * 8)</span>
<span class="cp">#define CVMX_DPI_DMA_PPX_CNT(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000B00ull) + ((offset) &amp; 31) * 8)</span>
<span class="cp">#define CVMX_DPI_ENGX_BUF(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000880ull) + ((offset) &amp; 7) * 8)</span>
<span class="cp">#define CVMX_DPI_INFO_REG (CVMX_ADD_IO_SEG(0x0001DF0000000980ull))</span>
<span class="cp">#define CVMX_DPI_INT_EN (CVMX_ADD_IO_SEG(0x0001DF0000000010ull))</span>
<span class="cp">#define CVMX_DPI_INT_REG (CVMX_ADD_IO_SEG(0x0001DF0000000008ull))</span>
<span class="cp">#define CVMX_DPI_NCBX_CFG(block_id) (CVMX_ADD_IO_SEG(0x0001DF0000000800ull))</span>
<span class="cp">#define CVMX_DPI_PINT_INFO (CVMX_ADD_IO_SEG(0x0001DF0000000830ull))</span>
<span class="cp">#define CVMX_DPI_PKT_ERR_RSP (CVMX_ADD_IO_SEG(0x0001DF0000000078ull))</span>
<span class="cp">#define CVMX_DPI_REQ_ERR_RSP (CVMX_ADD_IO_SEG(0x0001DF0000000058ull))</span>
<span class="cp">#define CVMX_DPI_REQ_ERR_RSP_EN (CVMX_ADD_IO_SEG(0x0001DF0000000068ull))</span>
<span class="cp">#define CVMX_DPI_REQ_ERR_RST (CVMX_ADD_IO_SEG(0x0001DF0000000060ull))</span>
<span class="cp">#define CVMX_DPI_REQ_ERR_RST_EN (CVMX_ADD_IO_SEG(0x0001DF0000000070ull))</span>
<span class="cp">#define CVMX_DPI_REQ_ERR_SKIP_COMP (CVMX_ADD_IO_SEG(0x0001DF0000000838ull))</span>
<span class="cp">#define CVMX_DPI_REQ_GBL_EN (CVMX_ADD_IO_SEG(0x0001DF0000000050ull))</span>
<span class="cp">#define CVMX_DPI_SLI_PRTX_CFG(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000900ull) + ((offset) &amp; 3) * 8)</span>
<span class="cp">#define CVMX_DPI_SLI_PRTX_ERR_INFO(offset) (CVMX_ADD_IO_SEG(0x0001DF0000000940ull) + ((offset) &amp; 3) * 8)</span>

<span class="k">union</span> <span class="n">cvmx_dpi_bist_status</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_bist_status_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_47_63</span><span class="o">:</span><span class="mi">17</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bist</span><span class="o">:</span><span class="mi">47</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_bist_status_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_bist_status_cn63xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_45_63</span><span class="o">:</span><span class="mi">19</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bist</span><span class="o">:</span><span class="mi">45</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_bist_status_cn63xxp1</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_37_63</span><span class="o">:</span><span class="mi">27</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bist</span><span class="o">:</span><span class="mi">37</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_bist_status_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_bist_status_cn63xx</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_bist_status_cn63xx</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_dpi_ctl</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_ctl_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_63</span><span class="o">:</span><span class="mi">62</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">clk</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_ctl_cn61xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_63</span><span class="o">:</span><span class="mi">63</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_ctl_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_ctl_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_ctl_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_ctl_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_ctl_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_dpi_dmax_counts</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_counts_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_39_63</span><span class="o">:</span><span class="mi">25</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fcnt</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dbell</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_counts_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_counts_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_counts_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_counts_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_counts_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_counts_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_dpi_dmax_dbell</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_dbell_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dbell</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_dbell_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_dbell_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_dbell_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_dbell_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_dbell_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_dbell_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_dpi_dmax_err_rsp_status</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_err_rsp_status_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_63</span><span class="o">:</span><span class="mi">58</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">status</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_err_rsp_status_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_err_rsp_status_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_err_rsp_status_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_err_rsp_status_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_dpi_dmax_ibuff_saddr</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_ibuff_saddr_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_62_63</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">csize</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_41_47</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">idle</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">saddr</span><span class="o">:</span><span class="mi">33</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_6</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_ibuff_saddr_cn61xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_62_63</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">csize</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_41_47</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">idle</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_36_39</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">saddr</span><span class="o">:</span><span class="mi">29</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_6</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_ibuff_saddr_cn61xx</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_ibuff_saddr_cn61xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_ibuff_saddr_cn61xx</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_ibuff_saddr_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_ibuff_saddr_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_dpi_dmax_iflight</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_iflight_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_3_63</span><span class="o">:</span><span class="mi">61</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_iflight_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_iflight_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_iflight_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_iflight_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_dpi_dmax_naddr</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_naddr_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_40_63</span><span class="o">:</span><span class="mi">24</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">addr</span><span class="o">:</span><span class="mi">40</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_naddr_cn61xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_36_63</span><span class="o">:</span><span class="mi">28</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">addr</span><span class="o">:</span><span class="mi">36</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_naddr_cn61xx</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_naddr_cn61xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_naddr_cn61xx</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_naddr_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_naddr_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_dpi_dmax_reqbnk0</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_reqbnk0_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">state</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_reqbnk0_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_reqbnk0_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_reqbnk0_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_reqbnk0_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_reqbnk0_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_reqbnk0_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_dpi_dmax_reqbnk1</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_reqbnk1_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">state</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_reqbnk1_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_reqbnk1_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_reqbnk1_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_reqbnk1_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_reqbnk1_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dmax_reqbnk1_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_dpi_dma_control</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dma_control_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_62_63</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dici_mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pkt_en1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ffp_dis</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">commit_mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pkt_hp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pkt_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_54_55</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dma_enb</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_34_47</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">b0_lend</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dwb_denb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dwb_ichk</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fpa_que</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">o_add1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">o_ro</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">o_ns</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">o_es</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">o_mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_13</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dma_control_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dma_control_cn63xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_61_63</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pkt_en1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ffp_dis</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">commit_mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pkt_hp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pkt_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_54_55</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dma_enb</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_34_47</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">b0_lend</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dwb_denb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dwb_ichk</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fpa_que</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">o_add1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">o_ro</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">o_ns</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">o_es</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">o_mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_13</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dma_control_cn63xxp1</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_59_63</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">commit_mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pkt_hp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pkt_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_54_55</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dma_enb</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_34_47</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">b0_lend</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dwb_denb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dwb_ichk</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">fpa_que</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">o_add1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">o_ro</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">o_ns</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">o_es</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">o_mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_13</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dma_control_cn63xx</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dma_control_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dma_control_cn63xx</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_dpi_dma_engx_en</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dma_engx_en_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_8_63</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qen</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dma_engx_en_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dma_engx_en_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dma_engx_en_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dma_engx_en_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dma_engx_en_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dma_engx_en_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_dpi_dma_ppx_cnt</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dma_ppx_cnt_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dma_ppx_cnt_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_dma_ppx_cnt_s</span> <span class="n">cn68xx</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_dpi_engx_buf</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_engx_buf_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_37_63</span><span class="o">:</span><span class="mi">27</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">compblks</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_31</span><span class="o">:</span><span class="mi">23</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">base</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">blks</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_engx_buf_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_engx_buf_cn63xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_8_63</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">base</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">blks</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_engx_buf_cn63xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_engx_buf_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_engx_buf_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_engx_buf_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_dpi_info_reg</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_info_reg_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_8_63</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ffp</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_3</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ncb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rsl</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_info_reg_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_info_reg_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_info_reg_cn63xxp1</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_63</span><span class="o">:</span><span class="mi">62</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ncb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rsl</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_info_reg_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_info_reg_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_info_reg_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_dpi_int_en</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_int_en_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_28_63</span><span class="o">:</span><span class="mi">36</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt3_rst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt2_rst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt1_rst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt0_rst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_23_23</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">req_badfil</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">req_inull</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">req_anull</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">req_undflw</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">req_ovrflw</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">req_badlen</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">req_badadr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dmadbo</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_7</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nfovr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nderr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_int_en_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_int_en_cn63xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_26_63</span><span class="o">:</span><span class="mi">38</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt1_rst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt0_rst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_23_23</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">req_badfil</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">req_inull</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">req_anull</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">req_undflw</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">req_ovrflw</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">req_badlen</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">req_badadr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dmadbo</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_7</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nfovr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nderr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_int_en_cn63xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_int_en_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_int_en_cn63xx</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_int_en_cn63xx</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_dpi_int_reg</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_int_reg_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_28_63</span><span class="o">:</span><span class="mi">36</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt3_rst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt2_rst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt1_rst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt0_rst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_23_23</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">req_badfil</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">req_inull</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">req_anull</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">req_undflw</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">req_ovrflw</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">req_badlen</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">req_badadr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dmadbo</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_7</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nfovr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nderr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_int_reg_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_int_reg_cn63xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_26_63</span><span class="o">:</span><span class="mi">38</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt1_rst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sprt0_rst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_23_23</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">req_badfil</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">req_inull</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">req_anull</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">req_undflw</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">req_ovrflw</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">req_badlen</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">req_badadr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dmadbo</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_7</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nfovr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nderr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_int_reg_cn63xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_int_reg_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_int_reg_cn63xx</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_int_reg_cn63xx</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_dpi_ncbx_cfg</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_ncbx_cfg_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_63</span><span class="o">:</span><span class="mi">58</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">molr</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_ncbx_cfg_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_ncbx_cfg_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_ncbx_cfg_s</span> <span class="n">cn68xx</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_dpi_pint_info</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_pint_info_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_14_63</span><span class="o">:</span><span class="mi">50</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iinfo</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sinfo</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_pint_info_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_pint_info_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_pint_info_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_pint_info_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_pint_info_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_pint_info_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_dpi_pkt_err_rsp</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_pkt_err_rsp_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_63</span><span class="o">:</span><span class="mi">63</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pkterr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_pkt_err_rsp_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_pkt_err_rsp_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_pkt_err_rsp_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_pkt_err_rsp_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_pkt_err_rsp_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_pkt_err_rsp_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_dpi_req_err_rsp</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_rsp_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_8_63</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qerr</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_rsp_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_rsp_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_rsp_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_rsp_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_rsp_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_rsp_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_dpi_req_err_rsp_en</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_rsp_en_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_8_63</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">en</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_rsp_en_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_rsp_en_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_rsp_en_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_rsp_en_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_rsp_en_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_rsp_en_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_dpi_req_err_rst</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_rst_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_8_63</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qerr</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_rst_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_rst_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_rst_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_rst_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_rst_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_rst_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_dpi_req_err_rst_en</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_rst_en_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_8_63</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">en</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_rst_en_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_rst_en_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_rst_en_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_rst_en_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_rst_en_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_rst_en_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_dpi_req_err_skip_comp</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_skip_comp_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_24_63</span><span class="o">:</span><span class="mi">40</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">en_rst</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_8_15</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">en_rsp</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_skip_comp_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_skip_comp_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_skip_comp_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_err_skip_comp_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_dpi_req_gbl_en</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_gbl_en_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_8_63</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qen</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_gbl_en_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_gbl_en_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_gbl_en_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_gbl_en_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_gbl_en_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_req_gbl_en_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_dpi_sli_prtx_cfg</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_sli_prtx_cfg_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_25_63</span><span class="o">:</span><span class="mi">39</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">halt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qlm_cfg</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_17_19</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rd_mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_14_15</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">molr</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mps_lim</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_5_6</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mps</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mrrs_lim</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mrrs</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_sli_prtx_cfg_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_sli_prtx_cfg_cn63xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_25_63</span><span class="o">:</span><span class="mi">39</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">halt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_21_23</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qlm_cfg</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_17_19</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rd_mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_14_15</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">molr</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mps_lim</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_5_6</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mps</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mrrs_lim</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mrrs</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_sli_prtx_cfg_cn63xx</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_sli_prtx_cfg_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_sli_prtx_cfg_cn63xx</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_sli_prtx_cfg_cn63xx</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_dpi_sli_prtx_err</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_sli_prtx_err_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">addr</span><span class="o">:</span><span class="mi">61</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_2</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_sli_prtx_err_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_sli_prtx_err_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_sli_prtx_err_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_sli_prtx_err_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_sli_prtx_err_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_sli_prtx_err_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_dpi_sli_prtx_err_info</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_sli_prtx_err_info_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_63</span><span class="o">:</span><span class="mi">55</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lock</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_5_7</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">type</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_3_3</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reqq</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_sli_prtx_err_info_s</span> <span class="n">cn61xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_sli_prtx_err_info_s</span> <span class="n">cn63xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_sli_prtx_err_info_s</span> <span class="n">cn63xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_sli_prtx_err_info_s</span> <span class="n">cn66xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_sli_prtx_err_info_s</span> <span class="n">cn68xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_dpi_sli_prtx_err_info_s</span> <span class="n">cn68xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
