<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p839" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_839{left:768px;bottom:68px;letter-spacing:0.1px;}
#t2_839{left:813px;bottom:68px;letter-spacing:0.12px;}
#t3_839{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_839{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t5_839{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#t6_839{left:70px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_839{left:70px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_839{left:70px;bottom:1020px;letter-spacing:-0.23px;word-spacing:-0.42px;}
#t9_839{left:70px;bottom:962px;letter-spacing:0.13px;}
#ta_839{left:152px;bottom:962px;letter-spacing:0.16px;word-spacing:0.01px;}
#tb_839{left:70px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tc_839{left:70px;bottom:921px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_839{left:70px;bottom:897px;letter-spacing:-0.16px;word-spacing:-0.6px;}
#te_839{left:70px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_839{left:70px;bottom:863px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_839{left:70px;bottom:846px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#th_839{left:70px;bottom:830px;letter-spacing:-0.12px;}
#ti_839{left:70px;bottom:771px;letter-spacing:0.13px;}
#tj_839{left:152px;bottom:771px;letter-spacing:0.15px;word-spacing:0.01px;}
#tk_839{left:152px;bottom:749px;letter-spacing:0.18px;}
#tl_839{left:70px;bottom:726px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tm_839{left:70px;bottom:709px;letter-spacing:-0.16px;word-spacing:-0.99px;}
#tn_839{left:70px;bottom:692px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_839{left:70px;bottom:668px;letter-spacing:-0.15px;word-spacing:-1.09px;}
#tp_839{left:806px;bottom:668px;letter-spacing:-0.14px;}
#tq_839{left:70px;bottom:273px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_839{left:70px;bottom:256px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ts_839{left:70px;bottom:239px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tt_839{left:70px;bottom:223px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tu_839{left:70px;bottom:198px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#tv_839{left:70px;bottom:181px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_839{left:70px;bottom:164px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_839{left:70px;bottom:140px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ty_839{left:180px;bottom:317px;letter-spacing:0.12px;word-spacing:0.02px;}
#tz_839{left:281px;bottom:317px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t10_839{left:305px;bottom:560px;letter-spacing:-0.13px;}
#t11_839{left:331px;bottom:614px;letter-spacing:-0.12px;}
#t12_839{left:525px;bottom:524px;letter-spacing:-0.11px;}
#t13_839{left:538px;bottom:512px;letter-spacing:-0.11px;}
#t14_839{left:341px;bottom:383px;letter-spacing:-0.14px;}
#t15_839{left:339px;bottom:475px;letter-spacing:-0.13px;}
#t16_839{left:527px;bottom:395px;letter-spacing:-0.12px;}
#t17_839{left:511px;bottom:383px;letter-spacing:-0.1px;}
#t18_839{left:520px;bottom:371px;letter-spacing:-0.11px;}

.s1_839{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_839{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_839{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_839{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_839{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_839{font-size:10px;font-family:Arial_1v1;color:#000;}
.t.v0_839{transform:scaleX(1.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts839" type="text/css" >

@font-face {
	font-family: Arial_1v1;
	src: url("fonts/Arial_1v1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg839Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg839" style="-webkit-user-select: none;"><object width="935" height="1210" data="839/839.svg" type="image/svg+xml" id="pdf839" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_839" class="t s1_839">Vol. 3B </span><span id="t2_839" class="t s1_839">20-125 </span>
<span id="t3_839" class="t s2_839">PERFORMANCE MONITORING </span>
<span id="t4_839" class="t s3_839">The Non-sleep Clockticks mechanism uses a filtering mechanism in CCCRs. The mechanism will continue to incre- </span>
<span id="t5_839" class="t s3_839">ment as long as one logical processor is not halted or in a power-saving state. Applications may cause a processor </span>
<span id="t6_839" class="t s3_839">to enter into a power-saving state by using an OS service that transfers control to an OS's idle loop. The idle loop </span>
<span id="t7_839" class="t s3_839">then may place the processor into a power-saving state after an implementation-dependent period if there is no </span>
<span id="t8_839" class="t s3_839">work for the processor. </span>
<span id="t9_839" class="t s4_839">20.6.5 </span><span id="ta_839" class="t s4_839">Performance Monitoring and Dual-Core Technology </span>
<span id="tb_839" class="t s3_839">The performance monitoring capability of dual-core processors duplicates the microarchitectural resources of a </span>
<span id="tc_839" class="t s3_839">single-core processor implementation. Each processor core has dedicated performance monitoring resources. </span>
<span id="td_839" class="t s3_839">In the case of Pentium D processor, each logical processor is associated with dedicated resources for performance </span>
<span id="te_839" class="t s3_839">monitoring. In the case of Pentium processor Extreme edition, each processor core has dedicated resources, but </span>
<span id="tf_839" class="t s3_839">two logical processors in the same core share performance monitoring resources (see Section 20.6.4, “Perfor- </span>
<span id="tg_839" class="t s3_839">mance Monitoring and Intel® Hyper-Threading Technology in Processors Based on Intel NetBurst® Microarchitec- </span>
<span id="th_839" class="t s3_839">ture”). </span>
<span id="ti_839" class="t s4_839">20.6.6 </span><span id="tj_839" class="t s4_839">Performance Monitoring on 64-bit Intel® Xeon® Processor MP with Up to 8-MByte L3 </span>
<span id="tk_839" class="t s4_839">Cache </span>
<span id="tl_839" class="t s3_839">The 64-bit Intel Xeon processor MP with up to 8-MByte L3 cache has a CPUID signature of family [0FH], model </span>
<span id="tm_839" class="t s3_839">[03H or 04H]. Performance monitoring capabilities available to Pentium 4 and Intel Xeon processors with the same </span>
<span id="tn_839" class="t s3_839">values (see Section 20.1 and Section 20.6.4) apply to the 64-bit Intel Xeon processor MP with an L3 cache. </span>
<span id="to_839" class="t s3_839">The level 3 cache is connected between the system bus and IOQ through additional control logic. See Figure </span><span id="tp_839" class="t s3_839">20-53. </span>
<span id="tq_839" class="t s3_839">Additional performance monitoring capabilities and facilities unique to 64-bit Intel Xeon processor MP with an L3 </span>
<span id="tr_839" class="t s3_839">cache are described in this section. The facility for monitoring events consists of a set of dedicated model-specific </span>
<span id="ts_839" class="t s3_839">registers (MSRs), each dedicated to a specific event. Programming of these MSRs requires using RDMSR/WRMSR </span>
<span id="tt_839" class="t s3_839">instructions with 64-bit values. </span>
<span id="tu_839" class="t s3_839">The lower 32-bits of the MSRs at addresses 107CC through 107D3 are treated as 32 bit performance counter regis- </span>
<span id="tv_839" class="t s3_839">ters. These performance counters can be accessed using RDPMC instruction with the index starting from 18 </span>
<span id="tw_839" class="t s3_839">through 25. The EDX register returns zero when reading these 8 PMCs. </span>
<span id="tx_839" class="t s3_839">The performance monitoring capabilities consist of four events. These are: </span>
<span id="ty_839" class="t s5_839">Figure 20-53. </span><span id="tz_839" class="t s5_839">Block Diagram of 64-bit Intel® Xeon® Processor MP with 8-MByte L3 </span>
<span id="t10_839" class="t v0_839 s6_839">iBUSQ and iSNPQ </span>
<span id="t11_839" class="t v0_839 s6_839">System Bus </span>
<span id="t12_839" class="t v0_839 s6_839">3rd Level Cache </span>
<span id="t13_839" class="t v0_839 s6_839">8 or 4 -way </span>
<span id="t14_839" class="t v0_839 s6_839">IOQ </span>
<span id="t15_839" class="t v0_839 s6_839">iFSB </span>
<span id="t16_839" class="t v0_839 s6_839">Processor Core </span>
<span id="t17_839" class="t v0_839 s6_839">(Front end, Execution, </span>
<span id="t18_839" class="t v0_839 s6_839">Retirement, L1, L2 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
