[INF:CM0023] Creating log file ../../build/regression/HierPathBind/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<112> s<111> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<13> s<3> l<1:1> el<1:7>
n<dut> u<3> t<StringConst> p<13> s<12> l<1:8> el<1:11>
n<> u<4> t<PortDir_Out> p<9> s<8> l<1:13> el<1:19>
n<> u<5> t<IntVec_TypeLogic> p<6> l<1:20> el<1:25>
n<> u<6> t<Data_type> p<7> c<5> l<1:20> el<1:25>
n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<1:20> el<1:25>
n<> u<8> t<Net_port_type> p<9> c<7> l<1:20> el<1:25>
n<> u<9> t<Net_port_header> p<11> c<4> s<10> l<1:13> el<1:25>
n<o> u<10> t<StringConst> p<11> l<1:26> el<1:27>
n<> u<11> t<Ansi_port_declaration> p<12> c<9> l<1:13> el<1:27>
n<> u<12> t<List_of_port_declarations> p<13> c<11> l<1:12> el<1:28>
n<> u<13> t<Module_ansi_header> p<29> c<2> s<28> l<1:1> el<1:29>
n<o> u<14> t<StringConst> p<15> l<2:11> el<2:12>
n<> u<15> t<Ps_or_hierarchical_identifier> p<18> c<14> s<17> l<2:11> el<2:12>
n<> u<16> t<Constant_bit_select> p<17> l<2:13> el<2:13>
n<> u<17> t<Constant_select> p<18> c<16> l<2:13> el<2:13>
n<> u<18> t<Net_lvalue> p<23> c<15> s<22> l<2:11> el<2:12>
n<> u<19> t<Number_1Tickb1> p<20> l<2:15> el<2:19>
n<> u<20> t<Primary_literal> p<21> c<19> l<2:15> el<2:19>
n<> u<21> t<Primary> p<22> c<20> l<2:15> el<2:19>
n<> u<22> t<Expression> p<23> c<21> l<2:15> el<2:19>
n<> u<23> t<Net_assignment> p<24> c<18> l<2:11> el<2:19>
n<> u<24> t<List_of_net_assignments> p<25> c<23> l<2:11> el<2:19>
n<> u<25> t<Continuous_assign> p<26> c<24> l<2:4> el<2:20>
n<> u<26> t<Module_common_item> p<27> c<25> l<2:4> el<2:20>
n<> u<27> t<Module_or_generate_item> p<28> c<26> l<2:4> el<2:20>
n<> u<28> t<Non_port_module_item> p<29> c<27> l<2:4> el<2:20>
n<> u<29> t<Module_declaration> p<30> c<13> l<1:1> el<3:10>
n<> u<30> t<Description> p<111> c<29> s<110> l<1:1> el<3:10>
n<> u<31> t<Module_keyword> p<42> s<32> l<5:1> el<5:7>
n<top> u<32> t<StringConst> p<42> s<41> l<5:8> el<5:11>
n<> u<33> t<PortDir_Out> p<38> s<37> l<5:13> el<5:19>
n<> u<34> t<IntVec_TypeLogic> p<35> l<5:20> el<5:25>
n<> u<35> t<Data_type> p<36> c<34> l<5:20> el<5:25>
n<> u<36> t<Data_type_or_implicit> p<37> c<35> l<5:20> el<5:25>
n<> u<37> t<Net_port_type> p<38> c<36> l<5:20> el<5:25>
n<> u<38> t<Net_port_header> p<40> c<33> s<39> l<5:13> el<5:25>
n<o> u<39> t<StringConst> p<40> l<5:26> el<5:27>
n<> u<40> t<Ansi_port_declaration> p<41> c<38> l<5:13> el<5:27>
n<> u<41> t<List_of_port_declarations> p<42> c<40> l<5:12> el<5:28>
n<> u<42> t<Module_ansi_header> p<109> c<31> s<61> l<5:1> el<5:29>
n<> u<43> t<Struct_keyword> p<44> l<6:12> el<6:18>
n<> u<44> t<Struct_union> p<53> c<43> s<45> l<6:12> el<6:18>
n<> u<45> t<Packed_keyword> p<53> s<52> l<6:19> el<6:25>
n<> u<46> t<IntVec_TypeLogic> p<47> l<7:7> el<7:12>
n<> u<47> t<Data_type> p<48> c<46> l<7:7> el<7:12>
n<> u<48> t<Data_type_or_void> p<52> c<47> s<51> l<7:7> el<7:12>
n<ping_p> u<49> t<StringConst> p<50> l<7:16> el<7:22>
n<> u<50> t<Variable_decl_assignment> p<51> c<49> l<7:16> el<7:22>
n<> u<51> t<List_of_variable_decl_assignments> p<52> c<50> l<7:16> el<7:22>
n<> u<52> t<Struct_union_member> p<53> c<48> l<7:7> el<7:23>
n<> u<53> t<Data_type> p<55> c<44> s<54> l<6:12> el<8:5>
n<alert_rx_t> u<54> t<StringConst> p<55> l<8:6> el<8:16>
n<> u<55> t<Type_declaration> p<56> c<53> l<6:4> el<8:17>
n<> u<56> t<Data_declaration> p<57> c<55> l<6:4> el<8:17>
n<> u<57> t<Package_or_generate_item_declaration> p<58> c<56> l<6:4> el<8:17>
n<> u<58> t<Module_or_generate_item_declaration> p<59> c<57> l<6:4> el<8:17>
n<> u<59> t<Module_common_item> p<60> c<58> l<6:4> el<8:17>
n<> u<60> t<Module_or_generate_item> p<61> c<59> l<6:4> el<8:17>
n<> u<61> t<Non_port_module_item> p<109> c<60> s<71> l<6:4> el<8:17>
n<alert_rx_t> u<62> t<StringConst> p<66> s<65> l<10:4> el<10:14>
n<alert_rx_i> u<63> t<StringConst> p<64> l<10:16> el<10:26>
n<> u<64> t<Net_decl_assignment> p<65> c<63> l<10:16> el<10:26>
n<> u<65> t<List_of_net_decl_assignments> p<66> c<64> l<10:16> el<10:26>
n<> u<66> t<Net_declaration> p<67> c<62> l<10:4> el<10:27>
n<> u<67> t<Package_or_generate_item_declaration> p<68> c<66> l<10:4> el<10:27>
n<> u<68> t<Module_or_generate_item_declaration> p<69> c<67> l<10:4> el<10:27>
n<> u<69> t<Module_common_item> p<70> c<68> l<10:4> el<10:27>
n<> u<70> t<Module_or_generate_item> p<71> c<69> l<10:4> el<10:27>
n<> u<71> t<Non_port_module_item> p<109> c<70> s<90> l<10:4> el<10:27>
n<dut> u<72> t<StringConst> p<88> s<87> l<12:4> el<12:7>
n<d> u<73> t<StringConst> p<74> l<12:8> el<12:9>
n<> u<74> t<Name_of_instance> p<87> c<73> s<86> l<12:8> el<12:9>
n<o> u<75> t<StringConst> p<85> s<83> l<12:11> el<12:12>
n<alert_rx_i> u<76> t<StringConst> p<80> s<77> l<12:13> el<12:23>
n<ping_p> u<77> t<StringConst> p<80> s<79> l<12:24> el<12:30>
n<> u<78> t<Bit_select> p<79> l<12:30> el<12:30>
n<> u<79> t<Select> p<80> c<78> l<12:30> el<12:30>
n<> u<80> t<Complex_func_call> p<81> c<76> l<12:13> el<12:30>
n<> u<81> t<Primary> p<82> c<80> l<12:13> el<12:30>
n<> u<82> t<Expression> p<85> c<81> s<84> l<12:13> el<12:30>
n<> u<83> t<OpenParens> p<85> s<82> l<12:12> el<12:13>
n<> u<84> t<CloseParens> p<85> l<12:30> el<12:31>
n<> u<85> t<Named_port_connection> p<86> c<75> l<12:10> el<12:31>
n<> u<86> t<List_of_port_connections> p<87> c<85> l<12:10> el<12:31>
n<> u<87> t<Hierarchical_instance> p<88> c<74> l<12:8> el<12:32>
n<> u<88> t<Module_instantiation> p<89> c<72> l<12:4> el<12:33>
n<> u<89> t<Module_or_generate_item> p<90> c<88> l<12:4> el<12:33>
n<> u<90> t<Non_port_module_item> p<109> c<89> s<108> l<12:4> el<12:33>
n<o> u<91> t<StringConst> p<92> l<14:11> el<14:12>
n<> u<92> t<Ps_or_hierarchical_identifier> p<95> c<91> s<94> l<14:11> el<14:12>
n<> u<93> t<Constant_bit_select> p<94> l<14:13> el<14:13>
n<> u<94> t<Constant_select> p<95> c<93> l<14:13> el<14:13>
n<> u<95> t<Net_lvalue> p<103> c<92> s<102> l<14:11> el<14:12>
n<alert_rx_i> u<96> t<StringConst> p<100> s<97> l<14:15> el<14:25>
n<ping_p> u<97> t<StringConst> p<100> s<99> l<14:26> el<14:32>
n<> u<98> t<Bit_select> p<99> l<14:32> el<14:32>
n<> u<99> t<Select> p<100> c<98> l<14:32> el<14:32>
n<> u<100> t<Complex_func_call> p<101> c<96> l<14:15> el<14:32>
n<> u<101> t<Primary> p<102> c<100> l<14:15> el<14:32>
n<> u<102> t<Expression> p<103> c<101> l<14:15> el<14:32>
n<> u<103> t<Net_assignment> p<104> c<95> l<14:11> el<14:32>
n<> u<104> t<List_of_net_assignments> p<105> c<103> l<14:11> el<14:32>
n<> u<105> t<Continuous_assign> p<106> c<104> l<14:4> el<14:33>
n<> u<106> t<Module_common_item> p<107> c<105> l<14:4> el<14:33>
n<> u<107> t<Module_or_generate_item> p<108> c<106> l<14:4> el<14:33>
n<> u<108> t<Non_port_module_item> p<109> c<107> l<14:4> el<14:33>
n<> u<109> t<Module_declaration> p<110> c<42> l<5:1> el<15:10>
n<> u<110> t<Description> p<111> c<109> l<5:1> el<15:10>
n<> u<111> t<Source_text> p<112> c<30> l<1:1> el<15:10>
n<> u<112> t<Top_level_rule> c<1> l<1:1> el<16:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "dut".

[WRN:PA0205] dut.sv:5:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@dut".

[INF:CP0303] dut.sv:5:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:5:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/HierPathBind/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/HierPathBind/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/HierPathBind/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:1:1: , endln:3:10, parent:work@top
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.o), line:1:26, endln:1:27, parent:work@dut
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:36
  |vpiPort:
  \_port: (o), line:1:26, endln:1:27, parent:work@dut
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.o), line:1:26, endln:1:27, parent:work@dut
  |vpiContAssign:
  \_cont_assign: , line:2:11, endln:2:19, parent:work@dut
    |vpiRhs:
    \_constant: , line:2:15, endln:2:19
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@dut.o), line:2:11, endln:2:12
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_net: (work@top.d.o), line:1:26, endln:1:27, parent:work@top.d
        |vpiTypespec:
        \_logic_typespec: , line:1:20, endln:1:25
        |vpiName:o
        |vpiFullName:work@top.d.o
        |vpiNetType:36
|uhdmallModules:
\_module: work@top (work@top) dut.sv:5:1: , endln:15:10, parent:work@top
  |vpiFullName:work@top
  |vpiTypedef:
  \_struct_typespec: (alert_rx_t), line:6:12, endln:6:18, parent:work@top
    |vpiName:alert_rx_t
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:5:1: , endln:15:10, parent:work@top
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (ping_p), line:7:16, endln:7:22, parent:alert_rx_t
      |vpiName:ping_p
      |vpiTypespec:
      \_logic_typespec: , line:7:7, endln:7:12
      |vpiRefFile:dut.sv
      |vpiRefLineNo:7
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:7
      |vpiRefEndColumnNo:12
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:5:26, endln:5:27, parent:work@top
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.alert_rx_i), line:10:16, endln:10:26, parent:work@top
    |vpiName:alert_rx_i
    |vpiFullName:work@top.alert_rx_i
  |vpiPort:
  \_port: (o), line:5:26, endln:5:27, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:5:26, endln:5:27, parent:work@top
  |vpiContAssign:
  \_cont_assign: , line:14:11, endln:14:32, parent:work@top
    |vpiRhs:
    \_hier_path: (alert_rx_i.ping_p), line:14:15, endln:14:32
      |vpiName:alert_rx_i.ping_p
      |vpiActual:
      \_ref_obj: (alert_rx_i), line:14:15, endln:14:25, parent:alert_rx_i.ping_p
        |vpiName:alert_rx_i
      |vpiActual:
      \_ref_obj: (ping_p), line:14:26, endln:14:32
        |vpiName:ping_p
    |vpiLhs:
    \_ref_obj: (work@top.o), line:14:11, endln:14:12
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:5:26, endln:5:27, parent:work@top
        |vpiTypespec:
        \_logic_typespec: , line:5:20, endln:5:25
        |vpiName:o
        |vpiFullName:work@top.o
        |vpiNetType:36
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:5:1: , endln:15:10
  |vpiName:work@top
  |vpiTypedef:
  \_struct_typespec: (alert_rx_t), line:6:12, endln:6:18, parent:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.o), line:5:26, endln:5:27, parent:work@top
  |vpiNet:
  \_struct_net: (work@top.alert_rx_i), line:10:16, endln:10:26, parent:work@top
    |vpiTypespec:
    \_struct_typespec: (alert_rx_t), line:6:12, endln:6:18, parent:work@top
    |vpiName:alert_rx_i
    |vpiFullName:work@top.alert_rx_i
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:5:26, endln:5:27, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:5:26, endln:5:27, parent:o
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:5:26, endln:5:27, parent:work@top
    |vpiTypedef:
    \_logic_typespec: , line:5:20, endln:5:25
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:5:1: , endln:15:10
  |vpiContAssign:
  \_cont_assign: , line:14:11, endln:14:32, parent:work@top
    |vpiRhs:
    \_hier_path: (alert_rx_i.ping_p), line:14:15, endln:14:32
      |vpiName:alert_rx_i.ping_p
      |vpiActual:
      \_ref_obj: (alert_rx_i), line:14:15, endln:14:25, parent:alert_rx_i.ping_p
        |vpiName:alert_rx_i
        |vpiActual:
        \_struct_net: (work@top.alert_rx_i), line:10:16, endln:10:26, parent:work@top
      |vpiActual:
      \_ref_obj: (ping_p), line:14:26, endln:14:32, parent:alert_rx_i.ping_p
        |vpiName:ping_p
        |vpiActual:
        \_typespec_member: (ping_p), line:7:16, endln:7:22, parent:alert_rx_t
    |vpiLhs:
    \_ref_obj: (work@top.o), line:14:11, endln:14:12
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:5:26, endln:5:27, parent:work@top
  |vpiModule:
  \_module: work@dut (work@top.d) dut.sv:12:4: , endln:12:33, parent:work@top
    |vpiName:d
    |vpiFullName:work@top.d
    |vpiDefName:work@dut
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@top.d.o), line:1:26, endln:1:27, parent:work@top.d
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:5:1: , endln:15:10
    |vpiPort:
    \_port: (o), line:1:26, endln:1:27, parent:work@top.d
      |vpiName:o
      |vpiDirection:2
      |vpiHighConn:
      \_hier_path: (alert_rx_i.ping_p), line:12:13, endln:12:30, parent:o
        |vpiTypespec:
        \_struct_typespec: (alert_rx_t), line:6:12, endln:6:18, parent:work@top
        |vpiName:alert_rx_i.ping_p
        |vpiActual:
        \_ref_obj: (alert_rx_i), line:12:13, endln:12:23, parent:alert_rx_i.ping_p
          |vpiName:alert_rx_i
          |vpiActual:
          \_struct_net: (work@top.alert_rx_i), line:10:16, endln:10:26, parent:work@top
        |vpiActual:
        \_ref_obj: (ping_p), line:12:24, endln:12:30, parent:alert_rx_i.ping_p
          |vpiName:ping_p
          |vpiActual:
          \_typespec_member: (ping_p), line:7:16, endln:7:22, parent:alert_rx_t
        |vpiExpr:
        \_struct_net: (work@top.alert_rx_i), line:10:16, endln:10:26, parent:work@top
      |vpiLowConn:
      \_ref_obj: (work@top.d.o), line:12:11, endln:12:12, parent:o
        |vpiName:o
        |vpiFullName:work@top.d.o
        |vpiActual:
        \_logic_net: (work@top.d.o), line:1:26, endln:1:27, parent:work@top.d
      |vpiTypedef:
      \_logic_typespec: , line:1:20, endln:1:25
      |vpiInstance:
      \_module: work@dut (work@top.d) dut.sv:12:4: , endln:12:33, parent:work@top
    |vpiContAssign:
    \_cont_assign: , line:2:11, endln:2:19, parent:work@top.d
      |vpiRhs:
      \_constant: , line:2:15, endln:2:19
      |vpiLhs:
      \_ref_obj: (work@top.d.o), line:2:11, endln:2:12
        |vpiName:o
        |vpiFullName:work@top.d.o
        |vpiActual:
        \_logic_net: (work@top.d.o), line:1:26, endln:1:27, parent:work@top.d
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/HierPathBind/dut.sv | ${SURELOG_DIR}/build/regression/HierPathBind/roundtrip/dut_000.sv | 3 | 15 | 

