xrun: 20.09-s003: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun	20.09-s003: Started on Jul 28, 2022 at 15:49:48 EDT
xrun
	-Q
	-unbuffered
	-timescale 1ns/1ns
	-sysv
	-access +rw
	design.sv
	testbench.sv
	Top level design units:
		$unit_0x67f934e9
		tb_top
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Loading snapshot worklib.tb_top:sv .................... Done
SVSEED default: 1
xmsim: *W,RNDXCELON: A newer version of the SystemVerilog constraint solver is being used which has better support for array-solving, new solve-order mechanism, and seed stability enhancements..
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /xcelium20.09/tools/xcelium/files/xmsimrc
xcelium> run
Reset function
test functions

###################Scrbd#################

Transaction  haddr=          0 ,htrans= 0 ,hwrite= 0 , hsize= 0 ,hburst= 0 ,hprot=  0 ,hwdata=          0 ,hrdata=          0 , hready= 1 ,hresp= 0 

rdata is same as in V.memory mem data =   x and recieved data =          0 
congrats Test passed

Transaction  haddr=        308 ,htrans= 2 ,hwrite= 1 , hsize= 2 ,hburst= 0 ,hprot=  1 ,hwdata=         66 ,hrdata=          0 , hready= 1 ,hresp= 0 

congrats Test passed

Transaction  haddr=        308 ,htrans= 2 ,hwrite= 0 , hsize= 2 ,hburst= 0 ,hprot=  1 ,hwdata=         66 ,hrdata=         66 , hready= 1 ,hresp= 0 

rdata is same as in V.memory mem data =  66 and recieved data =         66 
congrats Test passed
check  functions
Simulation complete via $finish(1) at time 85 NS + 6
./environment.sv:61                      $finish;
xcelium> exit
TOOL:	xrun	20.09-s003: Exiting on Jul 28, 2022 at 15:49:49 EDT  (total: 00:00:01)
