
---------- Begin Simulation Statistics ----------
final_tick                               2541811667500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 205203                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   205201                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.44                       # Real time elapsed on the host
host_tick_rate                              577312536                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194849                       # Number of instructions simulated
sim_ops                                       4194849                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011802                       # Number of seconds simulated
sim_ticks                                 11801822500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             58.367823                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  326481                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               559351                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2719                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             70618                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            899503                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              40059                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          163584                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           123525                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1082792                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65434                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26668                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194849                       # Number of instructions committed
system.cpu.committedOps                       4194849                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.623536                       # CPI: cycles per instruction
system.cpu.discardedOps                        225459                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   610492                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1458361                       # DTB hits
system.cpu.dtb.data_misses                       7951                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   409179                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       855583                       # DTB read hits
system.cpu.dtb.read_misses                       7129                       # DTB read misses
system.cpu.dtb.write_accesses                  201313                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      602778                       # DTB write hits
system.cpu.dtb.write_misses                       822                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18170                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3492404                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1063643                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           665183                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16806040                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177824                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  905052                       # ITB accesses
system.cpu.itb.fetch_acv                          339                       # ITB acv
system.cpu.itb.fetch_hits                      899728                       # ITB hits
system.cpu.itb.fetch_misses                      5324                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4218     69.36%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6081                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14424                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2680     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5131                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10876362000     92.12%     92.12% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9285500      0.08%     92.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17515500      0.15%     92.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               903170000      7.65%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11806333000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903358                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946989                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8005537000     67.81%     67.81% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3800796000     32.19%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23589883                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85398      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540831     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839040     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592407     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104843      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194849                       # Class of committed instruction
system.cpu.quiesceCycles                        13762                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6783843                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          443                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155981                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        313572                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22744453                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22744453                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22744453                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22744453                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116638.220513                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116638.220513                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116638.220513                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116638.220513                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12978490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12978490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12978490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12978490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66556.358974                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66556.358974                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66556.358974                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66556.358974                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22394956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22394956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116640.395833                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116640.395833                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12778993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12778993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66557.255208                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66557.255208                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.268821                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539399462000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.268821                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204301                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204301                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128512                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34854                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86844                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34264                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28996                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28996                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87434                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40972                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       261639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       261639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208881                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 471312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11149120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11149120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6697024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6697457                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17857841                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               76                       # Total snoops (count)
system.membus.snoopTraffic                       4864                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157817                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002813                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052967                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157373     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     444      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157817                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           823186040                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376410750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          463422500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5591104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4477632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10068736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5591104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5591104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34854                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34854                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         473749203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         379401741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             853150943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    473749203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        473749203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      189009452                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189009452                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      189009452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        473749203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        379401741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1042160395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000139882750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7346                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7347                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              407398                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111995                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157324                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121474                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157324                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121474                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10558                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2190                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5765                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2003576750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733830000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4755439250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13651.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32401.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104004                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80484                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157324                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121474                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.811570                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.357518                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.261214                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34530     42.36%     42.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24225     29.72%     72.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9994     12.26%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4552      5.58%     89.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2485      3.05%     92.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1406      1.72%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          917      1.12%     95.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          650      0.80%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2762      3.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81521                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.976317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.384571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.470373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1302     17.72%     17.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5564     75.73%     93.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           286      3.89%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            95      1.29%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            41      0.56%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.30%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.10%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7347                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7346                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.233460                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.218286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.734876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6583     89.61%     89.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              102      1.39%     91.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              447      6.08%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              143      1.95%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               65      0.88%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7346                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9393024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  675712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7632512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10068736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7774336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       795.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       646.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    853.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    658.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11801817500                       # Total gap between requests
system.mem_ctrls.avgGap                      42331.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4947200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4445824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7632512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 419189493.826059520245                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376706563.753183066845                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 646723165.002693414688                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87361                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69963                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121474                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2513137500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2242301750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290222046500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28767.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32049.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2389170.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314852580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167317755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560547120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          310579560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     931179600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5155879710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        190106400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7630462725                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.549524                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    444173000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    393900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10963749500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267314460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142054440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487362120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311915880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     931179600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5107125330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        231162720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7478114550                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.640656                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    549331750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    393900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10858590750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1007453                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11794622500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1562222                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1562222                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1562222                       # number of overall hits
system.cpu.icache.overall_hits::total         1562222                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87434                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87434                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87434                       # number of overall misses
system.cpu.icache.overall_misses::total         87434                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5372863500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5372863500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5372863500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5372863500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1649656                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1649656                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1649656                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1649656                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.053001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.053001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.053001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.053001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61450.505524                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61450.505524                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61450.505524                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61450.505524                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86844                       # number of writebacks
system.cpu.icache.writebacks::total             86844                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87434                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87434                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87434                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87434                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5285429500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5285429500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5285429500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5285429500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.053001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.053001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.053001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.053001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60450.505524                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60450.505524                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60450.505524                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60450.505524                       # average overall mshr miss latency
system.cpu.icache.replacements                  86844                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1562222                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1562222                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87434                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87434                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5372863500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5372863500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1649656                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1649656                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.053001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.053001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61450.505524                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61450.505524                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87434                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87434                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5285429500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5285429500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.053001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.053001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60450.505524                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60450.505524                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.784673                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1585068                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86922                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.235522                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.784673                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995673                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995673                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3386746                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3386746                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1317826                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1317826                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1317826                       # number of overall hits
system.cpu.dcache.overall_hits::total         1317826                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105762                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105762                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105762                       # number of overall misses
system.cpu.dcache.overall_misses::total        105762                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6772543000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6772543000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6772543000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6772543000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1423588                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1423588                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1423588                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1423588                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074293                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074293                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074293                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074293                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64035.693349                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64035.693349                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64035.693349                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64035.693349                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34678                       # number of writebacks
system.cpu.dcache.writebacks::total             34678                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36675                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36675                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36675                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36675                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69087                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69087                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69087                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69087                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4393446000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4393446000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4393446000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4393446000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048530                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048530                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048530                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048530                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63592.948022                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63592.948022                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63592.948022                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63592.948022                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68939                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       787112                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          787112                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49298                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49298                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3294637500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3294637500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       836410                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       836410                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058940                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058940                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66831.058055                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66831.058055                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9221                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9221                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40077                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40077                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2670212000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2670212000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047915                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047915                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66627.042942                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66627.042942                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530714                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530714                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56464                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56464                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3477905500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3477905500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587178                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587178                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096162                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096162                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61595.095990                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61595.095990                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27454                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27454                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29010                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29010                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723234000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723234000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049406                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049406                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59401.378835                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59401.378835                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10289                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10289                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          894                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          894                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63602000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63602000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079943                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079943                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71143.176734                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71143.176734                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          894                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          894                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62708000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62708000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079943                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079943                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70143.176734                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70143.176734                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541811667500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.277381                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1379513                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68939                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.010633                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.277381                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978787                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978787                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2961737                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2961737                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2600985002500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 263526                       # Simulator instruction rate (inst/s)
host_mem_usage                                 756032                       # Number of bytes of host memory used
host_op_rate                                   263526                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   144.94                       # Real time elapsed on the host
host_tick_rate                              392785465                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38194580                       # Number of instructions simulated
sim_ops                                      38194580                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.056929                       # Number of seconds simulated
sim_ticks                                 56928990000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             68.923957                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2652442                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3848360                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             111421                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            281675                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4501762                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             195952                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          648713                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           452761                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6319393                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1067733                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        58104                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33258389                       # Number of instructions committed
system.cpu.committedOps                      33258389                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.406584                       # CPI: cycles per instruction
system.cpu.discardedOps                       2555898                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6400920                       # DTB accesses
system.cpu.dtb.data_acv                            46                       # DTB access violations
system.cpu.dtb.data_hits                      9606033                       # DTB hits
system.cpu.dtb.data_misses                      10511                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3602144                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      5403629                       # DTB read hits
system.cpu.dtb.read_misses                       9190                       # DTB read misses
system.cpu.dtb.write_accesses                 2798776                       # DTB write accesses
system.cpu.dtb.write_acv                           33                       # DTB write access violations
system.cpu.dtb.write_hits                     4202404                       # DTB write hits
system.cpu.dtb.write_misses                      1321                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613319                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           25855461                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7508290                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4363051                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        61777092                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.293549                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10047195                       # ITB accesses
system.cpu.itb.fetch_acv                         1201                       # ITB acv
system.cpu.itb.fetch_hits                    10043355                       # ITB hits
system.cpu.itb.fetch_misses                      3840                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   329      0.59%      0.59% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.61% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15690     27.91%     28.52% # number of callpals executed
system.cpu.kern.callpal::rdps                     718      1.28%     29.80% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.80% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.80% # number of callpals executed
system.cpu.kern.callpal::rti                     1600      2.85%     32.65% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.51% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.52% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.48%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56209                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63467                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      361                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6959     39.82%     39.82% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     127      0.73%     40.55% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      58      0.33%     40.88% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10330     59.12%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17474                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6588     49.30%     49.30% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      127      0.95%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       58      0.43%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6589     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13362                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              48011209000     84.33%     84.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               234125500      0.41%     84.74% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                66212000      0.12%     84.86% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8619610000     15.14%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          56931156500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946688                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.637851                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.764679                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1098                      
system.cpu.kern.mode_good::user                  1074                      
system.cpu.kern.mode_good::idle                    24                      
system.cpu.kern.mode_switch::kernel              1879                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1074                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  50                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.584353                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.480000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.731269                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32343978000     56.81%     56.81% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          23630092500     41.51%     98.32% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            957086000      1.68%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      329                       # number of times the context was actually changed
system.cpu.numCycles                        113297500                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       361                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2328027      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18476628     55.55%     62.55% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533691      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282168      3.86%     68.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4456892     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3429204     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771783      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           772066      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184411      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33258389                       # Class of committed instruction
system.cpu.quiesceCycles                       560480                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        51520408                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          773                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       747832                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1494970                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15480119087                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15480119087                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15480119087                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15480119087                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118067.003936                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118067.003936                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118067.003936                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118067.003936                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1025                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   35                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    29.285714                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8917177607                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8917177607                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8917177607                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8917177607                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68011.391754                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68011.391754                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68011.391754                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68011.391754                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35110629                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35110629                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118217.606061                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118217.606061                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20260629                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20260629                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68217.606061                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68217.606061                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15445008458                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15445008458                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118066.662014                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118066.662014                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8896916978                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8896916978                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68010.923572                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68010.923572                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1525                       # Transaction distribution
system.membus.trans_dist::ReadResp             507140                       # Transaction distribution
system.membus.trans_dist::WriteReq               2243                       # Transaction distribution
system.membus.trans_dist::WriteResp              2243                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267171                       # Transaction distribution
system.membus.trans_dist::WritebackClean       355361                       # Transaction distribution
system.membus.trans_dist::CleanEvict           124600                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               41                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110769                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110769                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         355362                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        150254                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           51                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1066069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1066069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       782146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       789684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2117985                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     45485248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     45485248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7667                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25412928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25420595                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                79278451                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              361                       # Total snoops (count)
system.membus.snoopTraffic                      19840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            751010                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001092                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.033025                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  750190     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     820      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              751010                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7013500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4050794886                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1663126                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1400818250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1865486500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.3                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       22742144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16686208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39428736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     22742144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      22742144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17098944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17098944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          355346                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          260722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              616074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267171                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267171                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         399482654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         293105639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           6745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             692595038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    399482654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        399482654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      300355654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            300355654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      300355654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        399482654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        293105639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          6745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            992950692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    553647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    262068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    258620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000240005250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33894                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33894                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1512655                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             523121                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      616074                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     622171                       # Number of write requests accepted
system.mem_ctrls.readBursts                    616074                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   622171                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95380                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 68524                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            40969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             38830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            36975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            50317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30222                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7295540500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2603470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17058553000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14011.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32761.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       596                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   376660                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  408794                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                616074                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               622171                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  485009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   34696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  32988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1892                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       288886                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.008682                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.297681                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   271.847834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       120433     41.69%     41.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        81570     28.24%     69.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33455     11.58%     81.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14252      4.93%     86.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8495      2.94%     89.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4645      1.61%     90.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2895      1.00%     91.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2419      0.84%     92.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20722      7.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       288886                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.362247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.042168                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8378     24.72%     24.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4131     12.19%     36.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18085     53.36%     90.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1552      4.58%     94.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           609      1.80%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           374      1.10%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           216      0.64%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           124      0.37%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           122      0.36%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            67      0.20%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            58      0.17%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            42      0.12%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           36      0.11%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           18      0.05%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           13      0.04%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           15      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           19      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           25      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            6      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33894                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33894                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.334572                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.298595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.571044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         30514     90.03%     90.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          2933      8.65%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           320      0.94%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            78      0.23%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            14      0.04%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            11      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             5      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             6      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33894                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33324416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6104320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35433216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39428736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39818944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       585.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       622.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    692.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    699.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   56928990000                       # Total gap between requests
system.mem_ctrls.avgGap                      45975.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     16772352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16551680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35433216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 294618822.501505851746                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 290742554.891629040241                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 6745.245260806489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 622410761.195657968521                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       355346                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       260722                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       622171                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8900734500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8157006000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       812500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1446473951250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25048.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31286.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    135416.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2324881.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1119373500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            594938355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1967955360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1492606800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4494247680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23505748920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2069214720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        35244085335                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        619.088541                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5151994250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1901120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49883160750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            943829460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            501638280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1750528080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1397999520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4494247680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23560780140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2022872640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        34671895800                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        609.037606                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5027343750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1901120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  50007811250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1822                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1822                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133059                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133059                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          848                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269762                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3215                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7667                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382267                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               794500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5293000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683126087                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5508000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              531500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 722                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     818692.520776                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    366850.729823                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          361    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        27500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      3597500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     58877787000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    295548000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13461230                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13461230                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13461230                       # number of overall hits
system.cpu.icache.overall_hits::total        13461230                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       355362                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         355362                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       355362                       # number of overall misses
system.cpu.icache.overall_misses::total        355362                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  20006266500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20006266500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  20006266500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20006266500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13816592                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13816592                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13816592                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13816592                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025720                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025720                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025720                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025720                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56298.271903                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56298.271903                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56298.271903                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56298.271903                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       355361                       # number of writebacks
system.cpu.icache.writebacks::total            355361                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       355362                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       355362                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       355362                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       355362                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  19650904500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19650904500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  19650904500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19650904500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025720                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025720                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025720                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025720                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55298.271903                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55298.271903                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55298.271903                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55298.271903                       # average overall mshr miss latency
system.cpu.icache.replacements                 355361                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13461230                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13461230                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       355362                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        355362                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  20006266500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20006266500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13816592                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13816592                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025720                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025720                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56298.271903                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56298.271903                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       355362                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       355362                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  19650904500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19650904500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025720                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025720                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55298.271903                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55298.271903                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999804                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13833459                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            355361                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             38.927904                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999804                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27988546                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27988546                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9000228                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9000228                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9000228                       # number of overall hits
system.cpu.dcache.overall_hits::total         9000228                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       366707                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         366707                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       366707                       # number of overall misses
system.cpu.dcache.overall_misses::total        366707                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23250361000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23250361000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23250361000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23250361000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9366935                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9366935                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9366935                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9366935                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039149                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039149                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039149                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039149                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63403.101113                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63403.101113                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63403.101113                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63403.101113                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136355                       # number of writebacks
system.cpu.dcache.writebacks::total            136355                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107831                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107831                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107831                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107831                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       258876                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       258876                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       258876                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       258876                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3768                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3768                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16239173000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16239173000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16239173000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16239173000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256640000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256640000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027637                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027637                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027637                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027637                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62729.542329                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62729.542329                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62729.542329                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62729.542329                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68110.403397                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68110.403397                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 260658                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5131096                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5131096                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       151494                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        151494                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10059667500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10059667500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5282590                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5282590                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028678                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028678                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66403.075369                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66403.075369                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3426                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3426                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       148068                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       148068                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1525                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1525                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9687715500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9687715500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256640000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256640000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028029                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028029                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65427.475889                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65427.475889                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168288.524590                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168288.524590                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3869132                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3869132                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215213                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215213                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13190693500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13190693500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4084345                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4084345                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61291.341601                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61291.341601                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104405                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104405                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110808                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110808                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2243                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2243                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6551457500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6551457500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027130                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027130                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59124.408887                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59124.408887                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106818                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106818                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1897                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1897                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    147786500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    147786500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017449                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017449                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77905.376911                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77905.376911                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    145567000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    145567000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017394                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017394                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76978.847171                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76978.847171                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108574                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108574                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108574                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108574                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  59173335000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.608678                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9243020                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            260725                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.451223                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.608678                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          320                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19429173                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19429173                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3060970779000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 318311                       # Simulator instruction rate (inst/s)
host_mem_usage                                 764224                       # Number of bytes of host memory used
host_op_rate                                   318311                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1628.57                       # Real time elapsed on the host
host_tick_rate                              282447591                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   518391694                       # Number of instructions simulated
sim_ops                                     518391694                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.459986                       # Number of seconds simulated
sim_ticks                                459985776500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.491979                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                25982272                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             36858480                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              19558                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1724062                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          47275476                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             805140                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2958476                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2153336                       # Number of indirect misses.
system.cpu.branchPred.lookups                54640900                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2495850                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       120564                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   480197114                       # Number of instructions committed
system.cpu.committedOps                     480197114                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.880688                       # CPI: cycles per instruction
system.cpu.discardedOps                       5737171                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                132206550                       # DTB accesses
system.cpu.dtb.data_acv                           107                       # DTB access violations
system.cpu.dtb.data_hits                    133644702                       # DTB hits
system.cpu.dtb.data_misses                     239738                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 92797985                       # DTB read accesses
system.cpu.dtb.read_acv                           105                       # DTB read access violations
system.cpu.dtb.read_hits                     93337801                       # DTB read hits
system.cpu.dtb.read_misses                     188521                       # DTB read misses
system.cpu.dtb.write_accesses                39408565                       # DTB write accesses
system.cpu.dtb.write_acv                            2                       # DTB write access violations
system.cpu.dtb.write_hits                    40306901                       # DTB write hits
system.cpu.dtb.write_misses                     51217                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            76174195                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          255772606                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          99107522                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         41809494                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       313830633                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.531720                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               106682307                       # ITB accesses
system.cpu.itb.fetch_acv                          667                       # ITB acv
system.cpu.itb.fetch_hits                   106667075                       # ITB hits
system.cpu.itb.fetch_misses                     15232                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   308      0.31%      0.31% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.31% # number of callpals executed
system.cpu.kern.callpal::swpipl                 14036     14.07%     14.38% # number of callpals executed
system.cpu.kern.callpal::rdps                    1150      1.15%     15.54% # number of callpals executed
system.cpu.kern.callpal::rti                     1621      1.63%     17.16% # number of callpals executed
system.cpu.kern.callpal::callsys                  516      0.52%     17.68% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     17.68% # number of callpals executed
system.cpu.kern.callpal::rdunique               82111     82.32%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  99745                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     228260                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       65                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     5270     32.62%     32.62% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      26      0.16%     32.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     471      2.92%     35.70% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10387     64.30%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                16154                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5268     47.75%     47.75% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       26      0.24%     47.98% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      471      4.27%     52.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5268     47.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 11033                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             450890230500     98.11%     98.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                48638500      0.01%     98.12% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               645889000      0.14%     98.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7996875500      1.74%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         459581633500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999620                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.507172                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.682989                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1579                      
system.cpu.kern.mode_good::user                  1569                      
system.cpu.kern.mode_good::idle                    10                      
system.cpu.kern.mode_switch::kernel              1901                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1569                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  28                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.830615                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.357143                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.902802                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        18887716500      4.11%      4.11% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         431889529000     93.97%     98.08% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           8804336000      1.92%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      308                       # number of times the context was actually changed
system.cpu.numCycles                        903101086                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        65                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            34334205      7.15%      7.15% # Class of committed instruction
system.cpu.op_class_0::IntAlu               237549856     49.47%     56.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                1679994      0.35%     56.97% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.97% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              47816856      9.96%     66.93% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              10850058      2.26%     69.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               1903985      0.40%     69.58% # Class of committed instruction
system.cpu.op_class_0::FloatMult             10859330      2.26%     71.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                998761      0.21%     72.05% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               265461      0.06%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.11% # Class of committed instruction
system.cpu.op_class_0::MemRead               61160698     12.74%     84.84% # Class of committed instruction
system.cpu.op_class_0::MemWrite              34686598      7.22%     92.07% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          31176598      6.49%     98.56% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5489372      1.14%     99.70% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1425342      0.30%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                480197114                       # Class of committed instruction
system.cpu.quiesceCycles                     16870467                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       589270453                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   790528                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        100                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          179                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3094036                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6188013                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12386                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12386                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12386                       # number of overall misses
system.iocache.overall_misses::total            12386                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1463538134                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1463538134                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1463538134                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1463538134                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12386                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12386                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12386                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12386                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118160.676086                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118160.676086                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118160.676086                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118160.676086                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             4                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12352                       # number of writebacks
system.iocache.writebacks::total                12352                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12386                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12386                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12386                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12386                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    843527994                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    843527994                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    843527994                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    843527994                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68103.341999                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68103.341999                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68103.341999                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68103.341999                       # average overall mshr miss latency
system.iocache.replacements                     12386                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           34                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               34                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      3920982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3920982                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       115323                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       115323                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2220982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2220982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        65323                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        65323                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1459617152                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1459617152                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118168.487047                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118168.487047                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    841307012                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    841307012                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68110.995142                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68110.995142                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12402                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12402                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               111474                       # Number of tag accesses
system.iocache.tags.data_accesses              111474                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 299                       # Transaction distribution
system.membus.trans_dist::ReadResp            1742714                       # Transaction distribution
system.membus.trans_dist::WriteReq                856                       # Transaction distribution
system.membus.trans_dist::WriteResp               856                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1695324                       # Transaction distribution
system.membus.trans_dist::WritebackClean       464131                       # Transaction distribution
system.membus.trans_dist::CleanEvict           934521                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1339209                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1339209                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         464131                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1278285                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12352                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1392334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1392334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      7852347                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      7854659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9271765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     59404992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     59404992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5150                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    275225664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    275230814                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               335426334                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              123                       # Total snoops (count)
system.membus.snoopTraffic                       7872                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3095132                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000058                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007605                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3094953     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     179      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3095132                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2409500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15642176628                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             187982                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        13950710000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2449008000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       29700608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      167515456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          197216064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     29700608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      29700608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    108500736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       108500736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          464072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2617429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3081501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1695324                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1695324                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          64568536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         364175295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             428743831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     64568536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         64568536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      235878459                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            235878459                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      235878459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         64568536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        364175295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            664622290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2111052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    367994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2559578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013649964500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       129300                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       129300                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7953683                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1984160                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3081501                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2159361                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3081501                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2159361                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 153929                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 48309                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            133960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            128834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            136552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            192244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            121542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            143684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            138991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            156749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            306338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            222386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           193832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           240517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           193775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           194203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           212470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           211495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            101772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             97302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             94006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            147873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             78825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             88258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             82541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             93337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            252984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            158142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           139080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           156118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           155061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           139029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           161131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           165586                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  35011774000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14637860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             89903749000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11959.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30709.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        60                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2183060                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1628781                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3081501                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2159361                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2801737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  121434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 115498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 129698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 131213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 131374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 130365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 130644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 130121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 129900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 130304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 130561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 129844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 129864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 129880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 129361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 129495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 129500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    221                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1226785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    262.860312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.472677                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   293.269635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       484572     39.50%     39.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       335631     27.36%     66.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       126449     10.31%     77.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        65342      5.33%     82.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        55861      4.55%     87.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22909      1.87%     88.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16374      1.33%     90.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13031      1.06%     91.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       106616      8.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1226785                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       129300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.641663                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     34.337120                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        129218     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           66      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        129300                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       129300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.326721                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.307232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.907098                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        128417     99.32%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           871      0.67%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        129300                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              187364608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9851456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               135106880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               197216064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            138199104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       407.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       293.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    428.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    300.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  459985774000                       # Total gap between requests
system.mem_ctrls.avgGap                      87769.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     23551616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    163812992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    135106880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 51200748.377922944725                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 356126211.654720604420                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 293719690.700044929981                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       464072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2617429                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2159361                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  12309411500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  77594337500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11185243735250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26524.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29645.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5179885.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5005275660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2660389875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12673614240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6927623820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     36311087280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     160892009310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      41146530720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       265616530905                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        577.445096                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 105278872500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  15360020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 339346884000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3753904980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1995259200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8229249840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4092031080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     36311087280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     149412848280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      50813192640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       254607573300                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        553.511840                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 130495854000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  15360020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 314129902500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  333                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 333                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13208                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13208                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1066                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          272                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   27082                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5150                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   795950                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1284500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12420000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1454000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64493134                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              824000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              199000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               63500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 130                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            65                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     129804238.461538                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    322382999.722684                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           65    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974476500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              65                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    451548501000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8437275500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    107408772                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        107408772                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    107408772                       # number of overall hits
system.cpu.icache.overall_hits::total       107408772                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       464130                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         464130                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       464130                       # number of overall misses
system.cpu.icache.overall_misses::total        464130                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  27013003500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  27013003500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  27013003500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  27013003500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    107872902                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    107872902                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    107872902                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    107872902                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004303                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004303                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004303                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004303                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58201.373538                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58201.373538                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58201.373538                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58201.373538                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       464131                       # number of writebacks
system.cpu.icache.writebacks::total            464131                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       464130                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       464130                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       464130                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       464130                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  26548872500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  26548872500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  26548872500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  26548872500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004303                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004303                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004303                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004303                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57201.371383                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57201.371383                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57201.371383                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57201.371383                       # average overall mshr miss latency
system.cpu.icache.replacements                 464131                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    107408772                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       107408772                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       464130                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        464130                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  27013003500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  27013003500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    107872902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    107872902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004303                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004303                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58201.373538                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58201.373538                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       464130                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       464130                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  26548872500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  26548872500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004303                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004303                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57201.371383                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57201.371383                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           107883853                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            464643                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            232.186545                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         216209935                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        216209935                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    120726848                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        120726848                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    120726848                       # number of overall hits
system.cpu.dcache.overall_hits::total       120726848                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3821223                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3821223                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3821223                       # number of overall misses
system.cpu.dcache.overall_misses::total       3821223                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 237869656500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 237869656500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 237869656500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 237869656500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    124548071                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    124548071                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    124548071                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    124548071                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030681                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030681                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030681                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030681                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62249.613933                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62249.613933                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62249.613933                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62249.613933                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1682972                       # number of writebacks
system.cpu.dcache.writebacks::total           1682972                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1206382                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1206382                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1206382                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1206382                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2614841                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2614841                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2614841                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2614841                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1155                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1155                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 159996865500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 159996865500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 159996865500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 159996865500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     53750000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     53750000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020995                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020995                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020995                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020995                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61187.990207                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61187.990207                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61187.990207                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61187.990207                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 46536.796537                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 46536.796537                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2617459                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     83114687                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        83114687                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1381457                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1381457                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  86108169000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  86108169000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     84496144                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     84496144                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016349                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016349                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62331.414586                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62331.414586                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       105686                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       105686                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1275771                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1275771                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          299                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          299                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  78667469500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  78667469500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     53750000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     53750000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015099                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015099                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61662.688288                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61662.688288                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 179765.886288                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 179765.886288                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     37612161                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       37612161                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2439766                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2439766                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 151761487500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 151761487500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     40051927                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     40051927                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.060915                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.060915                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62203.296341                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62203.296341                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1100696                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1100696                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1339070                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1339070                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          856                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          856                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  81329396000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  81329396000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.033433                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033433                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60735.731515                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60735.731515                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        69107                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        69107                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2620                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2620                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    203235000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    203235000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        71727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        71727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.036527                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.036527                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77570.610687                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77570.610687                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2619                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2619                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    200545000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    200545000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.036513                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.036513                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76573.119511                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76573.119511                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        71601                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        71601                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        71601                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        71601                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 459985776500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           123747401                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2618483                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.259196                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          713                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         252000257                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        252000257                       # Number of data accesses

---------- End Simulation Statistics   ----------
