{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638875428648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638875428665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 07 19:10:28 2021 " "Processing started: Tue Dec 07 19:10:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638875428665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638875428665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ly_2257_7 -c ly_2257_7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ly_2257_7 -c ly_2257_7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638875428665 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638875432358 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638875432358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ly_2257_7.v 1 1 " "Found 1 design units, including 1 entities, in source file ly_2257_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 ly_2257_7 " "Found entity 1: ly_2257_7" {  } { { "ly_2257_7.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638875456432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638875456432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ly_2257_7_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ly_2257_7_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ly_2257_7_1 " "Found entity 1: ly_2257_7_1" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638875456443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638875456443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ly_2257_7_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ly_2257_7_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ly_2257_7_2 " "Found entity 1: ly_2257_7_2" {  } { { "ly_2257_7_2.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638875456453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638875456453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ly_2257_7_3.v 1 1 " "Found 1 design units, including 1 entities, in source file ly_2257_7_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ly_2257_7_3 " "Found entity 1: ly_2257_7_3" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638875456466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638875456466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ly_2257_7.v 1 1 " "Found 1 design units, including 1 entities, in source file test_ly_2257_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_ly_2257_7 " "Found entity 1: test_ly_2257_7" {  } { { "test_ly_2257_7.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/test_ly_2257_7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638875456478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638875456478 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_4HZ ly_2257_7_3.v(46) " "Verilog HDL Implicit Net warning at ly_2257_7_3.v(46): created implicit net for \"clk_4HZ\"" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875456479 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ly_2257_7 " "Elaborating entity \"ly_2257_7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638875456648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_3 ly_2257_7_3:play " "Elaborating entity \"ly_2257_7_3\" for hierarchy \"ly_2257_7_3:play\"" {  } { { "ly_2257_7.v" "play" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875456652 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "low ly_2257_7_3.v(313) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(313): variable \"low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 313 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638875456673 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "low ly_2257_7_3.v(314) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(314): variable \"low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 314 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638875456673 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "low ly_2257_7_3.v(315) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(315): variable \"low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 315 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638875456673 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "low ly_2257_7_3.v(316) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(316): variable \"low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 316 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638875456674 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "low ly_2257_7_3.v(317) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(317): variable \"low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 317 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638875456674 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "low ly_2257_7_3.v(318) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(318): variable \"low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 318 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638875456674 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "low ly_2257_7_3.v(319) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(319): variable \"low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 319 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638875456674 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "middle ly_2257_7_3.v(321) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(321): variable \"middle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 321 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638875456674 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "middle ly_2257_7_3.v(322) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(322): variable \"middle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 322 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638875456675 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "middle ly_2257_7_3.v(323) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(323): variable \"middle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 323 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638875456675 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "middle ly_2257_7_3.v(324) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(324): variable \"middle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 324 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638875456675 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "middle ly_2257_7_3.v(325) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(325): variable \"middle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 325 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638875456675 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "middle ly_2257_7_3.v(326) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(326): variable \"middle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 326 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638875456675 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "middle ly_2257_7_3.v(327) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(327): variable \"middle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 327 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638875456676 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ly_2257_7_3.v(311) " "Verilog HDL Case Statement warning at ly_2257_7_3.v(311): incomplete case statement has no default case item" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 311 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1638875456676 "|ly_2257_7|ly_2257_7_3:play"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk_out ly_2257_7_3.v(309) " "Verilog HDL Always Construct warning at ly_2257_7_3.v(309): inferring latch(es) for variable \"clk_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 309 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638875456676 "|ly_2257_7|ly_2257_7_3:play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_out ly_2257_7_3.v(309) " "Inferred latch for \"clk_out\" at ly_2257_7_3.v(309)" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638875456679 "|ly_2257_7|ly_2257_7_3:play"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:l1 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:l1\"" {  } { { "ly_2257_7_3.v" "l1" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875456716 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875456717 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:l1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:l2 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:l2\"" {  } { { "ly_2257_7_3.v" "l2" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875456720 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875456722 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:l2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:l3 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:l3\"" {  } { { "ly_2257_7_3.v" "l3" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875456723 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875456725 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:l3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:l4 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:l4\"" {  } { { "ly_2257_7_3.v" "l4" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875456726 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875456728 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:l4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:l5 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:l5\"" {  } { { "ly_2257_7_3.v" "l5" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875456729 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875456731 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:l5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:l6 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:l6\"" {  } { { "ly_2257_7_3.v" "l6" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875456733 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875456735 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:l6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:l7 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:l7\"" {  } { { "ly_2257_7_3.v" "l7" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875456736 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875456738 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:l7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:m1 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:m1\"" {  } { { "ly_2257_7_3.v" "m1" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875456740 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875456742 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:m2 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:m2\"" {  } { { "ly_2257_7_3.v" "m2" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875456743 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875456745 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:m2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:m3 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:m3\"" {  } { { "ly_2257_7_3.v" "m3" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875456747 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875456749 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:m3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:m4 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:m4\"" {  } { { "ly_2257_7_3.v" "m4" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875456750 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875456753 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:m4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:m5 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:m5\"" {  } { { "ly_2257_7_3.v" "m5" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875456754 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875456756 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:m5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:m6 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:m6\"" {  } { { "ly_2257_7_3.v" "m6" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875456757 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875456760 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:m6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:m7 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:m7\"" {  } { { "ly_2257_7_3.v" "m7" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875456761 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875456763 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:m7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_1 ly_2257_7_3:play\|ly_2257_7_1:d4 " "Elaborating entity \"ly_2257_7_1\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_1:d4\"" {  } { { "ly_2257_7_3.v" "d4" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875456765 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 ly_2257_7_1.v(26) " "Verilog HDL assignment warning at ly_2257_7_1.v(26): truncated value with size 32 to match size of target (20)" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638875456766 "|ly_2257_7|ly_2257_7_3:play|ly_2257_7_1:d4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_7_2 ly_2257_7_3:play\|ly_2257_7_2:show " "Elaborating entity \"ly_2257_7_2\" for hierarchy \"ly_2257_7_3:play\|ly_2257_7_2:show\"" {  } { { "ly_2257_7_3.v" "show" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875456780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ly_2257_7_3:play\|clk_out " "Latch ly_2257_7_3:play\|clk_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ly_2257_7_3:play\|tone\[5\] " "Ports D and ENA on the latch are fed by the same signal ly_2257_7_3:play\|tone\[5\]" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638875458688 ""}  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638875458688 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638875459597 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638875461942 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638875461942 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "650 " "Implemented 650 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638875462149 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638875462149 ""} { "Info" "ICUT_CUT_TM_LCELLS" "609 " "Implemented 609 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638875462149 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638875462149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638875462194 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 07 19:11:02 2021 " "Processing ended: Tue Dec 07 19:11:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638875462194 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638875462194 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638875462194 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638875462194 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1638875465728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638875465748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 07 19:11:03 2021 " "Processing started: Tue Dec 07 19:11:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638875465748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1638875465748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ly_2257_7 -c ly_2257_7 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ly_2257_7 -c ly_2257_7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1638875465748 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1638875466730 ""}
{ "Info" "0" "" "Project  = ly_2257_7" {  } {  } 0 0 "Project  = ly_2257_7" 0 0 "Fitter" 0 0 1638875466731 ""}
{ "Info" "0" "" "Revision = ly_2257_7" {  } {  } 0 0 "Revision = ly_2257_7" 0 0 "Fitter" 0 0 1638875466731 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1638875466905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1638875466905 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ly_2257_7 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"ly_2257_7\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1638875466938 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638875467075 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638875467075 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1638875467343 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1638875467398 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638875469809 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638875469809 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638875469809 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1638875469809 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638875469816 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638875469816 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638875469816 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638875469816 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1638875469818 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 41 " "No exact pin location assignment(s) for 14 pins of 41 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1638875470366 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1638875470931 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ly_2257_7.sdc " "Synopsys Design Constraints File file not found: 'ly_2257_7.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1638875470933 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1638875470934 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: play\|WideNor0~3  from: datac  to: combout " "Cell: play\|WideNor0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1638875470948 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1638875470948 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1638875470956 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1638875470957 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1638875470958 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN 88 (CLK7, DIFFCLK_3n)) " "Automatically promoted node clk_in~input (placed in PIN 88 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638875471127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ly_2257_7_3:play\|tone\[1\] " "Destination node ly_2257_7_3:play\|tone\[1\]" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ly_2257_7/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638875471127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ly_2257_7_3:play\|tone\[3\] " "Destination node ly_2257_7_3:play\|tone\[3\]" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ly_2257_7/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638875471127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ly_2257_7_3:play\|tone\[5\] " "Destination node ly_2257_7_3:play\|tone\[5\]" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ly_2257_7/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638875471127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ly_2257_7_3:play\|tone\[10\] " "Destination node ly_2257_7_3:play\|tone\[10\]" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ly_2257_7/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638875471127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ly_2257_7_3:play\|tone\[9\] " "Destination node ly_2257_7_3:play\|tone\[9\]" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ly_2257_7/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638875471127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ly_2257_7_3:play\|tone\[8\] " "Destination node ly_2257_7_3:play\|tone\[8\]" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ly_2257_7/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638875471127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ly_2257_7_3:play\|tone\[7\] " "Destination node ly_2257_7_3:play\|tone\[7\]" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ly_2257_7/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638875471127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ly_2257_7_3:play\|tone\[6\] " "Destination node ly_2257_7_3:play\|tone\[6\]" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ly_2257_7/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638875471127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ly_2257_7_3:play\|tone\[4\] " "Destination node ly_2257_7_3:play\|tone\[4\]" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ly_2257_7/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638875471127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ly_2257_7_3:play\|tone\[2\] " "Destination node ly_2257_7_3:play\|tone\[2\]" {  } { { "ly_2257_7_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_3.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ly_2257_7/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638875471127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1638875471127 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638875471127 ""}  } { { "ly_2257_7.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ly_2257_7/" { { 0 { 0 ""} 0 1401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638875471127 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ly_2257_7_3:play\|ly_2257_7_1:d4\|clk_div  " "Automatically promoted node ly_2257_7_3:play\|ly_2257_7_1:d4\|clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638875471129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ly_2257_7_3:play\|ly_2257_7_1:d4\|clk_div~0 " "Destination node ly_2257_7_3:play\|ly_2257_7_1:d4\|clk_div~0" {  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ly_2257_7/" { { 0 { 0 ""} 0 1331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638875471129 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638875471129 ""}  } { { "ly_2257_7_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7_1.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ly_2257_7/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638875471129 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rst~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638875471129 ""}  } { { "ly_2257_7.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ly_2257_7/" { { 0 { 0 ""} 0 1403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638875471129 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1638875471721 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638875471724 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638875471724 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638875471727 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638875471734 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1638875471738 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1638875471739 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1638875471741 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1638875471851 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1638875471854 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1638875471854 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 2.5V 0 14 0 " "Number of I/O pins in group: 14 (unused VREF, 2.5V VCCIO, 0 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1638875471863 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1638875471863 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1638875471863 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 4 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638875471864 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 5 3 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638875471864 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 5 6 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638875471864 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638875471864 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638875471864 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 5 5 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638875471864 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 10 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638875471864 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 2 10 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638875471864 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1638875471864 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1638875471864 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638875471975 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1638875471984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1638875473067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638875473466 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1638875473500 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1638875480905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638875480906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1638875481607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "D:/intelFPGA_lite/ly_2257_7/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1638875483511 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1638875483511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1638875488639 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1638875488639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638875488644 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.82 " "Total time spent on timing analysis during the Fitter is 1.82 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1638875488940 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638875488964 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638875489396 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638875489397 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638875490096 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638875491350 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "3 " "Following 3 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Key\[4\] 2.5 V 6 " "Pin Key\[4\] uses I/O standard 2.5 V at 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Key[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Key\[4\]" } } } } { "ly_2257_7.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ly_2257_7/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638875491829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Key\[5\] 2.5 V 13 " "Pin Key\[5\] uses I/O standard 2.5 V at 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Key[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Key\[5\]" } } } } { "ly_2257_7.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ly_2257_7/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638875491829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Key\[2\] 2.5 V 8 " "Pin Key\[2\] uses I/O standard 2.5 V at 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Key[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Key\[2\]" } } } } { "ly_2257_7.v" "" { Text "D:/intelFPGA_lite/ly_2257_7/ly_2257_7.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/ly_2257_7/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638875491829 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1638875491829 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/ly_2257_7/output_files/ly_2257_7.fit.smsg " "Generated suppressed messages file D:/intelFPGA_lite/ly_2257_7/output_files/ly_2257_7.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1638875492005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6484 " "Peak virtual memory: 6484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638875492922 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 07 19:11:32 2021 " "Processing ended: Tue Dec 07 19:11:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638875492922 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638875492922 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638875492922 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1638875492922 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1638875495216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638875495233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 07 19:11:34 2021 " "Processing started: Tue Dec 07 19:11:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638875495233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1638875495233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ly_2257_7 -c ly_2257_7 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ly_2257_7 -c ly_2257_7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1638875495233 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1638875496728 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1638875497367 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1638875497418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638875497754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 07 19:11:37 2021 " "Processing ended: Tue Dec 07 19:11:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638875497754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638875497754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638875497754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1638875497754 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1638875498508 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1638875501215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638875501234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 07 19:11:39 2021 " "Processing started: Tue Dec 07 19:11:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638875501234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1638875501234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ly_2257_7 -c ly_2257_7 " "Command: quartus_sta ly_2257_7 -c ly_2257_7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1638875501235 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1638875502205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1638875504682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1638875504682 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638875504805 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638875504805 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1638875505151 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ly_2257_7.sdc " "Synopsys Design Constraints File file not found: 'ly_2257_7.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1638875505199 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1638875505200 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_in clk_in " "create_clock -period 1.000 -name clk_in clk_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638875505206 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ly_2257_7_3:play\|ly_2257_7_1:d4\|clk_div ly_2257_7_3:play\|ly_2257_7_1:d4\|clk_div " "create_clock -period 1.000 -name ly_2257_7_3:play\|ly_2257_7_1:d4\|clk_div ly_2257_7_3:play\|ly_2257_7_1:d4\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638875505206 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ly_2257_7_3:play\|tone\[0\] ly_2257_7_3:play\|tone\[0\] " "create_clock -period 1.000 -name ly_2257_7_3:play\|tone\[0\] ly_2257_7_3:play\|tone\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638875505206 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638875505206 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: play\|WideNor0~3  from: dataa  to: combout " "Cell: play\|WideNor0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1638875505216 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1638875505216 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1638875505220 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638875505221 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1638875505223 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1638875505239 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1638875505329 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638875505329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.712 " "Worst-case setup slack is -6.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875505334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875505334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.712              -6.712 ly_2257_7_3:play\|tone\[0\]  " "   -6.712              -6.712 ly_2257_7_3:play\|tone\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875505334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.387           -1004.999 clk_in  " "   -4.387           -1004.999 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875505334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.205             -12.635 ly_2257_7_3:play\|ly_2257_7_1:d4\|clk_div  " "   -2.205             -12.635 ly_2257_7_3:play\|ly_2257_7_1:d4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875505334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638875505334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.119 " "Worst-case hold slack is -2.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875505348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875505348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.119              -2.119 ly_2257_7_3:play\|tone\[0\]  " "   -2.119              -2.119 ly_2257_7_3:play\|tone\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875505348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 clk_in  " "    0.434               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875505348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.797               0.000 ly_2257_7_3:play\|ly_2257_7_1:d4\|clk_div  " "    0.797               0.000 ly_2257_7_3:play\|ly_2257_7_1:d4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875505348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638875505348 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638875505353 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638875505358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875505363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875505363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -492.223 clk_in  " "   -3.000            -492.223 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875505363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.030             -18.475 ly_2257_7_3:play\|tone\[0\]  " "   -2.030             -18.475 ly_2257_7_3:play\|tone\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875505363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 ly_2257_7_3:play\|ly_2257_7_1:d4\|clk_div  " "   -1.487             -11.896 ly_2257_7_3:play\|ly_2257_7_1:d4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875505363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638875505363 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638875505480 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1638875505533 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1638875506323 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: play\|WideNor0~3  from: dataa  to: combout " "Cell: play\|WideNor0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1638875506514 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1638875506514 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638875506516 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1638875506548 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638875506548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.351 " "Worst-case setup slack is -6.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875506554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875506554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.351              -6.351 ly_2257_7_3:play\|tone\[0\]  " "   -6.351              -6.351 ly_2257_7_3:play\|tone\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875506554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.125            -910.460 clk_in  " "   -4.125            -910.460 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875506554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.050             -11.184 ly_2257_7_3:play\|ly_2257_7_1:d4\|clk_div  " "   -2.050             -11.184 ly_2257_7_3:play\|ly_2257_7_1:d4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875506554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638875506554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.848 " "Worst-case hold slack is -1.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875506568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875506568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.848              -1.848 ly_2257_7_3:play\|tone\[0\]  " "   -1.848              -1.848 ly_2257_7_3:play\|tone\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875506568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 clk_in  " "    0.383               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875506568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.738               0.000 ly_2257_7_3:play\|ly_2257_7_1:d4\|clk_div  " "    0.738               0.000 ly_2257_7_3:play\|ly_2257_7_1:d4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875506568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638875506568 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638875506575 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638875506584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875506591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875506591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -492.223 clk_in  " "   -3.000            -492.223 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875506591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.160             -16.666 ly_2257_7_3:play\|tone\[0\]  " "   -2.160             -16.666 ly_2257_7_3:play\|tone\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875506591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 ly_2257_7_3:play\|ly_2257_7_1:d4\|clk_div  " "   -1.487             -11.896 ly_2257_7_3:play\|ly_2257_7_1:d4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875506591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638875506591 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638875506719 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: play\|WideNor0~3  from: dataa  to: combout " "Cell: play\|WideNor0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1638875507029 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1638875507029 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638875507030 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1638875507039 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638875507039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.527 " "Worst-case setup slack is -2.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875507049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875507049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.527              -2.527 ly_2257_7_3:play\|tone\[0\]  " "   -2.527              -2.527 ly_2257_7_3:play\|tone\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875507049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.301            -226.981 clk_in  " "   -1.301            -226.981 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875507049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.393              -1.563 ly_2257_7_3:play\|ly_2257_7_1:d4\|clk_div  " "   -0.393              -1.563 ly_2257_7_3:play\|ly_2257_7_1:d4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875507049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638875507049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.998 " "Worst-case hold slack is -0.998" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875507067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875507067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.998              -0.998 ly_2257_7_3:play\|tone\[0\]  " "   -0.998              -0.998 ly_2257_7_3:play\|tone\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875507067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clk_in  " "    0.179               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875507067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 ly_2257_7_3:play\|ly_2257_7_1:d4\|clk_div  " "    0.322               0.000 ly_2257_7_3:play\|ly_2257_7_1:d4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875507067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638875507067 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638875507076 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638875507086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875507095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875507095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -353.474 clk_in  " "   -3.000            -353.474 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875507095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 ly_2257_7_3:play\|ly_2257_7_1:d4\|clk_div  " "   -1.000              -8.000 ly_2257_7_3:play\|ly_2257_7_1:d4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875507095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.599              -3.231 ly_2257_7_3:play\|tone\[0\]  " "   -0.599              -3.231 ly_2257_7_3:play\|tone\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638875507095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638875507095 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638875508114 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638875508117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4899 " "Peak virtual memory: 4899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638875508275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 07 19:11:48 2021 " "Processing ended: Tue Dec 07 19:11:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638875508275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638875508275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638875508275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1638875508275 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1638875510529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638875510546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 07 19:11:50 2021 " "Processing started: Tue Dec 07 19:11:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638875510546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1638875510546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ly_2257_7 -c ly_2257_7 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ly_2257_7 -c ly_2257_7" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1638875510546 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1638875514476 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ly_2257_7_8_1200mv_85c_slow.vo D:/intelFPGA_lite/ly_2257_7/simulation/modelsim/ simulation " "Generated file ly_2257_7_8_1200mv_85c_slow.vo in folder \"D:/intelFPGA_lite/ly_2257_7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1638875514930 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ly_2257_7_8_1200mv_0c_slow.vo D:/intelFPGA_lite/ly_2257_7/simulation/modelsim/ simulation " "Generated file ly_2257_7_8_1200mv_0c_slow.vo in folder \"D:/intelFPGA_lite/ly_2257_7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1638875515106 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ly_2257_7_min_1200mv_0c_fast.vo D:/intelFPGA_lite/ly_2257_7/simulation/modelsim/ simulation " "Generated file ly_2257_7_min_1200mv_0c_fast.vo in folder \"D:/intelFPGA_lite/ly_2257_7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1638875515281 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ly_2257_7.vo D:/intelFPGA_lite/ly_2257_7/simulation/modelsim/ simulation " "Generated file ly_2257_7.vo in folder \"D:/intelFPGA_lite/ly_2257_7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1638875515456 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ly_2257_7_8_1200mv_85c_v_slow.sdo D:/intelFPGA_lite/ly_2257_7/simulation/modelsim/ simulation " "Generated file ly_2257_7_8_1200mv_85c_v_slow.sdo in folder \"D:/intelFPGA_lite/ly_2257_7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1638875515527 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ly_2257_7_8_1200mv_0c_v_slow.sdo D:/intelFPGA_lite/ly_2257_7/simulation/modelsim/ simulation " "Generated file ly_2257_7_8_1200mv_0c_v_slow.sdo in folder \"D:/intelFPGA_lite/ly_2257_7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1638875515597 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ly_2257_7_min_1200mv_0c_v_fast.sdo D:/intelFPGA_lite/ly_2257_7/simulation/modelsim/ simulation " "Generated file ly_2257_7_min_1200mv_0c_v_fast.sdo in folder \"D:/intelFPGA_lite/ly_2257_7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1638875515667 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ly_2257_7_v.sdo D:/intelFPGA_lite/ly_2257_7/simulation/modelsim/ simulation " "Generated file ly_2257_7_v.sdo in folder \"D:/intelFPGA_lite/ly_2257_7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1638875515737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638875515804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 07 19:11:55 2021 " "Processing ended: Tue Dec 07 19:11:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638875515804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638875515804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638875515804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1638875515804 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus Prime Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1638875516588 ""}
