// Seed: 3463890896
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout tri1 id_2;
  input wire id_1;
  assign id_2 = id_2;
  assign id_2 = id_1 ? -1 : (id_1);
endmodule
module module_1 #(
    parameter id_11 = 32'd20,
    parameter id_17 = 32'd41,
    parameter id_6  = 32'd93
) (
    input wor id_0,
    input tri0 id_1,
    output wire id_2,
    input tri0 id_3,
    input wand id_4,
    output wor id_5,
    output uwire _id_6,
    input tri id_7,
    output supply1 id_8,
    input tri1 id_9,
    input supply1 id_10,
    input wand _id_11,
    output wor id_12,
    output tri id_13,
    input wand id_14,
    output tri id_15,
    input tri id_16,
    output wand _id_17,
    output tri1 id_18,
    output wor id_19
);
  logic [id_11 : id_6  -  id_17] id_21;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21
  );
  wire [-1 : 1] id_22;
endmodule
