{
  "Top": "cpyData_copro",
  "RtlTop": "cpyData_copro",
  "RtlPrefix": "",
  "RtlSubPrefix": "cpyData_copro_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "strm_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<64>, 1, 1, 1>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "strm_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "memW": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_memWR",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "memW_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "memW_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "width_img": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_Axi_lite",
          "name": "width_img",
          "usage": "data",
          "direction": "in"
        }]
    },
    "rows_count": {
      "index": "3",
      "direction": "out",
      "srcType": "unsigned int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_Axi_lite",
          "name": "rows_count",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_Axi_lite",
          "name": "rows_count_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "cols_count": {
      "index": "4",
      "direction": "out",
      "srcType": "unsigned int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_Axi_lite",
          "name": "cols_count",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_Axi_lite",
          "name": "cols_count_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "maxcol_cnt": {
      "index": "5",
      "direction": "out",
      "srcType": "unsigned int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_Axi_lite",
          "name": "maxcol_cnt",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_Axi_lite",
          "name": "maxcol_cnt_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "statistics": {
      "index": "6",
      "direction": "out",
      "srcType": "unsigned int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_Axi_lite",
          "name": "statistics",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_Axi_lite",
          "name": "statistics_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top cpyData_copro -name cpyData_copro"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "cpyData_copro"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "6",
    "Uncertainty": "1.62",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "11"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 6.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cpyData_copro",
    "Version": "1.0",
    "DisplayName": "Cpydata_copro",
    "Revision": "2113186191",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_cpyData_copro_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/hls_src\/cpyData_copro.cpp"],
    "Vhdl": [
      "impl\/vhdl\/cpyData_copro_Axi_lite_s_axi.vhd",
      "impl\/vhdl\/cpyData_copro_control_s_axi.vhd",
      "impl\/vhdl\/cpyData_copro_mac_muladd_12ns_11ns_11ns_23_4_1.vhd",
      "impl\/vhdl\/cpyData_copro_memWR_m_axi.vhd",
      "impl\/vhdl\/cpyData_copro_regslice_both.vhd",
      "impl\/vhdl\/cpyData_copro.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cpyData_copro_Axi_lite_s_axi.v",
      "impl\/verilog\/cpyData_copro_control_s_axi.v",
      "impl\/verilog\/cpyData_copro_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/cpyData_copro_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/cpyData_copro_mac_muladd_12ns_11ns_11ns_23_4_1.v",
      "impl\/verilog\/cpyData_copro_memWR_m_axi.v",
      "impl\/verilog\/cpyData_copro_regslice_both.v",
      "impl\/verilog\/cpyData_copro.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/cpyData_copro_v1_0\/data\/cpyData_copro.mdd",
      "impl\/misc\/drivers\/cpyData_copro_v1_0\/data\/cpyData_copro.tcl",
      "impl\/misc\/drivers\/cpyData_copro_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/cpyData_copro_v1_0\/src\/xcpydata_copro.c",
      "impl\/misc\/drivers\/cpyData_copro_v1_0\/src\/xcpydata_copro.h",
      "impl\/misc\/drivers\/cpyData_copro_v1_0\/src\/xcpydata_copro_hw.h",
      "impl\/misc\/drivers\/cpyData_copro_v1_0\/src\/xcpydata_copro_linux.c",
      "impl\/misc\/drivers\/cpyData_copro_v1_0\/src\/xcpydata_copro_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/cpyData_copro.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_Axi_lite": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_Axi_lite_",
      "paramPrefix": "C_S_AXI_AXI_LITE_",
      "ports": [
        "s_axi_Axi_lite_ARADDR",
        "s_axi_Axi_lite_ARREADY",
        "s_axi_Axi_lite_ARVALID",
        "s_axi_Axi_lite_AWADDR",
        "s_axi_Axi_lite_AWREADY",
        "s_axi_Axi_lite_AWVALID",
        "s_axi_Axi_lite_BREADY",
        "s_axi_Axi_lite_BRESP",
        "s_axi_Axi_lite_BVALID",
        "s_axi_Axi_lite_RDATA",
        "s_axi_Axi_lite_RREADY",
        "s_axi_Axi_lite_RRESP",
        "s_axi_Axi_lite_RVALID",
        "s_axi_Axi_lite_WDATA",
        "s_axi_Axi_lite_WREADY",
        "s_axi_Axi_lite_WSTRB",
        "s_axi_Axi_lite_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "width_img",
          "access": "W",
          "description": "Data signal of width_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "width_img",
              "access": "W",
              "description": "Bit 31 to 0 of width_img"
            }]
        },
        {
          "offset": "0x18",
          "name": "rows_count",
          "access": "R",
          "description": "Data signal of rows_count",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rows_count",
              "access": "R",
              "description": "Bit 31 to 0 of rows_count"
            }]
        },
        {
          "offset": "0x1c",
          "name": "rows_count_ctrl",
          "access": "R",
          "description": "Control signal of rows_count",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "rows_count_ap_vld",
              "access": "R",
              "description": "Control signal rows_count_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "cols_count",
          "access": "R",
          "description": "Data signal of cols_count",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cols_count",
              "access": "R",
              "description": "Bit 31 to 0 of cols_count"
            }]
        },
        {
          "offset": "0x2c",
          "name": "cols_count_ctrl",
          "access": "R",
          "description": "Control signal of cols_count",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "cols_count_ap_vld",
              "access": "R",
              "description": "Control signal cols_count_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x38",
          "name": "maxcol_cnt",
          "access": "R",
          "description": "Data signal of maxcol_cnt",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "maxcol_cnt",
              "access": "R",
              "description": "Bit 31 to 0 of maxcol_cnt"
            }]
        },
        {
          "offset": "0x3c",
          "name": "maxcol_cnt_ctrl",
          "access": "R",
          "description": "Control signal of maxcol_cnt",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "maxcol_cnt_ap_vld",
              "access": "R",
              "description": "Control signal maxcol_cnt_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x48",
          "name": "statistics",
          "access": "R",
          "description": "Data signal of statistics",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "statistics",
              "access": "R",
              "description": "Bit 31 to 0 of statistics"
            }]
        },
        {
          "offset": "0x4c",
          "name": "statistics_ctrl",
          "access": "R",
          "description": "Control signal of statistics",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "statistics_ap_vld",
              "access": "R",
              "description": "Control signal statistics_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "width_img"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "rows_count"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "cols_count"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "maxcol_cnt"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "72",
          "argName": "statistics"
        }
      ]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_memWR",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "memW_1",
          "access": "W",
          "description": "Data signal of memW",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "memW",
              "access": "W",
              "description": "Bit 31 to 0 of memW"
            }]
        },
        {
          "offset": "0x14",
          "name": "memW_2",
          "access": "W",
          "description": "Data signal of memW",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "memW",
              "access": "W",
              "description": "Bit 63 to 32 of memW"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "memW"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_Axi_lite:s_axi_control:m_axi_memWR:strm_in",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "m_axi_memWR": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_memWR_",
      "paramPrefix": "C_M_AXI_MEMWR_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_memWR_ARADDR",
        "m_axi_memWR_ARBURST",
        "m_axi_memWR_ARCACHE",
        "m_axi_memWR_ARID",
        "m_axi_memWR_ARLEN",
        "m_axi_memWR_ARLOCK",
        "m_axi_memWR_ARPROT",
        "m_axi_memWR_ARQOS",
        "m_axi_memWR_ARREADY",
        "m_axi_memWR_ARREGION",
        "m_axi_memWR_ARSIZE",
        "m_axi_memWR_ARUSER",
        "m_axi_memWR_ARVALID",
        "m_axi_memWR_AWADDR",
        "m_axi_memWR_AWBURST",
        "m_axi_memWR_AWCACHE",
        "m_axi_memWR_AWID",
        "m_axi_memWR_AWLEN",
        "m_axi_memWR_AWLOCK",
        "m_axi_memWR_AWPROT",
        "m_axi_memWR_AWQOS",
        "m_axi_memWR_AWREADY",
        "m_axi_memWR_AWREGION",
        "m_axi_memWR_AWSIZE",
        "m_axi_memWR_AWUSER",
        "m_axi_memWR_AWVALID",
        "m_axi_memWR_BID",
        "m_axi_memWR_BREADY",
        "m_axi_memWR_BRESP",
        "m_axi_memWR_BUSER",
        "m_axi_memWR_BVALID",
        "m_axi_memWR_RDATA",
        "m_axi_memWR_RID",
        "m_axi_memWR_RLAST",
        "m_axi_memWR_RREADY",
        "m_axi_memWR_RRESP",
        "m_axi_memWR_RUSER",
        "m_axi_memWR_RVALID",
        "m_axi_memWR_WDATA",
        "m_axi_memWR_WID",
        "m_axi_memWR_WLAST",
        "m_axi_memWR_WREADY",
        "m_axi_memWR_WSTRB",
        "m_axi_memWR_WUSER",
        "m_axi_memWR_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "memW"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "memW"
        }
      ]
    },
    "strm_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "64",
      "portPrefix": "strm_in_",
      "ports": [
        "strm_in_TDATA",
        "strm_in_TDEST",
        "strm_in_TID",
        "strm_in_TKEEP",
        "strm_in_TLAST",
        "strm_in_TREADY",
        "strm_in_TSTRB",
        "strm_in_TUSER",
        "strm_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "strm_in"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_Axi_lite_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_Axi_lite_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_Axi_lite_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_Axi_lite_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_Axi_lite_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_Axi_lite_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_Axi_lite_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_Axi_lite_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_Axi_lite_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_Axi_lite_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_Axi_lite_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_Axi_lite_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_Axi_lite_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_Axi_lite_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_Axi_lite_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_Axi_lite_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_Axi_lite_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_memWR_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_memWR_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_memWR_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_memWR_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_memWR_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_memWR_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_memWR_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_memWR_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_memWR_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_memWR_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_memWR_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_memWR_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_memWR_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_memWR_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_memWR_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_memWR_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_memWR_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_memWR_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_memWR_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_memWR_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_memWR_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_memWR_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_memWR_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_memWR_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_memWR_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_memWR_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_memWR_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_memWR_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_memWR_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_memWR_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_memWR_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_memWR_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_memWR_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_memWR_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_memWR_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_memWR_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_memWR_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_memWR_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_memWR_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_memWR_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_memWR_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_memWR_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_memWR_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_memWR_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_memWR_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "strm_in_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "strm_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "strm_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "strm_in_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "strm_in_TKEEP": {
      "dir": "in",
      "width": "8"
    },
    "strm_in_TSTRB": {
      "dir": "in",
      "width": "8"
    },
    "strm_in_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "strm_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "strm_in_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "cpyData_copro"},
    "Info": {"cpyData_copro": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"cpyData_copro": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "1",
          "PipelineDepth": "12",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "1.62",
          "Estimate": "4.380"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "2266",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "1762",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-08-30 20:51:06 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
