; Generated by gcc 2.95.2 19991024 (release) for ARM/RISC OS
__r0	RN	0
__a1	RN	0
__a2	RN	1
__a3	RN	2
__a4	RN	3
__v1	RN	4
__v2	RN	5
__v3	RN	6
__v4	RN	7
__v5	RN	8
__v6	RN	9
__sl	RN	10
__fp	RN	11
__ip	RN	12
__sp	RN	13
__lr	RN	14
__pc	RN	15
__f0	FN	0
__f1	FN	1
__f2	FN	2
__f3	FN	3
__f4	FN	4
__f5	FN	5
__f6	FN	6
__f7	FN	7
	AREA |C$$code1|, CODE, READONLY
|gcc2_compiled.|
	AREA |C$$data1|, DATA
	ALIGN
|__g77_icilist_0.0|
	KEEP |__g77_icilist_0.0|
	DCD	0
	DCD	0
	DCD	0
	DCD	0
	DCD	40
	DCD	1
	ALIGN
|__g77_cilist_0.2|
	KEEP |__g77_cilist_0.2|
	DCD	0
	DCD	6
	DCD	0
	DCD	|__g77_format_101.1|
	DCD	0
	ALIGN
|__g77_format_101.1|
	KEEP |__g77_format_101.1|
	DCB &28, &02, &77, &72
	DCB &69, &74, &69, &6e
	DCB &67, &20, &74, &6f
	DCB &20, &61, &02, &2c
	DCB &49, &33, &2c, &02
	DCB &2d, &63, &68, &61
	DCB &72, &61, &63, &74
	DCB &65, &72, &20, &76
	DCB &61, &72, &69, &61
	DCB &62, &6c, &65, &02
	DCB &2c, &2f, &2c, &41
	DCB &2c, &2f, &29
	ALIGN
|__g77_icilist_1.4|
	KEEP |__g77_icilist_1.4|
	DCD	0
	DCD	0
	DCD	0
	DCD	|__g77_format_102.3|
	DCD	20
	DCD	1
	ALIGN
|__g77_format_102.3|
	KEEP |__g77_format_102.3|
	DCB &28, &32, &46, &38
	DCB &2e, &34, &29
	ALIGN
|__g77_cilist_1.5|
	KEEP |__g77_cilist_1.5|
	DCD	0
	DCD	6
	DCD	0
	DCD	|__g77_format_101.1|
	DCD	0
	ALIGN
|__g77_icilist_2.6|
	KEEP |__g77_icilist_2.6|
	DCD	0
	DCD	0
	DCD	0
	DCD	0
	DCD	20
	DCD	1
	ALIGN
|__g77_cilist_2.7|
	KEEP |__g77_cilist_2.7|
	DCD	0
	DCD	6
	DCD	0
	DCD	|__g77_format_101.1|
	DCD	0
	AREA |C$$code2|, CODE, READONLY
	ALIGN
|LC..5|
	DCB &4f, &4b
	ALIGN
	EXPORT	|MAIN__|
|MAIN__|
	; args = 0, pretend = 0, frame = 68, alloca = 0
	; frame_needed = 1, anonymous_args = 0
	; nonlocal_label = 0, nonlocal_goto = 0
	mov	__ip, __sp
	stmfd	__sp!, {__v1, __v2, __v3, __v4, __v5, __v6, __fp, __ip, __lr, __pc}
	sub	__fp, __ip, #4
	cmp	__sp, __sl
	bllt	|__rt_stkovf_split_small|
	sub	__sp, __sp, #68
	ldr	__a1, |L..3|
	add	__v5, __sp, #20
	str	__v5, [__a1, #4]
	ldr	__ip, |L..3|+4	; float
	str	__ip, [__sp, #60]	; float
	ldr	__a3, |L..3|+8	; float
	str	__a3, [__sp, #64]	; float
	adr	__v6, |L..3|+12
	bl	|s_wsli|
	mov	__a1, __v6
	add	__v3, __sp, #60
	mov	__a3, __v3
	mov	__v2, #4
	adr	__v4, |L..3|+16
	mov	__a4, __v2
	mov	__a2, __v4
	bl	|do_lio|
	bl	|e_wsli|
	ldr	__a1, |L..3|+20
	adr	__v1, |L..3|+24
	bl	|s_wsfe|
	mov	__a1, __v1
	adr	__a2, |L..3|+28
	mov	__a3, __v2
	bl	|do_fio|
	mov	__a1, __v1
	mov	__a2, __v5
	mov	__a3, #40
	bl	|do_fio|
	bl	|e_wsfe|
	ldr	__a1, |L..3|+32
	str	__sp, [__a1, #4]
	bl	|s_wsfi|
	mov	__a1, __v4
	mov	__a2, __v3
	mov	__a3, __v2
	bl	|do_fio|
	bl	|e_wsfi|
	ldr	__a1, |L..3|+36
	bl	|s_wsfe|
	mov	__a1, __v1
	adr	__v5, |L..3|+40
	mov	__a3, __v2
	mov	__a2, __v5
	bl	|do_fio|
	mov	__a1, __v1
	mov	__a2, __sp
	mov	__a3, #20
	bl	|do_fio|
	bl	|e_wsfe|
	ldr	__a1, |L..3|+44
	str	__sp, [__a1, #4]
	bl	|s_wsli|
	mov	__a1, __v6
	mov	__a2, __v4
	mov	__a3, __v3
	mov	__a4, __v2
	bl	|do_lio|
	bl	|e_wsli|
	ldr	__a1, |L..3|+48
	bl	|s_wsfe|
	mov	__a1, __v1
	mov	__a2, __v5
	mov	__a3, __v2
	bl	|do_fio|
	mov	__a1, __v1
	mov	__a2, __sp
	mov	__a3, #20
	bl	|do_fio|
	bl	|e_wsfe|
	ldr	__a1, |L..3|+52
	mov	__a2, #2
	bl	|s_stop|
|L..4|
	ALIGN
|L..3|
	DCD	|__g77_icilist_0.0|
	DCD &3eaaaaab	; double 3.33333343267440795898e-1
	DCD &3f2aaaab	; double 6.66666686534881591797e-1
	DCD	4
	DCD	2
	DCD	|__g77_cilist_0.2|
	DCD	1
	DCD	40
	DCD	|__g77_icilist_1.4|
	DCD	|__g77_cilist_1.5|
	DCD	20
	DCD	|__g77_icilist_2.6|
	DCD	|__g77_cilist_2.7|
	DCD	|LC..5|
	ldmea	__fp, {__v1, __v2, __v3, __v4, __v5, __v6, __fp, __sp, __pc}^
	END
