Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Feb 11 20:25:25 2022
| Host         : ubuntu running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_utilization -hierarchical -file reports/ariane.utilization.rpt
| Design       : ariane_xilinx
| Device       : xc7k325tffg900-2
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                                        Instance                                        |                                            Module                                           | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| ariane_xilinx                                                                          |                                                                                       (top) |      68329 |      66817 |    1144 |  368 | 47028 |     49 |      2 |         27 |
|   (ariane_xilinx)                                                                      |                                                                                       (top) |        152 |        152 |       0 |    0 |     5 |      0 |      0 |          0 |
|   i_ariane                                                                             |                                                                                      ariane |      43462 |      43462 |       0 |    0 | 25071 |     36 |      0 |         27 |
|     gen_example_coprocessor.i_cvxif_coprocessor                                        |                                                                   cvxif_example_coprocessor |        491 |        491 |       0 |    0 |  1077 |      0 |      0 |          0 |
|       (gen_example_coprocessor.i_cvxif_coprocessor)                                    |                                                                   cvxif_example_coprocessor |         66 |         66 |       0 |    0 |     1 |      0 |      0 |          0 |
|       counter_i                                                                        |                                                                     counter__parameterized0 |         70 |         70 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_counter                                                                      |                                                               delta_counter__parameterized1 |         70 |         70 |       0 |    0 |     4 |      0 |      0 |          0 |
|       fifo_commit_i                                                                    |                                                                     fifo_v3__parameterized6 |        355 |        355 |       0 |    0 |  1072 |      0 |      0 |          0 |
|     i_cva6                                                                             |                                                                                        cva6 |      42971 |      42971 |       0 |    0 | 23994 |     36 |      0 |         27 |
|       csr_regfile_i                                                                    |                                                                                 csr_regfile |       2284 |       2284 |       0 |    0 |  1772 |      0 |      0 |          0 |
|       ex_stage_i                                                                       |                                                                                    ex_stage |      17288 |      17288 |       0 |    0 |  7719 |      0 |      0 |         27 |
|         (ex_stage_i)                                                                   |                                                                                    ex_stage |          1 |          1 |       0 |    0 |    81 |      0 |      0 |          0 |
|         alu_i                                                                          |                                                                                         alu |         81 |         81 |       0 |    0 |     0 |      0 |      0 |          0 |
|         branch_unit_i                                                                  |                                                                                 branch_unit |        381 |        381 |       0 |    0 |     0 |      0 |      0 |          0 |
|         csr_buffer_i                                                                   |                                                                                  csr_buffer |       1384 |       1384 |       0 |    0 |    13 |      0 |      0 |          0 |
|         fpu_gen.fpu_i                                                                  |                                                                                    fpu_wrap |       8216 |       8216 |       0 |    0 |  2217 |      0 |      0 |         11 |
|           (fpu_gen.fpu_i)                                                              |                                                                                    fpu_wrap |          4 |          4 |       0 |    0 |   214 |      0 |      0 |          0 |
|           fpu_gen.i_fpnew_bulk                                                         |                                                                                   fpnew_top |       8212 |       8212 |       0 |    0 |  2003 |      0 |      0 |         11 |
|             (fpu_gen.i_fpnew_bulk)                                                     |                                                                                   fpnew_top |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|             gen_operation_groups[0].i_opgroup_block                                    |                                                                         fpnew_opgroup_block |       3480 |       3480 |       0 |    0 |   967 |      0 |      0 |         11 |
|               gen_parallel_slices[0].active_format.i_fmt_slice                         |                                                                     fpnew_opgroup_fmt_slice |        991 |        991 |       0 |    0 |   239 |      0 |      0 |          2 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_fma                       |                                                                                   fpnew_fma |        991 |        991 |       0 |    0 |   239 |      0 |      0 |          2 |
|               gen_parallel_slices[1].active_format.i_fmt_slice                         |                                                     fpnew_opgroup_fmt_slice__parameterized0 |       2488 |       2488 |       0 |    0 |   727 |      0 |      0 |          9 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_fma                       |                                                                   fpnew_fma__parameterized0 |       2488 |       2488 |       0 |    0 |   727 |      0 |      0 |          9 |
|               i_arbiter                                                                |                                                             rr_arb_tree__parameterized5_411 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             gen_operation_groups[1].i_opgroup_block                                    |                                                         fpnew_opgroup_block__parameterized0 |       2163 |       2163 |       0 |    0 |   603 |      0 |      0 |          0 |
|               gen_merged_slice.i_multifmt_slice                                        |                                                                fpnew_opgroup_multifmt_slice |       2158 |       2158 |       0 |    0 |   603 |      0 |      0 |          0 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi       |                                                                         fpnew_divsqrt_multi |       2158 |       2158 |       0 |    0 |   603 |      0 |      0 |          0 |
|                   (gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi)   |                                                                         fpnew_divsqrt_multi |         76 |         76 |       0 |    0 |   295 |      0 |      0 |          0 |
|                   i_divsqrt_lei                                                        |                                                                            div_sqrt_top_mvp |       2082 |       2082 |       0 |    0 |   308 |      0 |      0 |          0 |
|                     fpu_norm_U0                                                        |                                                                           norm_div_sqrt_mvp |         59 |         59 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     nrbd_nrsc_U0                                                       |                                                                               nrbd_nrsc_mvp |       1356 |       1356 |       0 |    0 |   166 |      0 |      0 |          0 |
|                       control_U0                                                       |                                                                                 control_mvp |       1356 |       1356 |       0 |    0 |   166 |      0 |      0 |          0 |
|                     preprocess_U0                                                      |                                                                              preprocess_mvp |        671 |        671 |       0 |    0 |   142 |      0 |      0 |          0 |
|               i_arbiter                                                                |                                                             rr_arb_tree__parameterized5_410 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|             gen_operation_groups[2].i_opgroup_block                                    |                                                         fpnew_opgroup_block__parameterized1 |        418 |        418 |       0 |    0 |   220 |      0 |      0 |          0 |
|               gen_parallel_slices[0].active_format.i_fmt_slice                         |                                                     fpnew_opgroup_fmt_slice__parameterized1 |        143 |        143 |       0 |    0 |    78 |      0 |      0 |          0 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_noncomp                   |                                                                               fpnew_noncomp |        143 |        143 |       0 |    0 |    78 |      0 |      0 |          0 |
|               gen_parallel_slices[1].active_format.i_fmt_slice                         |                                                     fpnew_opgroup_fmt_slice__parameterized2 |        275 |        275 |       0 |    0 |   141 |      0 |      0 |          0 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_noncomp                   |                                                               fpnew_noncomp__parameterized0 |        275 |        275 |       0 |    0 |   141 |      0 |      0 |          0 |
|               i_arbiter                                                                |                                                                 rr_arb_tree__parameterized5 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             gen_operation_groups[3].i_opgroup_block                                    |                                                         fpnew_opgroup_block__parameterized2 |       2144 |       2144 |       0 |    0 |   211 |      0 |      0 |          0 |
|               gen_merged_slice.i_multifmt_slice                                        |                                                fpnew_opgroup_multifmt_slice__parameterized0 |       2144 |       2144 |       0 |    0 |   211 |      0 |      0 |          0 |
|                 (gen_merged_slice.i_multifmt_slice)                                    |                                                fpnew_opgroup_multifmt_slice__parameterized0 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi          |                                                                            fpnew_cast_multi |       2138 |       2138 |       0 |    0 |   211 |      0 |      0 |          0 |
|             i_arbiter                                                                  |                                                                 rr_arb_tree__parameterized6 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_cvxif.cvxif_fu_i                                                           |                                                                                    cvxif_fu |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|         i_mult                                                                         |                                                                                        mult |        601 |        601 |       0 |    0 |   323 |      0 |      0 |         16 |
|           (i_mult)                                                                     |                                                                                        mult |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           i_div                                                                        |                                                                                      serdiv |        283 |        283 |       0 |    0 |   209 |      0 |      0 |          0 |
|           i_multiplier                                                                 |                                                                                  multiplier |        318 |        318 |       0 |    0 |   113 |      0 |      0 |         16 |
|         lsu_i                                                                          |                                                                             load_store_unit |       6622 |       6622 |       0 |    0 |  5085 |      0 |      0 |          0 |
|           gen_mmu_sv39.i_cva6_mmu                                                      |                                                                                         mmu |       4308 |       4308 |       0 |    0 |  3385 |      0 |      0 |          0 |
|             (gen_mmu_sv39.i_cva6_mmu)                                                  |                                                                                         mmu |         44 |         44 |       0 |    0 |   184 |      0 |      0 |          0 |
|             i_dtlb                                                                     |                                                                                         tlb |       1096 |       1096 |       0 |    0 |  1519 |      0 |      0 |          0 |
|             i_itlb                                                                     |                                                                                     tlb_407 |       1565 |       1565 |       0 |    0 |  1487 |      0 |      0 |          0 |
|             i_pmp_data                                                                 |                                                                                         pmp |        530 |        530 |       0 |    0 |     0 |      0 |      0 |          0 |
|             i_pmp_if                                                                   |                                                                                     pmp_408 |         86 |         86 |       0 |    0 |     0 |      0 |      0 |          0 |
|             i_ptw                                                                      |                                                                                         ptw |       1035 |       1035 |       0 |    0 |   195 |      0 |      0 |          0 |
|               (i_ptw)                                                                  |                                                                                         ptw |        546 |        546 |       0 |    0 |   195 |      0 |      0 |          0 |
|               i_pmp_ptw                                                                |                                                                                     pmp_409 |        499 |        499 |       0 |    0 |     0 |      0 |      0 |          0 |
|           i_load_unit                                                                  |                                                                                   load_unit |         83 |         83 |       0 |    0 |    22 |      0 |      0 |          0 |
|           i_pipe_reg_load                                                              |                                                                                   shift_reg |        990 |        990 |       0 |    0 |   137 |      0 |      0 |          0 |
|           i_store_unit                                                                 |                                                                                  store_unit |        648 |        648 |       0 |    0 |  1233 |      0 |      0 |          0 |
|             (i_store_unit)                                                             |                                                                                  store_unit |        264 |        264 |       0 |    0 |    83 |      0 |      0 |          0 |
|             i_amo_buffer                                                               |                                                                                  amo_buffer |         40 |         40 |       0 |    0 |   128 |      0 |      0 |          0 |
|               i_amo_fifo                                                               |                                                                     fifo_v3__parameterized9 |         40 |         40 |       0 |    0 |   128 |      0 |      0 |          0 |
|             store_buffer_i                                                             |                                                                                store_buffer |        344 |        344 |       0 |    0 |  1022 |      0 |      0 |          0 |
|           lsu_bypass_i                                                                 |                                                                                  lsu_bypass |        594 |        594 |       0 |    0 |   308 |      0 |      0 |          0 |
|       i_cache_subsystem                                                                |                                                                          wt_cache_subsystem |       7006 |       7006 |       0 |    0 |  2504 |     36 |      0 |          0 |
|         i_adapter                                                                      |                                                                              wt_axi_adapter |       2148 |       2148 |       0 |    0 |   716 |      0 |      0 |          0 |
|           (i_adapter)                                                                  |                                                                              wt_axi_adapter |       1220 |       1220 |       0 |    0 |   277 |      0 |      0 |          0 |
|           i_axi_shim                                                                   |                                                                                    axi_shim |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           i_b_fifo                                                                     |                                                                    fifo_v3__parameterized13 |         23 |         23 |       0 |    0 |    15 |      0 |      0 |          0 |
|           i_dcache_data_fifo                                                           |                                                                    fifo_v3__parameterized12 |        459 |        459 |       0 |    0 |   266 |      0 |      0 |          0 |
|           i_icache_data_fifo                                                           |                                                                    fifo_v3__parameterized11 |        369 |        369 |       0 |    0 |   119 |      0 |      0 |          0 |
|           i_rd_dcache_id                                                               |                                                                fifo_v3__parameterized10_404 |         15 |         15 |       0 |    0 |    15 |      0 |      0 |          0 |
|           i_rd_icache_id                                                               |                                                                fifo_v3__parameterized10_405 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|           i_rr_arb_tree                                                                |                                                                rr_arb_tree__parameterized11 |         36 |         36 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_wr_dcache_id                                                               |                                                                fifo_v3__parameterized10_406 |         17 |         17 |       0 |    0 |    15 |      0 |      0 |          0 |
|         i_cva6_icache                                                                  |                                                                                 cva6_icache |        427 |        427 |       0 |    0 |   132 |     12 |      0 |          0 |
|           (i_cva6_icache)                                                              |                                                                                 cva6_icache |        106 |        106 |       0 |    0 |   128 |      0 |      0 |          0 |
|           gen_sram[0].data_sram                                                        |                                                                        sram__parameterized0 |         54 |         54 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[0].gen_mem.i_ram                                                   |                                                                         SyncSpRamBeNx64_402 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_cut[1].gen_mem.i_ram                                                   |                                                                         SyncSpRamBeNx64_403 |         54 |         54 |       0 |    0 |     0 |      1 |      0 |          0 |
|           gen_sram[0].tag_sram                                                         |                                                                                    sram_385 |         58 |         58 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_cut[0].gen_mem.i_ram                                                   |                                                                         SyncSpRamBeNx64_401 |         58 |         58 |       0 |    0 |     0 |      1 |      0 |          0 |
|           gen_sram[1].data_sram                                                        |                                                                    sram__parameterized0_386 |         34 |         34 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[0].gen_mem.i_ram                                                   |                                                                         SyncSpRamBeNx64_399 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_cut[1].gen_mem.i_ram                                                   |                                                                         SyncSpRamBeNx64_400 |         34 |         34 |       0 |    0 |     0 |      1 |      0 |          0 |
|           gen_sram[1].tag_sram                                                         |                                                                                    sram_387 |         28 |         28 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_cut[0].gen_mem.i_ram                                                   |                                                                         SyncSpRamBeNx64_398 |         28 |         28 |       0 |    0 |     0 |      1 |      0 |          0 |
|           gen_sram[2].data_sram                                                        |                                                                    sram__parameterized0_388 |         34 |         34 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[0].gen_mem.i_ram                                                   |                                                                         SyncSpRamBeNx64_396 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_cut[1].gen_mem.i_ram                                                   |                                                                         SyncSpRamBeNx64_397 |         34 |         34 |       0 |    0 |     0 |      1 |      0 |          0 |
|           gen_sram[2].tag_sram                                                         |                                                                                    sram_389 |         17 |         17 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_cut[0].gen_mem.i_ram                                                   |                                                                         SyncSpRamBeNx64_395 |         17 |         17 |       0 |    0 |     0 |      1 |      0 |          0 |
|           gen_sram[3].data_sram                                                        |                                                                    sram__parameterized0_390 |         38 |         38 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[0].gen_mem.i_ram                                                   |                                                                         SyncSpRamBeNx64_393 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_cut[1].gen_mem.i_ram                                                   |                                                                         SyncSpRamBeNx64_394 |         38 |         38 |       0 |    0 |     0 |      1 |      0 |          0 |
|           gen_sram[3].tag_sram                                                         |                                                                                    sram_391 |         53 |         53 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_cut[0].gen_mem.i_ram                                                   |                                                                         SyncSpRamBeNx64_392 |         53 |         53 |       0 |    0 |     0 |      1 |      0 |          0 |
|           i_lfsr                                                                       |                                                                                        lfsr |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_wt_dcache                                                                    |                                                                                   wt_dcache |       4431 |       4431 |       0 |    0 |  1656 |     24 |      0 |          0 |
|           gen_rd_ports[0].i_wt_dcache_ctrl                                             |                                                                              wt_dcache_ctrl |        120 |        120 |       0 |    0 |    67 |      0 |      0 |          0 |
|           gen_rd_ports[1].i_wt_dcache_ctrl                                             |                                                                          wt_dcache_ctrl_353 |        154 |        154 |       0 |    0 |    71 |      0 |      0 |          0 |
|           i_wt_dcache_mem                                                              |                                                                               wt_dcache_mem |        545 |        545 |       0 |    0 |    17 |     24 |      0 |          0 |
|             (i_wt_dcache_mem)                                                          |                                                                               wt_dcache_mem |         32 |         32 |       0 |    0 |    15 |      0 |      0 |          0 |
|             gen_data_banks[0].i_data_sram                                              |                                                                        sram__parameterized1 |          0 |          0 |       0 |    0 |     0 |      8 |      0 |          0 |
|               gen_cut[0].gen_mem.i_ram                                                 |                                                                         SyncSpRamBeNx64_377 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[1].gen_mem.i_ram                                                 |                                                                         SyncSpRamBeNx64_378 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[2].gen_mem.i_ram                                                 |                                                                         SyncSpRamBeNx64_379 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[3].gen_mem.i_ram                                                 |                                                                         SyncSpRamBeNx64_380 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[4].gen_mem.i_ram                                                 |                                                                         SyncSpRamBeNx64_381 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[5].gen_mem.i_ram                                                 |                                                                         SyncSpRamBeNx64_382 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[6].gen_mem.i_ram                                                 |                                                                         SyncSpRamBeNx64_383 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[7].gen_mem.i_ram                                                 |                                                                         SyncSpRamBeNx64_384 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_data_banks[1].i_data_sram                                              |                                                                    sram__parameterized1_354 |        384 |        384 |       0 |    0 |     0 |      8 |      0 |          0 |
|               gen_cut[0].gen_mem.i_ram                                                 |                                                                         SyncSpRamBeNx64_369 |         32 |         32 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[1].gen_mem.i_ram                                                 |                                                                         SyncSpRamBeNx64_370 |         32 |         32 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[2].gen_mem.i_ram                                                 |                                                                         SyncSpRamBeNx64_371 |         32 |         32 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[3].gen_mem.i_ram                                                 |                                                                         SyncSpRamBeNx64_372 |         96 |         96 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[4].gen_mem.i_ram                                                 |                                                                         SyncSpRamBeNx64_373 |         32 |         32 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[5].gen_mem.i_ram                                                 |                                                                         SyncSpRamBeNx64_374 |         32 |         32 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[6].gen_mem.i_ram                                                 |                                                                         SyncSpRamBeNx64_375 |         32 |         32 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[7].gen_mem.i_ram                                                 |                                                                         SyncSpRamBeNx64_376 |         96 |         96 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_tag_srams[0].i_tag_sram                                                |                                                                                        sram |         17 |         17 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].gen_mem.i_ram                                                 |                                                                         SyncSpRamBeNx64_368 |         17 |         17 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_tag_srams[1].i_tag_sram                                                |                                                                                    sram_355 |         17 |         17 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].gen_mem.i_ram                                                 |                                                                         SyncSpRamBeNx64_367 |         17 |         17 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_tag_srams[2].i_tag_sram                                                |                                                                                    sram_356 |         16 |         16 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].gen_mem.i_ram                                                 |                                                                         SyncSpRamBeNx64_366 |         16 |         16 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_tag_srams[3].i_tag_sram                                                |                                                                                    sram_357 |         16 |         16 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].gen_mem.i_ram                                                 |                                                                         SyncSpRamBeNx64_365 |         16 |         16 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_tag_srams[4].i_tag_sram                                                |                                                                                    sram_358 |         16 |         16 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].gen_mem.i_ram                                                 |                                                                         SyncSpRamBeNx64_364 |         16 |         16 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_tag_srams[5].i_tag_sram                                                |                                                                                    sram_359 |         15 |         15 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].gen_mem.i_ram                                                 |                                                                         SyncSpRamBeNx64_363 |         15 |         15 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_tag_srams[6].i_tag_sram                                                |                                                                                    sram_360 |         15 |         15 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].gen_mem.i_ram                                                 |                                                                         SyncSpRamBeNx64_362 |         15 |         15 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_tag_srams[7].i_tag_sram                                                |                                                                                    sram_361 |         15 |         15 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].gen_mem.i_ram                                                 |                                                                             SyncSpRamBeNx64 |         15 |         15 |       0 |    0 |     0 |      1 |      0 |          0 |
|             i_rr_arb_tree                                                              |                                                                rr_arb_tree__parameterized10 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           i_wt_dcache_missunit                                                         |                                                                          wt_dcache_missunit |        581 |        581 |       0 |    0 |   139 |      0 |      0 |          0 |
|             (i_wt_dcache_missunit)                                                     |                                                                          wt_dcache_missunit |        510 |        510 |       0 |    0 |    83 |      0 |      0 |          0 |
|             i_exp_backoff                                                              |                                                                                 exp_backoff |         56 |         56 |       0 |    0 |    48 |      0 |      0 |          0 |
|             i_lfsr_inv                                                                 |                                                                        lfsr__parameterized0 |         15 |         15 |       0 |    0 |     8 |      0 |      0 |          0 |
|           i_wt_dcache_wbuffer                                                          |                                                                           wt_dcache_wbuffer |       3031 |       3031 |       0 |    0 |  1362 |      0 |      0 |          0 |
|             (i_wt_dcache_wbuffer)                                                      |                                                                           wt_dcache_wbuffer |       1319 |       1319 |       0 |    0 |  1325 |      0 |      0 |          0 |
|             i_clean_rr                                                                 |                                                                 rr_arb_tree__parameterized9 |        175 |        175 |       0 |    0 |     3 |      0 |      0 |          0 |
|             i_dirty_rr                                                                 |                                                                 rr_arb_tree__parameterized8 |        889 |        889 |       0 |    0 |    12 |      0 |      0 |          0 |
|             i_rtrn_id_fifo                                                             |                                                                    fifo_v3__parameterized10 |        638 |        638 |       0 |    0 |    15 |      0 |      0 |          0 |
|             i_tx_id_rr                                                                 |                                                                 rr_arb_tree__parameterized7 |         14 |         14 |       0 |    0 |     7 |      0 |      0 |          0 |
|       i_frontend                                                                       |                                                                                    frontend |       2926 |       2926 |       0 |    0 |  4075 |      0 |      0 |          0 |
|         (i_frontend)                                                                   |                                                                                    frontend |          8 |          8 |       0 |    0 |   245 |      0 |      0 |          0 |
|         i_bht                                                                          |                                                                                         bht |        172 |        172 |       0 |    0 |   384 |      0 |      0 |          0 |
|         i_btb                                                                          |                                                                                         btb |        583 |        583 |       0 |    0 |  2080 |      0 |      0 |          0 |
|         i_instr_queue                                                                  |                                                                                 instr_queue |       1044 |       1044 |       0 |    0 |  1153 |      0 |      0 |          0 |
|           (i_instr_queue)                                                              |                                                                                 instr_queue |          5 |          5 |       0 |    0 |    68 |      0 |      0 |          0 |
|           gen_instr_fifo[0].i_fifo_instr_data                                          |                                                                     fifo_v3__parameterized7 |        793 |        793 |       0 |    0 |   411 |      0 |      0 |          0 |
|           gen_instr_fifo[1].i_fifo_instr_data                                          |                                                                 fifo_v3__parameterized7_352 |        163 |        163 |       0 |    0 |   411 |      0 |      0 |          0 |
|           i_fifo_address                                                               |                                                                     fifo_v3__parameterized8 |         83 |         83 |       0 |    0 |   263 |      0 |      0 |          0 |
|         i_instr_realign                                                                |                                                                               instr_realign |       1086 |       1086 |       0 |    0 |    83 |      0 |      0 |          0 |
|         i_ras                                                                          |                                                                                         ras |         33 |         33 |       0 |    0 |   130 |      0 |      0 |          0 |
|       i_perf_counters                                                                  |                                                                               perf_counters |        350 |        350 |       0 |    0 |   896 |      0 |      0 |          0 |
|       id_stage_i                                                                       |                                                                                    id_stage |        362 |        362 |       0 |    0 |   286 |      0 |      0 |          0 |
|       issue_stage_i                                                                    |                                                                                 issue_stage |      13597 |      13597 |       0 |    0 |  6742 |      0 |      0 |          0 |
|         i_issue_read_operands                                                          |                                                                         issue_read_operands |       6463 |       6463 |       0 |    0 |  4426 |      0 |      0 |          0 |
|           (i_issue_read_operands)                                                      |                                                                         issue_read_operands |       3602 |       3602 |       0 |    0 |   394 |      0 |      0 |          0 |
|           float_regfile_gen.i_ariane_fp_regfile                                        |                                                                              ariane_regfile |       1724 |       1724 |       0 |    0 |  2048 |      0 |      0 |          0 |
|           i_ariane_regfile                                                             |                                                              ariane_regfile__parameterized0 |       1137 |       1137 |       0 |    0 |  1984 |      0 |      0 |          0 |
|         i_scoreboard                                                                   |                                                                                  scoreboard |       7134 |       7134 |       0 |    0 |  2316 |      0 |      0 |          0 |
|           (i_scoreboard)                                                               |                                                                                  scoreboard |       6126 |       6126 |       0 |    0 |  2316 |      0 |      0 |          0 |
|           gen_sel_clobbers[0].i_sel_fpr_clobbers                                       |                                                                 rr_arb_tree__parameterized3 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[10].i_sel_fpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_290 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[10].i_sel_gpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_291 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[11].i_sel_fpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_292 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[11].i_sel_gpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_293 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[12].i_sel_fpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_294 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[12].i_sel_gpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_295 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[13].i_sel_fpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_296 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[13].i_sel_gpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_297 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[14].i_sel_fpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_298 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[14].i_sel_gpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_299 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[15].i_sel_fpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_300 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[15].i_sel_gpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_301 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[16].i_sel_fpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_302 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[16].i_sel_gpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_303 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[17].i_sel_fpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_304 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[17].i_sel_gpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_305 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[18].i_sel_fpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_306 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[18].i_sel_gpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_307 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[19].i_sel_fpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_308 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[19].i_sel_gpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_309 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[1].i_sel_fpr_clobbers                                       |                                                             rr_arb_tree__parameterized3_310 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[1].i_sel_gpr_clobbers                                       |                                                             rr_arb_tree__parameterized3_311 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[20].i_sel_fpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_312 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[20].i_sel_gpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_313 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[21].i_sel_fpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_314 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[21].i_sel_gpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_315 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[22].i_sel_fpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_316 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[22].i_sel_gpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_317 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[23].i_sel_fpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_318 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[23].i_sel_gpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_319 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[24].i_sel_fpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_320 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[24].i_sel_gpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_321 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[25].i_sel_fpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_322 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[25].i_sel_gpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_323 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[26].i_sel_fpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_324 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[26].i_sel_gpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_325 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[27].i_sel_fpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_326 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[27].i_sel_gpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_327 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[28].i_sel_fpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_328 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[28].i_sel_gpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_329 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[29].i_sel_fpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_330 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[29].i_sel_gpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_331 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[2].i_sel_fpr_clobbers                                       |                                                             rr_arb_tree__parameterized3_332 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[2].i_sel_gpr_clobbers                                       |                                                             rr_arb_tree__parameterized3_333 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[30].i_sel_fpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_334 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[30].i_sel_gpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_335 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[31].i_sel_fpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_336 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[31].i_sel_gpr_clobbers                                      |                                                             rr_arb_tree__parameterized3_337 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[3].i_sel_fpr_clobbers                                       |                                                             rr_arb_tree__parameterized3_338 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[3].i_sel_gpr_clobbers                                       |                                                             rr_arb_tree__parameterized3_339 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[4].i_sel_fpr_clobbers                                       |                                                             rr_arb_tree__parameterized3_340 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[4].i_sel_gpr_clobbers                                       |                                                             rr_arb_tree__parameterized3_341 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[5].i_sel_fpr_clobbers                                       |                                                             rr_arb_tree__parameterized3_342 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[5].i_sel_gpr_clobbers                                       |                                                             rr_arb_tree__parameterized3_343 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[6].i_sel_fpr_clobbers                                       |                                                             rr_arb_tree__parameterized3_344 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[6].i_sel_gpr_clobbers                                       |                                                             rr_arb_tree__parameterized3_345 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[7].i_sel_fpr_clobbers                                       |                                                             rr_arb_tree__parameterized3_346 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[7].i_sel_gpr_clobbers                                       |                                                             rr_arb_tree__parameterized3_347 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[8].i_sel_fpr_clobbers                                       |                                                             rr_arb_tree__parameterized3_348 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[8].i_sel_gpr_clobbers                                       |                                                             rr_arb_tree__parameterized3_349 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[9].i_sel_fpr_clobbers                                       |                                                             rr_arb_tree__parameterized3_350 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[9].i_sel_gpr_clobbers                                       |                                                             rr_arb_tree__parameterized3_351 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|   i_ariane_peripherals                                                                 |                                                                          ariane_peripherals |       4643 |       4540 |      96 |    7 |  5308 |     10 |      2 |          0 |
|     (i_ariane_peripherals)                                                             |                                                                          ariane_peripherals |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|     gen_ethernet.eth_rgmii                                                             |                                                                                 framing_top |        611 |        596 |       8 |    7 |   434 |     10 |      0 |          0 |
|       (gen_ethernet.eth_rgmii)                                                         |                                                                                 framing_top |        124 |        116 |       8 |    0 |   178 |      0 |      0 |          0 |
|       RAMB16_inst_rx                                                                   |                                                                              dualmem_widen8 |         64 |         64 |       0 |    0 |     2 |      8 |      0 |          0 |
|       RAMB16_inst_tx                                                                   |                                                                               dualmem_widen |         71 |         71 |       0 |    0 |     0 |      2 |      0 |          0 |
|       rgmii_soc1                                                                       |                                                                                   rgmii_soc |        352 |        345 |       0 |    7 |   254 |      0 |      0 |          0 |
|         (rgmii_soc1)                                                                   |                                                                                   rgmii_soc |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|         core_inst                                                                      |                                                                                  rgmii_core |        352 |        345 |       0 |    7 |   254 |      0 |      0 |          0 |
|           eth_mac_inst                                                                 |                                                                       eth_mac_1g_rgmii_fifo |        352 |        345 |       0 |    7 |   254 |      0 |      0 |          0 |
|             eth_mac_1g_rgmii_inst                                                      |                                                                            eth_mac_1g_rgmii |        352 |        345 |       0 |    7 |   254 |      0 |      0 |          0 |
|               (eth_mac_1g_rgmii_inst)                                                  |                                                                            eth_mac_1g_rgmii |         15 |         13 |       0 |    2 |    19 |      0 |      0 |          0 |
|               eth_mac_1g_inst                                                          |                                                                                  eth_mac_1g |        313 |        308 |       0 |    5 |   218 |      0 |      0 |          0 |
|                 axis_gmii_rx_inst                                                      |                                                                                axis_gmii_rx |        178 |        173 |       0 |    5 |   103 |      0 |      0 |          0 |
|                 axis_gmii_tx_inst                                                      |                                                                                axis_gmii_tx |        135 |        135 |       0 |    0 |   115 |      0 |      0 |          0 |
|               rgmii_phy_if_inst                                                        |                                                                                rgmii_phy_if |         24 |         24 |       0 |    0 |    17 |      0 |      0 |          0 |
|                 (rgmii_phy_if_inst)                                                    |                                                                                rgmii_phy_if |         17 |         17 |       0 |    0 |    17 |      0 |      0 |          0 |
|                 clk_oddr_inst                                                          |                                                                                        oddr |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 data_oddr_inst                                                         |                                                                        oddr__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 rx_ssio_ddr_inst                                                       |                                                                                 ssio_ddr_in |          7 |          7 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   (rx_ssio_ddr_inst)                                                   |                                                                                 ssio_ddr_in |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   data_iddr_inst                                                       |                                                                                        iddr |          7 |          7 |       0 |    0 |     0 |      0 |      0 |          0 |
|     gen_ethernet.i_axi2rom                                                             |                                                                     axi2mem__parameterized1 |         97 |         97 |       0 |    0 |    42 |      0 |      0 |          0 |
|     gen_gpio.i_xlnx_axi_dwidth_converter_gpio                                          |                                                                   xlnx_axi_dwidth_converter |        412 |        368 |      44 |    0 |   427 |      0 |      0 |          0 |
|       inst                                                                             |                                  xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_25_top |        412 |        368 |      44 |    0 |   427 |      0 |      0 |          0 |
|         gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                          |                        xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_25_axi_downsizer |        412 |        368 |      44 |    0 |   427 |      0 |      0 |          0 |
|           USE_READ.read_addr_inst                                                      |          xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_25_a_downsizer__parameterized0 |        151 |        133 |      18 |    0 |   148 |      0 |      0 |          0 |
|             (USE_READ.read_addr_inst)                                                  |          xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_25_a_downsizer__parameterized0 |         50 |         50 |       0 |    0 |    60 |      0 |      0 |          0 |
|             cmd_queue                                                                  |                   xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_24_axic_fifo__parameterized0 |        101 |         83 |      18 |    0 |    88 |      0 |      0 |          0 |
|               inst                                                                     |                    xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_24_fifo_gen__parameterized0 |        101 |         83 |      18 |    0 |    88 |      0 |      0 |          0 |
|                 (inst)                                                                 |                    xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_24_fifo_gen__parameterized0 |         51 |         51 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 fifo_gen_inst                                                          |                            xlnx_axi_dwidth_converter_fifo_generator_v13_2_6__parameterized0 |         50 |         32 |      18 |    0 |    88 |      0 |      0 |          0 |
|                   inst_fifo_gen                                                        |                      xlnx_axi_dwidth_converter_fifo_generator_v13_2_6_synth__parameterized0 |         50 |         32 |      18 |    0 |    88 |      0 |      0 |          0 |
|                     gconvfifo.rf                                                       |                                xlnx_axi_dwidth_converter_fifo_generator_top__parameterized0 |         50 |         32 |      18 |    0 |    88 |      0 |      0 |          0 |
|                       grf.rf                                                           |                            xlnx_axi_dwidth_converter_fifo_generator_ramfifo__parameterized0 |         50 |         32 |      18 |    0 |    88 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                       |                                                        xlnx_axi_dwidth_converter_rd_logic_7 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |          0 |
|                           gr1.gr1_int.rfwft                                            |                                                        xlnx_axi_dwidth_converter_rd_fwft_13 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                           grss.rsts                                                    |                                             xlnx_axi_dwidth_converter_rd_status_flags_ss_14 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           rpntr                                                        |                                                    xlnx_axi_dwidth_converter_rd_bin_cntr_15 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                       |                                                        xlnx_axi_dwidth_converter_wr_logic_8 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |          0 |
|                           gwss.wsts                                                    |                                             xlnx_axi_dwidth_converter_wr_status_flags_ss_11 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           wpntr                                                        |                                                    xlnx_axi_dwidth_converter_wr_bin_cntr_12 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.mem                                          |                                          xlnx_axi_dwidth_converter_memory__parameterized0_9 |         18 |          0 |      18 |    0 |    52 |      0 |      0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                      |                                          xlnx_axi_dwidth_converter_memory__parameterized0_9 |          0 |          0 |       0 |    0 |    26 |      0 |      0 |          0 |
|                           gdm.dm_gen.dm                                                |                                           xlnx_axi_dwidth_converter_dmem__parameterized0_10 |         18 |          0 |      18 |    0 |    26 |      0 |      0 |          0 |
|                         rstblk                                                         |                                                 xlnx_axi_dwidth_converter_reset_blk_ramfifo |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           (rstblk)                                                     |                                                 xlnx_axi_dwidth_converter_reset_blk_ramfifo |          8 |          8 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst          |                                                 xlnx_axi_dwidth_converter_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           USE_READ.read_data_inst                                                      |                          xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_25_r_downsizer |         36 |         36 |       0 |    0 |    64 |      0 |      0 |          0 |
|           USE_WRITE.USE_SPLIT.write_resp_inst                                          |                          xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_25_b_downsizer |         17 |         17 |       0 |    0 |    11 |      0 |      0 |          0 |
|           USE_WRITE.write_addr_inst                                                    |                          xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_25_a_downsizer |        186 |        160 |      26 |    0 |   192 |      0 |      0 |          0 |
|             (USE_WRITE.write_addr_inst)                                                |                          xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_25_a_downsizer |         48 |         48 |       0 |    0 |    60 |      0 |      0 |          0 |
|             USE_B_CHANNEL.cmd_b_queue                                                  |                                   xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_24_axic_fifo |         50 |         42 |       8 |    0 |    46 |      0 |      0 |          0 |
|               inst                                                                     |                                    xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_24_fifo_gen |         50 |         42 |       8 |    0 |    46 |      0 |      0 |          0 |
|                 (inst)                                                                 |                                    xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_24_fifo_gen |         10 |         10 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 fifo_gen_inst                                                          |                                            xlnx_axi_dwidth_converter_fifo_generator_v13_2_6 |         40 |         32 |       8 |    0 |    46 |      0 |      0 |          0 |
|                   inst_fifo_gen                                                        |                                      xlnx_axi_dwidth_converter_fifo_generator_v13_2_6_synth |         40 |         32 |       8 |    0 |    46 |      0 |      0 |          0 |
|                     gconvfifo.rf                                                       |                                                xlnx_axi_dwidth_converter_fifo_generator_top |         40 |         32 |       8 |    0 |    46 |      0 |      0 |          0 |
|                       grf.rf                                                           |                                            xlnx_axi_dwidth_converter_fifo_generator_ramfifo |         40 |         32 |       8 |    0 |    46 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                       |                                                        xlnx_axi_dwidth_converter_rd_logic_0 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |          0 |
|                           gr1.gr1_int.rfwft                                            |                                                         xlnx_axi_dwidth_converter_rd_fwft_4 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                           grss.rsts                                                    |                                              xlnx_axi_dwidth_converter_rd_status_flags_ss_5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           rpntr                                                        |                                                     xlnx_axi_dwidth_converter_rd_bin_cntr_6 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                       |                                                        xlnx_axi_dwidth_converter_wr_logic_1 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |          0 |
|                           gwss.wsts                                                    |                                              xlnx_axi_dwidth_converter_wr_status_flags_ss_2 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           wpntr                                                        |                                                     xlnx_axi_dwidth_converter_wr_bin_cntr_3 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.mem                                          |                                                            xlnx_axi_dwidth_converter_memory |          8 |          0 |       8 |    0 |    10 |      0 |      0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                      |                                                            xlnx_axi_dwidth_converter_memory |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                           gdm.dm_gen.dm                                                |                                                              xlnx_axi_dwidth_converter_dmem |          8 |          0 |       8 |    0 |     5 |      0 |      0 |          0 |
|                         rstblk                                                         |                                      xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__1 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           (rstblk)                                                     |                                      xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__1 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst          |                                              xlnx_axi_dwidth_converter_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             cmd_queue                                                                  |        xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_24_axic_fifo__parameterized0__xdcDup__1 |         89 |         71 |      18 |    0 |    86 |      0 |      0 |          0 |
|               inst                                                                     |         xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_24_fifo_gen__parameterized0__xdcDup__1 |         89 |         71 |      18 |    0 |    86 |      0 |      0 |          0 |
|                 (inst)                                                                 |         xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_24_fifo_gen__parameterized0__xdcDup__1 |         39 |         39 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 fifo_gen_inst                                                          |                 xlnx_axi_dwidth_converter_fifo_generator_v13_2_6__parameterized0__xdcDup__1 |         50 |         32 |      18 |    0 |    86 |      0 |      0 |          0 |
|                   inst_fifo_gen                                                        |           xlnx_axi_dwidth_converter_fifo_generator_v13_2_6_synth__parameterized0__xdcDup__1 |         50 |         32 |      18 |    0 |    86 |      0 |      0 |          0 |
|                     gconvfifo.rf                                                       |                     xlnx_axi_dwidth_converter_fifo_generator_top__parameterized0__xdcDup__1 |         50 |         32 |      18 |    0 |    86 |      0 |      0 |          0 |
|                       grf.rf                                                           |                 xlnx_axi_dwidth_converter_fifo_generator_ramfifo__parameterized0__xdcDup__1 |         50 |         32 |      18 |    0 |    86 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                       |                                                          xlnx_axi_dwidth_converter_rd_logic |         10 |         10 |       0 |    0 |    20 |      0 |      0 |          0 |
|                           gr1.gr1_int.rfwft                                            |                                                           xlnx_axi_dwidth_converter_rd_fwft |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                           grss.rsts                                                    |                                                xlnx_axi_dwidth_converter_rd_status_flags_ss |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           rpntr                                                        |                                                       xlnx_axi_dwidth_converter_rd_bin_cntr |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                       |                                                          xlnx_axi_dwidth_converter_wr_logic |         14 |         14 |       0 |    0 |    12 |      0 |      0 |          0 |
|                           gwss.wsts                                                    |                                                xlnx_axi_dwidth_converter_wr_status_flags_ss |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           wpntr                                                        |                                                       xlnx_axi_dwidth_converter_wr_bin_cntr |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.mem                                          |                                            xlnx_axi_dwidth_converter_memory__parameterized0 |         18 |          0 |      18 |    0 |    50 |      0 |      0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                      |                                            xlnx_axi_dwidth_converter_memory__parameterized0 |          0 |          0 |       0 |    0 |    25 |      0 |      0 |          0 |
|                           gdm.dm_gen.dm                                                |                                              xlnx_axi_dwidth_converter_dmem__parameterized0 |         18 |          0 |      18 |    0 |    25 |      0 |      0 |          0 |
|                         rstblk                                                         |                                      xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__2 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           (rstblk)                                                     |                                      xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__2 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst          |                                              xlnx_axi_dwidth_converter_xpm_cdc_async_rst__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           USE_WRITE.write_data_inst                                                    |                          xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_25_w_downsizer |         22 |         22 |       0 |    0 |    12 |      0 |      0 |          0 |
|     gen_gpio.i_xlnx_axi_gpio                                                           |                                                                               xlnx_axi_gpio |         73 |         73 |       0 |    0 |   184 |      0 |      0 |          0 |
|       U0                                                                               |                                                                      xlnx_axi_gpio_axi_gpio |         73 |         73 |       0 |    0 |   184 |      0 |      0 |          0 |
|         (U0)                                                                           |                                                                      xlnx_axi_gpio_axi_gpio |          0 |          0 |       0 |    0 |    11 |      0 |      0 |          0 |
|         AXI_LITE_IPIF_I                                                                |                                                                 xlnx_axi_gpio_axi_lite_ipif |         53 |         53 |       0 |    0 |    35 |      0 |      0 |          0 |
|           I_SLAVE_ATTACHMENT                                                           |                                                              xlnx_axi_gpio_slave_attachment |         53 |         53 |       0 |    0 |    35 |      0 |      0 |          0 |
|             (I_SLAVE_ATTACHMENT)                                                       |                                                              xlnx_axi_gpio_slave_attachment |         28 |         28 |       0 |    0 |    29 |      0 |      0 |          0 |
|             I_DECODER                                                                  |                                                               xlnx_axi_gpio_address_decoder |         25 |         25 |       0 |    0 |     6 |      0 |      0 |          0 |
|         gpio_core_1                                                                    |                                                                     xlnx_axi_gpio_GPIO_Core |         20 |         20 |       0 |    0 |   138 |      0 |      0 |          0 |
|           (gpio_core_1)                                                                |                                                                     xlnx_axi_gpio_GPIO_Core |         20 |         20 |       0 |    0 |    74 |      0 |      0 |          0 |
|           Dual.INPUT_DOUBLE_REGS4                                                      |                                                                      xlnx_axi_gpio_cdc_sync |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|           Dual.INPUT_DOUBLE_REGS5                                                      |                                                                    xlnx_axi_gpio_cdc_sync_0 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|     gen_spi.i_xlnx_axi_dwidth_converter_spi                                            |                                                            xlnx_axi_dwidth_converter_HD1063 |        419 |        375 |      44 |    0 |   411 |      0 |      0 |          0 |
|       inst                                                                             |                           xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_25_top_HD1064 |        419 |        375 |      44 |    0 |   411 |      0 |      0 |          0 |
|         gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                          |                 xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_25_axi_downsizer_HD1065 |        419 |        375 |      44 |    0 |   411 |      0 |      0 |          0 |
|           USE_READ.read_addr_inst                                                      |   xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_25_a_downsizer__parameterized0_HD1066 |        157 |        139 |      18 |    0 |   155 |      0 |      0 |          0 |
|             (USE_READ.read_addr_inst)                                                  |   xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_25_a_downsizer__parameterized0_HD1066 |         56 |         56 |       0 |    0 |    67 |      0 |      0 |          0 |
|             cmd_queue                                                                  |            xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_24_axic_fifo__parameterized0_HD1067 |        102 |         84 |      18 |    0 |    88 |      0 |      0 |          0 |
|               inst                                                                     |             xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_24_fifo_gen__parameterized0_HD1068 |        102 |         84 |      18 |    0 |    88 |      0 |      0 |          0 |
|                 (inst)                                                                 |             xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_24_fifo_gen__parameterized0_HD1068 |         52 |         52 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 fifo_gen_inst                                                          |                     xlnx_axi_dwidth_converter_fifo_generator_v13_2_6__parameterized0_HD1069 |         50 |         32 |      18 |    0 |    88 |      0 |      0 |          0 |
|                   inst_fifo_gen                                                        |               xlnx_axi_dwidth_converter_fifo_generator_v13_2_6_synth__parameterized0_HD1070 |         50 |         32 |      18 |    0 |    88 |      0 |      0 |          0 |
|                     gconvfifo.rf                                                       |                         xlnx_axi_dwidth_converter_fifo_generator_top__parameterized0_HD1071 |         50 |         32 |      18 |    0 |    88 |      0 |      0 |          0 |
|                       grf.rf                                                           |                     xlnx_axi_dwidth_converter_fifo_generator_ramfifo__parameterized0_HD1072 |         50 |         32 |      18 |    0 |    88 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                       |                                                 xlnx_axi_dwidth_converter_rd_logic_7_HD1073 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |          0 |
|                           gr1.gr1_int.rfwft                                            |                                                 xlnx_axi_dwidth_converter_rd_fwft_13_HD1074 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                           grss.rsts                                                    |                                      xlnx_axi_dwidth_converter_rd_status_flags_ss_14_HD1075 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           rpntr                                                        |                                             xlnx_axi_dwidth_converter_rd_bin_cntr_15_HD1076 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                       |                                                 xlnx_axi_dwidth_converter_wr_logic_8_HD1077 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |          0 |
|                           gwss.wsts                                                    |                                      xlnx_axi_dwidth_converter_wr_status_flags_ss_11_HD1078 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           wpntr                                                        |                                             xlnx_axi_dwidth_converter_wr_bin_cntr_12_HD1079 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.mem                                          |                                   xlnx_axi_dwidth_converter_memory__parameterized0_9_HD1080 |         18 |          0 |      18 |    0 |    52 |      0 |      0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                      |                                   xlnx_axi_dwidth_converter_memory__parameterized0_9_HD1080 |          0 |          0 |       0 |    0 |    26 |      0 |      0 |          0 |
|                           gdm.dm_gen.dm                                                |                                    xlnx_axi_dwidth_converter_dmem__parameterized0_10_HD1081 |         18 |          0 |      18 |    0 |    26 |      0 |      0 |          0 |
|                         rstblk                                                         |                                          xlnx_axi_dwidth_converter_reset_blk_ramfifo_HD1082 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           (rstblk)                                                     |                                          xlnx_axi_dwidth_converter_reset_blk_ramfifo_HD1082 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst          |                                          xlnx_axi_dwidth_converter_xpm_cdc_async_rst_HD1083 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           USE_READ.read_data_inst                                                      |                   xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_25_r_downsizer_HD1084 |         27 |         27 |       0 |    0 |    34 |      0 |      0 |          0 |
|           USE_WRITE.USE_SPLIT.write_resp_inst                                          |                   xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_25_b_downsizer_HD1085 |         17 |         17 |       0 |    0 |    11 |      0 |      0 |          0 |
|           USE_WRITE.write_addr_inst                                                    |                   xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_25_a_downsizer_HD1086 |        192 |        166 |      26 |    0 |   199 |      0 |      0 |          0 |
|             (USE_WRITE.write_addr_inst)                                                |                   xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_25_a_downsizer_HD1086 |         53 |         53 |       0 |    0 |    67 |      0 |      0 |          0 |
|             USE_B_CHANNEL.cmd_b_queue                                                  |                            xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_24_axic_fifo_HD1087 |         50 |         42 |       8 |    0 |    46 |      0 |      0 |          0 |
|               inst                                                                     |                             xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_24_fifo_gen_HD1088 |         50 |         42 |       8 |    0 |    46 |      0 |      0 |          0 |
|                 (inst)                                                                 |                             xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_24_fifo_gen_HD1088 |         10 |         10 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 fifo_gen_inst                                                          |                                     xlnx_axi_dwidth_converter_fifo_generator_v13_2_6_HD1089 |         40 |         32 |       8 |    0 |    46 |      0 |      0 |          0 |
|                   inst_fifo_gen                                                        |                               xlnx_axi_dwidth_converter_fifo_generator_v13_2_6_synth_HD1090 |         40 |         32 |       8 |    0 |    46 |      0 |      0 |          0 |
|                     gconvfifo.rf                                                       |                                         xlnx_axi_dwidth_converter_fifo_generator_top_HD1091 |         40 |         32 |       8 |    0 |    46 |      0 |      0 |          0 |
|                       grf.rf                                                           |                                     xlnx_axi_dwidth_converter_fifo_generator_ramfifo_HD1092 |         40 |         32 |       8 |    0 |    46 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                       |                                                 xlnx_axi_dwidth_converter_rd_logic_0_HD1093 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |          0 |
|                           gr1.gr1_int.rfwft                                            |                                                  xlnx_axi_dwidth_converter_rd_fwft_4_HD1094 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                           grss.rsts                                                    |                                       xlnx_axi_dwidth_converter_rd_status_flags_ss_5_HD1095 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           rpntr                                                        |                                              xlnx_axi_dwidth_converter_rd_bin_cntr_6_HD1096 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                       |                                                 xlnx_axi_dwidth_converter_wr_logic_1_HD1097 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |          0 |
|                           gwss.wsts                                                    |                                       xlnx_axi_dwidth_converter_wr_status_flags_ss_2_HD1098 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           wpntr                                                        |                                              xlnx_axi_dwidth_converter_wr_bin_cntr_3_HD1099 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.mem                                          |                                                     xlnx_axi_dwidth_converter_memory_HD1100 |          8 |          0 |       8 |    0 |    10 |      0 |      0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                      |                                                     xlnx_axi_dwidth_converter_memory_HD1100 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                           gdm.dm_gen.dm                                                |                                                       xlnx_axi_dwidth_converter_dmem_HD1101 |          8 |          0 |       8 |    0 |     5 |      0 |      0 |          0 |
|                         rstblk                                                         |                               xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__1_HD1102 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           (rstblk)                                                     |                               xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__1_HD1102 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst          |                                       xlnx_axi_dwidth_converter_xpm_cdc_async_rst__3_HD1103 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             cmd_queue                                                                  | xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_24_axic_fifo__parameterized0__xdcDup__1_HD1104 |         89 |         71 |      18 |    0 |    86 |      0 |      0 |          0 |
|               inst                                                                     |  xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_24_fifo_gen__parameterized0__xdcDup__1_HD1105 |         89 |         71 |      18 |    0 |    86 |      0 |      0 |          0 |
|                 (inst)                                                                 |  xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_24_fifo_gen__parameterized0__xdcDup__1_HD1105 |         39 |         39 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 fifo_gen_inst                                                          |          xlnx_axi_dwidth_converter_fifo_generator_v13_2_6__parameterized0__xdcDup__1_HD1106 |         50 |         32 |      18 |    0 |    86 |      0 |      0 |          0 |
|                   inst_fifo_gen                                                        |    xlnx_axi_dwidth_converter_fifo_generator_v13_2_6_synth__parameterized0__xdcDup__1_HD1107 |         50 |         32 |      18 |    0 |    86 |      0 |      0 |          0 |
|                     gconvfifo.rf                                                       |              xlnx_axi_dwidth_converter_fifo_generator_top__parameterized0__xdcDup__1_HD1108 |         50 |         32 |      18 |    0 |    86 |      0 |      0 |          0 |
|                       grf.rf                                                           |          xlnx_axi_dwidth_converter_fifo_generator_ramfifo__parameterized0__xdcDup__1_HD1109 |         50 |         32 |      18 |    0 |    86 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                       |                                                   xlnx_axi_dwidth_converter_rd_logic_HD1110 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |          0 |
|                           gr1.gr1_int.rfwft                                            |                                                    xlnx_axi_dwidth_converter_rd_fwft_HD1111 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                           grss.rsts                                                    |                                         xlnx_axi_dwidth_converter_rd_status_flags_ss_HD1112 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           rpntr                                                        |                                                xlnx_axi_dwidth_converter_rd_bin_cntr_HD1113 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                       |                                                   xlnx_axi_dwidth_converter_wr_logic_HD1114 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |          0 |
|                           gwss.wsts                                                    |                                         xlnx_axi_dwidth_converter_wr_status_flags_ss_HD1115 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           wpntr                                                        |                                                xlnx_axi_dwidth_converter_wr_bin_cntr_HD1116 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.mem                                          |                                     xlnx_axi_dwidth_converter_memory__parameterized0_HD1117 |         18 |          0 |      18 |    0 |    50 |      0 |      0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                      |                                     xlnx_axi_dwidth_converter_memory__parameterized0_HD1117 |          0 |          0 |       0 |    0 |    25 |      0 |      0 |          0 |
|                           gdm.dm_gen.dm                                                |                                       xlnx_axi_dwidth_converter_dmem__parameterized0_HD1118 |         18 |          0 |      18 |    0 |    25 |      0 |      0 |          0 |
|                         rstblk                                                         |                               xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__2_HD1119 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           (rstblk)                                                     |                               xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__2_HD1119 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst          |                                       xlnx_axi_dwidth_converter_xpm_cdc_async_rst__4_HD1120 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           USE_WRITE.write_data_inst                                                    |                   xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_25_w_downsizer_HD1121 |         26 |         26 |       0 |    0 |    12 |      0 |      0 |          0 |
|     gen_spi.i_xlnx_axi_quad_spi                                                        |                                                                           xlnx_axi_quad_spi |        563 |        563 |       0 |    0 |   666 |      0 |      2 |          0 |
|       U0                                                                               |                                                              xlnx_axi_quad_spi_axi_quad_spi |        563 |        563 |       0 |    0 |   666 |      0 |      2 |          0 |
|         NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                  |                                                          xlnx_axi_quad_spi_axi_quad_spi_top |        563 |        563 |       0 |    0 |   666 |      0 |      2 |          0 |
|           (NO_DUAL_QUAD_MODE.QSPI_NORMAL)                                              |                                                          xlnx_axi_quad_spi_axi_quad_spi_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|           QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I                                   |                                                       xlnx_axi_quad_spi_qspi_core_interface |        415 |        415 |       0 |    0 |   594 |      0 |      2 |          0 |
|             (QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I)                               |                                                       xlnx_axi_quad_spi_qspi_core_interface |         14 |         14 |       0 |    0 |    37 |      0 |      0 |          0 |
|             CONTROL_REG_I                                                              |                                                            xlnx_axi_quad_spi_qspi_cntrl_reg |          2 |          2 |       0 |    0 |    10 |      0 |      0 |          0 |
|             FIFO_EXISTS.CLK_CROSS_I                                                    |                                                     xlnx_axi_quad_spi_cross_clk_sync_fifo_1 |         18 |         18 |       0 |    0 |    36 |      0 |      0 |          0 |
|             FIFO_EXISTS.FIFO_IF_MODULE_I                                               |                                                        xlnx_axi_quad_spi_qspi_fifo_ifmodule |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|             FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                               |                                                                  xlnx_axi_quad_spi_cdc_sync |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|             FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                              |                                                                xlnx_axi_quad_spi_cdc_sync_0 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|             FIFO_EXISTS.RX_FIFO_II                                                     |                                                            xlnx_axi_quad_spi_xpm_fifo_async |        138 |        138 |       0 |    0 |   204 |      0 |      1 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                     |                                                             xlnx_axi_quad_spi_xpm_fifo_base |        138 |        138 |       0 |    0 |   204 |      0 |      1 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                 |                                                             xlnx_axi_quad_spi_xpm_fifo_base |          5 |          5 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 gaf_wptr_p3.wrpp3_inst                                                 |                                                        xlnx_axi_quad_spi_xpm_counter_updn_5 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                          |                                                           xlnx_axi_quad_spi_xpm_cdc_gray__2 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                              |                                                        xlnx_axi_quad_spi_xpm_fifo_reg_vec_6 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                              |                                                        xlnx_axi_quad_spi_xpm_fifo_reg_vec_8 |          3 |          3 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg_dc                                           |                                        xlnx_axi_quad_spi_xpm_fifo_reg_vec__parameterized0_9 |          6 |          6 |       0 |    0 |     9 |      0 |      0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_dc_inst                                       |                                           xlnx_axi_quad_spi_xpm_cdc_gray__parameterized0__1 |         12 |         12 |       0 |    0 |    45 |      0 |      0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                          |                                                           xlnx_axi_quad_spi_xpm_cdc_gray__1 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |          0 |
|                 gen_fwft.rdpp1_inst                                                    |                                       xlnx_axi_quad_spi_xpm_counter_updn__parameterized1_10 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                        |                                                        xlnx_axi_quad_spi_xpm_memory_base__1 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|                 rdp_inst                                                               |                                       xlnx_axi_quad_spi_xpm_counter_updn__parameterized2_11 |         16 |         16 |       0 |    0 |     9 |      0 |      0 |          0 |
|                 rdpp1_inst                                                             |                                       xlnx_axi_quad_spi_xpm_counter_updn__parameterized3_12 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 rst_d1_inst                                                            |                                                       xlnx_axi_quad_spi_xpm_fifo_reg_bit_13 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 wrp_inst                                                               |                                       xlnx_axi_quad_spi_xpm_counter_updn__parameterized2_14 |          8 |          8 |       0 |    0 |     9 |      0 |      0 |          0 |
|                 wrpp1_inst                                                             |                                       xlnx_axi_quad_spi_xpm_counter_updn__parameterized3_15 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 wrpp2_inst                                                             |                                       xlnx_axi_quad_spi_xpm_counter_updn__parameterized0_16 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 xpm_fifo_rst_inst                                                      |                                                   xlnx_axi_quad_spi_xpm_fifo_rst__xdcDup__1 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |          0 |
|                   (xpm_fifo_rst_inst)                                                  |                                                   xlnx_axi_quad_spi_xpm_fifo_rst__xdcDup__1 |         18 |         18 |       0 |    0 |    13 |      0 |      0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                              |                                                       xlnx_axi_quad_spi_xpm_cdc_sync_rst__5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                              |                                                       xlnx_axi_quad_spi_xpm_cdc_sync_rst__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                           |                                                                 xlnx_axi_quad_spi_counter_f |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|             FIFO_EXISTS.TX_FIFO_II                                                     |                                                             xlnx_axi_quad_spi_async_fifo_fg |        162 |        162 |       0 |    0 |   185 |      0 |      1 |          0 |
|               (FIFO_EXISTS.TX_FIFO_II)                                                 |                                                             xlnx_axi_quad_spi_async_fifo_fg |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|               xpm_fifo_instance.xpm_fifo_async_inst                                    |                                            xlnx_axi_quad_spi_xpm_fifo_async__parameterized1 |        146 |        146 |       0 |    0 |   185 |      0 |      1 |          0 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                   |                                             xlnx_axi_quad_spi_xpm_fifo_base__parameterized0 |        146 |        146 |       0 |    0 |   185 |      0 |      1 |          0 |
|                   (gnuram_async_fifo.xpm_fifo_base_inst)                               |                                             xlnx_axi_quad_spi_xpm_fifo_base__parameterized0 |          3 |          3 |       0 |    0 |    15 |      0 |      0 |          0 |
|                   gaf_wptr_p3.wrpp3_inst                                               |                                                          xlnx_axi_quad_spi_xpm_counter_updn |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   gen_cdc_pntr.rd_pntr_cdc_dc_inst                                     |                                              xlnx_axi_quad_spi_xpm_cdc_gray__parameterized1 |         13 |         13 |       0 |    0 |    27 |      0 |      0 |          0 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                        |                                                              xlnx_axi_quad_spi_xpm_cdc_gray |         11 |         11 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   gen_cdc_pntr.rpw_gray_reg                                            |                                                          xlnx_axi_quad_spi_xpm_fifo_reg_vec |         12 |         12 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   gen_cdc_pntr.rpw_gray_reg_dc                                         |                                          xlnx_axi_quad_spi_xpm_fifo_reg_vec__parameterized0 |          0 |          0 |       0 |    0 |     9 |      0 |      0 |          0 |
|                   gen_cdc_pntr.wpr_gray_reg                                            |                                                        xlnx_axi_quad_spi_xpm_fifo_reg_vec_1 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                        |                                                           xlnx_axi_quad_spi_xpm_cdc_gray__3 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   gen_fwft.rdpp1_inst                                                  |                                          xlnx_axi_quad_spi_xpm_counter_updn__parameterized1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_sdpram.xpm_memory_base_inst                                      |                                                           xlnx_axi_quad_spi_xpm_memory_base |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   rdp_inst                                                             |                                          xlnx_axi_quad_spi_xpm_counter_updn__parameterized2 |         17 |         17 |       0 |    0 |     9 |      0 |      0 |          0 |
|                   rdpp1_inst                                                           |                                          xlnx_axi_quad_spi_xpm_counter_updn__parameterized3 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   rst_d1_inst                                                          |                                                          xlnx_axi_quad_spi_xpm_fifo_reg_bit |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   wrp_inst                                                             |                                        xlnx_axi_quad_spi_xpm_counter_updn__parameterized2_3 |         17 |         17 |       0 |    0 |     9 |      0 |      0 |          0 |
|                   wrpp1_inst                                                           |                                        xlnx_axi_quad_spi_xpm_counter_updn__parameterized3_4 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   wrpp2_inst                                                           |                                          xlnx_axi_quad_spi_xpm_counter_updn__parameterized0 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   xpm_fifo_rst_inst                                                    |                                                              xlnx_axi_quad_spi_xpm_fifo_rst |         17 |         17 |       0 |    0 |    17 |      0 |      0 |          0 |
|                     (xpm_fifo_rst_inst)                                                |                                                              xlnx_axi_quad_spi_xpm_fifo_rst |         17 |         17 |       0 |    0 |    13 |      0 |      0 |          0 |
|                     gen_rst_ic.rrst_wr_inst                                            |                                                          xlnx_axi_quad_spi_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_rst_ic.wrst_rd_inst                                            |                                                       xlnx_axi_quad_spi_xpm_cdc_sync_rst__6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             INTERRUPT_CONTROL_I                                                        |                                                         xlnx_axi_quad_spi_interrupt_control |         12 |         12 |       0 |    0 |    23 |      0 |      0 |          0 |
|             LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                            |                                                        xlnx_axi_quad_spi_qspi_mode_0_module |         44 |         44 |       0 |    0 |    60 |      0 |      0 |          0 |
|             RESET_SYNC_AXI_SPI_CLK_INST                                                |                                                         xlnx_axi_quad_spi_reset_sync_module |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             SOFT_RESET_I                                                               |                                                                xlnx_axi_quad_spi_soft_reset |         10 |         10 |       0 |    0 |    19 |      0 |      0 |          0 |
|             STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                               |                                                 xlnx_axi_quad_spi_qspi_status_slave_sel_reg |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I                                 |                                                    xlnx_axi_quad_spi_axi_qspi_enhanced_mode |        148 |        148 |       0 |    0 |    72 |      0 |      0 |          0 |
|             (QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I)                             |                                                    xlnx_axi_quad_spi_axi_qspi_enhanced_mode |         50 |         50 |       0 |    0 |    39 |      0 |      0 |          0 |
|             I_DECODER                                                                  |                                                      xlnx_axi_quad_spi_qspi_address_decoder |         98 |         98 |       0 |    0 |    33 |      0 |      0 |          0 |
|     gen_timer.i_axi2apb_64_32_timer                                                    |                                                                               axi2apb_64_32 |        367 |        367 |       0 |    0 |   440 |      0 |      0 |          0 |
|       (gen_timer.i_axi2apb_64_32_timer)                                                |                                                                               axi2apb_64_32 |         17 |         17 |       0 |    0 |    92 |      0 |      0 |          0 |
|       slave_ar_buffer_i                                                                |                                                                           axi_ar_buffer_265 |        113 |        113 |       0 |    0 |    26 |      0 |      0 |          0 |
|         i_axi_single_slice                                                             |                                                                        axi_single_slice_286 |        113 |        113 |       0 |    0 |    26 |      0 |      0 |          0 |
|           i_fifo                                                                       |                                                                                    fifo_287 |        113 |        113 |       0 |    0 |    26 |      0 |      0 |          0 |
|             impl                                                                       |                                                                 fifo_v2__parameterized1_288 |        113 |        113 |       0 |    0 |    26 |      0 |      0 |          0 |
|               i_fifo_v3                                                                |                                                                fifo_v3__parameterized14_289 |        113 |        113 |       0 |    0 |    26 |      0 |      0 |          0 |
|       slave_aw_buffer_i                                                                |                                                                           axi_aw_buffer_266 |         27 |         27 |       0 |    0 |    24 |      0 |      0 |          0 |
|         i_axi_single_slice                                                             |                                                                        axi_single_slice_282 |         27 |         27 |       0 |    0 |    24 |      0 |      0 |          0 |
|           i_fifo                                                                       |                                                                                    fifo_283 |         27 |         27 |       0 |    0 |    24 |      0 |      0 |          0 |
|             impl                                                                       |                                                                 fifo_v2__parameterized1_284 |         27 |         27 |       0 |    0 |    24 |      0 |      0 |          0 |
|               i_fifo_v3                                                                |                                                                fifo_v3__parameterized14_285 |         27 |         27 |       0 |    0 |    24 |      0 |      0 |          0 |
|       slave_b_buffer_i                                                                 |                                                                            axi_b_buffer_267 |         16 |         16 |       0 |    0 |    10 |      0 |      0 |          0 |
|         i_axi_single_slice                                                             |                                                        axi_single_slice__parameterized2_278 |         16 |         16 |       0 |    0 |    10 |      0 |      0 |          0 |
|           i_fifo                                                                       |                                                                    fifo__parameterized2_279 |         16 |         16 |       0 |    0 |    10 |      0 |      0 |          0 |
|             impl                                                                       |                                                                 fifo_v2__parameterized4_280 |         16 |         16 |       0 |    0 |    10 |      0 |      0 |          0 |
|               i_fifo_v3                                                                |                                                                fifo_v3__parameterized17_281 |         16 |         16 |       0 |    0 |    10 |      0 |      0 |          0 |
|       slave_r_buffer_i                                                                 |                                                                            axi_r_buffer_268 |        115 |        115 |       0 |    0 |   140 |      0 |      0 |          0 |
|         i_axi_single_slice                                                             |                                                        axi_single_slice__parameterized1_274 |        115 |        115 |       0 |    0 |   140 |      0 |      0 |          0 |
|           i_fifo                                                                       |                                                                    fifo__parameterized1_275 |        115 |        115 |       0 |    0 |   140 |      0 |      0 |          0 |
|             impl                                                                       |                                                                 fifo_v2__parameterized3_276 |        115 |        115 |       0 |    0 |   140 |      0 |      0 |          0 |
|               i_fifo_v3                                                                |                                                                fifo_v3__parameterized16_277 |        115 |        115 |       0 |    0 |   140 |      0 |      0 |          0 |
|       slave_w_buffer_i                                                                 |                                                                            axi_w_buffer_269 |         79 |         79 |       0 |    0 |   148 |      0 |      0 |          0 |
|         i_axi_single_slice                                                             |                                                        axi_single_slice__parameterized0_270 |         79 |         79 |       0 |    0 |   148 |      0 |      0 |          0 |
|           i_fifo                                                                       |                                                                    fifo__parameterized0_271 |         79 |         79 |       0 |    0 |   148 |      0 |      0 |          0 |
|             impl                                                                       |                                                                 fifo_v2__parameterized2_272 |         79 |         79 |       0 |    0 |   148 |      0 |      0 |          0 |
|               i_fifo_v3                                                                |                                                                fifo_v3__parameterized15_273 |         79 |         79 |       0 |    0 |   148 |      0 |      0 |          0 |
|     gen_timer.i_timer                                                                  |                                                                                   apb_timer |        246 |        246 |       0 |    0 |   256 |      0 |      0 |          0 |
|       TIMER_GEN[0].timer_i                                                             |                                                                                       timer |        123 |        123 |       0 |    0 |   128 |      0 |      0 |          0 |
|       TIMER_GEN[1].timer_i                                                             |                                                                                   timer_264 |        123 |        123 |       0 |    0 |   128 |      0 |      0 |          0 |
|     gen_uart.i_apb_uart                                                                |                                                                                    apb_uart |        755 |        755 |       0 |    0 |  1478 |      0 |      0 |          0 |
|       (gen_uart.i_apb_uart)                                                            |                                                                                    apb_uart |         20 |         20 |       0 |    0 |   102 |      0 |      0 |          0 |
|       UART_BG16                                                                        |                                                                                uart_baudgen |         15 |         15 |       0 |    0 |    17 |      0 |      0 |          0 |
|       UART_BG2                                                                         |                                                                              slib_clock_div |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|       UART_BIDET                                                                       |                                                                            slib_edge_detect |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_ED_CTS                                                                      |                                                                        slib_edge_detect_253 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_ED_DCD                                                                      |                                                                        slib_edge_detect_254 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_ED_DSR                                                                      |                                                                        slib_edge_detect_255 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_ED_RI                                                                       |                                                                        slib_edge_detect_256 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_FEDET                                                                       |                                                                        slib_edge_detect_257 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_IF_CTS                                                                      |                                                                           slib_input_filter |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|       UART_IF_DCD                                                                      |                                                                       slib_input_filter_258 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|       UART_IF_DSR                                                                      |                                                                       slib_input_filter_259 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|       UART_IF_RI                                                                       |                                                                       slib_input_filter_260 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|       UART_IIC                                                                         |                                                                              uart_interrupt |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|       UART_IIC_THRE_ED                                                                 |                                                                        slib_edge_detect_261 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_IS_SIN                                                                      |                                                                             slib_input_sync |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|       UART_PEDET                                                                       |                                                                        slib_edge_detect_262 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_RCLK                                                                        |                                                                        slib_edge_detect_263 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_RX                                                                          |                                                                               uart_receiver |         50 |         50 |       0 |    0 |    36 |      0 |      0 |          0 |
|         (UART_RX)                                                                      |                                                                               uart_receiver |         13 |         13 |       0 |    0 |    21 |      0 |      0 |          0 |
|         RX_BRC                                                                         |                                                                                slib_counter |         13 |         13 |       0 |    0 |     5 |      0 |      0 |          0 |
|         RX_IFSB                                                                        |                                                           slib_input_filter__parameterized2 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|         RX_MVF                                                                         |                                                                              slib_mv_filter |         16 |         16 |       0 |    0 |     6 |      0 |      0 |          0 |
|       UART_RXFF                                                                        |                                                                   slib_fifo__parameterized1 |        361 |        361 |       0 |    0 |   736 |      0 |      0 |          0 |
|       UART_TX                                                                          |                                                                            uart_transmitter |         16 |         16 |       0 |    0 |    16 |      0 |      0 |          0 |
|       UART_TXFF                                                                        |                                                                                   slib_fifo |        263 |        263 |       0 |    0 |   540 |      0 |      0 |          0 |
|     i_axi2apb_64_32_plic                                                               |                                                                           axi2apb_64_32_221 |        785 |        785 |       0 |    0 |   592 |      0 |      0 |          0 |
|       (i_axi2apb_64_32_plic)                                                           |                                                                           axi2apb_64_32_221 |         16 |         16 |       0 |    0 |   144 |      0 |      0 |          0 |
|       slave_ar_buffer_i                                                                |                                                                           axi_ar_buffer_228 |        478 |        478 |       0 |    0 |    80 |      0 |      0 |          0 |
|         i_axi_single_slice                                                             |                                                                        axi_single_slice_249 |        478 |        478 |       0 |    0 |    80 |      0 |      0 |          0 |
|           i_fifo                                                                       |                                                                                    fifo_250 |        478 |        478 |       0 |    0 |    80 |      0 |      0 |          0 |
|             impl                                                                       |                                                                 fifo_v2__parameterized1_251 |        478 |        478 |       0 |    0 |    80 |      0 |      0 |          0 |
|               i_fifo_v3                                                                |                                                                fifo_v3__parameterized14_252 |        478 |        478 |       0 |    0 |    80 |      0 |      0 |          0 |
|       slave_aw_buffer_i                                                                |                                                                           axi_aw_buffer_229 |        110 |        110 |       0 |    0 |    78 |      0 |      0 |          0 |
|         i_axi_single_slice                                                             |                                                                        axi_single_slice_245 |        110 |        110 |       0 |    0 |    78 |      0 |      0 |          0 |
|           i_fifo                                                                       |                                                                                    fifo_246 |        110 |        110 |       0 |    0 |    78 |      0 |      0 |          0 |
|             impl                                                                       |                                                                 fifo_v2__parameterized1_247 |        110 |        110 |       0 |    0 |    78 |      0 |      0 |          0 |
|               i_fifo_v3                                                                |                                                                fifo_v3__parameterized14_248 |        110 |        110 |       0 |    0 |    78 |      0 |      0 |          0 |
|       slave_b_buffer_i                                                                 |                                                                            axi_b_buffer_230 |         16 |         16 |       0 |    0 |    10 |      0 |      0 |          0 |
|         i_axi_single_slice                                                             |                                                        axi_single_slice__parameterized2_241 |         16 |         16 |       0 |    0 |    10 |      0 |      0 |          0 |
|           i_fifo                                                                       |                                                                    fifo__parameterized2_242 |         16 |         16 |       0 |    0 |    10 |      0 |      0 |          0 |
|             impl                                                                       |                                                                 fifo_v2__parameterized4_243 |         16 |         16 |       0 |    0 |    10 |      0 |      0 |          0 |
|               i_fifo_v3                                                                |                                                                fifo_v3__parameterized17_244 |         16 |         16 |       0 |    0 |    10 |      0 |      0 |          0 |
|       slave_r_buffer_i                                                                 |                                                                            axi_r_buffer_231 |        114 |        114 |       0 |    0 |   136 |      0 |      0 |          0 |
|         i_axi_single_slice                                                             |                                                        axi_single_slice__parameterized1_237 |        114 |        114 |       0 |    0 |   136 |      0 |      0 |          0 |
|           i_fifo                                                                       |                                                                    fifo__parameterized1_238 |        114 |        114 |       0 |    0 |   136 |      0 |      0 |          0 |
|             impl                                                                       |                                                                 fifo_v2__parameterized3_239 |        114 |        114 |       0 |    0 |   136 |      0 |      0 |          0 |
|               i_fifo_v3                                                                |                                                                fifo_v3__parameterized16_240 |        114 |        114 |       0 |    0 |   136 |      0 |      0 |          0 |
|       slave_w_buffer_i                                                                 |                                                                            axi_w_buffer_232 |         51 |         51 |       0 |    0 |   144 |      0 |      0 |          0 |
|         i_axi_single_slice                                                             |                                                        axi_single_slice__parameterized0_233 |         51 |         51 |       0 |    0 |   144 |      0 |      0 |          0 |
|           i_fifo                                                                       |                                                                    fifo__parameterized0_234 |         51 |         51 |       0 |    0 |   144 |      0 |      0 |          0 |
|             impl                                                                       |                                                                 fifo_v2__parameterized2_235 |         51 |         51 |       0 |    0 |   144 |      0 |      0 |          0 |
|               i_fifo_v3                                                                |                                                                fifo_v3__parameterized15_236 |         51 |         51 |       0 |    0 |   144 |      0 |      0 |          0 |
|     i_axi2apb_64_32_uart                                                               |                                                                           axi2apb_64_32_222 |        192 |        192 |       0 |    0 |   200 |      0 |      0 |          0 |
|       (i_axi2apb_64_32_uart)                                                           |                                                                           axi2apb_64_32_222 |         17 |         17 |       0 |    0 |    44 |      0 |      0 |          0 |
|       slave_ar_buffer_i                                                                |                                                                               axi_ar_buffer |         58 |         58 |       0 |    0 |    26 |      0 |      0 |          0 |
|         i_axi_single_slice                                                             |                                                                        axi_single_slice_224 |         58 |         58 |       0 |    0 |    26 |      0 |      0 |          0 |
|           i_fifo                                                                       |                                                                                    fifo_225 |         58 |         58 |       0 |    0 |    26 |      0 |      0 |          0 |
|             impl                                                                       |                                                                 fifo_v2__parameterized1_226 |         58 |         58 |       0 |    0 |    26 |      0 |      0 |          0 |
|               i_fifo_v3                                                                |                                                                fifo_v3__parameterized14_227 |         58 |         58 |       0 |    0 |    26 |      0 |      0 |          0 |
|       slave_aw_buffer_i                                                                |                                                                               axi_aw_buffer |         26 |         26 |       0 |    0 |    24 |      0 |      0 |          0 |
|         i_axi_single_slice                                                             |                                                                            axi_single_slice |         26 |         26 |       0 |    0 |    24 |      0 |      0 |          0 |
|           i_fifo                                                                       |                                                                                        fifo |         26 |         26 |       0 |    0 |    24 |      0 |      0 |          0 |
|             impl                                                                       |                                                                     fifo_v2__parameterized1 |         26 |         26 |       0 |    0 |    24 |      0 |      0 |          0 |
|               i_fifo_v3                                                                |                                                                    fifo_v3__parameterized14 |         26 |         26 |       0 |    0 |    24 |      0 |      0 |          0 |
|       slave_b_buffer_i                                                                 |                                                                                axi_b_buffer |         17 |         17 |       0 |    0 |    10 |      0 |      0 |          0 |
|         i_axi_single_slice                                                             |                                                            axi_single_slice__parameterized2 |         17 |         17 |       0 |    0 |    10 |      0 |      0 |          0 |
|           i_fifo                                                                       |                                                                        fifo__parameterized2 |         17 |         17 |       0 |    0 |    10 |      0 |      0 |          0 |
|             impl                                                                       |                                                                     fifo_v2__parameterized4 |         17 |         17 |       0 |    0 |    10 |      0 |      0 |          0 |
|               i_fifo_v3                                                                |                                                                    fifo_v3__parameterized17 |         17 |         17 |       0 |    0 |    10 |      0 |      0 |          0 |
|       slave_r_buffer_i                                                                 |                                                                                axi_r_buffer |         44 |         44 |       0 |    0 |    44 |      0 |      0 |          0 |
|         i_axi_single_slice                                                             |                                                            axi_single_slice__parameterized1 |         44 |         44 |       0 |    0 |    44 |      0 |      0 |          0 |
|           i_fifo                                                                       |                                                                        fifo__parameterized1 |         44 |         44 |       0 |    0 |    44 |      0 |      0 |          0 |
|             impl                                                                       |                                                                     fifo_v2__parameterized3 |         44 |         44 |       0 |    0 |    44 |      0 |      0 |          0 |
|               i_fifo_v3                                                                |                                                                    fifo_v3__parameterized16 |         44 |         44 |       0 |    0 |    44 |      0 |      0 |          0 |
|       slave_w_buffer_i                                                                 |                                                                                axi_w_buffer |         30 |         30 |       0 |    0 |    52 |      0 |      0 |          0 |
|         i_axi_single_slice                                                             |                                                            axi_single_slice__parameterized0 |         30 |         30 |       0 |    0 |    52 |      0 |      0 |          0 |
|           i_fifo                                                                       |                                                                        fifo__parameterized0 |         30 |         30 |       0 |    0 |    52 |      0 |      0 |          0 |
|             impl                                                                       |                                                                     fifo_v2__parameterized2 |         30 |         30 |       0 |    0 |    52 |      0 |      0 |          0 |
|               i_fifo_v3                                                                |                                                                    fifo_v3__parameterized15 |         30 |         30 |       0 |    0 |    52 |      0 |      0 |          0 |
|     i_plic                                                                             |                                                                                    plic_top |        123 |        123 |       0 |    0 |   178 |      0 |      0 |          0 |
|       (i_plic)                                                                         |                                                                                    plic_top |         24 |         24 |       0 |    0 |   156 |      0 |      0 |          0 |
|       gen_target[0].i_target                                                           |                                                                              rv_plic_target |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|       gen_target[1].i_target                                                           |                                                                          rv_plic_target_223 |         10 |         10 |       0 |    0 |     4 |      0 |      0 |          0 |
|       i_rv_plic_gateway                                                                |                                                                             rv_plic_gateway |         84 |         84 |       0 |    0 |    14 |      0 |      0 |          0 |
|   i_axi2rom                                                                            |                                                                     axi2mem__parameterized0 |         68 |         68 |       0 |    0 |    36 |      0 |      0 |          0 |
|   i_axi_riscv_atomics                                                                  |                                                                      axi_riscv_atomics_wrap |       1774 |       1774 |       0 |    0 |   889 |      0 |      0 |          0 |
|     i_atomics                                                                          |                                                                           axi_riscv_atomics |       1774 |       1774 |       0 |    0 |   889 |      0 |      0 |          0 |
|       i_amos                                                                           |                                                                              axi_riscv_amos |       1376 |       1376 |       0 |    0 |   304 |      0 |      0 |          0 |
|       i_lrsc                                                                           |                                                                              axi_riscv_lrsc |        398 |        398 |       0 |    0 |   585 |      0 |      0 |          0 |
|         (i_lrsc)                                                                       |                                                                              axi_riscv_lrsc |         30 |         30 |       0 |    0 |    73 |      0 |      0 |          0 |
|         i_art                                                                          |                                                                                 axi_res_tbl |        368 |        368 |       0 |    0 |   512 |      0 |      0 |          0 |
|   i_axi_xbar                                                                           |                                                                               axi_xbar_intf |       6137 |       6137 |       0 |    0 |  4866 |      0 |      0 |          0 |
|     i_xbar                                                                             |                                                                                    axi_xbar |       6137 |       6137 |       0 |    0 |  4866 |      0 |      0 |          0 |
|       (i_xbar)                                                                         |                                                                                    axi_xbar |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gen_mst_port_mux[0].i_axi_mux                                                    |                                                                                     axi_mux |        510 |        510 |       0 |    0 |   617 |      0 |      0 |          0 |
|         (gen_mst_port_mux[0].i_axi_mux)                                                |                                                                                     axi_mux |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                           |                                                             rr_arb_tree__parameterized2_208 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                         |                                                          spill_register__parameterized6_209 |         40 |         40 |       0 |    0 |   144 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized6_220 |         40 |         40 |       0 |    0 |   144 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                           |                                                             rr_arb_tree__parameterized1_210 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                         |                                                          spill_register__parameterized4_211 |        183 |        183 |       0 |    0 |   155 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized4_219 |        183 |        183 |       0 |    0 |   155 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                          |                                                          spill_register__parameterized5_212 |         22 |         22 |       0 |    0 |    16 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized5_218 |         22 |         22 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                          |                                                          spill_register__parameterized7_213 |        151 |        151 |       0 |    0 |   142 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized7_217 |        151 |        151 |       0 |    0 |   142 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                               |                                                                 fifo_v3__parameterized4_214 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                          |                                                          spill_register__parameterized0_215 |        104 |        104 |       0 |    0 |   148 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized0_216 |        104 |        104 |       0 |    0 |   148 |      0 |      0 |          0 |
|       gen_mst_port_mux[1].i_axi_mux                                                    |                                                                                   axi_mux_0 |        103 |        103 |       0 |    0 |   246 |      0 |      0 |          0 |
|         (gen_mst_port_mux[1].i_axi_mux)                                                |                                                                                   axi_mux_0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                           |                                                             rr_arb_tree__parameterized2_195 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                         |                                                          spill_register__parameterized6_196 |         14 |         14 |       0 |    0 |    26 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized6_207 |         14 |         14 |       0 |    0 |    26 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                           |                                                             rr_arb_tree__parameterized1_197 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                         |                                                          spill_register__parameterized4_198 |         12 |         12 |       0 |    0 |    24 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized4_206 |         12 |         12 |       0 |    0 |    24 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                          |                                                          spill_register__parameterized5_199 |         13 |         13 |       0 |    0 |    12 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized5_205 |         13 |         13 |       0 |    0 |    12 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                          |                                                          spill_register__parameterized7_200 |         41 |         41 |       0 |    0 |   138 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized7_204 |         41 |         41 |       0 |    0 |   138 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                               |                                                                 fifo_v3__parameterized4_201 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                          |                                                          spill_register__parameterized0_202 |         13 |         13 |       0 |    0 |    34 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized0_203 |         13 |         13 |       0 |    0 |    34 |      0 |      0 |          0 |
|       gen_mst_port_mux[2].i_axi_mux                                                    |                                                                                   axi_mux_1 |        264 |        264 |       0 |    0 |   384 |      0 |      0 |          0 |
|         (gen_mst_port_mux[2].i_axi_mux)                                                |                                                                                   axi_mux_1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                           |                                                             rr_arb_tree__parameterized2_182 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                         |                                                          spill_register__parameterized6_183 |         20 |         20 |       0 |    0 |    40 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized6_194 |         20 |         20 |       0 |    0 |    40 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                           |                                                             rr_arb_tree__parameterized1_184 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                         |                                                          spill_register__parameterized4_185 |         20 |         20 |       0 |    0 |    38 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized4_193 |         20 |         20 |       0 |    0 |    38 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                          |                                                          spill_register__parameterized5_186 |         16 |         16 |       0 |    0 |     8 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized5_192 |         16 |         16 |       0 |    0 |     8 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                          |                                                          spill_register__parameterized7_187 |        143 |        143 |       0 |    0 |   138 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized7_191 |        143 |        143 |       0 |    0 |   138 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                               |                                                                 fifo_v3__parameterized4_188 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                          |                                                          spill_register__parameterized0_189 |         55 |         55 |       0 |    0 |   148 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized0_190 |         55 |         55 |       0 |    0 |   148 |      0 |      0 |          0 |
|       gen_mst_port_mux[3].i_axi_mux                                                    |                                                                                   axi_mux_2 |        141 |        141 |       0 |    0 |   190 |      0 |      0 |          0 |
|         (gen_mst_port_mux[3].i_axi_mux)                                                |                                                                                   axi_mux_2 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                           |                                                             rr_arb_tree__parameterized2_169 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                         |                                                          spill_register__parameterized6_170 |         14 |         14 |       0 |    0 |    30 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized6_181 |         14 |         14 |       0 |    0 |    30 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                           |                                                             rr_arb_tree__parameterized1_171 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                         |                                                          spill_register__parameterized4_172 |         13 |         13 |       0 |    0 |    28 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized4_180 |         13 |         13 |       0 |    0 |    28 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                          |                                                          spill_register__parameterized5_173 |         16 |         16 |       0 |    0 |    12 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized5_179 |         16 |         16 |       0 |    0 |    12 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                          |                                                          spill_register__parameterized7_174 |         70 |         70 |       0 |    0 |    54 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized7_178 |         70 |         70 |       0 |    0 |    54 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                               |                                                                 fifo_v3__parameterized4_175 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                          |                                                          spill_register__parameterized0_176 |         18 |         18 |       0 |    0 |    54 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized0_177 |         18 |         18 |       0 |    0 |    54 |      0 |      0 |          0 |
|       gen_mst_port_mux[4].i_axi_mux                                                    |                                                                                   axi_mux_3 |        246 |        246 |       0 |    0 |   350 |      0 |      0 |          0 |
|         (gen_mst_port_mux[4].i_axi_mux)                                                |                                                                                   axi_mux_3 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                           |                                                             rr_arb_tree__parameterized2_156 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                         |                                                          spill_register__parameterized6_157 |          8 |          8 |       0 |    0 |    24 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized6_168 |          8 |          8 |       0 |    0 |    24 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                           |                                                             rr_arb_tree__parameterized1_158 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                         |                                                          spill_register__parameterized4_159 |          8 |          8 |       0 |    0 |    22 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized4_167 |          8 |          8 |       0 |    0 |    22 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                          |                                                          spill_register__parameterized5_160 |         15 |         15 |       0 |    0 |     8 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized5_166 |         15 |         15 |       0 |    0 |     8 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                          |                                                          spill_register__parameterized7_161 |        168 |        168 |       0 |    0 |   138 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized7_165 |        168 |        168 |       0 |    0 |   138 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                               |                                                                 fifo_v3__parameterized4_162 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                          |                                                          spill_register__parameterized0_163 |         37 |         37 |       0 |    0 |   146 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized0_164 |         37 |         37 |       0 |    0 |   146 |      0 |      0 |          0 |
|       gen_mst_port_mux[5].i_axi_mux                                                    |                                                                                   axi_mux_4 |         60 |         60 |       0 |    0 |   158 |      0 |      0 |          0 |
|         (gen_mst_port_mux[5].i_axi_mux)                                                |                                                                                   axi_mux_4 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                           |                                                             rr_arb_tree__parameterized2_143 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                         |                                                          spill_register__parameterized6_144 |          9 |          9 |       0 |    0 |    24 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized6_155 |          9 |          9 |       0 |    0 |    24 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                           |                                                             rr_arb_tree__parameterized1_145 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                         |                                                          spill_register__parameterized4_146 |          8 |          8 |       0 |    0 |    22 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized4_154 |          8 |          8 |       0 |    0 |    22 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                          |                                                          spill_register__parameterized5_147 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized5_153 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                          |                                                          spill_register__parameterized7_148 |         14 |         14 |       0 |    0 |    42 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized7_152 |         14 |         14 |       0 |    0 |    42 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                               |                                                                 fifo_v3__parameterized4_149 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                          |                                                          spill_register__parameterized0_150 |         13 |         13 |       0 |    0 |    50 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized0_151 |         13 |         13 |       0 |    0 |    50 |      0 |      0 |          0 |
|       gen_mst_port_mux[6].i_axi_mux                                                    |                                                                                   axi_mux_5 |        240 |        240 |       0 |    0 |   450 |      0 |      0 |          0 |
|         (gen_mst_port_mux[6].i_axi_mux)                                                |                                                                                   axi_mux_5 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                           |                                                             rr_arb_tree__parameterized2_130 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                         |                                                          spill_register__parameterized6_131 |         22 |         22 |       0 |    0 |    78 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized6_142 |         22 |         22 |       0 |    0 |    78 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                           |                                                             rr_arb_tree__parameterized1_132 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                         |                                                          spill_register__parameterized4_133 |         21 |         21 |       0 |    0 |    76 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized4_141 |         21 |         21 |       0 |    0 |    76 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                          |                                                          spill_register__parameterized5_134 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized5_140 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                          |                                                          spill_register__parameterized7_135 |        140 |        140 |       0 |    0 |   134 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized7_139 |        140 |        140 |       0 |    0 |   134 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                               |                                                                 fifo_v3__parameterized4_136 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                          |                                                          spill_register__parameterized0_137 |         36 |         36 |       0 |    0 |   142 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized0_138 |         36 |         36 |       0 |    0 |   142 |      0 |      0 |          0 |
|       gen_mst_port_mux[7].i_axi_mux                                                    |                                                                                   axi_mux_6 |        137 |        137 |       0 |    0 |   368 |      0 |      0 |          0 |
|         (gen_mst_port_mux[7].i_axi_mux)                                                |                                                                                   axi_mux_6 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                           |                                                             rr_arb_tree__parameterized2_117 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                         |                                                          spill_register__parameterized6_118 |         17 |         17 |       0 |    0 |    40 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized6_129 |         17 |         17 |       0 |    0 |    40 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                           |                                                             rr_arb_tree__parameterized1_119 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                         |                                                          spill_register__parameterized4_120 |         23 |         23 |       0 |    0 |    40 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized4_128 |         23 |         23 |       0 |    0 |    40 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                          |                                                          spill_register__parameterized5_121 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized5_127 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                          |                                                          spill_register__parameterized7_122 |         39 |         39 |       0 |    0 |   138 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized7_126 |         39 |         39 |       0 |    0 |   138 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                               |                                                                 fifo_v3__parameterized4_123 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                          |                                                          spill_register__parameterized0_124 |         35 |         35 |       0 |    0 |   130 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized0_125 |         35 |         35 |       0 |    0 |   130 |      0 |      0 |          0 |
|       gen_mst_port_mux[8].i_axi_mux                                                    |                                                                                   axi_mux_7 |        257 |        257 |       0 |    0 |   224 |      0 |      0 |          0 |
|         (gen_mst_port_mux[8].i_axi_mux)                                                |                                                                                   axi_mux_7 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                           |                                                             rr_arb_tree__parameterized2_104 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                         |                                                          spill_register__parameterized6_105 |         17 |         17 |       0 |    0 |    32 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized6_116 |         17 |         17 |       0 |    0 |    32 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                           |                                                             rr_arb_tree__parameterized1_106 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                         |                                                          spill_register__parameterized4_107 |         13 |         13 |       0 |    0 |    30 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized4_115 |         13 |         13 |       0 |    0 |    30 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                          |                                                          spill_register__parameterized5_108 |         27 |         27 |       0 |    0 |     8 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized5_114 |         27 |         27 |       0 |    0 |     8 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                          |                                                          spill_register__parameterized7_109 |        179 |        179 |       0 |    0 |   138 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized7_113 |        179 |        179 |       0 |    0 |   138 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                               |                                                                 fifo_v3__parameterized4_110 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                          |                                                          spill_register__parameterized0_111 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized0_112 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |          0 |
|       gen_mst_port_mux[9].i_axi_mux                                                    |                                                                                   axi_mux_8 |        212 |        212 |       0 |    0 |   380 |      0 |      0 |          0 |
|         (gen_mst_port_mux[9].i_axi_mux)                                                |                                                                                   axi_mux_8 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                           |                                                                 rr_arb_tree__parameterized2 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                         |                                                              spill_register__parameterized6 |         23 |         23 |       0 |    0 |    38 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                    spill_register_flushable__parameterized6 |         23 |         23 |       0 |    0 |    38 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                           |                                                                 rr_arb_tree__parameterized1 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                         |                                                              spill_register__parameterized4 |         21 |         21 |       0 |    0 |    36 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                    spill_register_flushable__parameterized4 |         21 |         21 |       0 |    0 |    36 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                          |                                                              spill_register__parameterized5 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                    spill_register_flushable__parameterized5 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                          |                                                              spill_register__parameterized7 |         40 |         40 |       0 |    0 |   138 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                    spill_register_flushable__parameterized7 |         40 |         40 |       0 |    0 |   138 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                               |                                                                     fifo_v3__parameterized4 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                          |                                                          spill_register__parameterized0_102 |        108 |        108 |       0 |    0 |   148 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                spill_register_flushable__parameterized0_103 |        108 |        108 |       0 |    0 |   148 |      0 |      0 |          0 |
|       gen_slv_port_demux[0].i_axi_ar_decode                                            |                                                                                 addr_decode |        486 |        486 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gen_slv_port_demux[0].i_axi_aw_decode                                            |                                                                               addr_decode_9 |        487 |        487 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gen_slv_port_demux[0].i_axi_demux                                                |                                                                                   axi_demux |        717 |        717 |       0 |    0 |   714 |      0 |      0 |          0 |
|         (gen_slv_port_demux[0].i_axi_demux)                                            |                                                                                   axi_demux |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.gen_ar_id_counter.i_ar_id_counter                                    |                                                                    axi_demux_id_counters_55 |         16 |         16 |       0 |    0 |    48 |      0 |      0 |          0 |
|           (gen_demux.gen_ar_id_counter.i_ar_id_counter)                                |                                                                    axi_demux_id_counters_55 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|           gen_counters[0].i_in_flight_cnt                                              |                                                                            delta_counter_86 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[10].i_in_flight_cnt                                             |                                                                            delta_counter_87 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[11].i_in_flight_cnt                                             |                                                                            delta_counter_88 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[12].i_in_flight_cnt                                             |                                                                            delta_counter_89 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[13].i_in_flight_cnt                                             |                                                                            delta_counter_90 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[14].i_in_flight_cnt                                             |                                                                            delta_counter_91 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[15].i_in_flight_cnt                                             |                                                                            delta_counter_92 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[1].i_in_flight_cnt                                              |                                                                            delta_counter_93 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[2].i_in_flight_cnt                                              |                                                                            delta_counter_94 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[3].i_in_flight_cnt                                              |                                                                            delta_counter_95 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[4].i_in_flight_cnt                                              |                                                                            delta_counter_96 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[5].i_in_flight_cnt                                              |                                                                            delta_counter_97 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[6].i_in_flight_cnt                                              |                                                                            delta_counter_98 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[7].i_in_flight_cnt                                              |                                                                            delta_counter_99 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[8].i_in_flight_cnt                                              |                                                                           delta_counter_100 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[9].i_in_flight_cnt                                              |                                                                           delta_counter_101 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.gen_aw_id_counter.i_aw_id_counter                                    |                                                                    axi_demux_id_counters_56 |         26 |         26 |       0 |    0 |    48 |      0 |      0 |          0 |
|           (gen_demux.gen_aw_id_counter.i_aw_id_counter)                                |                                                                    axi_demux_id_counters_56 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|           gen_counters[0].i_in_flight_cnt                                              |                                                                            delta_counter_70 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[10].i_in_flight_cnt                                             |                                                                            delta_counter_71 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[11].i_in_flight_cnt                                             |                                                                            delta_counter_72 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[12].i_in_flight_cnt                                             |                                                                            delta_counter_73 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[13].i_in_flight_cnt                                             |                                                                            delta_counter_74 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[14].i_in_flight_cnt                                             |                                                                            delta_counter_75 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[15].i_in_flight_cnt                                             |                                                                            delta_counter_76 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[1].i_in_flight_cnt                                              |                                                                            delta_counter_77 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[2].i_in_flight_cnt                                              |                                                                            delta_counter_78 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[3].i_in_flight_cnt                                              |                                                                            delta_counter_79 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[4].i_in_flight_cnt                                              |                                                                            delta_counter_80 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[5].i_in_flight_cnt                                              |                                                                            delta_counter_81 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[6].i_in_flight_cnt                                              |                                                                            delta_counter_82 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[7].i_in_flight_cnt                                              |                                                                            delta_counter_83 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[8].i_in_flight_cnt                                              |                                                                            delta_counter_84 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[9].i_in_flight_cnt                                              |                                                                            delta_counter_85 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.i_ar_spill_reg                                                       |                                                           spill_register__parameterized2_57 |        112 |        112 |       0 |    0 |   134 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                 spill_register_flushable__parameterized2_69 |        112 |        112 |       0 |    0 |   134 |      0 |      0 |          0 |
|         gen_demux.i_aw_spill_reg                                                       |                                                                           spill_register_58 |        278 |        278 |       0 |    0 |   147 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                                 spill_register_flushable_68 |        278 |        278 |       0 |    0 |   147 |      0 |      0 |          0 |
|         gen_demux.i_b_mux                                                              |                                                                              rr_arb_tree_59 |         28 |         28 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_demux.i_b_spill_reg                                                        |                                                           spill_register__parameterized1_60 |         27 |         27 |       0 |    0 |     8 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                 spill_register_flushable__parameterized1_67 |         27 |         27 |       0 |    0 |     8 |      0 |      0 |          0 |
|         gen_demux.i_r_mux                                                              |                                                              rr_arb_tree__parameterized0_61 |         28 |         28 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_demux.i_r_spill_reg                                                        |                                                           spill_register__parameterized3_62 |        131 |        131 |       0 |    0 |   141 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                 spill_register_flushable__parameterized3_66 |        131 |        131 |       0 |    0 |   141 |      0 |      0 |          0 |
|         gen_demux.i_w_fifo                                                             |                                                                                  fifo_v3_63 |         31 |         31 |       0 |    0 |     6 |      0 |      0 |          0 |
|         gen_demux.i_w_spill_reg                                                        |                                                           spill_register__parameterized0_64 |         40 |         40 |       0 |    0 |   148 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                 spill_register_flushable__parameterized0_65 |         40 |         40 |       0 |    0 |   148 |      0 |      0 |          0 |
|       gen_slv_port_demux[0].i_axi_err_slv                                              |                                                                                 axi_err_slv |        110 |        110 |       0 |    0 |    72 |      0 |      0 |          0 |
|         (gen_slv_port_demux[0].i_axi_err_slv)                                          |                                                                                 axi_err_slv |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         i_atop_filter                                                                  |                                                                          axi_atop_filter_46 |         51 |         51 |       0 |    0 |    21 |      0 |      0 |          0 |
|           (i_atop_filter)                                                              |                                                                          axi_atop_filter_46 |         38 |         38 |       0 |    0 |    19 |      0 |      0 |          0 |
|           r_resp_cmd                                                                   |                                                                          stream_register_52 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |          0 |
|             i_fifo                                                                     |                                                                                  fifo_v2_53 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |          0 |
|               i_fifo_v3                                                                |                                                                  fifo_v3__parameterized0_54 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |          0 |
|         i_b_fifo                                                                       |                                                                  fifo_v3__parameterized2_47 |         10 |         10 |       0 |    0 |     8 |      0 |      0 |          0 |
|         i_r_counter                                                                    |                                                                                  counter_48 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|           i_counter                                                                    |                                                            delta_counter__parameterized0_51 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|         i_r_fifo                                                                       |                                                                  fifo_v3__parameterized3_49 |         23 |         23 |       0 |    0 |    19 |      0 |      0 |          0 |
|         i_w_fifo                                                                       |                                                                  fifo_v3__parameterized1_50 |         17 |         17 |       0 |    0 |    15 |      0 |      0 |          0 |
|       gen_slv_port_demux[1].i_axi_ar_decode                                            |                                                                              addr_decode_10 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gen_slv_port_demux[1].i_axi_aw_decode                                            |                                                                              addr_decode_11 |       1100 |       1100 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gen_slv_port_demux[1].i_axi_demux                                                |                                                                                axi_demux_12 |        996 |        996 |       0 |    0 |   677 |      0 |      0 |          0 |
|         (gen_slv_port_demux[1].i_axi_demux)                                            |                                                                                axi_demux_12 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.gen_ar_id_counter.i_ar_id_counter                                    |                                                                       axi_demux_id_counters |         37 |         37 |       0 |    0 |    36 |      0 |      0 |          0 |
|           (gen_demux.gen_ar_id_counter.i_ar_id_counter)                                |                                                                       axi_demux_id_counters |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|           gen_counters[0].i_in_flight_cnt                                              |                                                                            delta_counter_30 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[10].i_in_flight_cnt                                             |                                                                            delta_counter_31 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[11].i_in_flight_cnt                                             |                                                                            delta_counter_32 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[12].i_in_flight_cnt                                             |                                                                            delta_counter_33 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[13].i_in_flight_cnt                                             |                                                                            delta_counter_34 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[14].i_in_flight_cnt                                             |                                                                            delta_counter_35 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[15].i_in_flight_cnt                                             |                                                                            delta_counter_36 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[1].i_in_flight_cnt                                              |                                                                            delta_counter_37 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[2].i_in_flight_cnt                                              |                                                                            delta_counter_38 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[3].i_in_flight_cnt                                              |                                                                            delta_counter_39 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[4].i_in_flight_cnt                                              |                                                                            delta_counter_40 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[5].i_in_flight_cnt                                              |                                                                            delta_counter_41 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[6].i_in_flight_cnt                                              |                                                                            delta_counter_42 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[7].i_in_flight_cnt                                              |                                                                            delta_counter_43 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[8].i_in_flight_cnt                                              |                                                                            delta_counter_44 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[9].i_in_flight_cnt                                              |                                                                            delta_counter_45 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.gen_aw_id_counter.i_aw_id_counter                                    |                                                                    axi_demux_id_counters_14 |         41 |         41 |       0 |    0 |    36 |      0 |      0 |          0 |
|           (gen_demux.gen_aw_id_counter.i_aw_id_counter)                                |                                                                    axi_demux_id_counters_14 |         16 |         16 |       0 |    0 |     4 |      0 |      0 |          0 |
|           gen_counters[0].i_in_flight_cnt                                              |                                                                               delta_counter |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[10].i_in_flight_cnt                                             |                                                                            delta_counter_15 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[11].i_in_flight_cnt                                             |                                                                            delta_counter_16 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[12].i_in_flight_cnt                                             |                                                                            delta_counter_17 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[13].i_in_flight_cnt                                             |                                                                            delta_counter_18 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[14].i_in_flight_cnt                                             |                                                                            delta_counter_19 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[15].i_in_flight_cnt                                             |                                                                            delta_counter_20 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[1].i_in_flight_cnt                                              |                                                                            delta_counter_21 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[2].i_in_flight_cnt                                              |                                                                            delta_counter_22 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[3].i_in_flight_cnt                                              |                                                                            delta_counter_23 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[4].i_in_flight_cnt                                              |                                                                            delta_counter_24 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[5].i_in_flight_cnt                                              |                                                                            delta_counter_25 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[6].i_in_flight_cnt                                              |                                                                            delta_counter_26 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[7].i_in_flight_cnt                                              |                                                                            delta_counter_27 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[8].i_in_flight_cnt                                              |                                                                            delta_counter_28 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[9].i_in_flight_cnt                                              |                                                                            delta_counter_29 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.i_ar_spill_reg                                                       |                                                              spill_register__parameterized2 |        213 |        213 |       0 |    0 |   142 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                    spill_register_flushable__parameterized2 |        213 |        213 |       0 |    0 |   142 |      0 |      0 |          0 |
|         gen_demux.i_aw_spill_reg                                                       |                                                                              spill_register |         71 |         71 |       0 |    0 |   140 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                                    spill_register_flushable |         71 |         71 |       0 |    0 |   140 |      0 |      0 |          0 |
|         gen_demux.i_b_mux                                                              |                                                                                 rr_arb_tree |         28 |         28 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_demux.i_b_spill_reg                                                        |                                                              spill_register__parameterized1 |         19 |         19 |       0 |    0 |     2 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                    spill_register_flushable__parameterized1 |         19 |         19 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.i_r_mux                                                              |                                                                 rr_arb_tree__parameterized0 |         28 |         28 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_demux.i_r_spill_reg                                                        |                                                              spill_register__parameterized3 |         42 |         42 |       0 |    0 |   132 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                    spill_register_flushable__parameterized3 |         42 |         42 |       0 |    0 |   132 |      0 |      0 |          0 |
|         gen_demux.i_w_fifo                                                             |                                                                                     fifo_v3 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.i_w_spill_reg                                                        |                                                              spill_register__parameterized0 |        514 |        514 |       0 |    0 |   153 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                   |                                                    spill_register_flushable__parameterized0 |        514 |        514 |       0 |    0 |   153 |      0 |      0 |          0 |
|       gen_slv_port_demux[1].i_axi_err_slv                                              |                                                                              axi_err_slv_13 |         62 |         62 |       0 |    0 |    36 |      0 |      0 |          0 |
|         (gen_slv_port_demux[1].i_axi_err_slv)                                          |                                                                              axi_err_slv_13 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         i_atop_filter                                                                  |                                                                             axi_atop_filter |         41 |         41 |       0 |    0 |    19 |      0 |      0 |          0 |
|           (i_atop_filter)                                                              |                                                                             axi_atop_filter |         30 |         30 |       0 |    0 |    17 |      0 |      0 |          0 |
|           r_resp_cmd                                                                   |                                                                             stream_register |         11 |         11 |       0 |    0 |     2 |      0 |      0 |          0 |
|             i_fifo                                                                     |                                                                                     fifo_v2 |         11 |         11 |       0 |    0 |     2 |      0 |      0 |          0 |
|               i_fifo_v3                                                                |                                                                     fifo_v3__parameterized0 |         11 |         11 |       0 |    0 |     2 |      0 |      0 |          0 |
|         i_b_fifo                                                                       |                                                                     fifo_v3__parameterized2 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|         i_r_counter                                                                    |                                                                                     counter |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|           i_counter                                                                    |                                                               delta_counter__parameterized0 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|         i_r_fifo                                                                       |                                                                     fifo_v3__parameterized3 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|         i_w_fifo                                                                       |                                                                     fifo_v3__parameterized1 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|   i_bootrom                                                                            |                                                                                  bootrom_64 |         65 |         65 |       0 |    0 |    10 |      2 |      0 |          0 |
|   i_clint                                                                              |                                                                                       clint |        184 |        184 |       0 |    0 |   153 |      0 |      0 |          0 |
|     (i_clint)                                                                          |                                                                                       clint |         32 |         32 |       0 |    0 |   129 |      0 |      0 |          0 |
|     axi_lite_interface_i                                                               |                                                                          axi_lite_interface |        152 |        152 |       0 |    0 |    21 |      0 |      0 |          0 |
|     i_sync_edge                                                                        |                                                                            clint_sync_wedge |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|       (i_sync_edge)                                                                    |                                                                            clint_sync_wedge |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       i_sync                                                                           |                                                                                  clint_sync |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|   i_ddr                                                                                |                                                                             xlnx_mig_7_ddr3 |      10427 |       9214 |     852 |  361 |  8538 |      1 |      0 |          0 |
|     (i_ddr)                                                                            |                                                                             xlnx_mig_7_ddr3 |         58 |          0 |      58 |    0 |     0 |      0 |      0 |          0 |
|     u_xlnx_mig_7_ddr3_mig                                                              |                                                                         xlnx_mig_7_ddr3_mig |      10369 |       9214 |     794 |  361 |  8538 |      1 |      0 |          0 |
|       temp_mon_enabled.u_tempmon                                                       |                                                    xlnx_mig_7_ddr3_mig_7series_v4_2_tempmon |         39 |         39 |       0 |    0 |   122 |      0 |      0 |          0 |
|       u_ddr3_clk_ibuf                                                                  |                                                   xlnx_mig_7_ddr3_mig_7series_v4_2_clk_ibuf |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       u_ddr3_infrastructure                                                            |                                             xlnx_mig_7_ddr3_mig_7series_v4_2_infrastructure |         22 |         22 |       0 |    0 |    65 |      0 |      0 |          0 |
|       u_iodelay_ctrl                                                                   |                                               xlnx_mig_7_ddr3_mig_7series_v4_2_iodelay_ctrl |          1 |          1 |       0 |    0 |    29 |      0 |      0 |          0 |
|       u_memc_ui_top_axi                                                                |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_memc_ui_top_axi |      10307 |       9152 |     794 |  361 |  8322 |      1 |      0 |          0 |
|         (u_memc_ui_top_axi)                                                            |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_memc_ui_top_axi |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|         mem_intfc0                                                                     |                                                  xlnx_mig_7_ddr3_mig_7series_v4_2_mem_intfc |       7013 |       6575 |     418 |   20 |  4779 |      1 |      0 |          0 |
|           ddr_phy_top0                                                                 |                                                xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_top |       6359 |       5930 |     410 |   19 |  4224 |      1 |      0 |          0 |
|             u_ddr_calib_top                                                            |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_calib_top |       4944 |       4928 |       0 |   16 |  3569 |      1 |      0 |          0 |
|               (u_ddr_calib_top)                                                        |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_calib_top |         72 |         71 |       0 |    1 |    39 |      0 |      0 |          0 |
|               ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                              |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_prbs_rdlvl |        986 |        986 |       0 |    0 |   730 |      1 |      0 |          0 |
|               ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                        |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_rdlvl |        582 |        582 |       0 |    0 |   908 |      0 |      0 |          0 |
|               ddr_phy_tempmon_0                                                        |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_tempmon |        262 |        262 |       0 |    0 |   229 |      0 |      0 |          0 |
|               dqsfind_calib_right.u_ddr_phy_dqs_found_cal                              |                                      xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_dqs_found_cal |        176 |        175 |       0 |    1 |   132 |      0 |      0 |          0 |
|               mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                |                                  xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay |         40 |         39 |       0 |    1 |    26 |      0 |      0 |          0 |
|               mb_wrlvl_inst.u_ddr_phy_wrlvl                                            |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_wrlvl |        358 |        357 |       0 |    1 |   255 |      0 |      0 |          0 |
|               oclk_calib.u_ddr_phy_oclkdelay_cal                                       |                                      xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_oclkdelay_cal |        796 |        794 |       0 |    2 |   522 |      0 |      0 |          0 |
|                 u_ocd_cntlr                                                            |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_ocd_cntlr |         33 |         33 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 u_ocd_data                                                             |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_ocd_data |         27 |         27 |       0 |    0 |    64 |      0 |      0 |          0 |
|                 u_ocd_edge                                                             |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_ocd_edge |         42 |         42 |       0 |    0 |    32 |      0 |      0 |          0 |
|                 u_ocd_lim                                                              |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_ocd_lim |        205 |        205 |       0 |    0 |    98 |      0 |      0 |          0 |
|                 u_ocd_mux                                                              |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_ocd_mux |         14 |         14 |       0 |    0 |    10 |      0 |      0 |          0 |
|                 u_ocd_po_cntlr                                                         |                                       xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_ocd_po_cntlr |        151 |        151 |       0 |    0 |    94 |      0 |      0 |          0 |
|                 u_ocd_samp                                                             |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_ocd_samp |         79 |         79 |       0 |    0 |    48 |      0 |      0 |          0 |
|                 u_poc                                                                  |                                                    xlnx_mig_7_ddr3_mig_7series_v4_2_poc_top |        249 |        247 |       0 |    2 |   162 |      0 |      0 |          0 |
|                   u_edge_center                                                        |                                             xlnx_mig_7_ddr3_mig_7series_v4_2_poc_edge_store |          8 |          8 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   u_edge_left                                                          |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_poc_edge_store_97 |         32 |         32 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   u_edge_right                                                         |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_poc_edge_store_98 |         16 |         16 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   u_poc_meta                                                           |                                                   xlnx_mig_7_ddr3_mig_7series_v4_2_poc_meta |         82 |         80 |       0 |    2 |    63 |      0 |      0 |          0 |
|                   u_poc_tap_base                                                       |                                               xlnx_mig_7_ddr3_mig_7series_v4_2_poc_tap_base |        111 |        111 |       0 |    0 |    63 |      0 |      0 |          0 |
|               u_ddr_phy_init                                                           |                                               xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_init |       1361 |       1356 |       0 |    5 |   388 |      0 |      0 |          0 |
|               u_ddr_phy_wrcal                                                          |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_wrcal |        173 |        168 |       0 |    5 |   307 |      0 |      0 |          0 |
|               u_ddr_prbs_gen                                                           |                                               xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_prbs_gen |        140 |        140 |       0 |    0 |    33 |      0 |      0 |          0 |
|             u_ddr_mc_phy_wrapper                                                       |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_mc_phy_wrapper |       1421 |       1008 |     410 |    3 |   655 |      0 |      0 |          0 |
|               (u_ddr_mc_phy_wrapper)                                                   |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_mc_phy_wrapper |         58 |         58 |       0 |    0 |    55 |      0 |      0 |          0 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iddr_edge_det           |                                                     xlnx_mig_7_ddr3_mig_7series_v4_2_poc_pd |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iddr_edge_det           |                                                  xlnx_mig_7_ddr3_mig_7series_v4_2_poc_pd_81 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iddr_edge_det           |                                                  xlnx_mig_7_ddr3_mig_7series_v4_2_poc_pd_82 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iddr_edge_det           |                                                  xlnx_mig_7_ddr3_mig_7series_v4_2_poc_pd_83 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|               u_ddr_mc_phy                                                             |                                                 xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_mc_phy |       1362 |        949 |     410 |    3 |   592 |      0 |      0 |          0 |
|                 (u_ddr_mc_phy)                                                         |                                                 xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_mc_phy |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 ddr_phy_4lanes_0.u_ddr_phy_4lanes                                      |                                             xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_4lanes |       1241 |        865 |     374 |    2 |   485 |      0 |      0 |          0 |
|                   (ddr_phy_4lanes_0.u_ddr_phy_4lanes)                                  |                                             xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_4lanes |         11 |         10 |       0 |    1 |    20 |      0 |      0 |          0 |
|                   ddr_byte_lane_A.ddr_byte_lane_A                                      |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane |        493 |        401 |      92 |    0 |   116 |      0 |      0 |          0 |
|                     (ddr_byte_lane_A.ddr_byte_lane_A)                                  |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane |          0 |          0 |       0 |    0 |    69 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                  |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_group_io |          1 |          1 |       0 |    0 |     9 |      0 |      0 |          0 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                      |                                        xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_if_post_fifo_95 |        416 |        372 |      44 |    0 |    14 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                  |                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_96 |         76 |         28 |      48 |    0 |    24 |      0 |      0 |          0 |
|                   ddr_byte_lane_B.ddr_byte_lane_B                                      |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized0 |        254 |        160 |      94 |    0 |   116 |      0 |      0 |          0 |
|                     (ddr_byte_lane_B.ddr_byte_lane_B)                                  |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized0 |         15 |         15 |       0 |    0 |    69 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                  |                       xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_group_io__parameterized0_92 |          1 |          1 |       0 |    0 |     9 |      0 |      0 |          0 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                      |                                        xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_if_post_fifo_93 |        160 |        116 |      44 |    0 |    14 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                  |                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_94 |         78 |         28 |      50 |    0 |    24 |      0 |      0 |          0 |
|                   ddr_byte_lane_C.ddr_byte_lane_C                                      |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized1 |        239 |        145 |      94 |    0 |   116 |      0 |      0 |          0 |
|                     (ddr_byte_lane_C.ddr_byte_lane_C)                                  |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized1 |          0 |          0 |       0 |    0 |    69 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                  |                       xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_group_io__parameterized0_89 |          1 |          1 |       0 |    0 |     9 |      0 |      0 |          0 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                      |                                        xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_if_post_fifo_90 |        160 |        116 |      44 |    0 |    14 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                  |                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_91 |         78 |         28 |      50 |    0 |    24 |      0 |      0 |          0 |
|                   ddr_byte_lane_D.ddr_byte_lane_D                                      |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized2 |        245 |        150 |      94 |    1 |   117 |      0 |      0 |          0 |
|                     (ddr_byte_lane_D.ddr_byte_lane_D)                                  |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized2 |          1 |          1 |       0 |    0 |    69 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                  |                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_group_io__parameterized0 |          2 |          1 |       0 |    1 |    10 |      0 |      0 |          0 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                      |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_if_post_fifo |        164 |        120 |      44 |    0 |    14 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                  |                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_88 |         78 |         28 |      50 |    0 |    24 |      0 |      0 |          0 |
|                 ddr_phy_4lanes_1.u_ddr_phy_4lanes                                      |                             xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_4lanes__parameterized0 |        118 |         81 |      36 |    1 |    91 |      0 |      0 |          0 |
|                   (ddr_phy_4lanes_1.u_ddr_phy_4lanes)                                  |                             xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_4lanes__parameterized0 |         10 |          9 |       0 |    1 |    14 |      0 |      0 |          0 |
|                   ddr_byte_lane_A.ddr_byte_lane_A                                      |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized3 |         15 |         15 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (ddr_byte_lane_A.ddr_byte_lane_A)                                  |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                  |                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_group_io__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                  |                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_87 |         15 |         15 |       0 |    0 |    19 |      0 |      0 |          0 |
|                   ddr_byte_lane_B.ddr_byte_lane_B                                      |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized4 |         23 |         23 |       0 |    0 |    20 |      0 |      0 |          0 |
|                     (ddr_byte_lane_B.ddr_byte_lane_B)                                  |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized4 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                  |                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_group_io__parameterized2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                  |                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_86 |         14 |         14 |       0 |    0 |    19 |      0 |      0 |          0 |
|                   ddr_byte_lane_C.ddr_byte_lane_C                                      |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized5 |         15 |         15 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (ddr_byte_lane_C.ddr_byte_lane_C)                                  |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized5 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                  |                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_group_io__parameterized3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                  |                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_85 |         15 |         15 |       0 |    0 |    19 |      0 |      0 |          0 |
|                   ddr_byte_lane_D.ddr_byte_lane_D                                      |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized6 |         55 |         19 |      36 |    0 |    19 |      0 |      0 |          0 |
|                     (ddr_byte_lane_D.ddr_byte_lane_D)                                  |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized6 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                  |                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_group_io__parameterized4 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                  |                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1 |         54 |         18 |      36 |    0 |    19 |      0 |      0 |          0 |
|           mc0                                                                          |                                                         xlnx_mig_7_ddr3_mig_7series_v4_2_mc |        657 |        648 |       8 |    1 |   555 |      0 |      0 |          0 |
|             (mc0)                                                                      |                                                         xlnx_mig_7_ddr3_mig_7series_v4_2_mc |        106 |        106 |       0 |    0 |    83 |      0 |      0 |          0 |
|             bank_mach0                                                                 |                                                  xlnx_mig_7_ddr3_mig_7series_v4_2_bank_mach |        465 |        465 |       0 |    0 |   377 |      0 |      0 |          0 |
|               arb_mux0                                                                 |                                                    xlnx_mig_7_ddr3_mig_7series_v4_2_arb_mux |        166 |        166 |       0 |    0 |    36 |      0 |      0 |          0 |
|                 arb_row_col0                                                           |                                                xlnx_mig_7_ddr3_mig_7series_v4_2_arb_row_col |        166 |        166 |       0 |    0 |    32 |      0 |      0 |          0 |
|                   (arb_row_col0)                                                       |                                                xlnx_mig_7_ddr3_mig_7series_v4_2_arb_row_col |          4 |          4 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   col_arb0                                                             |                            xlnx_mig_7_ddr3_mig_7series_v4_2_round_robin_arb__parameterized1 |         60 |         60 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   pre_4_1_1T_arb.pre_arb0                                              |                         xlnx_mig_7_ddr3_mig_7series_v4_2_round_robin_arb__parameterized1_79 |         49 |         49 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   row_arb0                                                             |                         xlnx_mig_7_ddr3_mig_7series_v4_2_round_robin_arb__parameterized1_80 |         53 |         53 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 arb_select0                                                            |                                                 xlnx_mig_7_ddr3_mig_7series_v4_2_arb_select |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|               bank_cntrl[0].bank0                                                      |                                                 xlnx_mig_7_ddr3_mig_7series_v4_2_bank_cntrl |         70 |         70 |       0 |    0 |    81 |      0 |      0 |          0 |
|                 bank_compare0                                                          |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_bank_compare_78 |          7 |          7 |       0 |    0 |    36 |      0 |      0 |          0 |
|                 bank_queue0                                                            |                                                 xlnx_mig_7_ddr3_mig_7series_v4_2_bank_queue |         36 |         36 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 bank_state0                                                            |                                                 xlnx_mig_7_ddr3_mig_7series_v4_2_bank_state |         27 |         27 |       0 |    0 |    27 |      0 |      0 |          0 |
|               bank_cntrl[1].bank0                                                      |                                 xlnx_mig_7_ddr3_mig_7series_v4_2_bank_cntrl__parameterized0 |         69 |         69 |       0 |    0 |    79 |      0 |      0 |          0 |
|                 bank_compare0                                                          |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_bank_compare_77 |         16 |         16 |       0 |    0 |    36 |      0 |      0 |          0 |
|                 bank_queue0                                                            |                                 xlnx_mig_7_ddr3_mig_7series_v4_2_bank_queue__parameterized0 |         28 |         28 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 bank_state0                                                            |                                 xlnx_mig_7_ddr3_mig_7series_v4_2_bank_state__parameterized0 |         25 |         25 |       0 |    0 |    25 |      0 |      0 |          0 |
|               bank_cntrl[2].bank0                                                      |                                 xlnx_mig_7_ddr3_mig_7series_v4_2_bank_cntrl__parameterized1 |         69 |         69 |       0 |    0 |    80 |      0 |      0 |          0 |
|                 bank_compare0                                                          |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_bank_compare_76 |         17 |         17 |       0 |    0 |    36 |      0 |      0 |          0 |
|                 bank_queue0                                                            |                                 xlnx_mig_7_ddr3_mig_7series_v4_2_bank_queue__parameterized1 |         29 |         29 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 bank_state0                                                            |                                 xlnx_mig_7_ddr3_mig_7series_v4_2_bank_state__parameterized1 |         23 |         23 |       0 |    0 |    26 |      0 |      0 |          0 |
|               bank_cntrl[3].bank0                                                      |                                 xlnx_mig_7_ddr3_mig_7series_v4_2_bank_cntrl__parameterized2 |         68 |         68 |       0 |    0 |    79 |      0 |      0 |          0 |
|                 bank_compare0                                                          |                                               xlnx_mig_7_ddr3_mig_7series_v4_2_bank_compare |         15 |         15 |       0 |    0 |    36 |      0 |      0 |          0 |
|                 bank_queue0                                                            |                                 xlnx_mig_7_ddr3_mig_7series_v4_2_bank_queue__parameterized2 |         28 |         28 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 bank_state0                                                            |                                 xlnx_mig_7_ddr3_mig_7series_v4_2_bank_state__parameterized2 |         25 |         25 |       0 |    0 |    25 |      0 |      0 |          0 |
|               bank_common0                                                             |                                                xlnx_mig_7_ddr3_mig_7series_v4_2_bank_common |         23 |         23 |       0 |    0 |    22 |      0 |      0 |          0 |
|             col_mach0                                                                  |                                                   xlnx_mig_7_ddr3_mig_7series_v4_2_col_mach |         23 |         15 |       8 |    0 |    25 |      0 |      0 |          0 |
|             rank_mach0                                                                 |                                                  xlnx_mig_7_ddr3_mig_7series_v4_2_rank_mach |         64 |         63 |       0 |    1 |    70 |      0 |      0 |          0 |
|               rank_cntrl[0].rank_cntrl0                                                |                                                 xlnx_mig_7_ddr3_mig_7series_v4_2_rank_cntrl |         10 |          9 |       0 |    1 |    16 |      0 |      0 |          0 |
|               rank_common0                                                             |                                                xlnx_mig_7_ddr3_mig_7series_v4_2_rank_common |         54 |         54 |       0 |    0 |    54 |      0 |      0 |          0 |
|                 (rank_common0)                                                         |                                                xlnx_mig_7_ddr3_mig_7series_v4_2_rank_common |         46 |         46 |       0 |    0 |    48 |      0 |      0 |          0 |
|                 maintenance_request.maint_arb0                                         |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_round_robin_arb |          8 |          8 |       0 |    0 |     6 |      0 |      0 |          0 |
|         u_axi_mc                                                                       |                                                     xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc |       2530 |       2189 |       0 |  341 |  2573 |      0 |      0 |          0 |
|           (u_axi_mc)                                                                   |                                                     xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc |          0 |          0 |       0 |    0 |    14 |      0 |      0 |          0 |
|           USE_UPSIZER.upsizer_d2                                                       |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_axi_upsizer |       1760 |       1685 |       0 |   75 |  1729 |      0 |      0 |          0 |
|             USE_READ.read_addr_inst                                                    |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_a_upsizer__parameterized0 |        170 |        133 |       0 |   37 |    97 |      0 |      0 |          0 |
|               (USE_READ.read_addr_inst)                                                |                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_a_upsizer__parameterized0 |         59 |         59 |       0 |    0 |    46 |      0 |      0 |          0 |
|               USE_BURSTS.cmd_queue                                                     |                                        xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_command_fifo_62 |        111 |         74 |       0 |   37 |    46 |      0 |      0 |          0 |
|                 (USE_BURSTS.cmd_queue)                                                 |                                        xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_command_fifo_62 |        101 |         64 |       0 |   37 |    45 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.new_write_inst                                    |                                      xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_or_69 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                               |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_70 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                               |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_71 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                           |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_72 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                           |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_73 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                           |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_74 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_inst                                  |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_75 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                    |                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_63 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                    |                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_64 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                    |                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_65 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                    |                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_66 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].last_mask_inst                    |                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_67 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                        |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_68 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             USE_READ.read_data_inst                                                    |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_r_upsizer |        165 |        165 |       0 |    0 |   284 |      0 |      0 |          0 |
|               (USE_READ.read_data_inst)                                                |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_r_upsizer |        152 |        152 |       0 |    0 |   283 |      0 |      0 |          0 |
|               USE_FPGA_CTRL.cmd_ready_inst                                             |                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_37 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1                        |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_38 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst                     |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_or_39 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.last_beat_curr_word_inst                              |                                      xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_comparator_sel_40 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                              |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_57 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                              |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_58 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[2].compare_inst                                              |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_59 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[3].compare_inst                                              |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_60 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[4].compare_inst                                              |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_61 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.last_beat_inst                                        |               xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_comparator_sel_static__parameterized0_41 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                              |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_53 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                              |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_54 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[2].compare_inst                                              |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_55 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[3].compare_inst                                              |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_56 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                              |                               xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_comparator_sel_static_42 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                              |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_50 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                              |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_51 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[2].compare_inst                                              |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_52 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst                     |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_43 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                     |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_44 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                 |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_45 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst               |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_46 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_inst                          |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_or_47 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                      |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_48 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst                    |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_49 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|             USE_WRITE.write_addr_inst                                                  |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_a_upsizer |        179 |        141 |       0 |   38 |    98 |      0 |      0 |          0 |
|               (USE_WRITE.write_addr_inst)                                              |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_a_upsizer |         50 |         50 |       0 |    0 |    46 |      0 |      0 |          0 |
|               USE_BURSTS.cmd_queue                                                     |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_command_fifo |        129 |         91 |       0 |   38 |    47 |      0 |      0 |          0 |
|                 (USE_BURSTS.cmd_queue)                                                 |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_command_fifo |        119 |         81 |       0 |   38 |    46 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.new_write_inst                                    |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_or |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                               |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_31 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                               |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_32 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                           |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_33 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                           |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_34 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                           |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_35 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_inst                                  |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_36 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                    |                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_25 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                    |                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_26 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                    |                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_27 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                    |                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_28 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].last_mask_inst                    |                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_29 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                        |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_30 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             USE_WRITE.write_data_inst                                                  |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_w_upsizer |        694 |        694 |       0 |    0 |   599 |      0 |      0 |          0 |
|               (USE_WRITE.write_data_inst)                                              |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_w_upsizer |        382 |        382 |       0 |    0 |   598 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.last_beat_curr_word_inst                              |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_comparator_sel |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                              |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_20 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                              |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_21 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[2].compare_inst                                              |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_22 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[3].compare_inst                                              |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_23 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[4].compare_inst                                              |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_24 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.last_beat_inst                                        |                  xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_comparator_sel_static__parameterized0 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                              |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_16 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                              |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_17 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[2].compare_inst                                              |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_18 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[3].compare_inst                                              |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_19 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.last_word_inst                                        |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_USE_WRAP.last_word_inst2                                        |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_USE_WRAP.last_word_inst3                                        |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst                     |                                        xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and |         17 |         17 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.last_word_inst_2                                 |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                              |                                  xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_comparator_sel_static |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                              |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_13 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                              |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_14 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[2].compare_inst                                              |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_15 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.pop_si_data_inst                                 |                                               xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_or |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                     |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_4 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst                |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_5 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                 |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_6 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst                |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_7 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst               |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst                     |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_9 |        289 |        289 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                      |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_10 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst                     |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_11 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst                    |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_12 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             mi_register_slice_inst                                                     |                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_axi_register_slice__parameterized0 |        400 |        400 |       0 |    0 |   540 |      0 |      0 |          0 |
|               (mi_register_slice_inst)                                                 |                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_axi_register_slice__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               r_pipe                                                                   |                    xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_axic_register_slice__parameterized5 |        399 |        399 |       0 |    0 |   539 |      0 |      0 |          0 |
|             si_register_slice_inst                                                     |                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_axi_register_slice |        152 |        152 |       0 |    0 |   111 |      0 |      0 |          0 |
|               (si_register_slice_inst)                                                 |                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_axi_register_slice |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               ar_pipe                                                                  |                                    xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_axic_register_slice |         69 |         69 |       0 |    0 |    54 |      0 |      0 |          0 |
|               aw_pipe                                                                  |                                  xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_axic_register_slice_0 |         83 |         83 |       0 |    0 |    56 |      0 |      0 |          0 |
|           axi_mc_ar_channel_0                                                          |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_ar_channel |         69 |         69 |       0 |    0 |    90 |      0 |      0 |          0 |
|             (axi_mc_ar_channel_0)                                                      |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_ar_channel |          0 |          0 |       0 |    0 |    47 |      0 |      0 |          0 |
|             ar_cmd_fsm_0                                                               |                                             xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_cmd_fsm |         67 |         67 |       0 |    0 |     1 |      0 |      0 |          0 |
|             axi_mc_cmd_translator_0                                                    |                      xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_cmd_translator__parameterized0 |          2 |          2 |       0 |    0 |    42 |      0 |      0 |          0 |
|               axi_mc_incr_cmd_0                                                        |                            xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_incr_cmd__parameterized0 |          0 |          0 |       0 |    0 |    34 |      0 |      0 |          0 |
|               axi_mc_wrap_cmd_0                                                        |                            xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0 |          2 |          2 |       0 |    0 |     8 |      0 |      0 |          0 |
|           axi_mc_aw_channel_0                                                          |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_aw_channel |         76 |         76 |       0 |    0 |    88 |      0 |      0 |          0 |
|             (axi_mc_aw_channel_0)                                                      |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_aw_channel |          0 |          0 |       0 |    0 |    45 |      0 |      0 |          0 |
|             aw_cmd_fsm_0                                                               |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_wr_cmd_fsm |         70 |         70 |       0 |    0 |     1 |      0 |      0 |          0 |
|             axi_mc_cmd_translator_0                                                    |                                      xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_cmd_translator |          6 |          6 |       0 |    0 |    42 |      0 |      0 |          0 |
|               axi_mc_incr_cmd_0                                                        |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_incr_cmd |          0 |          0 |       0 |    0 |    34 |      0 |      0 |          0 |
|               axi_mc_wrap_cmd_0                                                        |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_wrap_cmd |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|           axi_mc_b_channel_0                                                           |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_b_channel |         11 |          7 |       0 |    4 |    10 |      0 |      0 |          0 |
|             (axi_mc_b_channel_0)                                                       |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_b_channel |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|             bid_fifo_0                                                                 |                                                xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_fifo |         11 |          7 |       0 |    4 |     4 |      0 |      0 |          0 |
|           axi_mc_cmd_arbiter_0                                                         |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_cmd_arbiter |         28 |         28 |       0 |    0 |    31 |      0 |      0 |          0 |
|           axi_mc_r_channel_0                                                           |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_r_channel |        293 |         31 |       0 |  262 |    32 |      0 |      0 |          0 |
|             (axi_mc_r_channel_0)                                                       |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_r_channel |          0 |          0 |       0 |    0 |    14 |      0 |      0 |          0 |
|             rd_data_fifo_0                                                             |                                xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_fifo__parameterized0 |        271 |         15 |       0 |  256 |    12 |      0 |      0 |          0 |
|             transaction_fifo_0                                                         |                                xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_fifo__parameterized1 |         22 |         16 |       0 |    6 |     6 |      0 |      0 |          0 |
|           axi_mc_w_channel_0                                                           |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_w_channel |        293 |        293 |       0 |    0 |   579 |      0 |      0 |          0 |
|         u_ui_top                                                                       |                                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ui_top |        765 |        389 |     376 |    0 |   968 |      0 |      0 |          0 |
|           ui_cmd0                                                                      |                                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ui_cmd |         31 |         31 |       0 |    0 |    56 |      0 |      0 |          0 |
|           ui_rd_data0                                                                  |                                                 xlnx_mig_7_ddr3_mig_7series_v4_2_ui_rd_data |        208 |         32 |     176 |    0 |   291 |      0 |      0 |          0 |
|           ui_wr_data0                                                                  |                                                 xlnx_mig_7_ddr3_mig_7series_v4_2_ui_wr_data |        526 |        326 |     200 |    0 |   621 |      0 |      0 |          0 |
|   i_dm_axi2mem                                                                         |                                                                                     axi2mem |        242 |        242 |       0 |    0 |    41 |      0 |      0 |          0 |
|   i_dm_axi_master                                                                      |                                                                                 axi_adapter |         54 |         54 |       0 |    0 |    69 |      0 |      0 |          0 |
|   i_dm_top                                                                             |                                                                                      dm_top |       1179 |       1179 |       0 |    0 |   676 |      0 |      0 |          0 |
|     i_dm_csrs                                                                          |                                                                                     dm_csrs |       1000 |       1000 |       0 |    0 |   599 |      0 |      0 |          0 |
|       (i_dm_csrs)                                                                      |                                                                                     dm_csrs |        866 |        866 |       0 |    0 |   531 |      0 |      0 |          0 |
|       i_fifo                                                                           |                                                                     fifo_v2__parameterized0 |        134 |        134 |       0 |    0 |    68 |      0 |      0 |          0 |
|         i_fifo_v3                                                                      |                                                                     fifo_v3__parameterized5 |        134 |        134 |       0 |    0 |    68 |      0 |      0 |          0 |
|     i_dm_mem                                                                           |                                                                                      dm_mem |        104 |        104 |       0 |    0 |    74 |      0 |      0 |          0 |
|       (i_dm_mem)                                                                       |                                                                                      dm_mem |         15 |         15 |       0 |    0 |    69 |      0 |      0 |          0 |
|       gen_rom_snd_scratch.i_debug_rom                                                  |                                                                                   debug_rom |         89 |         89 |       0 |    0 |     5 |      0 |      0 |          0 |
|     i_dm_sba                                                                           |                                                                                      dm_sba |         75 |         75 |       0 |    0 |     3 |      0 |      0 |          0 |
|   i_dmi_jtag                                                                           |                                                                                    dmi_jtag |        463 |        463 |       0 |    0 |   340 |      0 |      0 |          0 |
|     (i_dmi_jtag)                                                                       |                                                                                    dmi_jtag |          1 |          1 |       0 |    0 |    84 |      0 |      0 |          0 |
|     i_dmi_cdc                                                                          |                                                                                     dmi_cdc |        339 |        339 |       0 |    0 |   164 |      0 |      0 |          0 |
|       i_cdc_req                                                                        |                                                                                  cdc_2phase |        296 |        296 |       0 |    0 |    89 |      0 |      0 |          0 |
|         i_dst                                                                          |                                                                              cdc_2phase_dst |        293 |        293 |       0 |    0 |    45 |      0 |      0 |          0 |
|         i_src                                                                          |                                                                              cdc_2phase_src |          3 |          3 |       0 |    0 |    44 |      0 |      0 |          0 |
|       i_cdc_resp                                                                       |                                                                  cdc_2phase__parameterized0 |         43 |         43 |       0 |    0 |    75 |      0 |      0 |          0 |
|         i_dst                                                                          |                                                              cdc_2phase_dst__parameterized0 |         39 |         39 |       0 |    0 |    38 |      0 |      0 |          0 |
|         i_src                                                                          |                                                              cdc_2phase_src__parameterized0 |          4 |          4 |       0 |    0 |    37 |      0 |      0 |          0 |
|     i_dmi_jtag_tap                                                                     |                                                                                dmi_jtag_tap |        123 |        123 |       0 |    0 |    92 |      0 |      0 |          0 |
|   i_fan_ctrl                                                                           |                                                                                    fan_ctrl |         20 |         20 |       0 |    0 |    24 |      0 |      0 |          0 |
|   i_rstgen_main                                                                        |                                                                                      rstgen |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|     i_rstgen_bypass                                                                    |                                                                               rstgen_bypass |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|   i_xlnx_axi_clock_converter_ddr                                                       |                                                                    xlnx_axi_clock_converter |        422 |        226 |     196 |    0 |   998 |      0 |      0 |          0 |
|     inst                                                                               |                    xlnx_axi_clock_converter_axi_clock_converter_v2_1_24_axi_clock_converter |        422 |        226 |     196 |    0 |   998 |      0 |      0 |          0 |
|       gen_clock_conv.gen_async_conv.asyncfifo_axi                                      |                                             xlnx_axi_clock_converter_fifo_generator_v13_2_6 |        422 |        226 |     196 |    0 |   998 |      0 |      0 |          0 |
|         inst_fifo_gen                                                                  |                                       xlnx_axi_clock_converter_fifo_generator_v13_2_6_synth |        422 |        226 |     196 |    0 |   998 |      0 |      0 |          0 |
|           gaxi_full_lite.gread_ch.grach2.axi_rach                                      |                                                 xlnx_axi_clock_converter_fifo_generator_top |         91 |         45 |      46 |    0 |   202 |      0 |      0 |          0 |
|             grf.rf                                                                     |                                             xlnx_axi_clock_converter_fifo_generator_ramfifo |         91 |         45 |      46 |    0 |   202 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                               |                                             xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__4 |         12 |         12 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                           |                                             xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__4 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 rd_pntr_cdc_inst                                                       |                                                   xlnx_axi_clock_converter_xpm_cdc_gray__17 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|                 wr_pntr_cdc_inst                                                       |                                                   xlnx_axi_clock_converter_xpm_cdc_gray__16 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                 |                                                        xlnx_axi_clock_converter_rd_logic_21 |         15 |         15 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 gr1.gr1_int.rfwft                                                      |                                                         xlnx_axi_clock_converter_rd_fwft_27 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gras.rsts                                                              |                                              xlnx_axi_clock_converter_rd_status_flags_as_28 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 rpntr                                                                  |                                                     xlnx_axi_clock_converter_rd_bin_cntr_29 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                 |                                                        xlnx_axi_clock_converter_wr_logic_22 |          8 |          8 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 gwas.wsts                                                              |                                              xlnx_axi_clock_converter_wr_status_flags_as_25 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 wpntr                                                                  |                                                     xlnx_axi_clock_converter_wr_bin_cntr_26 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.mem                                                    |                                                          xlnx_axi_clock_converter_memory_23 |         46 |          0 |      46 |    0 |   104 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                |                                                          xlnx_axi_clock_converter_memory_23 |          0 |          0 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 gdm.dm_gen.dm                                                          |                                                            xlnx_axi_clock_converter_dmem_24 |         46 |          0 |      46 |    0 |    52 |      0 |      0 |          0 |
|               rstblk                                                                   |                                       xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__4 |         10 |         10 |       0 |    0 |    26 |      0 |      0 |          0 |
|                 (rstblk)                                                               |                                       xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__4 |         10 |         10 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |                                              xlnx_axi_clock_converter_xpm_cdc_async_rst__12 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |                                 xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__17 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |                                 xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__16 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |                                              xlnx_axi_clock_converter_xpm_cdc_async_rst__11 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gaxi_full_lite.gread_ch.grdch2.axi_rdch                                      |                                 xlnx_axi_clock_converter_fifo_generator_top__parameterized2 |         94 |         46 |      48 |    0 |   238 |      0 |      0 |          0 |
|             grf.rf                                                                     |                             xlnx_axi_clock_converter_fifo_generator_ramfifo__parameterized2 |         94 |         46 |      48 |    0 |   238 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                               |                                                        xlnx_axi_clock_converter_clk_x_pntrs |         12 |         12 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                           |                                                        xlnx_axi_clock_converter_clk_x_pntrs |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 rd_pntr_cdc_inst                                                       |                                                       xlnx_axi_clock_converter_xpm_cdc_gray |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|                 wr_pntr_cdc_inst                                                       |                                                   xlnx_axi_clock_converter_xpm_cdc_gray__18 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                 |                                                        xlnx_axi_clock_converter_rd_logic_14 |         15 |         15 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 gr1.gr1_int.rfwft                                                      |                                                         xlnx_axi_clock_converter_rd_fwft_18 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gras.rsts                                                              |                                              xlnx_axi_clock_converter_rd_status_flags_as_19 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 rpntr                                                                  |                                                     xlnx_axi_clock_converter_rd_bin_cntr_20 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                 |                                                        xlnx_axi_clock_converter_wr_logic_15 |          8 |          8 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 gwas.wsts                                                              |                                              xlnx_axi_clock_converter_wr_status_flags_as_16 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 wpntr                                                                  |                                                     xlnx_axi_clock_converter_wr_bin_cntr_17 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.mem                                                    |                                             xlnx_axi_clock_converter_memory__parameterized2 |         48 |          0 |      48 |    0 |   140 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                |                                             xlnx_axi_clock_converter_memory__parameterized2 |          0 |          0 |       0 |    0 |    70 |      0 |      0 |          0 |
|                 gdm.dm_gen.dm                                                          |                                               xlnx_axi_clock_converter_dmem__parameterized2 |         48 |          0 |      48 |    0 |    70 |      0 |      0 |          0 |
|               rstblk                                                                   |                                                  xlnx_axi_clock_converter_reset_blk_ramfifo |         11 |         11 |       0 |    0 |    26 |      0 |      0 |          0 |
|                 (rstblk)                                                               |                                                  xlnx_axi_clock_converter_reset_blk_ramfifo |         11 |         11 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |                                                  xlnx_axi_clock_converter_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |                                     xlnx_axi_clock_converter_xpm_cdc_single__parameterized1 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |                                 xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__18 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |                                              xlnx_axi_clock_converter_xpm_cdc_async_rst__13 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                     |                                      xlnx_axi_clock_converter_fifo_generator_top__xdcDup__1 |         91 |         45 |      46 |    0 |   202 |      0 |      0 |          0 |
|             grf.rf                                                                     |                                  xlnx_axi_clock_converter_fifo_generator_ramfifo__xdcDup__1 |         91 |         45 |      46 |    0 |   202 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                               |                                             xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__1 |         12 |         12 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                           |                                             xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__1 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 rd_pntr_cdc_inst                                                       |                                                   xlnx_axi_clock_converter_xpm_cdc_gray__11 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|                 wr_pntr_cdc_inst                                                       |                                                   xlnx_axi_clock_converter_xpm_cdc_gray__10 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                 |                                                         xlnx_axi_clock_converter_rd_logic_7 |         15 |         15 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 gr1.gr1_int.rfwft                                                      |                                                         xlnx_axi_clock_converter_rd_fwft_11 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gras.rsts                                                              |                                              xlnx_axi_clock_converter_rd_status_flags_as_12 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 rpntr                                                                  |                                                     xlnx_axi_clock_converter_rd_bin_cntr_13 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                 |                                                         xlnx_axi_clock_converter_wr_logic_8 |          8 |          8 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 gwas.wsts                                                              |                                               xlnx_axi_clock_converter_wr_status_flags_as_9 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 wpntr                                                                  |                                                     xlnx_axi_clock_converter_wr_bin_cntr_10 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.mem                                                    |                                                             xlnx_axi_clock_converter_memory |         46 |          0 |      46 |    0 |   104 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                |                                                             xlnx_axi_clock_converter_memory |          0 |          0 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 gdm.dm_gen.dm                                                          |                                                               xlnx_axi_clock_converter_dmem |         46 |          0 |      46 |    0 |    52 |      0 |      0 |          0 |
|               rstblk                                                                   |                                       xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__1 |         10 |         10 |       0 |    0 |    26 |      0 |      0 |          0 |
|                 (rstblk)                                                               |                                       xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__1 |         10 |         10 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |                                               xlnx_axi_clock_converter_xpm_cdc_async_rst__6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |                                 xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__11 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |                                 xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__10 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |                                               xlnx_axi_clock_converter_xpm_cdc_async_rst__5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                     |                                 xlnx_axi_clock_converter_fifo_generator_top__parameterized0 |         95 |         45 |      50 |    0 |   244 |      0 |      0 |          0 |
|             grf.rf                                                                     |                             xlnx_axi_clock_converter_fifo_generator_ramfifo__parameterized0 |         95 |         45 |      50 |    0 |   244 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                               |                                             xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__2 |         12 |         12 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                           |                                             xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__2 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 rd_pntr_cdc_inst                                                       |                                                   xlnx_axi_clock_converter_xpm_cdc_gray__13 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|                 wr_pntr_cdc_inst                                                       |                                                   xlnx_axi_clock_converter_xpm_cdc_gray__12 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                 |                                                         xlnx_axi_clock_converter_rd_logic_0 |         15 |         15 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 gr1.gr1_int.rfwft                                                      |                                                          xlnx_axi_clock_converter_rd_fwft_4 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gras.rsts                                                              |                                               xlnx_axi_clock_converter_rd_status_flags_as_5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 rpntr                                                                  |                                                      xlnx_axi_clock_converter_rd_bin_cntr_6 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                 |                                                         xlnx_axi_clock_converter_wr_logic_1 |          8 |          8 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 gwas.wsts                                                              |                                               xlnx_axi_clock_converter_wr_status_flags_as_2 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 wpntr                                                                  |                                                      xlnx_axi_clock_converter_wr_bin_cntr_3 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.mem                                                    |                                             xlnx_axi_clock_converter_memory__parameterized0 |         50 |          0 |      50 |    0 |   146 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                |                                             xlnx_axi_clock_converter_memory__parameterized0 |          0 |          0 |       0 |    0 |    73 |      0 |      0 |          0 |
|                 gdm.dm_gen.dm                                                          |                                               xlnx_axi_clock_converter_dmem__parameterized0 |         50 |          0 |      50 |    0 |    73 |      0 |      0 |          0 |
|               rstblk                                                                   |                                       xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__2 |         10 |         10 |       0 |    0 |    26 |      0 |      0 |          0 |
|                 (rstblk)                                                               |                                       xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__2 |         10 |         10 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |                                               xlnx_axi_clock_converter_xpm_cdc_async_rst__8 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |                                 xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__13 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |                                 xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__12 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |                                               xlnx_axi_clock_converter_xpm_cdc_async_rst__7 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                     |                                 xlnx_axi_clock_converter_fifo_generator_top__parameterized1 |         51 |         45 |       6 |    0 |   112 |      0 |      0 |          0 |
|             grf.rf                                                                     |                             xlnx_axi_clock_converter_fifo_generator_ramfifo__parameterized1 |         51 |         45 |       6 |    0 |   112 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                               |                                             xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__3 |         12 |         12 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                           |                                             xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__3 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 rd_pntr_cdc_inst                                                       |                                                   xlnx_axi_clock_converter_xpm_cdc_gray__15 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|                 wr_pntr_cdc_inst                                                       |                                                   xlnx_axi_clock_converter_xpm_cdc_gray__14 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                 |                                                           xlnx_axi_clock_converter_rd_logic |         15 |         15 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 gr1.gr1_int.rfwft                                                      |                                                            xlnx_axi_clock_converter_rd_fwft |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gras.rsts                                                              |                                                 xlnx_axi_clock_converter_rd_status_flags_as |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 rpntr                                                                  |                                                        xlnx_axi_clock_converter_rd_bin_cntr |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                 |                                                           xlnx_axi_clock_converter_wr_logic |          8 |          8 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 gwas.wsts                                                              |                                                 xlnx_axi_clock_converter_wr_status_flags_as |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 wpntr                                                                  |                                                        xlnx_axi_clock_converter_wr_bin_cntr |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.mem                                                    |                                             xlnx_axi_clock_converter_memory__parameterized1 |          6 |          0 |       6 |    0 |    14 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                |                                             xlnx_axi_clock_converter_memory__parameterized1 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|                 gdm.dm_gen.dm                                                          |                                               xlnx_axi_clock_converter_dmem__parameterized1 |          6 |          0 |       6 |    0 |     7 |      0 |      0 |          0 |
|               rstblk                                                                   |                                       xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__3 |         10 |         10 |       0 |    0 |    26 |      0 |      0 |          0 |
|                 (rstblk)                                                               |                                       xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__3 |         10 |         10 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |                                              xlnx_axi_clock_converter_xpm_cdc_async_rst__10 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |                                 xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__15 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |                                 xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__14 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |                                               xlnx_axi_clock_converter_xpm_cdc_async_rst__9 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|   i_xlnx_clk_gen                                                                       |                                                                                xlnx_clk_gen |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|     inst                                                                               |                                                                        xlnx_clk_gen_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


