{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 18:06:41 2020 " "Info: Processing started: Tue Apr 14 18:06:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off SCOMP_SRAM -c SCOMP_SRAM " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off SCOMP_SRAM -c SCOMP_SRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "C:/Users/Michael/Downloads/SRAM with RW/SRAM with RW/SOLUTION_SRAM.vwf " "Info: Using vector source file \"C:/Users/Michael/Downloads/SRAM with RW/SRAM with RW/SOLUTION_SRAM.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISDB_OVERWRITE_WAVEFORM_INPUTS_WITH_SIMULATION_OUTPUTS" "" "Info: Overwriting simulation input file with simulation results" { { "Info" "ISDB_SOURCE_VECTOR_FILE_BACKUP" "SOLUTION_SRAM.vwf SCOMP_SRAM.sim_ori.vwf " "Info: A backup of SOLUTION_SRAM.vwf called SCOMP_SRAM.sim_ori.vwf has been created in the db folder" {  } {  } 0 0 "A backup of %1!s! called %2!s! has been created in the db folder" 0 0 "" 0 -1}  } {  } 0 0 "Overwriting simulation input file with simulation results" 0 0 "" 0 -1}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|SCOMP_SRAM\|FAST_SRAM:inst8\|state.DEASSERT_OUT " "Warning: Can't display state machine states -- register holding state machine bit \"\|SCOMP_SRAM\|FAST_SRAM:inst8\|state.DEASSERT_OUT\" was synthesized away" {  } {  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" " Note : CycloneII PLL is enabled " "Info: System task:  Note : CycloneII PLL is enabled" {  } {  } 0 0 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" "Time: 0  Instance: inst1\|altpll_component\|pll " "Info: System task: Time: 0  Instance: inst1\|altpll_component\|pll" {  } {  } 0 0 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" " Note : CycloneII PLL was reset " "Info: System task:  Note : CycloneII PLL was reset" {  } {  } 0 0 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" "Time: 4738  Instance: inst1\|altpll_component\|pll " "Info: System task: Time: 4738  Instance: inst1\|altpll_component\|pll" {  } {  } 0 0 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" " Note : CycloneII PLL locked to incoming clock " "Info: System task:  Note : CycloneII PLL locked to incoming clock" {  } {  } 0 0 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" "Time: 153012  Instance: inst1\|altpll_component\|pll " "Info: System task: Time: 153012  Instance: inst1\|altpll_component\|pll" {  } {  } 0 0 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     30.07 % " "Info: Simulation coverage is      30.07 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "31305 " "Info: Number of transitions in simulation is 31305" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "SOLUTION_SRAM.vwf " "Info: Vector file SOLUTION_SRAM.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 0 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 1  Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "167 " "Info: Peak virtual memory: 167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 14 18:06:43 2020 " "Info: Processing ended: Tue Apr 14 18:06:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
