
-- VHDL Instantiation Created from source file mux2_1.vhd -- 22:43:45 11/21/2017
--
-- Notes: 
-- 1) This instantiation template has been automatically generated using types
-- std_logic and std_logic_vector for the ports of the instantiated module
-- 2) To use this template to instantiate this entity, cut-and-paste and then edit

	COMPONENT mux2_1
	PORT(
		SEL : IN std_logic;
		A : IN std_logic;
		B : IN std_logic;          
		X : OUT std_logic
		);
	END COMPONENT;

	Inst_mux2_1: mux2_1 PORT MAP(
		SEL => ,
		A => ,
		B => ,
		X => 
	);


