#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a20888e5a0 .scope module, "async_low_sync_high" "async_low_sync_high" 2 32;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_signal";
    .port_info 2 /OUTPUT 1 "o_signal";
o000001a208d3bfa8 .functor BUFZ 1, C4<z>; HiZ drive
v000001a208887600_0 .net "i_clk", 0 0, o000001a208d3bfa8;  0 drivers
o000001a208d3bfd8 .functor BUFZ 1, C4<z>; HiZ drive
v000001a208887030_0 .net "i_signal", 0 0, o000001a208d3bfd8;  0 drivers
v000001a2088870d0_0 .var "i_signal_r", 0 0;
v000001a208887170_0 .var "o_signal", 0 0;
E_000001a208889370/0 .event negedge, v000001a208887030_0;
E_000001a208889370/1 .event posedge, v000001a208887600_0;
E_000001a208889370 .event/or E_000001a208889370/0, E_000001a208889370/1;
S_000001a20888e730 .scope module, "pc_tb" "pc_tb" 3 4;
 .timescale -9 -12;
P_000001a208889db0 .param/l "SYSCLK_PERIOD" 0 3 8, +C4<00000000000000000000000000001010>;
v000001a20888c750_0 .var "NSYSRESET", 0 0;
v000001a20888c7f0_0 .var "SYSCLK", 0 0;
v000001a20888c890_0 .net "pc", 31 0, v000001a20888c6b0_0;  1 drivers
E_000001a208889c70 .event anyedge, v000001a2088873a0_0;
S_000001a208887210 .scope module, "pc_demo" "pc" 3 40, 2 1 0, S_000001a20888e730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /OUTPUT 32 "o_pc";
v000001a2088873a0_0 .net "i_clk", 0 0, v000001a20888c7f0_0;  1 drivers
v000001a20888c610_0 .net "i_nrst", 0 0, v000001a20888c750_0;  1 drivers
v000001a20888c6b0_0 .var "o_pc", 31 0;
E_000001a2088897b0 .event posedge, v000001a2088873a0_0;
    .scope S_000001a20888e5a0;
T_0 ;
    %wait E_000001a208889370;
    %load/vec4 v000001a208887030_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a2088870d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a208887170_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a2088870d0_0, 0;
    %load/vec4 v000001a2088870d0_0;
    %assign/vec4 v000001a208887170_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001a208887210;
T_1 ;
    %wait E_000001a2088897b0;
    %load/vec4 v000001a20888c610_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a20888c6b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a20888c6b0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001a20888c6b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a20888e730;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a20888c7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a20888c750_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001a20888e730;
T_3 ;
    %vpi_call 3 24 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 3 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a20888e730 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001a20888e730;
T_4 ;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a20888c750_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 34 "$stop" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001a20888e730;
T_5 ;
    %wait E_000001a208889c70;
    %delay 5000, 0;
    %load/vec4 v000001a20888c7f0_0;
    %nor/r;
    %assign/vec4 v000001a20888c7f0_0, 0;
    %jmp T_5;
    .thread T_5, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "pc.v";
    "tb/pc_tb.v";
