#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5581af2b8100 .scope module, "testbench" "testbench" 2 5;
 .timescale -9 -12;
v0x5581af31f2a0_0 .var "clk", 0 0;
v0x5581af31f340_0 .var/i "count", 31 0;
v0x5581af31f3e0_0 .var/i "fp_w", 31 0;
v0x5581af31f480_0 .var "rst_n", 0 0;
S_0x5581af2a18f0 .scope module, "CPU" "Pipeline_CPU" 2 10, 3 2 0, S_0x5581af2b8100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
L_0x5581af31f630 .functor NOT 1, v0x5581af30e260_0, C4<0>, C4<0>, C4<0>;
v0x5581af31b470_0 .net "ALUOp", 1 0, v0x5581af30e040_0;  1 drivers
v0x5581af31b5a0_0 .net "ALUResult", 31 0, v0x5581af31af80_0;  1 drivers
v0x5581af31b6b0_0 .net "ALUSrc", 0 0, v0x5581af30e120_0;  1 drivers
v0x5581af31b7a0_0 .net "ALUSrc1_o", 31 0, v0x5581af316610_0;  1 drivers
v0x5581af31b890_0 .net "ALUSrc2_o", 31 0, v0x5581af316e50_0;  1 drivers
v0x5581af31b9a0_0 .net "ALU_Ctrl_o", 3 0, v0x5581af29e830_0;  1 drivers
v0x5581af31bab0_0 .net "ALU_zero", 0 0, v0x5581af31b2f0_0;  1 drivers
v0x5581af31bba0_0 .net "Branch", 0 0, v0x5581af30e1c0_0;  1 drivers
v0x5581af31bc40_0 .net "Branch_zero", 0 0, v0x5581af31a160_0;  1 drivers
v0x5581af31bce0_0 .net "DM_o", 31 0, L_0x5581af3367f0;  1 drivers
v0x5581af31bd80_0 .net "EXEMEM_ALUResult_o", 31 0, v0x5581af30f560_0;  1 drivers
v0x5581af31be20_0 .net "EXEMEM_Instr_11_7_o", 4 0, v0x5581af30f3a0_0;  1 drivers
v0x5581af31bf30_0 .net "EXEMEM_Instr_o", 31 0, v0x5581af30f790_0;  1 drivers
v0x5581af31bff0_0 .net "EXEMEM_Mem_o", 1 0, v0x5581af30eff0_0;  1 drivers
v0x5581af31c090_0 .net "EXEMEM_PC_Add4_o", 31 0, v0x5581af30f950_0;  1 drivers
v0x5581af31c180_0 .net "EXEMEM_RTdata_o", 31 0, v0x5581af30fbd0_0;  1 drivers
v0x5581af31c240_0 .net "EXEMEM_WB_o", 2 0, v0x5581af30f190_0;  1 drivers
v0x5581af31c460_0 .net "EXEMEM_Zero_o", 0 0, v0x5581af30fe70_0;  1 drivers
v0x5581af31c500_0 .net "ForwardA", 1 0, v0x5581af310680_0;  1 drivers
v0x5581af31c5f0_0 .net "ForwardB", 1 0, v0x5581af310770_0;  1 drivers
v0x5581af31c700_0 .net "IDEXE_Exe_o", 2 0, v0x5581af311ca0_0;  1 drivers
v0x5581af31c7c0_0 .net "IDEXE_ImmGen_o", 31 0, v0x5581af312900_0;  1 drivers
v0x5581af31c860_0 .net "IDEXE_Instr_11_7_o", 4 0, v0x5581af312190_0;  1 drivers
v0x5581af31c900_0 .net "IDEXE_Instr_30_14_12_o", 3 0, v0x5581af312250_0;  1 drivers
v0x5581af31c9c0_0 .net "IDEXE_Instr_o", 31 0, v0x5581af312bb0_0;  1 drivers
v0x5581af31cad0_0 .net "IDEXE_Mem_o", 1 0, v0x5581af311e40_0;  1 drivers
v0x5581af31cbe0_0 .net "IDEXE_PC_add4_o", 31 0, v0x5581af312d40_0;  1 drivers
v0x5581af31cca0_0 .net "IDEXE_RSdata_o", 31 0, v0x5581af312580_0;  1 drivers
v0x5581af31cd90_0 .net "IDEXE_RTdata_o", 31 0, v0x5581af312740_0;  1 drivers
v0x5581af31ce50_0 .net "IDEXE_WB_o", 2 0, v0x5581af312010_0;  1 drivers
v0x5581af31cf40_0 .net "IFID_Flush", 0 0, v0x5581af30e260_0;  1 drivers
v0x5581af31d030_0 .net "IFID_Instr_i", 31 0, L_0x5581af32f890;  1 drivers
v0x5581af31d140_0 .net "IFID_Instr_o", 31 0, v0x5581af3138f0_0;  1 drivers
v0x5581af31d290_0 .net "IFID_PC_Add4_o", 31 0, v0x5581af313ac0_0;  1 drivers
v0x5581af31d350_0 .net "IFID_PC_o", 31 0, v0x5581af313620_0;  1 drivers
v0x5581af31d410_0 .net "IFID_Write", 0 0, v0x5581af311400_0;  1 drivers
v0x5581af31d500_0 .net "Imm_Gen_o", 31 0, v0x5581af314900_0;  1 drivers
v0x5581af31d630_0 .net "Jump", 0 0, v0x5581af30e320_0;  1 drivers
v0x5581af31d6d0_0 .net "MEMWB_ALUresult_o", 31 0, v0x5581af3154d0_0;  1 drivers
v0x5581af31d770_0 .net "MEMWB_DM_o", 31 0, v0x5581af314f90_0;  1 drivers
v0x5581af31d880_0 .net "MEMWB_Instr_11_7_o", 4 0, v0x5581af315310_0;  1 drivers
v0x5581af31d940_0 .net "MEMWB_PC_Add4_o", 31 0, v0x5581af315830_0;  1 drivers
v0x5581af31da00_0 .net "MEMWB_WB_o", 2 0, v0x5581af315140_0;  1 drivers
v0x5581af31daa0_0 .net "MUXALUSrc_o", 31 0, v0x5581af315ef0_0;  1 drivers
v0x5581af31db90_0 .net "MUXControl", 0 0, v0x5581af3115d0_0;  1 drivers
v0x5581af31dc80_0 .net "MUXMemtoReg_o", 31 0, v0x5581af3174a0_0;  1 drivers
v0x5581af31ddd0_0 .net "MUX_control_o", 7 0, L_0x5581af32fdb0;  1 drivers
v0x5581af31deb0_0 .net "MemRead", 0 0, v0x5581af30e430_0;  1 drivers
v0x5581af31df50_0 .net "MemWrite", 0 0, v0x5581af30e4d0_0;  1 drivers
v0x5581af31e040_0 .net "MemtoReg", 0 0, v0x5581af30e5a0_0;  1 drivers
v0x5581af31e130_0 .net "PC_Add4", 31 0, v0x5581af319090_0;  1 drivers
v0x5581af31e280_0 .net "PC_Add_Immediate", 31 0, v0x5581af2f8150_0;  1 drivers
v0x5581af31e340_0 .net "PC_i", 31 0, v0x5581af317c30_0;  1 drivers
v0x5581af31e450_0 .net "PC_o", 31 0, v0x5581af3189c0_0;  1 drivers
v0x5581af31e510_0 .net "PC_write", 0 0, v0x5581af311510_0;  1 drivers
v0x5581af31e600_0 .net "RSdata_o", 31 0, L_0x5581af330140;  1 drivers
v0x5581af31e710_0 .net "RTdata_o", 31 0, L_0x5581af330490;  1 drivers
v0x5581af31e7d0_0 .net "RegWrite", 0 0, v0x5581af30e640_0;  1 drivers
v0x5581af31e8c0_0 .net "SL1_o", 31 0, v0x5581af31a8b0_0;  1 drivers
v0x5581af31e9d0_0 .net *"_s10", 7 0, L_0x5581af32fb30;  1 drivers
L_0x7fe3315d70a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581af31eab0_0 .net *"_s15", 23 0, L_0x7fe3315d70a8;  1 drivers
v0x5581af31eb90_0 .net *"_s37", 0 0, L_0x5581af330c10;  1 drivers
v0x5581af31ec70_0 .net *"_s39", 2 0, L_0x5581af330d20;  1 drivers
v0x5581af31ed50_0 .net "clk_i", 0 0, v0x5581af31f2a0_0;  1 drivers
v0x5581af31edf0_0 .net "rst_i", 0 0, v0x5581af31f480_0;  1 drivers
L_0x5581af32f950 .part v0x5581af3138f0_0, 15, 5;
L_0x5581af32f9f0 .part v0x5581af3138f0_0, 20, 5;
L_0x5581af32fa90 .part v0x5581af311e40_0, 1, 1;
LS_0x5581af32fb30_0_0 .concat [ 1 2 1 1], v0x5581af30e120_0, v0x5581af30e040_0, v0x5581af30e4d0_0, v0x5581af30e430_0;
LS_0x5581af32fb30_0_4 .concat [ 1 1 1 0], v0x5581af30e320_0, v0x5581af30e640_0, v0x5581af30e5a0_0;
L_0x5581af32fb30 .concat [ 5 3 0 0], LS_0x5581af32fb30_0_0, LS_0x5581af32fb30_0_4;
L_0x5581af32fc70 .concat [ 8 24 0 0], L_0x5581af32fb30, L_0x7fe3315d70a8;
L_0x5581af32fdb0 .part v0x5581af318290_0, 0, 8;
L_0x5581af330500 .part v0x5581af3138f0_0, 15, 5;
L_0x5581af330700 .part v0x5581af3138f0_0, 20, 5;
L_0x5581af330980 .part L_0x5581af32fdb0, 5, 3;
L_0x5581af330a70 .part L_0x5581af32fdb0, 3, 2;
L_0x5581af330b70 .part L_0x5581af32fdb0, 0, 3;
L_0x5581af330c10 .part v0x5581af3138f0_0, 30, 1;
L_0x5581af330d20 .part v0x5581af3138f0_0, 12, 3;
L_0x5581af330df0 .concat [ 3 1 0 0], L_0x5581af330d20, L_0x5581af330c10;
L_0x5581af330f40 .part v0x5581af3138f0_0, 7, 5;
L_0x5581af330fe0 .part v0x5581af312bb0_0, 15, 5;
L_0x5581af331110 .part v0x5581af312bb0_0, 20, 5;
L_0x5581af3311e0 .part v0x5581af30f190_0, 0, 2;
L_0x5581af331350 .part v0x5581af315140_0, 0, 2;
S_0x5581af1f6400 .scope module, "ALU_Ctrl" "ALU_Ctrl" 3 248, 4 3 0, S_0x5581af2a18f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "instr"
    .port_info 1 /INPUT 2 "ALUOp"
    .port_info 2 /OUTPUT 4 "ALU_Ctrl_o"
v0x5581af2f0130_0 .net "ALUOp", 1 0, v0x5581af30e040_0;  alias, 1 drivers
v0x5581af29e830_0 .var "ALU_Ctrl_o", 3 0;
v0x5581af2b3680_0 .net "func3", 2 0, L_0x5581af331420;  1 drivers
v0x5581af2be380_0 .net "instr", 3 0, v0x5581af312250_0;  alias, 1 drivers
E_0x5581af307380 .event edge, v0x5581af2f0130_0, v0x5581af2be380_0;
L_0x5581af331420 .part v0x5581af312250_0, 0, 3;
S_0x5581af30a620 .scope module, "Branch_Adder" "Adder" 3 182, 5 3 0, S_0x5581af2a18f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /OUTPUT 32 "sum_o"
v0x5581af2a20c0_0 .net "src1_i", 31 0, v0x5581af31a8b0_0;  alias, 1 drivers
v0x5581af2a1ce0_0 .net "src2_i", 31 0, v0x5581af3189c0_0;  alias, 1 drivers
v0x5581af2f8150_0 .var "sum_o", 31 0;
E_0x5581af3074c0 .event edge, v0x5581af2a20c0_0, v0x5581af2a1ce0_0;
S_0x5581af30a9c0 .scope module, "Data_Memory" "Data_Memory" 3 286, 6 3 0, S_0x5581af2a18f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 32 "data_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x5581af30ac50 .array "Mem", 127 0, 7 0;
v0x5581af30c120_0 .net "MemRead_i", 0 0, v0x5581af30e430_0;  alias, 1 drivers
v0x5581af30c1e0_0 .net "MemWrite_i", 0 0, v0x5581af30e4d0_0;  alias, 1 drivers
v0x5581af30c280_0 .net *"_s224", 7 0, L_0x5581af335670;  1 drivers
v0x5581af30c360_0 .net *"_s226", 32 0, L_0x5581af335770;  1 drivers
L_0x7fe3315d7180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5581af30c490_0 .net *"_s229", 0 0, L_0x7fe3315d7180;  1 drivers
L_0x7fe3315d71c8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5581af30c570_0 .net/2u *"_s230", 32 0, L_0x7fe3315d71c8;  1 drivers
v0x5581af30c650_0 .net *"_s232", 32 0, L_0x5581af335990;  1 drivers
v0x5581af30c730_0 .net *"_s234", 7 0, L_0x5581af335b20;  1 drivers
v0x5581af30c810_0 .net *"_s236", 32 0, L_0x5581af335870;  1 drivers
L_0x7fe3315d7210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5581af30c8f0_0 .net *"_s239", 0 0, L_0x7fe3315d7210;  1 drivers
L_0x7fe3315d7258 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5581af30c9d0_0 .net/2u *"_s240", 32 0, L_0x7fe3315d7258;  1 drivers
v0x5581af30cab0_0 .net *"_s242", 32 0, L_0x5581af335cf0;  1 drivers
v0x5581af30cb90_0 .net *"_s244", 7 0, L_0x5581af335f70;  1 drivers
v0x5581af30cc70_0 .net *"_s246", 32 0, L_0x5581af336010;  1 drivers
L_0x7fe3315d72a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5581af30cd50_0 .net *"_s249", 0 0, L_0x7fe3315d72a0;  1 drivers
L_0x7fe3315d72e8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5581af30ce30_0 .net/2u *"_s250", 32 0, L_0x7fe3315d72e8;  1 drivers
v0x5581af30cf10_0 .net *"_s252", 32 0, L_0x5581af336280;  1 drivers
v0x5581af30cff0_0 .net *"_s254", 7 0, L_0x5581af336410;  1 drivers
v0x5581af30d0d0_0 .net *"_s256", 31 0, L_0x5581af336610;  1 drivers
L_0x7fe3315d7330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581af30d1b0_0 .net/2u *"_s258", 31 0, L_0x7fe3315d7330;  1 drivers
v0x5581af30d290_0 .net "addr_i", 31 0, v0x5581af30f560_0;  alias, 1 drivers
v0x5581af30d370_0 .net "clk_i", 0 0, v0x5581af31f2a0_0;  alias, 1 drivers
v0x5581af30d430_0 .net "data_i", 31 0, v0x5581af30fbd0_0;  alias, 1 drivers
v0x5581af30d510_0 .net "data_o", 31 0, L_0x5581af3367f0;  alias, 1 drivers
v0x5581af30d5f0_0 .var/i "i", 31 0;
v0x5581af30d6d0 .array "memory", 31 0;
v0x5581af30d6d0_0 .net v0x5581af30d6d0 0, 31 0, L_0x5581af331610; 1 drivers
v0x5581af30d6d0_1 .net v0x5581af30d6d0 1, 31 0, L_0x5581af3317a0; 1 drivers
v0x5581af30d6d0_2 .net v0x5581af30d6d0 2, 31 0, L_0x5581af331960; 1 drivers
v0x5581af30d6d0_3 .net v0x5581af30d6d0 3, 31 0, L_0x5581af331b20; 1 drivers
v0x5581af30d6d0_4 .net v0x5581af30d6d0 4, 31 0, L_0x5581af331d10; 1 drivers
v0x5581af30d6d0_5 .net v0x5581af30d6d0 5, 31 0, L_0x5581af331ed0; 1 drivers
v0x5581af30d6d0_6 .net v0x5581af30d6d0 6, 31 0, L_0x5581af3320d0; 1 drivers
v0x5581af30d6d0_7 .net v0x5581af30d6d0 7, 31 0, L_0x5581af332260; 1 drivers
v0x5581af30d6d0_8 .net v0x5581af30d6d0 8, 31 0, L_0x5581af332470; 1 drivers
v0x5581af30d6d0_9 .net v0x5581af30d6d0 9, 31 0, L_0x5581af332630; 1 drivers
v0x5581af30d6d0_10 .net v0x5581af30d6d0 10, 31 0, L_0x5581af332850; 1 drivers
v0x5581af30d6d0_11 .net v0x5581af30d6d0 11, 31 0, L_0x5581af332a10; 1 drivers
v0x5581af30d6d0_12 .net v0x5581af30d6d0 12, 31 0, L_0x5581af332c40; 1 drivers
v0x5581af30d6d0_13 .net v0x5581af30d6d0 13, 31 0, L_0x5581af332e00; 1 drivers
v0x5581af30d6d0_14 .net v0x5581af30d6d0 14, 31 0, L_0x5581af333040; 1 drivers
v0x5581af30d6d0_15 .net v0x5581af30d6d0 15, 31 0, L_0x5581af333200; 1 drivers
v0x5581af30d6d0_16 .net v0x5581af30d6d0 16, 31 0, L_0x5581af333450; 1 drivers
v0x5581af30d6d0_17 .net v0x5581af30d6d0 17, 31 0, L_0x5581af333610; 1 drivers
v0x5581af30d6d0_18 .net v0x5581af30d6d0 18, 31 0, L_0x5581af333870; 1 drivers
v0x5581af30d6d0_19 .net v0x5581af30d6d0 19, 31 0, L_0x5581af333a30; 1 drivers
v0x5581af30d6d0_20 .net v0x5581af30d6d0 20, 31 0, L_0x5581af3337d0; 1 drivers
v0x5581af30d6d0_21 .net v0x5581af30d6d0 21, 31 0, L_0x5581af333dc0; 1 drivers
v0x5581af30d6d0_22 .net v0x5581af30d6d0 22, 31 0, L_0x5581af334040; 1 drivers
v0x5581af30d6d0_23 .net v0x5581af30d6d0 23, 31 0, L_0x5581af334200; 1 drivers
v0x5581af30d6d0_24 .net v0x5581af30d6d0 24, 31 0, L_0x5581af334490; 1 drivers
v0x5581af30d6d0_25 .net v0x5581af30d6d0 25, 31 0, L_0x5581af334650; 1 drivers
v0x5581af30d6d0_26 .net v0x5581af30d6d0 26, 31 0, L_0x5581af3348f0; 1 drivers
v0x5581af30d6d0_27 .net v0x5581af30d6d0 27, 31 0, L_0x5581af334ab0; 1 drivers
v0x5581af30d6d0_28 .net v0x5581af30d6d0 28, 31 0, L_0x5581af334d60; 1 drivers
v0x5581af30d6d0_29 .net v0x5581af30d6d0 29, 31 0, L_0x5581af334f20; 1 drivers
v0x5581af30d6d0_30 .net v0x5581af30d6d0 30, 31 0, L_0x5581af3351e0; 1 drivers
v0x5581af30d6d0_31 .net v0x5581af30d6d0 31, 31 0, L_0x5581af3353a0; 1 drivers
E_0x5581af307560 .event posedge, v0x5581af30d370_0;
v0x5581af30ac50_0 .array/port v0x5581af30ac50, 0;
v0x5581af30ac50_1 .array/port v0x5581af30ac50, 1;
v0x5581af30ac50_2 .array/port v0x5581af30ac50, 2;
v0x5581af30ac50_3 .array/port v0x5581af30ac50, 3;
L_0x5581af331610 .concat [ 8 8 8 8], v0x5581af30ac50_0, v0x5581af30ac50_1, v0x5581af30ac50_2, v0x5581af30ac50_3;
v0x5581af30ac50_4 .array/port v0x5581af30ac50, 4;
v0x5581af30ac50_5 .array/port v0x5581af30ac50, 5;
v0x5581af30ac50_6 .array/port v0x5581af30ac50, 6;
v0x5581af30ac50_7 .array/port v0x5581af30ac50, 7;
L_0x5581af3317a0 .concat [ 8 8 8 8], v0x5581af30ac50_4, v0x5581af30ac50_5, v0x5581af30ac50_6, v0x5581af30ac50_7;
v0x5581af30ac50_8 .array/port v0x5581af30ac50, 8;
v0x5581af30ac50_9 .array/port v0x5581af30ac50, 9;
v0x5581af30ac50_10 .array/port v0x5581af30ac50, 10;
v0x5581af30ac50_11 .array/port v0x5581af30ac50, 11;
L_0x5581af331960 .concat [ 8 8 8 8], v0x5581af30ac50_8, v0x5581af30ac50_9, v0x5581af30ac50_10, v0x5581af30ac50_11;
v0x5581af30ac50_12 .array/port v0x5581af30ac50, 12;
v0x5581af30ac50_13 .array/port v0x5581af30ac50, 13;
v0x5581af30ac50_14 .array/port v0x5581af30ac50, 14;
v0x5581af30ac50_15 .array/port v0x5581af30ac50, 15;
L_0x5581af331b20 .concat [ 8 8 8 8], v0x5581af30ac50_12, v0x5581af30ac50_13, v0x5581af30ac50_14, v0x5581af30ac50_15;
v0x5581af30ac50_16 .array/port v0x5581af30ac50, 16;
v0x5581af30ac50_17 .array/port v0x5581af30ac50, 17;
v0x5581af30ac50_18 .array/port v0x5581af30ac50, 18;
v0x5581af30ac50_19 .array/port v0x5581af30ac50, 19;
L_0x5581af331d10 .concat [ 8 8 8 8], v0x5581af30ac50_16, v0x5581af30ac50_17, v0x5581af30ac50_18, v0x5581af30ac50_19;
v0x5581af30ac50_20 .array/port v0x5581af30ac50, 20;
v0x5581af30ac50_21 .array/port v0x5581af30ac50, 21;
v0x5581af30ac50_22 .array/port v0x5581af30ac50, 22;
v0x5581af30ac50_23 .array/port v0x5581af30ac50, 23;
L_0x5581af331ed0 .concat [ 8 8 8 8], v0x5581af30ac50_20, v0x5581af30ac50_21, v0x5581af30ac50_22, v0x5581af30ac50_23;
v0x5581af30ac50_24 .array/port v0x5581af30ac50, 24;
v0x5581af30ac50_25 .array/port v0x5581af30ac50, 25;
v0x5581af30ac50_26 .array/port v0x5581af30ac50, 26;
v0x5581af30ac50_27 .array/port v0x5581af30ac50, 27;
L_0x5581af3320d0 .concat [ 8 8 8 8], v0x5581af30ac50_24, v0x5581af30ac50_25, v0x5581af30ac50_26, v0x5581af30ac50_27;
v0x5581af30ac50_28 .array/port v0x5581af30ac50, 28;
v0x5581af30ac50_29 .array/port v0x5581af30ac50, 29;
v0x5581af30ac50_30 .array/port v0x5581af30ac50, 30;
v0x5581af30ac50_31 .array/port v0x5581af30ac50, 31;
L_0x5581af332260 .concat [ 8 8 8 8], v0x5581af30ac50_28, v0x5581af30ac50_29, v0x5581af30ac50_30, v0x5581af30ac50_31;
v0x5581af30ac50_32 .array/port v0x5581af30ac50, 32;
v0x5581af30ac50_33 .array/port v0x5581af30ac50, 33;
v0x5581af30ac50_34 .array/port v0x5581af30ac50, 34;
v0x5581af30ac50_35 .array/port v0x5581af30ac50, 35;
L_0x5581af332470 .concat [ 8 8 8 8], v0x5581af30ac50_32, v0x5581af30ac50_33, v0x5581af30ac50_34, v0x5581af30ac50_35;
v0x5581af30ac50_36 .array/port v0x5581af30ac50, 36;
v0x5581af30ac50_37 .array/port v0x5581af30ac50, 37;
v0x5581af30ac50_38 .array/port v0x5581af30ac50, 38;
v0x5581af30ac50_39 .array/port v0x5581af30ac50, 39;
L_0x5581af332630 .concat [ 8 8 8 8], v0x5581af30ac50_36, v0x5581af30ac50_37, v0x5581af30ac50_38, v0x5581af30ac50_39;
v0x5581af30ac50_40 .array/port v0x5581af30ac50, 40;
v0x5581af30ac50_41 .array/port v0x5581af30ac50, 41;
v0x5581af30ac50_42 .array/port v0x5581af30ac50, 42;
v0x5581af30ac50_43 .array/port v0x5581af30ac50, 43;
L_0x5581af332850 .concat [ 8 8 8 8], v0x5581af30ac50_40, v0x5581af30ac50_41, v0x5581af30ac50_42, v0x5581af30ac50_43;
v0x5581af30ac50_44 .array/port v0x5581af30ac50, 44;
v0x5581af30ac50_45 .array/port v0x5581af30ac50, 45;
v0x5581af30ac50_46 .array/port v0x5581af30ac50, 46;
v0x5581af30ac50_47 .array/port v0x5581af30ac50, 47;
L_0x5581af332a10 .concat [ 8 8 8 8], v0x5581af30ac50_44, v0x5581af30ac50_45, v0x5581af30ac50_46, v0x5581af30ac50_47;
v0x5581af30ac50_48 .array/port v0x5581af30ac50, 48;
v0x5581af30ac50_49 .array/port v0x5581af30ac50, 49;
v0x5581af30ac50_50 .array/port v0x5581af30ac50, 50;
v0x5581af30ac50_51 .array/port v0x5581af30ac50, 51;
L_0x5581af332c40 .concat [ 8 8 8 8], v0x5581af30ac50_48, v0x5581af30ac50_49, v0x5581af30ac50_50, v0x5581af30ac50_51;
v0x5581af30ac50_52 .array/port v0x5581af30ac50, 52;
v0x5581af30ac50_53 .array/port v0x5581af30ac50, 53;
v0x5581af30ac50_54 .array/port v0x5581af30ac50, 54;
v0x5581af30ac50_55 .array/port v0x5581af30ac50, 55;
L_0x5581af332e00 .concat [ 8 8 8 8], v0x5581af30ac50_52, v0x5581af30ac50_53, v0x5581af30ac50_54, v0x5581af30ac50_55;
v0x5581af30ac50_56 .array/port v0x5581af30ac50, 56;
v0x5581af30ac50_57 .array/port v0x5581af30ac50, 57;
v0x5581af30ac50_58 .array/port v0x5581af30ac50, 58;
v0x5581af30ac50_59 .array/port v0x5581af30ac50, 59;
L_0x5581af333040 .concat [ 8 8 8 8], v0x5581af30ac50_56, v0x5581af30ac50_57, v0x5581af30ac50_58, v0x5581af30ac50_59;
v0x5581af30ac50_60 .array/port v0x5581af30ac50, 60;
v0x5581af30ac50_61 .array/port v0x5581af30ac50, 61;
v0x5581af30ac50_62 .array/port v0x5581af30ac50, 62;
v0x5581af30ac50_63 .array/port v0x5581af30ac50, 63;
L_0x5581af333200 .concat [ 8 8 8 8], v0x5581af30ac50_60, v0x5581af30ac50_61, v0x5581af30ac50_62, v0x5581af30ac50_63;
v0x5581af30ac50_64 .array/port v0x5581af30ac50, 64;
v0x5581af30ac50_65 .array/port v0x5581af30ac50, 65;
v0x5581af30ac50_66 .array/port v0x5581af30ac50, 66;
v0x5581af30ac50_67 .array/port v0x5581af30ac50, 67;
L_0x5581af333450 .concat [ 8 8 8 8], v0x5581af30ac50_64, v0x5581af30ac50_65, v0x5581af30ac50_66, v0x5581af30ac50_67;
v0x5581af30ac50_68 .array/port v0x5581af30ac50, 68;
v0x5581af30ac50_69 .array/port v0x5581af30ac50, 69;
v0x5581af30ac50_70 .array/port v0x5581af30ac50, 70;
v0x5581af30ac50_71 .array/port v0x5581af30ac50, 71;
L_0x5581af333610 .concat [ 8 8 8 8], v0x5581af30ac50_68, v0x5581af30ac50_69, v0x5581af30ac50_70, v0x5581af30ac50_71;
v0x5581af30ac50_72 .array/port v0x5581af30ac50, 72;
v0x5581af30ac50_73 .array/port v0x5581af30ac50, 73;
v0x5581af30ac50_74 .array/port v0x5581af30ac50, 74;
v0x5581af30ac50_75 .array/port v0x5581af30ac50, 75;
L_0x5581af333870 .concat [ 8 8 8 8], v0x5581af30ac50_72, v0x5581af30ac50_73, v0x5581af30ac50_74, v0x5581af30ac50_75;
v0x5581af30ac50_76 .array/port v0x5581af30ac50, 76;
v0x5581af30ac50_77 .array/port v0x5581af30ac50, 77;
v0x5581af30ac50_78 .array/port v0x5581af30ac50, 78;
v0x5581af30ac50_79 .array/port v0x5581af30ac50, 79;
L_0x5581af333a30 .concat [ 8 8 8 8], v0x5581af30ac50_76, v0x5581af30ac50_77, v0x5581af30ac50_78, v0x5581af30ac50_79;
v0x5581af30ac50_80 .array/port v0x5581af30ac50, 80;
v0x5581af30ac50_81 .array/port v0x5581af30ac50, 81;
v0x5581af30ac50_82 .array/port v0x5581af30ac50, 82;
v0x5581af30ac50_83 .array/port v0x5581af30ac50, 83;
L_0x5581af3337d0 .concat [ 8 8 8 8], v0x5581af30ac50_80, v0x5581af30ac50_81, v0x5581af30ac50_82, v0x5581af30ac50_83;
v0x5581af30ac50_84 .array/port v0x5581af30ac50, 84;
v0x5581af30ac50_85 .array/port v0x5581af30ac50, 85;
v0x5581af30ac50_86 .array/port v0x5581af30ac50, 86;
v0x5581af30ac50_87 .array/port v0x5581af30ac50, 87;
L_0x5581af333dc0 .concat [ 8 8 8 8], v0x5581af30ac50_84, v0x5581af30ac50_85, v0x5581af30ac50_86, v0x5581af30ac50_87;
v0x5581af30ac50_88 .array/port v0x5581af30ac50, 88;
v0x5581af30ac50_89 .array/port v0x5581af30ac50, 89;
v0x5581af30ac50_90 .array/port v0x5581af30ac50, 90;
v0x5581af30ac50_91 .array/port v0x5581af30ac50, 91;
L_0x5581af334040 .concat [ 8 8 8 8], v0x5581af30ac50_88, v0x5581af30ac50_89, v0x5581af30ac50_90, v0x5581af30ac50_91;
v0x5581af30ac50_92 .array/port v0x5581af30ac50, 92;
v0x5581af30ac50_93 .array/port v0x5581af30ac50, 93;
v0x5581af30ac50_94 .array/port v0x5581af30ac50, 94;
v0x5581af30ac50_95 .array/port v0x5581af30ac50, 95;
L_0x5581af334200 .concat [ 8 8 8 8], v0x5581af30ac50_92, v0x5581af30ac50_93, v0x5581af30ac50_94, v0x5581af30ac50_95;
v0x5581af30ac50_96 .array/port v0x5581af30ac50, 96;
v0x5581af30ac50_97 .array/port v0x5581af30ac50, 97;
v0x5581af30ac50_98 .array/port v0x5581af30ac50, 98;
v0x5581af30ac50_99 .array/port v0x5581af30ac50, 99;
L_0x5581af334490 .concat [ 8 8 8 8], v0x5581af30ac50_96, v0x5581af30ac50_97, v0x5581af30ac50_98, v0x5581af30ac50_99;
v0x5581af30ac50_100 .array/port v0x5581af30ac50, 100;
v0x5581af30ac50_101 .array/port v0x5581af30ac50, 101;
v0x5581af30ac50_102 .array/port v0x5581af30ac50, 102;
v0x5581af30ac50_103 .array/port v0x5581af30ac50, 103;
L_0x5581af334650 .concat [ 8 8 8 8], v0x5581af30ac50_100, v0x5581af30ac50_101, v0x5581af30ac50_102, v0x5581af30ac50_103;
v0x5581af30ac50_104 .array/port v0x5581af30ac50, 104;
v0x5581af30ac50_105 .array/port v0x5581af30ac50, 105;
v0x5581af30ac50_106 .array/port v0x5581af30ac50, 106;
v0x5581af30ac50_107 .array/port v0x5581af30ac50, 107;
L_0x5581af3348f0 .concat [ 8 8 8 8], v0x5581af30ac50_104, v0x5581af30ac50_105, v0x5581af30ac50_106, v0x5581af30ac50_107;
v0x5581af30ac50_108 .array/port v0x5581af30ac50, 108;
v0x5581af30ac50_109 .array/port v0x5581af30ac50, 109;
v0x5581af30ac50_110 .array/port v0x5581af30ac50, 110;
v0x5581af30ac50_111 .array/port v0x5581af30ac50, 111;
L_0x5581af334ab0 .concat [ 8 8 8 8], v0x5581af30ac50_108, v0x5581af30ac50_109, v0x5581af30ac50_110, v0x5581af30ac50_111;
v0x5581af30ac50_112 .array/port v0x5581af30ac50, 112;
v0x5581af30ac50_113 .array/port v0x5581af30ac50, 113;
v0x5581af30ac50_114 .array/port v0x5581af30ac50, 114;
v0x5581af30ac50_115 .array/port v0x5581af30ac50, 115;
L_0x5581af334d60 .concat [ 8 8 8 8], v0x5581af30ac50_112, v0x5581af30ac50_113, v0x5581af30ac50_114, v0x5581af30ac50_115;
v0x5581af30ac50_116 .array/port v0x5581af30ac50, 116;
v0x5581af30ac50_117 .array/port v0x5581af30ac50, 117;
v0x5581af30ac50_118 .array/port v0x5581af30ac50, 118;
v0x5581af30ac50_119 .array/port v0x5581af30ac50, 119;
L_0x5581af334f20 .concat [ 8 8 8 8], v0x5581af30ac50_116, v0x5581af30ac50_117, v0x5581af30ac50_118, v0x5581af30ac50_119;
v0x5581af30ac50_120 .array/port v0x5581af30ac50, 120;
v0x5581af30ac50_121 .array/port v0x5581af30ac50, 121;
v0x5581af30ac50_122 .array/port v0x5581af30ac50, 122;
v0x5581af30ac50_123 .array/port v0x5581af30ac50, 123;
L_0x5581af3351e0 .concat [ 8 8 8 8], v0x5581af30ac50_120, v0x5581af30ac50_121, v0x5581af30ac50_122, v0x5581af30ac50_123;
v0x5581af30ac50_124 .array/port v0x5581af30ac50, 124;
v0x5581af30ac50_125 .array/port v0x5581af30ac50, 125;
v0x5581af30ac50_126 .array/port v0x5581af30ac50, 126;
v0x5581af30ac50_127 .array/port v0x5581af30ac50, 127;
L_0x5581af3353a0 .concat [ 8 8 8 8], v0x5581af30ac50_124, v0x5581af30ac50_125, v0x5581af30ac50_126, v0x5581af30ac50_127;
L_0x5581af335670 .array/port v0x5581af30ac50, L_0x5581af335990;
L_0x5581af335770 .concat [ 32 1 0 0], v0x5581af30f560_0, L_0x7fe3315d7180;
L_0x5581af335990 .arith/sum 33, L_0x5581af335770, L_0x7fe3315d71c8;
L_0x5581af335b20 .array/port v0x5581af30ac50, L_0x5581af335cf0;
L_0x5581af335870 .concat [ 32 1 0 0], v0x5581af30f560_0, L_0x7fe3315d7210;
L_0x5581af335cf0 .arith/sum 33, L_0x5581af335870, L_0x7fe3315d7258;
L_0x5581af335f70 .array/port v0x5581af30ac50, L_0x5581af336280;
L_0x5581af336010 .concat [ 32 1 0 0], v0x5581af30f560_0, L_0x7fe3315d72a0;
L_0x5581af336280 .arith/sum 33, L_0x5581af336010, L_0x7fe3315d72e8;
L_0x5581af336410 .array/port v0x5581af30ac50, v0x5581af30f560_0;
L_0x5581af336610 .concat [ 8 8 8 8], L_0x5581af336410, L_0x5581af335f70, L_0x5581af335b20, L_0x5581af335670;
L_0x5581af3367f0 .functor MUXZ 32, L_0x7fe3315d7330, L_0x5581af336610, v0x5581af30e430_0, C4<>;
S_0x5581af30dd60 .scope module, "Decoder" "Decoder" 3 145, 7 3 0, S_0x5581af2a18f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i"
    .port_info 1 /INPUT 1 "branch_i"
    .port_info 2 /OUTPUT 1 "Branch"
    .port_info 3 /OUTPUT 1 "ALUSrc"
    .port_info 4 /OUTPUT 1 "RegWrite"
    .port_info 5 /OUTPUT 2 "ALUOp"
    .port_info 6 /OUTPUT 1 "MemRead"
    .port_info 7 /OUTPUT 1 "MemWrite"
    .port_info 8 /OUTPUT 1 "MemtoReg"
    .port_info 9 /OUTPUT 1 "Jump"
    .port_info 10 /OUTPUT 1 "Flush"
v0x5581af30e040_0 .var "ALUOp", 1 0;
v0x5581af30e120_0 .var "ALUSrc", 0 0;
v0x5581af30e1c0_0 .var "Branch", 0 0;
v0x5581af30e260_0 .var "Flush", 0 0;
v0x5581af30e320_0 .var "Jump", 0 0;
v0x5581af30e430_0 .var "MemRead", 0 0;
v0x5581af30e4d0_0 .var "MemWrite", 0 0;
v0x5581af30e5a0_0 .var "MemtoReg", 0 0;
v0x5581af30e640_0 .var "RegWrite", 0 0;
v0x5581af30e6e0_0 .net "branch_i", 0 0, v0x5581af31a160_0;  alias, 1 drivers
v0x5581af30e7a0_0 .net "instr_i", 31 0, v0x5581af3138f0_0;  alias, 1 drivers
v0x5581af30e880_0 .net "opcode", 6 0, L_0x5581af32fe90;  1 drivers
E_0x5581af307500 .event edge, v0x5581af30e880_0, v0x5581af30e6e0_0, v0x5581af30e1c0_0, v0x5581af30e320_0;
L_0x5581af32fe90 .part v0x5581af3138f0_0, 0, 7;
S_0x5581af30eac0 .scope module, "EXEtoMEM" "EXEMEM_register" 3 263, 8 2 0, S_0x5581af2a18f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "instr_i"
    .port_info 3 /INPUT 3 "WB_i"
    .port_info 4 /INPUT 2 "Mem_i"
    .port_info 5 /INPUT 1 "zero_i"
    .port_info 6 /INPUT 32 "alu_ans_i"
    .port_info 7 /INPUT 32 "rtdata_i"
    .port_info 8 /INPUT 5 "WBreg_i"
    .port_info 9 /INPUT 32 "pc_add4_i"
    .port_info 10 /OUTPUT 32 "instr_o"
    .port_info 11 /OUTPUT 3 "WB_o"
    .port_info 12 /OUTPUT 2 "Mem_o"
    .port_info 13 /OUTPUT 1 "zero_o"
    .port_info 14 /OUTPUT 32 "alu_ans_o"
    .port_info 15 /OUTPUT 32 "rtdata_o"
    .port_info 16 /OUTPUT 5 "WBreg_o"
    .port_info 17 /OUTPUT 32 "pc_add4_o"
v0x5581af30eef0_0 .net "Mem_i", 1 0, v0x5581af311e40_0;  alias, 1 drivers
v0x5581af30eff0_0 .var "Mem_o", 1 0;
v0x5581af30f0d0_0 .net "WB_i", 2 0, v0x5581af312010_0;  alias, 1 drivers
v0x5581af30f190_0 .var "WB_o", 2 0;
v0x5581af30f270_0 .net "WBreg_i", 4 0, v0x5581af312190_0;  alias, 1 drivers
v0x5581af30f3a0_0 .var "WBreg_o", 4 0;
v0x5581af30f480_0 .net "alu_ans_i", 31 0, v0x5581af31af80_0;  alias, 1 drivers
v0x5581af30f560_0 .var "alu_ans_o", 31 0;
v0x5581af30f620_0 .net "clk_i", 0 0, v0x5581af31f2a0_0;  alias, 1 drivers
v0x5581af30f6f0_0 .net "instr_i", 31 0, v0x5581af312bb0_0;  alias, 1 drivers
v0x5581af30f790_0 .var "instr_o", 31 0;
v0x5581af30f870_0 .net "pc_add4_i", 31 0, v0x5581af319090_0;  alias, 1 drivers
v0x5581af30f950_0 .var "pc_add4_o", 31 0;
v0x5581af30fa30_0 .net "rst_i", 0 0, v0x5581af31f480_0;  alias, 1 drivers
v0x5581af30faf0_0 .net "rtdata_i", 31 0, v0x5581af316e50_0;  alias, 1 drivers
v0x5581af30fbd0_0 .var "rtdata_o", 31 0;
v0x5581af30fcc0_0 .net "zero_i", 0 0, v0x5581af31b2f0_0;  alias, 1 drivers
v0x5581af30fe70_0 .var "zero_o", 0 0;
S_0x5581af310210 .scope module, "FWUnit" "ForwardingUnit" 3 221, 9 2 0, S_0x5581af2a18f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IDEXE_RS1"
    .port_info 1 /INPUT 5 "IDEXE_RS2"
    .port_info 2 /INPUT 5 "EXEMEM_RD"
    .port_info 3 /INPUT 5 "MEMWB_RD"
    .port_info 4 /INPUT 2 "EXEMEM_RegWrite"
    .port_info 5 /INPUT 2 "MEMWB_RegWrite"
    .port_info 6 /OUTPUT 2 "ForwardA"
    .port_info 7 /OUTPUT 2 "ForwardB"
v0x5581af30ec90_0 .net "EXEMEM_RD", 4 0, v0x5581af312190_0;  alias, 1 drivers
v0x5581af3105c0_0 .net "EXEMEM_RegWrite", 1 0, L_0x5581af3311e0;  1 drivers
v0x5581af310680_0 .var "ForwardA", 1 0;
v0x5581af310770_0 .var "ForwardB", 1 0;
v0x5581af310850_0 .net "IDEXE_RS1", 4 0, L_0x5581af330fe0;  1 drivers
v0x5581af310980_0 .net "IDEXE_RS2", 4 0, L_0x5581af331110;  1 drivers
v0x5581af310a60_0 .net "MEMWB_RD", 4 0, v0x5581af315310_0;  alias, 1 drivers
v0x5581af310b40_0 .net "MEMWB_RegWrite", 1 0, L_0x5581af331350;  1 drivers
E_0x5581af3104b0/0 .event edge, v0x5581af3105c0_0, v0x5581af30f270_0, v0x5581af310850_0, v0x5581af310b40_0;
E_0x5581af3104b0/1 .event edge, v0x5581af310a60_0, v0x5581af310980_0;
E_0x5581af3104b0 .event/or E_0x5581af3104b0/0, E_0x5581af3104b0/1;
S_0x5581af310d70 .scope module, "Hazard_detection_obj" "Hazard_detection" 3 128, 10 2 0, S_0x5581af2a18f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IFID_regRs"
    .port_info 1 /INPUT 5 "IFID_regRt"
    .port_info 2 /INPUT 5 "IDEXE_regRd"
    .port_info 3 /INPUT 1 "IDEXE_memRead"
    .port_info 4 /OUTPUT 1 "PC_write"
    .port_info 5 /OUTPUT 1 "IFID_write"
    .port_info 6 /OUTPUT 1 "control_output_select"
v0x5581af311070_0 .net "IDEXE_memRead", 0 0, L_0x5581af32fa90;  1 drivers
v0x5581af311150_0 .net "IDEXE_regRd", 4 0, v0x5581af312190_0;  alias, 1 drivers
v0x5581af311260_0 .net "IFID_regRs", 4 0, L_0x5581af32f950;  1 drivers
v0x5581af311320_0 .net "IFID_regRt", 4 0, L_0x5581af32f9f0;  1 drivers
v0x5581af311400_0 .var "IFID_write", 0 0;
v0x5581af311510_0 .var "PC_write", 0 0;
v0x5581af3115d0_0 .var "control_output_select", 0 0;
E_0x5581af310fe0 .event edge, v0x5581af311070_0, v0x5581af30f270_0, v0x5581af311260_0, v0x5581af311320_0;
S_0x5581af3117b0 .scope module, "IDtoEXE" "IDEXE_register" 3 188, 11 2 0, S_0x5581af2a18f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "instr_i"
    .port_info 3 /INPUT 3 "WB_i"
    .port_info 4 /INPUT 2 "Mem_i"
    .port_info 5 /INPUT 3 "Exe_i"
    .port_info 6 /INPUT 32 "data1_i"
    .port_info 7 /INPUT 32 "data2_i"
    .port_info 8 /INPUT 32 "immgen_i"
    .port_info 9 /INPUT 4 "alu_ctrl_instr"
    .port_info 10 /INPUT 5 "WBreg_i"
    .port_info 11 /INPUT 32 "pc_add4_i"
    .port_info 12 /OUTPUT 32 "instr_o"
    .port_info 13 /OUTPUT 3 "WB_o"
    .port_info 14 /OUTPUT 2 "Mem_o"
    .port_info 15 /OUTPUT 3 "Exe_o"
    .port_info 16 /OUTPUT 32 "data1_o"
    .port_info 17 /OUTPUT 32 "data2_o"
    .port_info 18 /OUTPUT 32 "immgen_o"
    .port_info 19 /OUTPUT 4 "alu_ctrl_input"
    .port_info 20 /OUTPUT 5 "WBreg_o"
    .port_info 21 /OUTPUT 32 "pc_add4_o"
v0x5581af311ba0_0 .net "Exe_i", 2 0, L_0x5581af330b70;  1 drivers
v0x5581af311ca0_0 .var "Exe_o", 2 0;
v0x5581af311d80_0 .net "Mem_i", 1 0, L_0x5581af330a70;  1 drivers
v0x5581af311e40_0 .var "Mem_o", 1 0;
v0x5581af311f00_0 .net "WB_i", 2 0, L_0x5581af330980;  1 drivers
v0x5581af312010_0 .var "WB_o", 2 0;
v0x5581af3120d0_0 .net "WBreg_i", 4 0, L_0x5581af330f40;  1 drivers
v0x5581af312190_0 .var "WBreg_o", 4 0;
v0x5581af312250_0 .var "alu_ctrl_input", 3 0;
v0x5581af312340_0 .net "alu_ctrl_instr", 3 0, L_0x5581af330df0;  1 drivers
v0x5581af312400_0 .net "clk_i", 0 0, v0x5581af31f2a0_0;  alias, 1 drivers
v0x5581af3124a0_0 .net "data1_i", 31 0, L_0x5581af330140;  alias, 1 drivers
v0x5581af312580_0 .var "data1_o", 31 0;
v0x5581af312660_0 .net "data2_i", 31 0, L_0x5581af330490;  alias, 1 drivers
v0x5581af312740_0 .var "data2_o", 31 0;
v0x5581af312820_0 .net "immgen_i", 31 0, v0x5581af314900_0;  alias, 1 drivers
v0x5581af312900_0 .var "immgen_o", 31 0;
v0x5581af312af0_0 .net "instr_i", 31 0, v0x5581af3138f0_0;  alias, 1 drivers
v0x5581af312bb0_0 .var "instr_o", 31 0;
v0x5581af312c80_0 .net "pc_add4_i", 31 0, v0x5581af313ac0_0;  alias, 1 drivers
v0x5581af312d40_0 .var "pc_add4_o", 31 0;
v0x5581af312e20_0 .net "rst_i", 0 0, v0x5581af31f480_0;  alias, 1 drivers
S_0x5581af313190 .scope module, "IFtoID" "IFID_register" 3 113, 12 2 0, S_0x5581af2a18f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "flush"
    .port_info 3 /INPUT 1 "IFID_write"
    .port_info 4 /INPUT 32 "address_i"
    .port_info 5 /INPUT 32 "instr_i"
    .port_info 6 /INPUT 32 "pc_add4_i"
    .port_info 7 /OUTPUT 32 "address_o"
    .port_info 8 /OUTPUT 32 "instr_o"
    .port_info 9 /OUTPUT 32 "pc_add4_o"
v0x5581af313460_0 .net "IFID_write", 0 0, v0x5581af311400_0;  alias, 1 drivers
v0x5581af313550_0 .net "address_i", 31 0, v0x5581af3189c0_0;  alias, 1 drivers
v0x5581af313620_0 .var "address_o", 31 0;
v0x5581af3136f0_0 .net "clk_i", 0 0, v0x5581af31f2a0_0;  alias, 1 drivers
v0x5581af313790_0 .net "flush", 0 0, v0x5581af30e260_0;  alias, 1 drivers
v0x5581af313830_0 .net "instr_i", 31 0, L_0x5581af32f890;  alias, 1 drivers
v0x5581af3138f0_0 .var "instr_o", 31 0;
v0x5581af313a00_0 .net "pc_add4_i", 31 0, v0x5581af319090_0;  alias, 1 drivers
v0x5581af313ac0_0 .var "pc_add4_o", 31 0;
v0x5581af313c20_0 .net "rst_i", 0 0, v0x5581af31f480_0;  alias, 1 drivers
S_0x5581af313de0 .scope module, "IM" "Instr_Memory" 3 108, 13 3 0, S_0x5581af2a18f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x5581af32f890 .functor BUFZ 32, L_0x5581af32f6b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5581af313fd0_0 .net *"_s0", 31 0, L_0x5581af32f6b0;  1 drivers
L_0x7fe3315d7060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5581af3140d0_0 .net/2u *"_s2", 31 0, L_0x7fe3315d7060;  1 drivers
v0x5581af3141b0_0 .net *"_s4", 31 0, L_0x5581af32f750;  1 drivers
v0x5581af314270_0 .net "addr_i", 31 0, v0x5581af3189c0_0;  alias, 1 drivers
v0x5581af314380_0 .var/i "i", 31 0;
v0x5581af3144b0_0 .net "instr_o", 31 0, L_0x5581af32f890;  alias, 1 drivers
v0x5581af314570 .array "instruction_file", 31 0, 31 0;
L_0x5581af32f6b0 .array/port v0x5581af314570, L_0x5581af32f750;
L_0x5581af32f750 .arith/div 32, v0x5581af3189c0_0, L_0x7fe3315d7060;
S_0x5581af314670 .scope module, "ImmGen" "Imm_Gen" 3 172, 14 3 0, S_0x5581af2a18f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i"
    .port_info 1 /OUTPUT 32 "Imm_Gen_o"
v0x5581af314900_0 .var "Imm_Gen_o", 31 0;
v0x5581af3149e0_0 .net "func3", 2 0, L_0x5581af3308e0;  1 drivers
v0x5581af314aa0_0 .net "instr_i", 31 0, v0x5581af3138f0_0;  alias, 1 drivers
v0x5581af314b70_0 .net "opcode", 6 0, L_0x5581af330840;  1 drivers
E_0x5581af314880 .event edge, v0x5581af314b70_0, v0x5581af30e7a0_0;
L_0x5581af330840 .part v0x5581af3138f0_0, 0, 7;
L_0x5581af3308e0 .part v0x5581af3138f0_0, 12, 3;
S_0x5581af314cb0 .scope module, "MEMtoWB" "MEMWB_register" 3 295, 15 2 0, S_0x5581af2a18f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 3 "WB_i"
    .port_info 3 /INPUT 32 "DM_i"
    .port_info 4 /INPUT 32 "alu_ans_i"
    .port_info 5 /INPUT 5 "WBreg_i"
    .port_info 6 /INPUT 32 "pc_add4_i"
    .port_info 7 /OUTPUT 3 "WB_o"
    .port_info 8 /OUTPUT 32 "DM_o"
    .port_info 9 /OUTPUT 32 "alu_ans_o"
    .port_info 10 /OUTPUT 5 "WBreg_o"
    .port_info 11 /OUTPUT 32 "pc_add4_o"
v0x5581af314e80_0 .net "DM_i", 31 0, v0x5581af30fbd0_0;  alias, 1 drivers
v0x5581af314f90_0 .var "DM_o", 31 0;
v0x5581af315070_0 .net "WB_i", 2 0, v0x5581af30f190_0;  alias, 1 drivers
v0x5581af315140_0 .var "WB_o", 2 0;
v0x5581af315200_0 .net "WBreg_i", 4 0, v0x5581af30f3a0_0;  alias, 1 drivers
v0x5581af315310_0 .var "WBreg_o", 4 0;
v0x5581af3153e0_0 .net "alu_ans_i", 31 0, v0x5581af30f560_0;  alias, 1 drivers
v0x5581af3154d0_0 .var "alu_ans_o", 31 0;
v0x5581af3155b0_0 .net "clk_i", 0 0, v0x5581af31f2a0_0;  alias, 1 drivers
v0x5581af315770_0 .net "pc_add4_i", 31 0, v0x5581af30f950_0;  alias, 1 drivers
v0x5581af315830_0 .var "pc_add4_o", 31 0;
v0x5581af3158f0_0 .net "rst_i", 0 0, v0x5581af31f480_0;  alias, 1 drivers
S_0x5581af315b10 .scope module, "MUX_ALUSrc" "MUX_2to1" 3 214, 16 3 0, S_0x5581af2a18f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x5581af315d40_0 .net "data0_i", 31 0, L_0x5581af330490;  alias, 1 drivers
v0x5581af315e50_0 .net "data1_i", 31 0, v0x5581af314900_0;  alias, 1 drivers
v0x5581af315ef0_0 .var "data_o", 31 0;
v0x5581af315fb0_0 .net "select_i", 0 0, v0x5581af30e120_0;  alias, 1 drivers
E_0x5581af315cc0 .event edge, v0x5581af30e120_0, v0x5581af312660_0, v0x5581af312820_0;
S_0x5581af316110 .scope module, "MUX_ALU_src1" "MUX_3to1" 3 232, 17 3 0, S_0x5581af2a18f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x5581af316370_0 .net "data0_i", 31 0, v0x5581af312580_0;  alias, 1 drivers
v0x5581af316480_0 .net "data1_i", 31 0, v0x5581af3174a0_0;  alias, 1 drivers
v0x5581af316540_0 .net "data2_i", 31 0, v0x5581af30f560_0;  alias, 1 drivers
v0x5581af316610_0 .var "data_o", 31 0;
v0x5581af3166f0_0 .net "select_i", 1 0, v0x5581af310680_0;  alias, 1 drivers
E_0x5581af3162e0 .event edge, v0x5581af310680_0, v0x5581af312580_0, v0x5581af316480_0, v0x5581af30d290_0;
S_0x5581af3168b0 .scope module, "MUX_ALU_src2" "MUX_3to1" 3 240, 17 3 0, S_0x5581af2a18f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x5581af316b10_0 .net "data0_i", 31 0, v0x5581af315ef0_0;  alias, 1 drivers
v0x5581af316c20_0 .net "data1_i", 31 0, v0x5581af3174a0_0;  alias, 1 drivers
v0x5581af316cf0_0 .net "data2_i", 31 0, v0x5581af30f560_0;  alias, 1 drivers
v0x5581af316e50_0 .var "data_o", 31 0;
v0x5581af316f20_0 .net "select_i", 1 0, v0x5581af310770_0;  alias, 1 drivers
E_0x5581af316a80 .event edge, v0x5581af310770_0, v0x5581af315ef0_0, v0x5581af316480_0, v0x5581af30d290_0;
S_0x5581af317070 .scope module, "MUX_MemtoReg" "MUX_2to1" 3 312, 16 3 0, S_0x5581af2a18f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x5581af3172c0_0 .net "data0_i", 31 0, v0x5581af3154d0_0;  alias, 1 drivers
v0x5581af3173d0_0 .net "data1_i", 31 0, v0x5581af314f90_0;  alias, 1 drivers
v0x5581af3174a0_0 .var "data_o", 31 0;
v0x5581af3175c0_0 .net "select_i", 0 0, v0x5581af30e5a0_0;  alias, 1 drivers
E_0x5581af317240 .event edge, v0x5581af30e5a0_0, v0x5581af3154d0_0, v0x5581af314f90_0;
S_0x5581af3176d0 .scope module, "MUX_PCSrc" "MUX_2to1" 3 87, 16 3 0, S_0x5581af2a18f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x5581af317a30_0 .net "data0_i", 31 0, v0x5581af2f8150_0;  alias, 1 drivers
v0x5581af317b40_0 .net "data1_i", 31 0, v0x5581af319090_0;  alias, 1 drivers
v0x5581af317c30_0 .var "data_o", 31 0;
v0x5581af317cf0_0 .net "select_i", 0 0, L_0x5581af31f630;  1 drivers
E_0x5581af3179b0 .event edge, v0x5581af317cf0_0, v0x5581af2f8150_0, v0x5581af30f870_0;
S_0x5581af317e60 .scope module, "MUX_control" "MUX_2to1" 3 138, 16 3 0, S_0x5581af2a18f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x5581af3180b0_0 .net "data0_i", 31 0, L_0x5581af32fc70;  1 drivers
L_0x7fe3315d7378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581af3181b0_0 .net "data1_i", 31 0, L_0x7fe3315d7378;  1 drivers
v0x5581af318290_0 .var "data_o", 31 0;
v0x5581af318380_0 .net "select_i", 0 0, v0x5581af3115d0_0;  alias, 1 drivers
E_0x5581af318030 .event edge, v0x5581af3115d0_0, v0x5581af3180b0_0, v0x5581af3181b0_0;
S_0x5581af3184e0 .scope module, "PC" "ProgramCounter" 3 94, 18 3 0, S_0x5581af2a18f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "PCWrite"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x5581af318730_0 .net "PCWrite", 0 0, v0x5581af311510_0;  alias, 1 drivers
v0x5581af318820_0 .net "clk_i", 0 0, v0x5581af31f2a0_0;  alias, 1 drivers
v0x5581af3188c0_0 .net "pc_i", 31 0, v0x5581af317c30_0;  alias, 1 drivers
v0x5581af3189c0_0 .var "pc_o", 31 0;
v0x5581af318a60_0 .net "rst_i", 0 0, v0x5581af31f480_0;  alias, 1 drivers
S_0x5581af318bd0 .scope module, "PC_plus_4_Adder" "Adder" 3 102, 5 3 0, S_0x5581af2a18f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /OUTPUT 32 "sum_o"
v0x5581af318e40_0 .net "src1_i", 31 0, v0x5581af3189c0_0;  alias, 1 drivers
L_0x7fe3315d7018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5581af318fb0_0 .net "src2_i", 31 0, L_0x7fe3315d7018;  1 drivers
v0x5581af319090_0 .var "sum_o", 31 0;
E_0x5581af318dc0 .event edge, v0x5581af2a1ce0_0, v0x5581af318fb0_0;
S_0x5581af3191b0 .scope module, "RF" "Reg_File" 3 159, 19 3 0, S_0x5581af2a18f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 5 "RSaddr_i"
    .port_info 3 /INPUT 5 "RTaddr_i"
    .port_info 4 /INPUT 5 "RDaddr_i"
    .port_info 5 /INPUT 32 "RDdata_i"
    .port_info 6 /INPUT 1 "RegWrite_i"
    .port_info 7 /OUTPUT 32 "RSdata_o"
    .port_info 8 /OUTPUT 32 "RTdata_o"
    .port_info 9 /OUTPUT 1 "branch_o"
L_0x5581af330140 .functor BUFZ 32, L_0x5581af32ff30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5581af330490 .functor BUFZ 32, L_0x5581af330200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5581af319490_0 .net "RDaddr_i", 4 0, v0x5581af315310_0;  alias, 1 drivers
v0x5581af3195c0_0 .net "RDdata_i", 31 0, v0x5581af3174a0_0;  alias, 1 drivers
v0x5581af319680_0 .net "RSaddr_i", 4 0, L_0x5581af330500;  1 drivers
v0x5581af319740_0 .net "RSdata_o", 31 0, L_0x5581af330140;  alias, 1 drivers
v0x5581af319830_0 .net "RTaddr_i", 4 0, L_0x5581af330700;  1 drivers
v0x5581af319940_0 .net "RTdata_o", 31 0, L_0x5581af330490;  alias, 1 drivers
v0x5581af319a50_0 .net "RegWrite_i", 0 0, v0x5581af30e640_0;  alias, 1 drivers
v0x5581af319af0 .array/s "Reg_File", 31 0, 31 0;
v0x5581af319b90_0 .net *"_s0", 31 0, L_0x5581af32ff30;  1 drivers
v0x5581af319d00_0 .net *"_s10", 6 0, L_0x5581af3302a0;  1 drivers
L_0x7fe3315d7138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5581af319de0_0 .net *"_s13", 1 0, L_0x7fe3315d7138;  1 drivers
v0x5581af319ec0_0 .net *"_s2", 6 0, L_0x5581af32ffd0;  1 drivers
L_0x7fe3315d70f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5581af319fa0_0 .net *"_s5", 1 0, L_0x7fe3315d70f0;  1 drivers
v0x5581af31a080_0 .net *"_s8", 31 0, L_0x5581af330200;  1 drivers
v0x5581af31a160_0 .var "branch_o", 0 0;
v0x5581af31a200_0 .net "clk_i", 0 0, v0x5581af31f2a0_0;  alias, 1 drivers
v0x5581af31a2a0_0 .net "rst_i", 0 0, v0x5581af31f480_0;  alias, 1 drivers
E_0x5581af319430 .event negedge, v0x5581af30d370_0;
L_0x5581af32ff30 .array/port v0x5581af319af0, L_0x5581af32ffd0;
L_0x5581af32ffd0 .concat [ 5 2 0 0], L_0x5581af330500, L_0x7fe3315d70f0;
L_0x5581af330200 .array/port v0x5581af319af0, L_0x5581af3302a0;
L_0x5581af3302a0 .concat [ 5 2 0 0], L_0x5581af330700, L_0x7fe3315d7138;
S_0x5581af31a570 .scope module, "SL1" "Shift_Left_1" 3 177, 20 3 0, S_0x5581af2a18f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x5581af31a7d0_0 .net "data_i", 31 0, v0x5581af314900_0;  alias, 1 drivers
v0x5581af31a8b0_0 .var "data_o", 31 0;
E_0x5581af31a750 .event edge, v0x5581af312820_0;
S_0x5581af31a9e0 .scope module, "alu" "alu" 3 254, 21 3 0, S_0x5581af2a18f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_n"
    .port_info 1 /INPUT 32 "src1"
    .port_info 2 /INPUT 32 "src2"
    .port_info 3 /INPUT 4 "ALU_control"
    .port_info 4 /OUTPUT 32 "result"
    .port_info 5 /OUTPUT 1 "zero"
L_0x5581af330cb0 .functor NOT 1, L_0x5581af3314c0, C4<0>, C4<0>, C4<0>;
v0x5581af31ad00_0 .net "ALU_control", 3 0, v0x5581af29e830_0;  alias, 1 drivers
v0x5581af31ae10_0 .net "Zero", 0 0, L_0x5581af330cb0;  1 drivers
v0x5581af31aeb0_0 .net *"_s1", 0 0, L_0x5581af3314c0;  1 drivers
v0x5581af31af80_0 .var "result", 31 0;
v0x5581af31b070_0 .net "rst_n", 0 0, v0x5581af31f480_0;  alias, 1 drivers
v0x5581af31b160_0 .net "src1", 31 0, v0x5581af316610_0;  alias, 1 drivers
v0x5581af31b200_0 .net "src2", 31 0, v0x5581af316e50_0;  alias, 1 drivers
v0x5581af31b2f0_0 .var "zero", 0 0;
E_0x5581af31ac90 .event edge, v0x5581af30fa30_0, v0x5581af29e830_0, v0x5581af316610_0, v0x5581af30faf0_0;
L_0x5581af3314c0 .reduce/or v0x5581af31af80_0;
    .scope S_0x5581af3176d0;
T_0 ;
    %wait E_0x5581af3179b0;
    %load/vec4 v0x5581af317cf0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x5581af317a30_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x5581af317b40_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v0x5581af317c30_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5581af3184e0;
T_1 ;
    %wait E_0x5581af307560;
    %load/vec4 v0x5581af318a60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5581af3189c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5581af318730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5581af3188c0_0;
    %assign/vec4 v0x5581af3189c0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5581af318bd0;
T_2 ;
    %wait E_0x5581af318dc0;
    %load/vec4 v0x5581af318e40_0;
    %load/vec4 v0x5581af318fb0_0;
    %add;
    %assign/vec4 v0x5581af319090_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5581af313de0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5581af314380_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x5581af314380_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5581af314380_0;
    %store/vec4a v0x5581af314570, 4, 0;
    %load/vec4 v0x5581af314380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5581af314380_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 13 14 "$readmemb", "test_data/CO_test_data13.txt", v0x5581af314570 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5581af313190;
T_4 ;
    %wait E_0x5581af307560;
    %load/vec4 v0x5581af313c20_0;
    %inv;
    %flag_set/vec4 8;
    %load/vec4 v0x5581af313460_0;
    %inv;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5581af313790_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5581af313620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5581af3138f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5581af313ac0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5581af313550_0;
    %assign/vec4 v0x5581af313620_0, 0;
    %load/vec4 v0x5581af313830_0;
    %assign/vec4 v0x5581af3138f0_0, 0;
    %load/vec4 v0x5581af313a00_0;
    %assign/vec4 v0x5581af313ac0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5581af310d70;
T_5 ;
    %wait E_0x5581af310fe0;
    %load/vec4 v0x5581af311070_0;
    %load/vec4 v0x5581af311150_0;
    %load/vec4 v0x5581af311260_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5581af311150_0;
    %load/vec4 v0x5581af311320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5581af311510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5581af311400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5581af3115d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5581af311510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5581af311400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5581af3115d0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5581af317e60;
T_6 ;
    %wait E_0x5581af318030;
    %load/vec4 v0x5581af318380_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0x5581af3180b0_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x5581af3181b0_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v0x5581af318290_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5581af30dd60;
T_7 ;
    %wait E_0x5581af307500;
    %load/vec4 v0x5581af30e880_0;
    %parti/s 4, 2, 3;
    %cmpi/e 8, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %pad/s 1;
    %assign/vec4 v0x5581af30e640_0, 0;
    %load/vec4 v0x5581af30e880_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5581af30e6e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/s 1;
    %assign/vec4 v0x5581af30e1c0_0, 0;
    %load/vec4 v0x5581af30e880_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x5581af30e320_0, 0;
    %load/vec4 v0x5581af30e880_0;
    %cmpi/e 3, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %pad/s 1;
    %assign/vec4 v0x5581af30e5a0_0, 0;
    %load/vec4 v0x5581af30e880_0;
    %cmpi/e 3, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %pad/s 1;
    %assign/vec4 v0x5581af30e430_0, 0;
    %load/vec4 v0x5581af30e880_0;
    %cmpi/e 35, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %pad/s 1;
    %assign/vec4 v0x5581af30e4d0_0, 0;
    %load/vec4 v0x5581af30e880_0;
    %parti/s 2, 5, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v0x5581af30e880_0;
    %parti/s 3, 4, 4;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %pad/s 1;
    %assign/vec4 v0x5581af30e120_0, 0;
    %load/vec4 v0x5581af30e880_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %load/vec4 v0x5581af30e880_0;
    %parti/s 2, 4, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_7.14, 9;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_7.15, 9;
T_7.14 ; End of true expr.
    %load/vec4 v0x5581af30e880_0;
    %parti/s 1, 4, 4;
    %cmpi/e 1, 0, 1;
    %flag_mov 10, 4;
    %jmp/0 T_7.16, 10;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_7.17, 10;
T_7.16 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.17, 10;
 ; End of false expr.
    %blend;
T_7.17;
    %jmp/0 T_7.15, 9;
 ; End of false expr.
    %blend;
T_7.15;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %assign/vec4 v0x5581af30e040_0, 0;
    %load/vec4 v0x5581af30e1c0_0;
    %load/vec4 v0x5581af30e320_0;
    %or;
    %assign/vec4 v0x5581af30e260_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5581af3191b0;
T_8 ;
    %wait E_0x5581af319430;
    %load/vec4 v0x5581af31a2a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5581af319a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5581af3195c0_0;
    %load/vec4 v0x5581af319490_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5581af319490_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5581af319af0, 4;
    %load/vec4 v0x5581af319490_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af319af0, 0, 4;
T_8.3 ;
    %load/vec4 v0x5581af319680_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5581af319af0, 4;
    %load/vec4 v0x5581af319830_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5581af319af0, 4;
    %cmp/e;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5581af31a160_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5581af31a160_0, 0;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5581af314670;
T_9 ;
    %wait E_0x5581af314880;
    %load/vec4 v0x5581af314b70_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5581af314900_0, 0;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v0x5581af314aa0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x5581af314aa0_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5581af314900_0, 0;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0x5581af314aa0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x5581af314aa0_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5581af314900_0, 0;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0x5581af314aa0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x5581af314aa0_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5581af314900_0, 0;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x5581af314aa0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x5581af314aa0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5581af314aa0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5581af314900_0, 0;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x5581af314aa0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5581af314aa0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5581af314aa0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5581af314aa0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5581af314900_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x5581af314aa0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x5581af314aa0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5581af314aa0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5581af314aa0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5581af314900_0, 0;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5581af31a570;
T_10 ;
    %wait E_0x5581af31a750;
    %load/vec4 v0x5581af31a7d0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5581af31a8b0_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5581af30a620;
T_11 ;
    %wait E_0x5581af3074c0;
    %load/vec4 v0x5581af2a20c0_0;
    %load/vec4 v0x5581af2a1ce0_0;
    %add;
    %assign/vec4 v0x5581af2f8150_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5581af3117b0;
T_12 ;
    %wait E_0x5581af307560;
    %load/vec4 v0x5581af312e20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5581af312bb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5581af312010_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5581af311e40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5581af311ca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5581af312580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5581af312740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5581af312900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5581af312250_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5581af312190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5581af312d40_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5581af312af0_0;
    %assign/vec4 v0x5581af312bb0_0, 0;
    %load/vec4 v0x5581af311f00_0;
    %assign/vec4 v0x5581af312010_0, 0;
    %load/vec4 v0x5581af311d80_0;
    %assign/vec4 v0x5581af311e40_0, 0;
    %load/vec4 v0x5581af311ba0_0;
    %assign/vec4 v0x5581af311ca0_0, 0;
    %load/vec4 v0x5581af3124a0_0;
    %assign/vec4 v0x5581af312580_0, 0;
    %load/vec4 v0x5581af312660_0;
    %assign/vec4 v0x5581af312740_0, 0;
    %load/vec4 v0x5581af312820_0;
    %assign/vec4 v0x5581af312900_0, 0;
    %load/vec4 v0x5581af312340_0;
    %assign/vec4 v0x5581af312250_0, 0;
    %load/vec4 v0x5581af3120d0_0;
    %assign/vec4 v0x5581af312190_0, 0;
    %load/vec4 v0x5581af312c80_0;
    %assign/vec4 v0x5581af312d40_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5581af315b10;
T_13 ;
    %wait E_0x5581af315cc0;
    %load/vec4 v0x5581af315fb0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_13.0, 8;
    %load/vec4 v0x5581af315d40_0;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v0x5581af315e50_0;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %assign/vec4 v0x5581af315ef0_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5581af310210;
T_14 ;
    %wait E_0x5581af3104b0;
    %load/vec4 v0x5581af3105c0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5581af30ec90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5581af310850_0;
    %load/vec4 v0x5581af30ec90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5581af310680_0, 0, 2;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5581af310b40_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5581af30ec90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5581af310850_0;
    %load/vec4 v0x5581af310a60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5581af310680_0, 0, 2;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5581af310680_0, 0, 2;
T_14.3 ;
T_14.1 ;
    %load/vec4 v0x5581af3105c0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5581af30ec90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5581af310980_0;
    %load/vec4 v0x5581af30ec90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5581af310770_0, 0, 2;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x5581af310b40_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5581af30ec90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5581af310980_0;
    %load/vec4 v0x5581af310a60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5581af310770_0, 0, 2;
    %jmp T_14.7;
T_14.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5581af310770_0, 0, 2;
T_14.7 ;
T_14.5 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5581af316110;
T_15 ;
    %wait E_0x5581af3162e0;
    %load/vec4 v0x5581af3166f0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_15.0, 8;
    %load/vec4 v0x5581af316370_0;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x5581af3166f0_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x5581af316480_0;
    %jmp/1 T_15.3, 9;
T_15.2 ; End of true expr.
    %load/vec4 v0x5581af316540_0;
    %jmp/0 T_15.3, 9;
 ; End of false expr.
    %blend;
T_15.3;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %assign/vec4 v0x5581af316610_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5581af3168b0;
T_16 ;
    %wait E_0x5581af316a80;
    %load/vec4 v0x5581af316f20_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_16.0, 8;
    %load/vec4 v0x5581af316b10_0;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %load/vec4 v0x5581af316f20_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_16.2, 9;
    %load/vec4 v0x5581af316c20_0;
    %jmp/1 T_16.3, 9;
T_16.2 ; End of true expr.
    %load/vec4 v0x5581af316cf0_0;
    %jmp/0 T_16.3, 9;
 ; End of false expr.
    %blend;
T_16.3;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %assign/vec4 v0x5581af316e50_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5581af1f6400;
T_17 ;
    %wait E_0x5581af307380;
    %load/vec4 v0x5581af2f0130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5581af29e830_0, 0;
    %jmp T_17.4;
T_17.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5581af29e830_0, 0;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x5581af2be380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %jmp T_17.10;
T_17.5 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5581af29e830_0, 0;
    %jmp T_17.10;
T_17.6 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5581af29e830_0, 0;
    %jmp T_17.10;
T_17.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5581af29e830_0, 0;
    %jmp T_17.10;
T_17.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5581af29e830_0, 0;
    %jmp T_17.10;
T_17.9 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5581af29e830_0, 0;
    %jmp T_17.10;
T_17.10 ;
    %pop/vec4 1;
    %jmp T_17.4;
T_17.3 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5581af29e830_0, 0;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5581af31a9e0;
T_18 ;
    %wait E_0x5581af31ac90;
    %load/vec4 v0x5581af31b070_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5581af31af80_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5581af31ad00_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %jmp T_18.7;
T_18.2 ;
    %load/vec4 v0x5581af31b160_0;
    %load/vec4 v0x5581af31b200_0;
    %add;
    %assign/vec4 v0x5581af31af80_0, 0;
    %jmp T_18.7;
T_18.3 ;
    %load/vec4 v0x5581af31b160_0;
    %load/vec4 v0x5581af31b200_0;
    %sub;
    %assign/vec4 v0x5581af31af80_0, 0;
    %jmp T_18.7;
T_18.4 ;
    %load/vec4 v0x5581af31b160_0;
    %load/vec4 v0x5581af31b200_0;
    %and;
    %assign/vec4 v0x5581af31af80_0, 0;
    %jmp T_18.7;
T_18.5 ;
    %load/vec4 v0x5581af31b160_0;
    %load/vec4 v0x5581af31b200_0;
    %or;
    %assign/vec4 v0x5581af31af80_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %pushi/vec4 0, 0, 31;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5581af31af80_0, 4, 5;
    %load/vec4 v0x5581af31b160_0;
    %load/vec4 v0x5581af31b200_0;
    %cmp/u;
    %flag_get/vec4 5;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5581af31af80_0, 4, 5;
    %jmp T_18.7;
T_18.7 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5581af30eac0;
T_19 ;
    %wait E_0x5581af307560;
    %load/vec4 v0x5581af30fa30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5581af30f790_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5581af30f190_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5581af30eff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5581af30fe70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5581af30f560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5581af30fbd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5581af30f3a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5581af30f950_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5581af30f6f0_0;
    %assign/vec4 v0x5581af30f790_0, 0;
    %load/vec4 v0x5581af30f0d0_0;
    %assign/vec4 v0x5581af30f190_0, 0;
    %load/vec4 v0x5581af30eef0_0;
    %assign/vec4 v0x5581af30eff0_0, 0;
    %load/vec4 v0x5581af30fcc0_0;
    %assign/vec4 v0x5581af30fe70_0, 0;
    %load/vec4 v0x5581af30f480_0;
    %assign/vec4 v0x5581af30f560_0, 0;
    %load/vec4 v0x5581af30faf0_0;
    %assign/vec4 v0x5581af30fbd0_0, 0;
    %load/vec4 v0x5581af30f270_0;
    %assign/vec4 v0x5581af30f3a0_0, 0;
    %load/vec4 v0x5581af30f870_0;
    %assign/vec4 v0x5581af30f950_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5581af30a9c0;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5581af30d5f0_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x5581af30d5f0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5581af30d5f0_0;
    %store/vec4a v0x5581af30ac50, 4, 0;
    %load/vec4 v0x5581af30d5f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5581af30d5f0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581af30ac50, 4, 0;
    %end;
    .thread T_20;
    .scope S_0x5581af30a9c0;
T_21 ;
    %wait E_0x5581af307560;
    %load/vec4 v0x5581af30c1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x5581af30d430_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5581af30d290_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af30ac50, 0, 4;
    %load/vec4 v0x5581af30d430_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5581af30d290_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af30ac50, 0, 4;
    %load/vec4 v0x5581af30d430_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5581af30d290_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af30ac50, 0, 4;
    %load/vec4 v0x5581af30d430_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5581af30d290_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581af30ac50, 0, 4;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5581af314cb0;
T_22 ;
    %wait E_0x5581af307560;
    %load/vec4 v0x5581af3158f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5581af315140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5581af314f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5581af3154d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5581af315310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5581af315830_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5581af315070_0;
    %assign/vec4 v0x5581af315140_0, 0;
    %load/vec4 v0x5581af314f90_0;
    %assign/vec4 v0x5581af314f90_0, 0;
    %load/vec4 v0x5581af3153e0_0;
    %assign/vec4 v0x5581af3154d0_0, 0;
    %load/vec4 v0x5581af315200_0;
    %assign/vec4 v0x5581af315310_0, 0;
    %load/vec4 v0x5581af315770_0;
    %assign/vec4 v0x5581af315830_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5581af317070;
T_23 ;
    %wait E_0x5581af317240;
    %load/vec4 v0x5581af3175c0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_23.0, 8;
    %load/vec4 v0x5581af3172c0_0;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %load/vec4 v0x5581af3173d0_0;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %assign/vec4 v0x5581af3174a0_0, 0;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5581af2b8100;
T_24 ;
    %delay 25000, 0;
    %load/vec4 v0x5581af31f2a0_0;
    %inv;
    %store/vec4 v0x5581af31f2a0_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5581af2b8100;
T_25 ;
    %vpi_call 2 18 "$dumpfile", "lab5.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5581af2b8100 {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x5581af2b8100;
T_26 ;
    %vpi_func 2 24 "$fopen" 32, "result.txt", "w" {0 0 0};
    %store/vec4 v0x5581af31f3e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581af31f2a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5581af31f340_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581af31f480_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581af31f480_0, 0, 1;
    %delay 1750000, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %vpi_call 2 31 "$fclose", v0x5581af31f3e0_0 {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x5581af2b8100;
T_27 ;
    %wait E_0x5581af307560;
    %load/vec4 v0x5581af31f340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5581af31f340_0, 0, 32;
    %load/vec4 v0x5581af31f340_0;
    %cmpi/e 35, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %vpi_call 2 37 "$display", "PC = %d", v0x5581af3189c0_0 {0 0 0};
    %vpi_call 2 38 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x5581af30d6d0_0, v0x5581af30d6d0_1, v0x5581af30d6d0_2, v0x5581af30d6d0_3, v0x5581af30d6d0_4, v0x5581af30d6d0_5, v0x5581af30d6d0_6, v0x5581af30d6d0_7 {0 0 0};
    %vpi_call 2 39 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x5581af30d6d0_8, v0x5581af30d6d0_9, v0x5581af30d6d0_10, v0x5581af30d6d0_11, v0x5581af30d6d0_12, v0x5581af30d6d0_13, v0x5581af30d6d0_14, v0x5581af30d6d0_15 {0 0 0};
    %vpi_call 2 40 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x5581af30d6d0_16, v0x5581af30d6d0_17, v0x5581af30d6d0_18, v0x5581af30d6d0_19, v0x5581af30d6d0_20, v0x5581af30d6d0_21, v0x5581af30d6d0_22, v0x5581af30d6d0_23 {0 0 0};
    %vpi_call 2 41 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x5581af30d6d0_24, v0x5581af30d6d0_25, v0x5581af30d6d0_26, v0x5581af30d6d0_27, v0x5581af30d6d0_28, v0x5581af30d6d0_29, v0x5581af30d6d0_30, v0x5581af30d6d0_31 {0 0 0};
    %vpi_call 2 42 "$display", "Registers" {0 0 0};
    %vpi_call 2 43 "$display", "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d", &A<v0x5581af319af0, 0>, &A<v0x5581af319af0, 1>, &A<v0x5581af319af0, 2>, &A<v0x5581af319af0, 3>, &A<v0x5581af319af0, 4>, &A<v0x5581af319af0, 5>, &A<v0x5581af319af0, 6>, &A<v0x5581af319af0, 7> {0 0 0};
    %vpi_call 2 44 "$display", "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d", &A<v0x5581af319af0, 8>, &A<v0x5581af319af0, 9>, &A<v0x5581af319af0, 10>, &A<v0x5581af319af0, 11>, &A<v0x5581af319af0, 12>, &A<v0x5581af319af0, 13>, &A<v0x5581af319af0, 14>, &A<v0x5581af319af0, 15> {0 0 0};
    %vpi_call 2 45 "$display", "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d", &A<v0x5581af319af0, 16>, &A<v0x5581af319af0, 17>, &A<v0x5581af319af0, 18>, &A<v0x5581af319af0, 19>, &A<v0x5581af319af0, 20>, &A<v0x5581af319af0, 21>, &A<v0x5581af319af0, 22>, &A<v0x5581af319af0, 23> {0 0 0};
    %vpi_call 2 46 "$display", "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v0x5581af319af0, 24>, &A<v0x5581af319af0, 25>, &A<v0x5581af319af0, 26>, &A<v0x5581af319af0, 27>, &A<v0x5581af319af0, 28>, &A<v0x5581af319af0, 29>, &A<v0x5581af319af0, 30>, &A<v0x5581af319af0, 31> {0 0 0};
    %vpi_call 2 47 "$fwrite", v0x5581af31f3e0_0, "PC = %d\012", v0x5581af3189c0_0 {0 0 0};
    %vpi_call 2 48 "$fwrite", v0x5581af31f3e0_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x5581af30d6d0_0, v0x5581af30d6d0_1, v0x5581af30d6d0_2, v0x5581af30d6d0_3, v0x5581af30d6d0_4, v0x5581af30d6d0_5, v0x5581af30d6d0_6, v0x5581af30d6d0_7 {0 0 0};
    %vpi_call 2 49 "$fwrite", v0x5581af31f3e0_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x5581af30d6d0_8, v0x5581af30d6d0_9, v0x5581af30d6d0_10, v0x5581af30d6d0_11, v0x5581af30d6d0_12, v0x5581af30d6d0_13, v0x5581af30d6d0_14, v0x5581af30d6d0_15 {0 0 0};
    %vpi_call 2 50 "$fwrite", v0x5581af31f3e0_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x5581af30d6d0_16, v0x5581af30d6d0_17, v0x5581af30d6d0_18, v0x5581af30d6d0_19, v0x5581af30d6d0_20, v0x5581af30d6d0_21, v0x5581af30d6d0_22, v0x5581af30d6d0_23 {0 0 0};
    %vpi_call 2 51 "$fwrite", v0x5581af31f3e0_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x5581af30d6d0_24, v0x5581af30d6d0_25, v0x5581af30d6d0_26, v0x5581af30d6d0_27, v0x5581af30d6d0_28, v0x5581af30d6d0_29, v0x5581af30d6d0_30, v0x5581af30d6d0_31 {0 0 0};
    %vpi_call 2 52 "$fwrite", v0x5581af31f3e0_0, "Registers\012" {0 0 0};
    %vpi_call 2 53 "$fwrite", v0x5581af31f3e0_0, "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d\012", &A<v0x5581af319af0, 0>, &A<v0x5581af319af0, 1>, &A<v0x5581af319af0, 2>, &A<v0x5581af319af0, 3>, &A<v0x5581af319af0, 4>, &A<v0x5581af319af0, 5>, &A<v0x5581af319af0, 6>, &A<v0x5581af319af0, 7> {0 0 0};
    %vpi_call 2 54 "$fwrite", v0x5581af31f3e0_0, "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d\012", &A<v0x5581af319af0, 8>, &A<v0x5581af319af0, 9>, &A<v0x5581af319af0, 10>, &A<v0x5581af319af0, 11>, &A<v0x5581af319af0, 12>, &A<v0x5581af319af0, 13>, &A<v0x5581af319af0, 14>, &A<v0x5581af319af0, 15> {0 0 0};
    %vpi_call 2 55 "$fwrite", v0x5581af31f3e0_0, "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d\012", &A<v0x5581af319af0, 16>, &A<v0x5581af319af0, 17>, &A<v0x5581af319af0, 18>, &A<v0x5581af319af0, 19>, &A<v0x5581af319af0, 20>, &A<v0x5581af319af0, 21>, &A<v0x5581af319af0, 22>, &A<v0x5581af319af0, 23> {0 0 0};
    %vpi_call 2 56 "$fwrite", v0x5581af31f3e0_0, "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v0x5581af319af0, 24>, &A<v0x5581af319af0, 25>, &A<v0x5581af319af0, 26>, &A<v0x5581af319af0, 27>, &A<v0x5581af319af0, 28>, &A<v0x5581af319af0, 29>, &A<v0x5581af319af0, 30>, &A<v0x5581af319af0, 31> {0 0 0};
T_27.0 ;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Pipeline_CPU.v";
    "ALU_Ctrl.v";
    "Adder.v";
    "Data_Memory.v";
    "Decoder.v";
    "EXEMEM_register.v";
    "ForwardingUnit.v";
    "Hazard_detection.v";
    "IDEXE_register.v";
    "IFID_register.v";
    "Instr_Memory.v";
    "Imm_Gen.v";
    "MEMWB_register.v";
    "MUX_2to1.v";
    "MUX_3to1.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Shift_Left_1.v";
    "alu.v";
