
02-delay_tasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002938  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08002a48  08002a48  00012a48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a90  08002a90  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  08002a90  08002a90  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002a90  08002a90  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a90  08002a90  00012a90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002a94  08002a94  00012a94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08002a98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002994  20000014  08002aac  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200029a8  08002aac  000229a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a646  00000000  00000000  0002003d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e50  00000000  00000000  0002a683  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000be8  00000000  00000000  0002c4d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000af0  00000000  00000000  0002d0c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017ab9  00000000  00000000  0002dbb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c78c  00000000  00000000  00045669  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e4b0  00000000  00000000  00051df5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e02a5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003038  00000000  00000000  000e02f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000014 	.word	0x20000014
 800012c:	00000000 	.word	0x00000000
 8000130:	08002a30 	.word	0x08002a30

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000018 	.word	0x20000018
 800014c:	08002a30 	.word	0x08002a30

08000150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	b082      	sub	sp, #8
 8000154:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000156:	f000 fa45 	bl	80005e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800015a:	f000 f835 	bl	80001c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015e:	f000 f87b 	bl	8000258 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  xTaskCreate(tarefa1, "task_1", 128, NULL, 1, &t1);
 8000162:	4b10      	ldr	r3, [pc, #64]	; (80001a4 <main+0x54>)
 8000164:	9301      	str	r3, [sp, #4]
 8000166:	2301      	movs	r3, #1
 8000168:	9300      	str	r3, [sp, #0]
 800016a:	2300      	movs	r3, #0
 800016c:	2280      	movs	r2, #128	; 0x80
 800016e:	490e      	ldr	r1, [pc, #56]	; (80001a8 <main+0x58>)
 8000170:	480e      	ldr	r0, [pc, #56]	; (80001ac <main+0x5c>)
 8000172:	f001 fc31 	bl	80019d8 <xTaskCreate>
  xTaskCreate(tarefa2, "task_2", 128, NULL, 3, &t2);
 8000176:	4b0e      	ldr	r3, [pc, #56]	; (80001b0 <main+0x60>)
 8000178:	9301      	str	r3, [sp, #4]
 800017a:	2303      	movs	r3, #3
 800017c:	9300      	str	r3, [sp, #0]
 800017e:	2300      	movs	r3, #0
 8000180:	2280      	movs	r2, #128	; 0x80
 8000182:	490c      	ldr	r1, [pc, #48]	; (80001b4 <main+0x64>)
 8000184:	480c      	ldr	r0, [pc, #48]	; (80001b8 <main+0x68>)
 8000186:	f001 fc27 	bl	80019d8 <xTaskCreate>
  xTaskCreate(tarefa3, "task_3", 128, NULL, 1, &t3);
 800018a:	4b0c      	ldr	r3, [pc, #48]	; (80001bc <main+0x6c>)
 800018c:	9301      	str	r3, [sp, #4]
 800018e:	2301      	movs	r3, #1
 8000190:	9300      	str	r3, [sp, #0]
 8000192:	2300      	movs	r3, #0
 8000194:	2280      	movs	r2, #128	; 0x80
 8000196:	490a      	ldr	r1, [pc, #40]	; (80001c0 <main+0x70>)
 8000198:	480a      	ldr	r0, [pc, #40]	; (80001c4 <main+0x74>)
 800019a:	f001 fc1d 	bl	80019d8 <xTaskCreate>

  vTaskStartScheduler();
 800019e:	f001 fdab 	bl	8001cf8 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001a2:	e7fe      	b.n	80001a2 <main+0x52>
 80001a4:	20000030 	.word	0x20000030
 80001a8:	08002a48 	.word	0x08002a48
 80001ac:	08000335 	.word	0x08000335
 80001b0:	20000034 	.word	0x20000034
 80001b4:	08002a50 	.word	0x08002a50
 80001b8:	08000361 	.word	0x08000361
 80001bc:	20000038 	.word	0x20000038
 80001c0:	08002a58 	.word	0x08002a58
 80001c4:	0800038d 	.word	0x0800038d

080001c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b090      	sub	sp, #64	; 0x40
 80001cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001ce:	f107 0318 	add.w	r3, r7, #24
 80001d2:	2228      	movs	r2, #40	; 0x28
 80001d4:	2100      	movs	r1, #0
 80001d6:	4618      	mov	r0, r3
 80001d8:	f002 fc22 	bl	8002a20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001dc:	1d3b      	adds	r3, r7, #4
 80001de:	2200      	movs	r2, #0
 80001e0:	601a      	str	r2, [r3, #0]
 80001e2:	605a      	str	r2, [r3, #4]
 80001e4:	609a      	str	r2, [r3, #8]
 80001e6:	60da      	str	r2, [r3, #12]
 80001e8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001ea:	2301      	movs	r3, #1
 80001ec:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80001ee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001f2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001f4:	2300      	movs	r3, #0
 80001f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001f8:	2301      	movs	r3, #1
 80001fa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001fc:	2302      	movs	r3, #2
 80001fe:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000200:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000204:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000206:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800020a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800020c:	f107 0318 	add.w	r3, r7, #24
 8000210:	4618      	mov	r0, r3
 8000212:	f000 fcaf 	bl	8000b74 <HAL_RCC_OscConfig>
 8000216:	4603      	mov	r3, r0
 8000218:	2b00      	cmp	r3, #0
 800021a:	d001      	beq.n	8000220 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800021c:	f000 f8de 	bl	80003dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000220:	230f      	movs	r3, #15
 8000222:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000224:	2302      	movs	r3, #2
 8000226:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000228:	2300      	movs	r3, #0
 800022a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800022c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000230:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000232:	2300      	movs	r3, #0
 8000234:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000236:	1d3b      	adds	r3, r7, #4
 8000238:	2102      	movs	r1, #2
 800023a:	4618      	mov	r0, r3
 800023c:	f000 ff1c 	bl	8001078 <HAL_RCC_ClockConfig>
 8000240:	4603      	mov	r3, r0
 8000242:	2b00      	cmp	r3, #0
 8000244:	d001      	beq.n	800024a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000246:	f000 f8c9 	bl	80003dc <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 800024a:	f000 ffff 	bl	800124c <HAL_RCC_EnableCSS>
}
 800024e:	bf00      	nop
 8000250:	3740      	adds	r7, #64	; 0x40
 8000252:	46bd      	mov	sp, r7
 8000254:	bd80      	pop	{r7, pc}
	...

08000258 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	b088      	sub	sp, #32
 800025c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800025e:	f107 0310 	add.w	r3, r7, #16
 8000262:	2200      	movs	r2, #0
 8000264:	601a      	str	r2, [r3, #0]
 8000266:	605a      	str	r2, [r3, #4]
 8000268:	609a      	str	r2, [r3, #8]
 800026a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800026c:	4b2e      	ldr	r3, [pc, #184]	; (8000328 <MX_GPIO_Init+0xd0>)
 800026e:	699b      	ldr	r3, [r3, #24]
 8000270:	4a2d      	ldr	r2, [pc, #180]	; (8000328 <MX_GPIO_Init+0xd0>)
 8000272:	f043 0310 	orr.w	r3, r3, #16
 8000276:	6193      	str	r3, [r2, #24]
 8000278:	4b2b      	ldr	r3, [pc, #172]	; (8000328 <MX_GPIO_Init+0xd0>)
 800027a:	699b      	ldr	r3, [r3, #24]
 800027c:	f003 0310 	and.w	r3, r3, #16
 8000280:	60fb      	str	r3, [r7, #12]
 8000282:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000284:	4b28      	ldr	r3, [pc, #160]	; (8000328 <MX_GPIO_Init+0xd0>)
 8000286:	699b      	ldr	r3, [r3, #24]
 8000288:	4a27      	ldr	r2, [pc, #156]	; (8000328 <MX_GPIO_Init+0xd0>)
 800028a:	f043 0320 	orr.w	r3, r3, #32
 800028e:	6193      	str	r3, [r2, #24]
 8000290:	4b25      	ldr	r3, [pc, #148]	; (8000328 <MX_GPIO_Init+0xd0>)
 8000292:	699b      	ldr	r3, [r3, #24]
 8000294:	f003 0320 	and.w	r3, r3, #32
 8000298:	60bb      	str	r3, [r7, #8]
 800029a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800029c:	4b22      	ldr	r3, [pc, #136]	; (8000328 <MX_GPIO_Init+0xd0>)
 800029e:	699b      	ldr	r3, [r3, #24]
 80002a0:	4a21      	ldr	r2, [pc, #132]	; (8000328 <MX_GPIO_Init+0xd0>)
 80002a2:	f043 0308 	orr.w	r3, r3, #8
 80002a6:	6193      	str	r3, [r2, #24]
 80002a8:	4b1f      	ldr	r3, [pc, #124]	; (8000328 <MX_GPIO_Init+0xd0>)
 80002aa:	699b      	ldr	r3, [r3, #24]
 80002ac:	f003 0308 	and.w	r3, r3, #8
 80002b0:	607b      	str	r3, [r7, #4]
 80002b2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002b4:	4b1c      	ldr	r3, [pc, #112]	; (8000328 <MX_GPIO_Init+0xd0>)
 80002b6:	699b      	ldr	r3, [r3, #24]
 80002b8:	4a1b      	ldr	r2, [pc, #108]	; (8000328 <MX_GPIO_Init+0xd0>)
 80002ba:	f043 0304 	orr.w	r3, r3, #4
 80002be:	6193      	str	r3, [r2, #24]
 80002c0:	4b19      	ldr	r3, [pc, #100]	; (8000328 <MX_GPIO_Init+0xd0>)
 80002c2:	699b      	ldr	r3, [r3, #24]
 80002c4:	f003 0304 	and.w	r3, r3, #4
 80002c8:	603b      	str	r3, [r7, #0]
 80002ca:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_interno_GPIO_Port, led_interno_Pin, GPIO_PIN_RESET);
 80002cc:	2200      	movs	r2, #0
 80002ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002d2:	4816      	ldr	r0, [pc, #88]	; (800032c <MX_GPIO_Init+0xd4>)
 80002d4:	f000 fc1c 	bl	8000b10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, led_ext_2_Pin|led_ext_1_Pin, GPIO_PIN_RESET);
 80002d8:	2200      	movs	r2, #0
 80002da:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80002de:	4814      	ldr	r0, [pc, #80]	; (8000330 <MX_GPIO_Init+0xd8>)
 80002e0:	f000 fc16 	bl	8000b10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : led_interno_Pin */
  GPIO_InitStruct.Pin = led_interno_Pin;
 80002e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80002e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002ea:	2301      	movs	r3, #1
 80002ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002ee:	2300      	movs	r3, #0
 80002f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002f2:	2302      	movs	r3, #2
 80002f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(led_interno_GPIO_Port, &GPIO_InitStruct);
 80002f6:	f107 0310 	add.w	r3, r7, #16
 80002fa:	4619      	mov	r1, r3
 80002fc:	480b      	ldr	r0, [pc, #44]	; (800032c <MX_GPIO_Init+0xd4>)
 80002fe:	f000 fa83 	bl	8000808 <HAL_GPIO_Init>

  /*Configure GPIO pins : led_ext_2_Pin led_ext_1_Pin */
  GPIO_InitStruct.Pin = led_ext_2_Pin|led_ext_1_Pin;
 8000302:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000306:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000308:	2301      	movs	r3, #1
 800030a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800030c:	2300      	movs	r3, #0
 800030e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000310:	2302      	movs	r3, #2
 8000312:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000314:	f107 0310 	add.w	r3, r7, #16
 8000318:	4619      	mov	r1, r3
 800031a:	4805      	ldr	r0, [pc, #20]	; (8000330 <MX_GPIO_Init+0xd8>)
 800031c:	f000 fa74 	bl	8000808 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000320:	bf00      	nop
 8000322:	3720      	adds	r7, #32
 8000324:	46bd      	mov	sp, r7
 8000326:	bd80      	pop	{r7, pc}
 8000328:	40021000 	.word	0x40021000
 800032c:	40011000 	.word	0x40011000
 8000330:	40010c00 	.word	0x40010c00

08000334 <tarefa1>:
 * no qual foi chamado.
 *
 *xTaskDelayUntil() especifica o horario absoluto na qual a tarefa vai ser desbloqueada.*/


static void tarefa1(void *parameters){
 8000334:	b580      	push	{r7, lr}
 8000336:	b084      	sub	sp, #16
 8000338:	af00      	add	r7, sp, #0
 800033a:	6078      	str	r0, [r7, #4]

	TickType_t xLastWakeTime; /*ponteiro para ultima hora que a tarefa foi desbloquada pela ultima vez*/
	xLastWakeTime = xTaskGetTickCount(); /*contagem de ticks atual do RTOS*/
 800033c:	f001 fe12 	bl	8001f64 <xTaskGetTickCount>
 8000340:	4603      	mov	r3, r0
 8000342:	60fb      	str	r3, [r7, #12]
	while(1){
		HAL_GPIO_TogglePin(led_interno_GPIO_Port, led_interno_Pin); /*alternando led*/
 8000344:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000348:	4804      	ldr	r0, [pc, #16]	; (800035c <tarefa1+0x28>)
 800034a:	f000 fbf9 	bl	8000b40 <HAL_GPIO_TogglePin>
		xTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(100));
 800034e:	f107 030c 	add.w	r3, r7, #12
 8000352:	2164      	movs	r1, #100	; 0x64
 8000354:	4618      	mov	r0, r3
 8000356:	f001 fc7d 	bl	8001c54 <xTaskDelayUntil>
		HAL_GPIO_TogglePin(led_interno_GPIO_Port, led_interno_Pin); /*alternando led*/
 800035a:	e7f3      	b.n	8000344 <tarefa1+0x10>
 800035c:	40011000 	.word	0x40011000

08000360 <tarefa2>:
		//HAL_Delay(100);
	}
}
static void tarefa2(void *parameters){
 8000360:	b580      	push	{r7, lr}
 8000362:	b084      	sub	sp, #16
 8000364:	af00      	add	r7, sp, #0
 8000366:	6078      	str	r0, [r7, #4]

	TickType_t xLastWakeTime; /*ponteiro para ultima hora que a tarefa foi desbloquada pela ultima vez*/
	xLastWakeTime = xTaskGetTickCount(); /*contagem de ticks atual do RTOS*/
 8000368:	f001 fdfc 	bl	8001f64 <xTaskGetTickCount>
 800036c:	4603      	mov	r3, r0
 800036e:	60fb      	str	r3, [r7, #12]
	while(1){
		HAL_GPIO_TogglePin(led_ext_1_GPIO_Port, led_ext_1_Pin);
 8000370:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000374:	4804      	ldr	r0, [pc, #16]	; (8000388 <tarefa2+0x28>)
 8000376:	f000 fbe3 	bl	8000b40 <HAL_GPIO_TogglePin>
		xTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(100));
 800037a:	f107 030c 	add.w	r3, r7, #12
 800037e:	2164      	movs	r1, #100	; 0x64
 8000380:	4618      	mov	r0, r3
 8000382:	f001 fc67 	bl	8001c54 <xTaskDelayUntil>
		HAL_GPIO_TogglePin(led_ext_1_GPIO_Port, led_ext_1_Pin);
 8000386:	e7f3      	b.n	8000370 <tarefa2+0x10>
 8000388:	40010c00 	.word	0x40010c00

0800038c <tarefa3>:
		//HAL_Delay(100);
	}
}
static void tarefa3(void *parameters){
 800038c:	b580      	push	{r7, lr}
 800038e:	b084      	sub	sp, #16
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]

	TickType_t xLastWakeTime; /*ponteiro para ultima hora que a tarefa foi desbloquada pela ultima vez*/
	xLastWakeTime = xTaskGetTickCount(); /*contagem de ticks atual do RTOS*/
 8000394:	f001 fde6 	bl	8001f64 <xTaskGetTickCount>
 8000398:	4603      	mov	r3, r0
 800039a:	60fb      	str	r3, [r7, #12]
	while(1){
		HAL_GPIO_TogglePin(led_ext_2_GPIO_Port, led_ext_2_Pin);
 800039c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80003a0:	4804      	ldr	r0, [pc, #16]	; (80003b4 <tarefa3+0x28>)
 80003a2:	f000 fbcd 	bl	8000b40 <HAL_GPIO_TogglePin>
		xTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(100));
 80003a6:	f107 030c 	add.w	r3, r7, #12
 80003aa:	2164      	movs	r1, #100	; 0x64
 80003ac:	4618      	mov	r0, r3
 80003ae:	f001 fc51 	bl	8001c54 <xTaskDelayUntil>
		HAL_GPIO_TogglePin(led_ext_2_GPIO_Port, led_ext_2_Pin);
 80003b2:	e7f3      	b.n	800039c <tarefa3+0x10>
 80003b4:	40010c00 	.word	0x40010c00

080003b8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b082      	sub	sp, #8
 80003bc:	af00      	add	r7, sp, #0
 80003be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	4a04      	ldr	r2, [pc, #16]	; (80003d8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80003c6:	4293      	cmp	r3, r2
 80003c8:	d101      	bne.n	80003ce <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80003ca:	f000 f921 	bl	8000610 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80003ce:	bf00      	nop
 80003d0:	3708      	adds	r7, #8
 80003d2:	46bd      	mov	sp, r7
 80003d4:	bd80      	pop	{r7, pc}
 80003d6:	bf00      	nop
 80003d8:	40000800 	.word	0x40000800

080003dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003dc:	b480      	push	{r7}
 80003de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003e0:	b672      	cpsid	i
}
 80003e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003e4:	e7fe      	b.n	80003e4 <Error_Handler+0x8>
	...

080003e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	b085      	sub	sp, #20
 80003ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003ee:	4b15      	ldr	r3, [pc, #84]	; (8000444 <HAL_MspInit+0x5c>)
 80003f0:	699b      	ldr	r3, [r3, #24]
 80003f2:	4a14      	ldr	r2, [pc, #80]	; (8000444 <HAL_MspInit+0x5c>)
 80003f4:	f043 0301 	orr.w	r3, r3, #1
 80003f8:	6193      	str	r3, [r2, #24]
 80003fa:	4b12      	ldr	r3, [pc, #72]	; (8000444 <HAL_MspInit+0x5c>)
 80003fc:	699b      	ldr	r3, [r3, #24]
 80003fe:	f003 0301 	and.w	r3, r3, #1
 8000402:	60bb      	str	r3, [r7, #8]
 8000404:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000406:	4b0f      	ldr	r3, [pc, #60]	; (8000444 <HAL_MspInit+0x5c>)
 8000408:	69db      	ldr	r3, [r3, #28]
 800040a:	4a0e      	ldr	r2, [pc, #56]	; (8000444 <HAL_MspInit+0x5c>)
 800040c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000410:	61d3      	str	r3, [r2, #28]
 8000412:	4b0c      	ldr	r3, [pc, #48]	; (8000444 <HAL_MspInit+0x5c>)
 8000414:	69db      	ldr	r3, [r3, #28]
 8000416:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800041a:	607b      	str	r3, [r7, #4]
 800041c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800041e:	4b0a      	ldr	r3, [pc, #40]	; (8000448 <HAL_MspInit+0x60>)
 8000420:	685b      	ldr	r3, [r3, #4]
 8000422:	60fb      	str	r3, [r7, #12]
 8000424:	68fb      	ldr	r3, [r7, #12]
 8000426:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800042a:	60fb      	str	r3, [r7, #12]
 800042c:	68fb      	ldr	r3, [r7, #12]
 800042e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000432:	60fb      	str	r3, [r7, #12]
 8000434:	4a04      	ldr	r2, [pc, #16]	; (8000448 <HAL_MspInit+0x60>)
 8000436:	68fb      	ldr	r3, [r7, #12]
 8000438:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800043a:	bf00      	nop
 800043c:	3714      	adds	r7, #20
 800043e:	46bd      	mov	sp, r7
 8000440:	bc80      	pop	{r7}
 8000442:	4770      	bx	lr
 8000444:	40021000 	.word	0x40021000
 8000448:	40010000 	.word	0x40010000

0800044c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b08e      	sub	sp, #56	; 0x38
 8000450:	af00      	add	r7, sp, #0
 8000452:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000454:	2300      	movs	r3, #0
 8000456:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000458:	2300      	movs	r3, #0
 800045a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 800045c:	2300      	movs	r3, #0
 800045e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8000462:	4b34      	ldr	r3, [pc, #208]	; (8000534 <HAL_InitTick+0xe8>)
 8000464:	69db      	ldr	r3, [r3, #28]
 8000466:	4a33      	ldr	r2, [pc, #204]	; (8000534 <HAL_InitTick+0xe8>)
 8000468:	f043 0304 	orr.w	r3, r3, #4
 800046c:	61d3      	str	r3, [r2, #28]
 800046e:	4b31      	ldr	r3, [pc, #196]	; (8000534 <HAL_InitTick+0xe8>)
 8000470:	69db      	ldr	r3, [r3, #28]
 8000472:	f003 0304 	and.w	r3, r3, #4
 8000476:	60fb      	str	r3, [r7, #12]
 8000478:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800047a:	f107 0210 	add.w	r2, r7, #16
 800047e:	f107 0314 	add.w	r3, r7, #20
 8000482:	4611      	mov	r1, r2
 8000484:	4618      	mov	r0, r3
 8000486:	f000 ff69 	bl	800135c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800048a:	6a3b      	ldr	r3, [r7, #32]
 800048c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800048e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000490:	2b00      	cmp	r3, #0
 8000492:	d103      	bne.n	800049c <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000494:	f000 ff4e 	bl	8001334 <HAL_RCC_GetPCLK1Freq>
 8000498:	6378      	str	r0, [r7, #52]	; 0x34
 800049a:	e004      	b.n	80004a6 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800049c:	f000 ff4a 	bl	8001334 <HAL_RCC_GetPCLK1Freq>
 80004a0:	4603      	mov	r3, r0
 80004a2:	005b      	lsls	r3, r3, #1
 80004a4:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80004a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80004a8:	4a23      	ldr	r2, [pc, #140]	; (8000538 <HAL_InitTick+0xec>)
 80004aa:	fba2 2303 	umull	r2, r3, r2, r3
 80004ae:	0c9b      	lsrs	r3, r3, #18
 80004b0:	3b01      	subs	r3, #1
 80004b2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80004b4:	4b21      	ldr	r3, [pc, #132]	; (800053c <HAL_InitTick+0xf0>)
 80004b6:	4a22      	ldr	r2, [pc, #136]	; (8000540 <HAL_InitTick+0xf4>)
 80004b8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80004ba:	4b20      	ldr	r3, [pc, #128]	; (800053c <HAL_InitTick+0xf0>)
 80004bc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80004c0:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80004c2:	4a1e      	ldr	r2, [pc, #120]	; (800053c <HAL_InitTick+0xf0>)
 80004c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80004c6:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80004c8:	4b1c      	ldr	r3, [pc, #112]	; (800053c <HAL_InitTick+0xf0>)
 80004ca:	2200      	movs	r2, #0
 80004cc:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004ce:	4b1b      	ldr	r3, [pc, #108]	; (800053c <HAL_InitTick+0xf0>)
 80004d0:	2200      	movs	r2, #0
 80004d2:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004d4:	4b19      	ldr	r3, [pc, #100]	; (800053c <HAL_InitTick+0xf0>)
 80004d6:	2200      	movs	r2, #0
 80004d8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 80004da:	4818      	ldr	r0, [pc, #96]	; (800053c <HAL_InitTick+0xf0>)
 80004dc:	f000 ffa6 	bl	800142c <HAL_TIM_Base_Init>
 80004e0:	4603      	mov	r3, r0
 80004e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80004e6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d11b      	bne.n	8000526 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 80004ee:	4813      	ldr	r0, [pc, #76]	; (800053c <HAL_InitTick+0xf0>)
 80004f0:	f000 fff4 	bl	80014dc <HAL_TIM_Base_Start_IT>
 80004f4:	4603      	mov	r3, r0
 80004f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80004fa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d111      	bne.n	8000526 <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000502:	201e      	movs	r0, #30
 8000504:	f000 f971 	bl	80007ea <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	2b0f      	cmp	r3, #15
 800050c:	d808      	bhi.n	8000520 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 800050e:	2200      	movs	r2, #0
 8000510:	6879      	ldr	r1, [r7, #4]
 8000512:	201e      	movs	r0, #30
 8000514:	f000 f94d 	bl	80007b2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000518:	4a0a      	ldr	r2, [pc, #40]	; (8000544 <HAL_InitTick+0xf8>)
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	6013      	str	r3, [r2, #0]
 800051e:	e002      	b.n	8000526 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8000520:	2301      	movs	r3, #1
 8000522:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000526:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 800052a:	4618      	mov	r0, r3
 800052c:	3738      	adds	r7, #56	; 0x38
 800052e:	46bd      	mov	sp, r7
 8000530:	bd80      	pop	{r7, pc}
 8000532:	bf00      	nop
 8000534:	40021000 	.word	0x40021000
 8000538:	431bde83 	.word	0x431bde83
 800053c:	2000003c 	.word	0x2000003c
 8000540:	40000800 	.word	0x40000800
 8000544:	20000004 	.word	0x20000004

08000548 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 800054c:	f000 ff36 	bl	80013bc <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000550:	e7fe      	b.n	8000550 <NMI_Handler+0x8>

08000552 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000552:	b480      	push	{r7}
 8000554:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000556:	e7fe      	b.n	8000556 <HardFault_Handler+0x4>

08000558 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000558:	b480      	push	{r7}
 800055a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800055c:	e7fe      	b.n	800055c <MemManage_Handler+0x4>

0800055e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800055e:	b480      	push	{r7}
 8000560:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000562:	e7fe      	b.n	8000562 <BusFault_Handler+0x4>

08000564 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000564:	b480      	push	{r7}
 8000566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000568:	e7fe      	b.n	8000568 <UsageFault_Handler+0x4>

0800056a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800056a:	b480      	push	{r7}
 800056c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800056e:	bf00      	nop
 8000570:	46bd      	mov	sp, r7
 8000572:	bc80      	pop	{r7}
 8000574:	4770      	bx	lr
	...

08000578 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800057c:	4802      	ldr	r0, [pc, #8]	; (8000588 <TIM4_IRQHandler+0x10>)
 800057e:	f000 ffff 	bl	8001580 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000582:	bf00      	nop
 8000584:	bd80      	pop	{r7, pc}
 8000586:	bf00      	nop
 8000588:	2000003c 	.word	0x2000003c

0800058c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000590:	bf00      	nop
 8000592:	46bd      	mov	sp, r7
 8000594:	bc80      	pop	{r7}
 8000596:	4770      	bx	lr

08000598 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000598:	480c      	ldr	r0, [pc, #48]	; (80005cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800059a:	490d      	ldr	r1, [pc, #52]	; (80005d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800059c:	4a0d      	ldr	r2, [pc, #52]	; (80005d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800059e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005a0:	e002      	b.n	80005a8 <LoopCopyDataInit>

080005a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005a6:	3304      	adds	r3, #4

080005a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005ac:	d3f9      	bcc.n	80005a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005ae:	4a0a      	ldr	r2, [pc, #40]	; (80005d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80005b0:	4c0a      	ldr	r4, [pc, #40]	; (80005dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80005b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005b4:	e001      	b.n	80005ba <LoopFillZerobss>

080005b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005b8:	3204      	adds	r2, #4

080005ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005bc:	d3fb      	bcc.n	80005b6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80005be:	f7ff ffe5 	bl	800058c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80005c2:	f002 fa09 	bl	80029d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80005c6:	f7ff fdc3 	bl	8000150 <main>
  bx lr
 80005ca:	4770      	bx	lr
  ldr r0, =_sdata
 80005cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005d0:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 80005d4:	08002a98 	.word	0x08002a98
  ldr r2, =_sbss
 80005d8:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 80005dc:	200029a8 	.word	0x200029a8

080005e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80005e0:	e7fe      	b.n	80005e0 <ADC1_2_IRQHandler>
	...

080005e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005e8:	4b08      	ldr	r3, [pc, #32]	; (800060c <HAL_Init+0x28>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4a07      	ldr	r2, [pc, #28]	; (800060c <HAL_Init+0x28>)
 80005ee:	f043 0310 	orr.w	r3, r3, #16
 80005f2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005f4:	2003      	movs	r0, #3
 80005f6:	f000 f8d1 	bl	800079c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005fa:	2000      	movs	r0, #0
 80005fc:	f7ff ff26 	bl	800044c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000600:	f7ff fef2 	bl	80003e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000604:	2300      	movs	r3, #0
}
 8000606:	4618      	mov	r0, r3
 8000608:	bd80      	pop	{r7, pc}
 800060a:	bf00      	nop
 800060c:	40022000 	.word	0x40022000

08000610 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000614:	4b05      	ldr	r3, [pc, #20]	; (800062c <HAL_IncTick+0x1c>)
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	461a      	mov	r2, r3
 800061a:	4b05      	ldr	r3, [pc, #20]	; (8000630 <HAL_IncTick+0x20>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	4413      	add	r3, r2
 8000620:	4a03      	ldr	r2, [pc, #12]	; (8000630 <HAL_IncTick+0x20>)
 8000622:	6013      	str	r3, [r2, #0]
}
 8000624:	bf00      	nop
 8000626:	46bd      	mov	sp, r7
 8000628:	bc80      	pop	{r7}
 800062a:	4770      	bx	lr
 800062c:	20000008 	.word	0x20000008
 8000630:	20000084 	.word	0x20000084

08000634 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  return uwTick;
 8000638:	4b02      	ldr	r3, [pc, #8]	; (8000644 <HAL_GetTick+0x10>)
 800063a:	681b      	ldr	r3, [r3, #0]
}
 800063c:	4618      	mov	r0, r3
 800063e:	46bd      	mov	sp, r7
 8000640:	bc80      	pop	{r7}
 8000642:	4770      	bx	lr
 8000644:	20000084 	.word	0x20000084

08000648 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000648:	b480      	push	{r7}
 800064a:	b085      	sub	sp, #20
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	f003 0307 	and.w	r3, r3, #7
 8000656:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000658:	4b0c      	ldr	r3, [pc, #48]	; (800068c <__NVIC_SetPriorityGrouping+0x44>)
 800065a:	68db      	ldr	r3, [r3, #12]
 800065c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800065e:	68ba      	ldr	r2, [r7, #8]
 8000660:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000664:	4013      	ands	r3, r2
 8000666:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000668:	68fb      	ldr	r3, [r7, #12]
 800066a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800066c:	68bb      	ldr	r3, [r7, #8]
 800066e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000670:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000674:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000678:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800067a:	4a04      	ldr	r2, [pc, #16]	; (800068c <__NVIC_SetPriorityGrouping+0x44>)
 800067c:	68bb      	ldr	r3, [r7, #8]
 800067e:	60d3      	str	r3, [r2, #12]
}
 8000680:	bf00      	nop
 8000682:	3714      	adds	r7, #20
 8000684:	46bd      	mov	sp, r7
 8000686:	bc80      	pop	{r7}
 8000688:	4770      	bx	lr
 800068a:	bf00      	nop
 800068c:	e000ed00 	.word	0xe000ed00

08000690 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000694:	4b04      	ldr	r3, [pc, #16]	; (80006a8 <__NVIC_GetPriorityGrouping+0x18>)
 8000696:	68db      	ldr	r3, [r3, #12]
 8000698:	0a1b      	lsrs	r3, r3, #8
 800069a:	f003 0307 	and.w	r3, r3, #7
}
 800069e:	4618      	mov	r0, r3
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bc80      	pop	{r7}
 80006a4:	4770      	bx	lr
 80006a6:	bf00      	nop
 80006a8:	e000ed00 	.word	0xe000ed00

080006ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006ac:	b480      	push	{r7}
 80006ae:	b083      	sub	sp, #12
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	4603      	mov	r3, r0
 80006b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	db0b      	blt.n	80006d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006be:	79fb      	ldrb	r3, [r7, #7]
 80006c0:	f003 021f 	and.w	r2, r3, #31
 80006c4:	4906      	ldr	r1, [pc, #24]	; (80006e0 <__NVIC_EnableIRQ+0x34>)
 80006c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ca:	095b      	lsrs	r3, r3, #5
 80006cc:	2001      	movs	r0, #1
 80006ce:	fa00 f202 	lsl.w	r2, r0, r2
 80006d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80006d6:	bf00      	nop
 80006d8:	370c      	adds	r7, #12
 80006da:	46bd      	mov	sp, r7
 80006dc:	bc80      	pop	{r7}
 80006de:	4770      	bx	lr
 80006e0:	e000e100 	.word	0xe000e100

080006e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b083      	sub	sp, #12
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	4603      	mov	r3, r0
 80006ec:	6039      	str	r1, [r7, #0]
 80006ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	db0a      	blt.n	800070e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006f8:	683b      	ldr	r3, [r7, #0]
 80006fa:	b2da      	uxtb	r2, r3
 80006fc:	490c      	ldr	r1, [pc, #48]	; (8000730 <__NVIC_SetPriority+0x4c>)
 80006fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000702:	0112      	lsls	r2, r2, #4
 8000704:	b2d2      	uxtb	r2, r2
 8000706:	440b      	add	r3, r1
 8000708:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800070c:	e00a      	b.n	8000724 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	b2da      	uxtb	r2, r3
 8000712:	4908      	ldr	r1, [pc, #32]	; (8000734 <__NVIC_SetPriority+0x50>)
 8000714:	79fb      	ldrb	r3, [r7, #7]
 8000716:	f003 030f 	and.w	r3, r3, #15
 800071a:	3b04      	subs	r3, #4
 800071c:	0112      	lsls	r2, r2, #4
 800071e:	b2d2      	uxtb	r2, r2
 8000720:	440b      	add	r3, r1
 8000722:	761a      	strb	r2, [r3, #24]
}
 8000724:	bf00      	nop
 8000726:	370c      	adds	r7, #12
 8000728:	46bd      	mov	sp, r7
 800072a:	bc80      	pop	{r7}
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	e000e100 	.word	0xe000e100
 8000734:	e000ed00 	.word	0xe000ed00

08000738 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000738:	b480      	push	{r7}
 800073a:	b089      	sub	sp, #36	; 0x24
 800073c:	af00      	add	r7, sp, #0
 800073e:	60f8      	str	r0, [r7, #12]
 8000740:	60b9      	str	r1, [r7, #8]
 8000742:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	f003 0307 	and.w	r3, r3, #7
 800074a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800074c:	69fb      	ldr	r3, [r7, #28]
 800074e:	f1c3 0307 	rsb	r3, r3, #7
 8000752:	2b04      	cmp	r3, #4
 8000754:	bf28      	it	cs
 8000756:	2304      	movcs	r3, #4
 8000758:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800075a:	69fb      	ldr	r3, [r7, #28]
 800075c:	3304      	adds	r3, #4
 800075e:	2b06      	cmp	r3, #6
 8000760:	d902      	bls.n	8000768 <NVIC_EncodePriority+0x30>
 8000762:	69fb      	ldr	r3, [r7, #28]
 8000764:	3b03      	subs	r3, #3
 8000766:	e000      	b.n	800076a <NVIC_EncodePriority+0x32>
 8000768:	2300      	movs	r3, #0
 800076a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800076c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000770:	69bb      	ldr	r3, [r7, #24]
 8000772:	fa02 f303 	lsl.w	r3, r2, r3
 8000776:	43da      	mvns	r2, r3
 8000778:	68bb      	ldr	r3, [r7, #8]
 800077a:	401a      	ands	r2, r3
 800077c:	697b      	ldr	r3, [r7, #20]
 800077e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000780:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000784:	697b      	ldr	r3, [r7, #20]
 8000786:	fa01 f303 	lsl.w	r3, r1, r3
 800078a:	43d9      	mvns	r1, r3
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000790:	4313      	orrs	r3, r2
         );
}
 8000792:	4618      	mov	r0, r3
 8000794:	3724      	adds	r7, #36	; 0x24
 8000796:	46bd      	mov	sp, r7
 8000798:	bc80      	pop	{r7}
 800079a:	4770      	bx	lr

0800079c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b082      	sub	sp, #8
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007a4:	6878      	ldr	r0, [r7, #4]
 80007a6:	f7ff ff4f 	bl	8000648 <__NVIC_SetPriorityGrouping>
}
 80007aa:	bf00      	nop
 80007ac:	3708      	adds	r7, #8
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}

080007b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007b2:	b580      	push	{r7, lr}
 80007b4:	b086      	sub	sp, #24
 80007b6:	af00      	add	r7, sp, #0
 80007b8:	4603      	mov	r3, r0
 80007ba:	60b9      	str	r1, [r7, #8]
 80007bc:	607a      	str	r2, [r7, #4]
 80007be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80007c0:	2300      	movs	r3, #0
 80007c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80007c4:	f7ff ff64 	bl	8000690 <__NVIC_GetPriorityGrouping>
 80007c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007ca:	687a      	ldr	r2, [r7, #4]
 80007cc:	68b9      	ldr	r1, [r7, #8]
 80007ce:	6978      	ldr	r0, [r7, #20]
 80007d0:	f7ff ffb2 	bl	8000738 <NVIC_EncodePriority>
 80007d4:	4602      	mov	r2, r0
 80007d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007da:	4611      	mov	r1, r2
 80007dc:	4618      	mov	r0, r3
 80007de:	f7ff ff81 	bl	80006e4 <__NVIC_SetPriority>
}
 80007e2:	bf00      	nop
 80007e4:	3718      	adds	r7, #24
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}

080007ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007ea:	b580      	push	{r7, lr}
 80007ec:	b082      	sub	sp, #8
 80007ee:	af00      	add	r7, sp, #0
 80007f0:	4603      	mov	r3, r0
 80007f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80007f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007f8:	4618      	mov	r0, r3
 80007fa:	f7ff ff57 	bl	80006ac <__NVIC_EnableIRQ>
}
 80007fe:	bf00      	nop
 8000800:	3708      	adds	r7, #8
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
	...

08000808 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000808:	b480      	push	{r7}
 800080a:	b08b      	sub	sp, #44	; 0x2c
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
 8000810:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000812:	2300      	movs	r3, #0
 8000814:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000816:	2300      	movs	r3, #0
 8000818:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800081a:	e169      	b.n	8000af0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800081c:	2201      	movs	r2, #1
 800081e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000820:	fa02 f303 	lsl.w	r3, r2, r3
 8000824:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000826:	683b      	ldr	r3, [r7, #0]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	69fa      	ldr	r2, [r7, #28]
 800082c:	4013      	ands	r3, r2
 800082e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000830:	69ba      	ldr	r2, [r7, #24]
 8000832:	69fb      	ldr	r3, [r7, #28]
 8000834:	429a      	cmp	r2, r3
 8000836:	f040 8158 	bne.w	8000aea <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800083a:	683b      	ldr	r3, [r7, #0]
 800083c:	685b      	ldr	r3, [r3, #4]
 800083e:	4a9a      	ldr	r2, [pc, #616]	; (8000aa8 <HAL_GPIO_Init+0x2a0>)
 8000840:	4293      	cmp	r3, r2
 8000842:	d05e      	beq.n	8000902 <HAL_GPIO_Init+0xfa>
 8000844:	4a98      	ldr	r2, [pc, #608]	; (8000aa8 <HAL_GPIO_Init+0x2a0>)
 8000846:	4293      	cmp	r3, r2
 8000848:	d875      	bhi.n	8000936 <HAL_GPIO_Init+0x12e>
 800084a:	4a98      	ldr	r2, [pc, #608]	; (8000aac <HAL_GPIO_Init+0x2a4>)
 800084c:	4293      	cmp	r3, r2
 800084e:	d058      	beq.n	8000902 <HAL_GPIO_Init+0xfa>
 8000850:	4a96      	ldr	r2, [pc, #600]	; (8000aac <HAL_GPIO_Init+0x2a4>)
 8000852:	4293      	cmp	r3, r2
 8000854:	d86f      	bhi.n	8000936 <HAL_GPIO_Init+0x12e>
 8000856:	4a96      	ldr	r2, [pc, #600]	; (8000ab0 <HAL_GPIO_Init+0x2a8>)
 8000858:	4293      	cmp	r3, r2
 800085a:	d052      	beq.n	8000902 <HAL_GPIO_Init+0xfa>
 800085c:	4a94      	ldr	r2, [pc, #592]	; (8000ab0 <HAL_GPIO_Init+0x2a8>)
 800085e:	4293      	cmp	r3, r2
 8000860:	d869      	bhi.n	8000936 <HAL_GPIO_Init+0x12e>
 8000862:	4a94      	ldr	r2, [pc, #592]	; (8000ab4 <HAL_GPIO_Init+0x2ac>)
 8000864:	4293      	cmp	r3, r2
 8000866:	d04c      	beq.n	8000902 <HAL_GPIO_Init+0xfa>
 8000868:	4a92      	ldr	r2, [pc, #584]	; (8000ab4 <HAL_GPIO_Init+0x2ac>)
 800086a:	4293      	cmp	r3, r2
 800086c:	d863      	bhi.n	8000936 <HAL_GPIO_Init+0x12e>
 800086e:	4a92      	ldr	r2, [pc, #584]	; (8000ab8 <HAL_GPIO_Init+0x2b0>)
 8000870:	4293      	cmp	r3, r2
 8000872:	d046      	beq.n	8000902 <HAL_GPIO_Init+0xfa>
 8000874:	4a90      	ldr	r2, [pc, #576]	; (8000ab8 <HAL_GPIO_Init+0x2b0>)
 8000876:	4293      	cmp	r3, r2
 8000878:	d85d      	bhi.n	8000936 <HAL_GPIO_Init+0x12e>
 800087a:	2b12      	cmp	r3, #18
 800087c:	d82a      	bhi.n	80008d4 <HAL_GPIO_Init+0xcc>
 800087e:	2b12      	cmp	r3, #18
 8000880:	d859      	bhi.n	8000936 <HAL_GPIO_Init+0x12e>
 8000882:	a201      	add	r2, pc, #4	; (adr r2, 8000888 <HAL_GPIO_Init+0x80>)
 8000884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000888:	08000903 	.word	0x08000903
 800088c:	080008dd 	.word	0x080008dd
 8000890:	080008ef 	.word	0x080008ef
 8000894:	08000931 	.word	0x08000931
 8000898:	08000937 	.word	0x08000937
 800089c:	08000937 	.word	0x08000937
 80008a0:	08000937 	.word	0x08000937
 80008a4:	08000937 	.word	0x08000937
 80008a8:	08000937 	.word	0x08000937
 80008ac:	08000937 	.word	0x08000937
 80008b0:	08000937 	.word	0x08000937
 80008b4:	08000937 	.word	0x08000937
 80008b8:	08000937 	.word	0x08000937
 80008bc:	08000937 	.word	0x08000937
 80008c0:	08000937 	.word	0x08000937
 80008c4:	08000937 	.word	0x08000937
 80008c8:	08000937 	.word	0x08000937
 80008cc:	080008e5 	.word	0x080008e5
 80008d0:	080008f9 	.word	0x080008f9
 80008d4:	4a79      	ldr	r2, [pc, #484]	; (8000abc <HAL_GPIO_Init+0x2b4>)
 80008d6:	4293      	cmp	r3, r2
 80008d8:	d013      	beq.n	8000902 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80008da:	e02c      	b.n	8000936 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80008dc:	683b      	ldr	r3, [r7, #0]
 80008de:	68db      	ldr	r3, [r3, #12]
 80008e0:	623b      	str	r3, [r7, #32]
          break;
 80008e2:	e029      	b.n	8000938 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80008e4:	683b      	ldr	r3, [r7, #0]
 80008e6:	68db      	ldr	r3, [r3, #12]
 80008e8:	3304      	adds	r3, #4
 80008ea:	623b      	str	r3, [r7, #32]
          break;
 80008ec:	e024      	b.n	8000938 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	68db      	ldr	r3, [r3, #12]
 80008f2:	3308      	adds	r3, #8
 80008f4:	623b      	str	r3, [r7, #32]
          break;
 80008f6:	e01f      	b.n	8000938 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	68db      	ldr	r3, [r3, #12]
 80008fc:	330c      	adds	r3, #12
 80008fe:	623b      	str	r3, [r7, #32]
          break;
 8000900:	e01a      	b.n	8000938 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	689b      	ldr	r3, [r3, #8]
 8000906:	2b00      	cmp	r3, #0
 8000908:	d102      	bne.n	8000910 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800090a:	2304      	movs	r3, #4
 800090c:	623b      	str	r3, [r7, #32]
          break;
 800090e:	e013      	b.n	8000938 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000910:	683b      	ldr	r3, [r7, #0]
 8000912:	689b      	ldr	r3, [r3, #8]
 8000914:	2b01      	cmp	r3, #1
 8000916:	d105      	bne.n	8000924 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000918:	2308      	movs	r3, #8
 800091a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	69fa      	ldr	r2, [r7, #28]
 8000920:	611a      	str	r2, [r3, #16]
          break;
 8000922:	e009      	b.n	8000938 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000924:	2308      	movs	r3, #8
 8000926:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	69fa      	ldr	r2, [r7, #28]
 800092c:	615a      	str	r2, [r3, #20]
          break;
 800092e:	e003      	b.n	8000938 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000930:	2300      	movs	r3, #0
 8000932:	623b      	str	r3, [r7, #32]
          break;
 8000934:	e000      	b.n	8000938 <HAL_GPIO_Init+0x130>
          break;
 8000936:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000938:	69bb      	ldr	r3, [r7, #24]
 800093a:	2bff      	cmp	r3, #255	; 0xff
 800093c:	d801      	bhi.n	8000942 <HAL_GPIO_Init+0x13a>
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	e001      	b.n	8000946 <HAL_GPIO_Init+0x13e>
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	3304      	adds	r3, #4
 8000946:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000948:	69bb      	ldr	r3, [r7, #24]
 800094a:	2bff      	cmp	r3, #255	; 0xff
 800094c:	d802      	bhi.n	8000954 <HAL_GPIO_Init+0x14c>
 800094e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000950:	009b      	lsls	r3, r3, #2
 8000952:	e002      	b.n	800095a <HAL_GPIO_Init+0x152>
 8000954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000956:	3b08      	subs	r3, #8
 8000958:	009b      	lsls	r3, r3, #2
 800095a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800095c:	697b      	ldr	r3, [r7, #20]
 800095e:	681a      	ldr	r2, [r3, #0]
 8000960:	210f      	movs	r1, #15
 8000962:	693b      	ldr	r3, [r7, #16]
 8000964:	fa01 f303 	lsl.w	r3, r1, r3
 8000968:	43db      	mvns	r3, r3
 800096a:	401a      	ands	r2, r3
 800096c:	6a39      	ldr	r1, [r7, #32]
 800096e:	693b      	ldr	r3, [r7, #16]
 8000970:	fa01 f303 	lsl.w	r3, r1, r3
 8000974:	431a      	orrs	r2, r3
 8000976:	697b      	ldr	r3, [r7, #20]
 8000978:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800097a:	683b      	ldr	r3, [r7, #0]
 800097c:	685b      	ldr	r3, [r3, #4]
 800097e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000982:	2b00      	cmp	r3, #0
 8000984:	f000 80b1 	beq.w	8000aea <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000988:	4b4d      	ldr	r3, [pc, #308]	; (8000ac0 <HAL_GPIO_Init+0x2b8>)
 800098a:	699b      	ldr	r3, [r3, #24]
 800098c:	4a4c      	ldr	r2, [pc, #304]	; (8000ac0 <HAL_GPIO_Init+0x2b8>)
 800098e:	f043 0301 	orr.w	r3, r3, #1
 8000992:	6193      	str	r3, [r2, #24]
 8000994:	4b4a      	ldr	r3, [pc, #296]	; (8000ac0 <HAL_GPIO_Init+0x2b8>)
 8000996:	699b      	ldr	r3, [r3, #24]
 8000998:	f003 0301 	and.w	r3, r3, #1
 800099c:	60bb      	str	r3, [r7, #8]
 800099e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80009a0:	4a48      	ldr	r2, [pc, #288]	; (8000ac4 <HAL_GPIO_Init+0x2bc>)
 80009a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009a4:	089b      	lsrs	r3, r3, #2
 80009a6:	3302      	adds	r3, #2
 80009a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009ac:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80009ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009b0:	f003 0303 	and.w	r3, r3, #3
 80009b4:	009b      	lsls	r3, r3, #2
 80009b6:	220f      	movs	r2, #15
 80009b8:	fa02 f303 	lsl.w	r3, r2, r3
 80009bc:	43db      	mvns	r3, r3
 80009be:	68fa      	ldr	r2, [r7, #12]
 80009c0:	4013      	ands	r3, r2
 80009c2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	4a40      	ldr	r2, [pc, #256]	; (8000ac8 <HAL_GPIO_Init+0x2c0>)
 80009c8:	4293      	cmp	r3, r2
 80009ca:	d013      	beq.n	80009f4 <HAL_GPIO_Init+0x1ec>
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	4a3f      	ldr	r2, [pc, #252]	; (8000acc <HAL_GPIO_Init+0x2c4>)
 80009d0:	4293      	cmp	r3, r2
 80009d2:	d00d      	beq.n	80009f0 <HAL_GPIO_Init+0x1e8>
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	4a3e      	ldr	r2, [pc, #248]	; (8000ad0 <HAL_GPIO_Init+0x2c8>)
 80009d8:	4293      	cmp	r3, r2
 80009da:	d007      	beq.n	80009ec <HAL_GPIO_Init+0x1e4>
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	4a3d      	ldr	r2, [pc, #244]	; (8000ad4 <HAL_GPIO_Init+0x2cc>)
 80009e0:	4293      	cmp	r3, r2
 80009e2:	d101      	bne.n	80009e8 <HAL_GPIO_Init+0x1e0>
 80009e4:	2303      	movs	r3, #3
 80009e6:	e006      	b.n	80009f6 <HAL_GPIO_Init+0x1ee>
 80009e8:	2304      	movs	r3, #4
 80009ea:	e004      	b.n	80009f6 <HAL_GPIO_Init+0x1ee>
 80009ec:	2302      	movs	r3, #2
 80009ee:	e002      	b.n	80009f6 <HAL_GPIO_Init+0x1ee>
 80009f0:	2301      	movs	r3, #1
 80009f2:	e000      	b.n	80009f6 <HAL_GPIO_Init+0x1ee>
 80009f4:	2300      	movs	r3, #0
 80009f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80009f8:	f002 0203 	and.w	r2, r2, #3
 80009fc:	0092      	lsls	r2, r2, #2
 80009fe:	4093      	lsls	r3, r2
 8000a00:	68fa      	ldr	r2, [r7, #12]
 8000a02:	4313      	orrs	r3, r2
 8000a04:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000a06:	492f      	ldr	r1, [pc, #188]	; (8000ac4 <HAL_GPIO_Init+0x2bc>)
 8000a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a0a:	089b      	lsrs	r3, r3, #2
 8000a0c:	3302      	adds	r3, #2
 8000a0e:	68fa      	ldr	r2, [r7, #12]
 8000a10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	685b      	ldr	r3, [r3, #4]
 8000a18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d006      	beq.n	8000a2e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000a20:	4b2d      	ldr	r3, [pc, #180]	; (8000ad8 <HAL_GPIO_Init+0x2d0>)
 8000a22:	681a      	ldr	r2, [r3, #0]
 8000a24:	492c      	ldr	r1, [pc, #176]	; (8000ad8 <HAL_GPIO_Init+0x2d0>)
 8000a26:	69bb      	ldr	r3, [r7, #24]
 8000a28:	4313      	orrs	r3, r2
 8000a2a:	600b      	str	r3, [r1, #0]
 8000a2c:	e006      	b.n	8000a3c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000a2e:	4b2a      	ldr	r3, [pc, #168]	; (8000ad8 <HAL_GPIO_Init+0x2d0>)
 8000a30:	681a      	ldr	r2, [r3, #0]
 8000a32:	69bb      	ldr	r3, [r7, #24]
 8000a34:	43db      	mvns	r3, r3
 8000a36:	4928      	ldr	r1, [pc, #160]	; (8000ad8 <HAL_GPIO_Init+0x2d0>)
 8000a38:	4013      	ands	r3, r2
 8000a3a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a3c:	683b      	ldr	r3, [r7, #0]
 8000a3e:	685b      	ldr	r3, [r3, #4]
 8000a40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d006      	beq.n	8000a56 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000a48:	4b23      	ldr	r3, [pc, #140]	; (8000ad8 <HAL_GPIO_Init+0x2d0>)
 8000a4a:	685a      	ldr	r2, [r3, #4]
 8000a4c:	4922      	ldr	r1, [pc, #136]	; (8000ad8 <HAL_GPIO_Init+0x2d0>)
 8000a4e:	69bb      	ldr	r3, [r7, #24]
 8000a50:	4313      	orrs	r3, r2
 8000a52:	604b      	str	r3, [r1, #4]
 8000a54:	e006      	b.n	8000a64 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000a56:	4b20      	ldr	r3, [pc, #128]	; (8000ad8 <HAL_GPIO_Init+0x2d0>)
 8000a58:	685a      	ldr	r2, [r3, #4]
 8000a5a:	69bb      	ldr	r3, [r7, #24]
 8000a5c:	43db      	mvns	r3, r3
 8000a5e:	491e      	ldr	r1, [pc, #120]	; (8000ad8 <HAL_GPIO_Init+0x2d0>)
 8000a60:	4013      	ands	r3, r2
 8000a62:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	685b      	ldr	r3, [r3, #4]
 8000a68:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d006      	beq.n	8000a7e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000a70:	4b19      	ldr	r3, [pc, #100]	; (8000ad8 <HAL_GPIO_Init+0x2d0>)
 8000a72:	689a      	ldr	r2, [r3, #8]
 8000a74:	4918      	ldr	r1, [pc, #96]	; (8000ad8 <HAL_GPIO_Init+0x2d0>)
 8000a76:	69bb      	ldr	r3, [r7, #24]
 8000a78:	4313      	orrs	r3, r2
 8000a7a:	608b      	str	r3, [r1, #8]
 8000a7c:	e006      	b.n	8000a8c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000a7e:	4b16      	ldr	r3, [pc, #88]	; (8000ad8 <HAL_GPIO_Init+0x2d0>)
 8000a80:	689a      	ldr	r2, [r3, #8]
 8000a82:	69bb      	ldr	r3, [r7, #24]
 8000a84:	43db      	mvns	r3, r3
 8000a86:	4914      	ldr	r1, [pc, #80]	; (8000ad8 <HAL_GPIO_Init+0x2d0>)
 8000a88:	4013      	ands	r3, r2
 8000a8a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	685b      	ldr	r3, [r3, #4]
 8000a90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d021      	beq.n	8000adc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000a98:	4b0f      	ldr	r3, [pc, #60]	; (8000ad8 <HAL_GPIO_Init+0x2d0>)
 8000a9a:	68da      	ldr	r2, [r3, #12]
 8000a9c:	490e      	ldr	r1, [pc, #56]	; (8000ad8 <HAL_GPIO_Init+0x2d0>)
 8000a9e:	69bb      	ldr	r3, [r7, #24]
 8000aa0:	4313      	orrs	r3, r2
 8000aa2:	60cb      	str	r3, [r1, #12]
 8000aa4:	e021      	b.n	8000aea <HAL_GPIO_Init+0x2e2>
 8000aa6:	bf00      	nop
 8000aa8:	10320000 	.word	0x10320000
 8000aac:	10310000 	.word	0x10310000
 8000ab0:	10220000 	.word	0x10220000
 8000ab4:	10210000 	.word	0x10210000
 8000ab8:	10120000 	.word	0x10120000
 8000abc:	10110000 	.word	0x10110000
 8000ac0:	40021000 	.word	0x40021000
 8000ac4:	40010000 	.word	0x40010000
 8000ac8:	40010800 	.word	0x40010800
 8000acc:	40010c00 	.word	0x40010c00
 8000ad0:	40011000 	.word	0x40011000
 8000ad4:	40011400 	.word	0x40011400
 8000ad8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000adc:	4b0b      	ldr	r3, [pc, #44]	; (8000b0c <HAL_GPIO_Init+0x304>)
 8000ade:	68da      	ldr	r2, [r3, #12]
 8000ae0:	69bb      	ldr	r3, [r7, #24]
 8000ae2:	43db      	mvns	r3, r3
 8000ae4:	4909      	ldr	r1, [pc, #36]	; (8000b0c <HAL_GPIO_Init+0x304>)
 8000ae6:	4013      	ands	r3, r2
 8000ae8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aec:	3301      	adds	r3, #1
 8000aee:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	681a      	ldr	r2, [r3, #0]
 8000af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000af6:	fa22 f303 	lsr.w	r3, r2, r3
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	f47f ae8e 	bne.w	800081c <HAL_GPIO_Init+0x14>
  }
}
 8000b00:	bf00      	nop
 8000b02:	bf00      	nop
 8000b04:	372c      	adds	r7, #44	; 0x2c
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bc80      	pop	{r7}
 8000b0a:	4770      	bx	lr
 8000b0c:	40010400 	.word	0x40010400

08000b10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
 8000b18:	460b      	mov	r3, r1
 8000b1a:	807b      	strh	r3, [r7, #2]
 8000b1c:	4613      	mov	r3, r2
 8000b1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000b20:	787b      	ldrb	r3, [r7, #1]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d003      	beq.n	8000b2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000b26:	887a      	ldrh	r2, [r7, #2]
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000b2c:	e003      	b.n	8000b36 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000b2e:	887b      	ldrh	r3, [r7, #2]
 8000b30:	041a      	lsls	r2, r3, #16
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	611a      	str	r2, [r3, #16]
}
 8000b36:	bf00      	nop
 8000b38:	370c      	adds	r7, #12
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bc80      	pop	{r7}
 8000b3e:	4770      	bx	lr

08000b40 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b085      	sub	sp, #20
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
 8000b48:	460b      	mov	r3, r1
 8000b4a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	68db      	ldr	r3, [r3, #12]
 8000b50:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000b52:	887a      	ldrh	r2, [r7, #2]
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	4013      	ands	r3, r2
 8000b58:	041a      	lsls	r2, r3, #16
 8000b5a:	68fb      	ldr	r3, [r7, #12]
 8000b5c:	43d9      	mvns	r1, r3
 8000b5e:	887b      	ldrh	r3, [r7, #2]
 8000b60:	400b      	ands	r3, r1
 8000b62:	431a      	orrs	r2, r3
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	611a      	str	r2, [r3, #16]
}
 8000b68:	bf00      	nop
 8000b6a:	3714      	adds	r7, #20
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bc80      	pop	{r7}
 8000b70:	4770      	bx	lr
	...

08000b74 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b086      	sub	sp, #24
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d101      	bne.n	8000b86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000b82:	2301      	movs	r3, #1
 8000b84:	e272      	b.n	800106c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	f003 0301 	and.w	r3, r3, #1
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	f000 8087 	beq.w	8000ca2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000b94:	4b92      	ldr	r3, [pc, #584]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000b96:	685b      	ldr	r3, [r3, #4]
 8000b98:	f003 030c 	and.w	r3, r3, #12
 8000b9c:	2b04      	cmp	r3, #4
 8000b9e:	d00c      	beq.n	8000bba <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ba0:	4b8f      	ldr	r3, [pc, #572]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000ba2:	685b      	ldr	r3, [r3, #4]
 8000ba4:	f003 030c 	and.w	r3, r3, #12
 8000ba8:	2b08      	cmp	r3, #8
 8000baa:	d112      	bne.n	8000bd2 <HAL_RCC_OscConfig+0x5e>
 8000bac:	4b8c      	ldr	r3, [pc, #560]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000bae:	685b      	ldr	r3, [r3, #4]
 8000bb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000bb8:	d10b      	bne.n	8000bd2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bba:	4b89      	ldr	r3, [pc, #548]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d06c      	beq.n	8000ca0 <HAL_RCC_OscConfig+0x12c>
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	685b      	ldr	r3, [r3, #4]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d168      	bne.n	8000ca0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000bce:	2301      	movs	r3, #1
 8000bd0:	e24c      	b.n	800106c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000bda:	d106      	bne.n	8000bea <HAL_RCC_OscConfig+0x76>
 8000bdc:	4b80      	ldr	r3, [pc, #512]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4a7f      	ldr	r2, [pc, #508]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000be2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000be6:	6013      	str	r3, [r2, #0]
 8000be8:	e02e      	b.n	8000c48 <HAL_RCC_OscConfig+0xd4>
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	685b      	ldr	r3, [r3, #4]
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d10c      	bne.n	8000c0c <HAL_RCC_OscConfig+0x98>
 8000bf2:	4b7b      	ldr	r3, [pc, #492]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	4a7a      	ldr	r2, [pc, #488]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000bf8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000bfc:	6013      	str	r3, [r2, #0]
 8000bfe:	4b78      	ldr	r3, [pc, #480]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	4a77      	ldr	r2, [pc, #476]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000c04:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c08:	6013      	str	r3, [r2, #0]
 8000c0a:	e01d      	b.n	8000c48 <HAL_RCC_OscConfig+0xd4>
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	685b      	ldr	r3, [r3, #4]
 8000c10:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c14:	d10c      	bne.n	8000c30 <HAL_RCC_OscConfig+0xbc>
 8000c16:	4b72      	ldr	r3, [pc, #456]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	4a71      	ldr	r2, [pc, #452]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000c1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c20:	6013      	str	r3, [r2, #0]
 8000c22:	4b6f      	ldr	r3, [pc, #444]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	4a6e      	ldr	r2, [pc, #440]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000c28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c2c:	6013      	str	r3, [r2, #0]
 8000c2e:	e00b      	b.n	8000c48 <HAL_RCC_OscConfig+0xd4>
 8000c30:	4b6b      	ldr	r3, [pc, #428]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4a6a      	ldr	r2, [pc, #424]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000c36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c3a:	6013      	str	r3, [r2, #0]
 8000c3c:	4b68      	ldr	r3, [pc, #416]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4a67      	ldr	r2, [pc, #412]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000c42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c46:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	685b      	ldr	r3, [r3, #4]
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d013      	beq.n	8000c78 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c50:	f7ff fcf0 	bl	8000634 <HAL_GetTick>
 8000c54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c56:	e008      	b.n	8000c6a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c58:	f7ff fcec 	bl	8000634 <HAL_GetTick>
 8000c5c:	4602      	mov	r2, r0
 8000c5e:	693b      	ldr	r3, [r7, #16]
 8000c60:	1ad3      	subs	r3, r2, r3
 8000c62:	2b64      	cmp	r3, #100	; 0x64
 8000c64:	d901      	bls.n	8000c6a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000c66:	2303      	movs	r3, #3
 8000c68:	e200      	b.n	800106c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c6a:	4b5d      	ldr	r3, [pc, #372]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d0f0      	beq.n	8000c58 <HAL_RCC_OscConfig+0xe4>
 8000c76:	e014      	b.n	8000ca2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c78:	f7ff fcdc 	bl	8000634 <HAL_GetTick>
 8000c7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c7e:	e008      	b.n	8000c92 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c80:	f7ff fcd8 	bl	8000634 <HAL_GetTick>
 8000c84:	4602      	mov	r2, r0
 8000c86:	693b      	ldr	r3, [r7, #16]
 8000c88:	1ad3      	subs	r3, r2, r3
 8000c8a:	2b64      	cmp	r3, #100	; 0x64
 8000c8c:	d901      	bls.n	8000c92 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000c8e:	2303      	movs	r3, #3
 8000c90:	e1ec      	b.n	800106c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c92:	4b53      	ldr	r3, [pc, #332]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d1f0      	bne.n	8000c80 <HAL_RCC_OscConfig+0x10c>
 8000c9e:	e000      	b.n	8000ca2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ca0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	f003 0302 	and.w	r3, r3, #2
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d063      	beq.n	8000d76 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000cae:	4b4c      	ldr	r3, [pc, #304]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	f003 030c 	and.w	r3, r3, #12
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d00b      	beq.n	8000cd2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000cba:	4b49      	ldr	r3, [pc, #292]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000cbc:	685b      	ldr	r3, [r3, #4]
 8000cbe:	f003 030c 	and.w	r3, r3, #12
 8000cc2:	2b08      	cmp	r3, #8
 8000cc4:	d11c      	bne.n	8000d00 <HAL_RCC_OscConfig+0x18c>
 8000cc6:	4b46      	ldr	r3, [pc, #280]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000cc8:	685b      	ldr	r3, [r3, #4]
 8000cca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d116      	bne.n	8000d00 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000cd2:	4b43      	ldr	r3, [pc, #268]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	f003 0302 	and.w	r3, r3, #2
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d005      	beq.n	8000cea <HAL_RCC_OscConfig+0x176>
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	691b      	ldr	r3, [r3, #16]
 8000ce2:	2b01      	cmp	r3, #1
 8000ce4:	d001      	beq.n	8000cea <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	e1c0      	b.n	800106c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cea:	4b3d      	ldr	r3, [pc, #244]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	695b      	ldr	r3, [r3, #20]
 8000cf6:	00db      	lsls	r3, r3, #3
 8000cf8:	4939      	ldr	r1, [pc, #228]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000cfa:	4313      	orrs	r3, r2
 8000cfc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000cfe:	e03a      	b.n	8000d76 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	691b      	ldr	r3, [r3, #16]
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d020      	beq.n	8000d4a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d08:	4b36      	ldr	r3, [pc, #216]	; (8000de4 <HAL_RCC_OscConfig+0x270>)
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d0e:	f7ff fc91 	bl	8000634 <HAL_GetTick>
 8000d12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d14:	e008      	b.n	8000d28 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d16:	f7ff fc8d 	bl	8000634 <HAL_GetTick>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	693b      	ldr	r3, [r7, #16]
 8000d1e:	1ad3      	subs	r3, r2, r3
 8000d20:	2b02      	cmp	r3, #2
 8000d22:	d901      	bls.n	8000d28 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000d24:	2303      	movs	r3, #3
 8000d26:	e1a1      	b.n	800106c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d28:	4b2d      	ldr	r3, [pc, #180]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	f003 0302 	and.w	r3, r3, #2
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d0f0      	beq.n	8000d16 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d34:	4b2a      	ldr	r3, [pc, #168]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	695b      	ldr	r3, [r3, #20]
 8000d40:	00db      	lsls	r3, r3, #3
 8000d42:	4927      	ldr	r1, [pc, #156]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000d44:	4313      	orrs	r3, r2
 8000d46:	600b      	str	r3, [r1, #0]
 8000d48:	e015      	b.n	8000d76 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d4a:	4b26      	ldr	r3, [pc, #152]	; (8000de4 <HAL_RCC_OscConfig+0x270>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d50:	f7ff fc70 	bl	8000634 <HAL_GetTick>
 8000d54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d56:	e008      	b.n	8000d6a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d58:	f7ff fc6c 	bl	8000634 <HAL_GetTick>
 8000d5c:	4602      	mov	r2, r0
 8000d5e:	693b      	ldr	r3, [r7, #16]
 8000d60:	1ad3      	subs	r3, r2, r3
 8000d62:	2b02      	cmp	r3, #2
 8000d64:	d901      	bls.n	8000d6a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000d66:	2303      	movs	r3, #3
 8000d68:	e180      	b.n	800106c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d6a:	4b1d      	ldr	r3, [pc, #116]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	f003 0302 	and.w	r3, r3, #2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d1f0      	bne.n	8000d58 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	f003 0308 	and.w	r3, r3, #8
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d03a      	beq.n	8000df8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	699b      	ldr	r3, [r3, #24]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d019      	beq.n	8000dbe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000d8a:	4b17      	ldr	r3, [pc, #92]	; (8000de8 <HAL_RCC_OscConfig+0x274>)
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d90:	f7ff fc50 	bl	8000634 <HAL_GetTick>
 8000d94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d96:	e008      	b.n	8000daa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d98:	f7ff fc4c 	bl	8000634 <HAL_GetTick>
 8000d9c:	4602      	mov	r2, r0
 8000d9e:	693b      	ldr	r3, [r7, #16]
 8000da0:	1ad3      	subs	r3, r2, r3
 8000da2:	2b02      	cmp	r3, #2
 8000da4:	d901      	bls.n	8000daa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000da6:	2303      	movs	r3, #3
 8000da8:	e160      	b.n	800106c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000daa:	4b0d      	ldr	r3, [pc, #52]	; (8000de0 <HAL_RCC_OscConfig+0x26c>)
 8000dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dae:	f003 0302 	and.w	r3, r3, #2
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d0f0      	beq.n	8000d98 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000db6:	2001      	movs	r0, #1
 8000db8:	f000 fb14 	bl	80013e4 <RCC_Delay>
 8000dbc:	e01c      	b.n	8000df8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000dbe:	4b0a      	ldr	r3, [pc, #40]	; (8000de8 <HAL_RCC_OscConfig+0x274>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dc4:	f7ff fc36 	bl	8000634 <HAL_GetTick>
 8000dc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000dca:	e00f      	b.n	8000dec <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000dcc:	f7ff fc32 	bl	8000634 <HAL_GetTick>
 8000dd0:	4602      	mov	r2, r0
 8000dd2:	693b      	ldr	r3, [r7, #16]
 8000dd4:	1ad3      	subs	r3, r2, r3
 8000dd6:	2b02      	cmp	r3, #2
 8000dd8:	d908      	bls.n	8000dec <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000dda:	2303      	movs	r3, #3
 8000ddc:	e146      	b.n	800106c <HAL_RCC_OscConfig+0x4f8>
 8000dde:	bf00      	nop
 8000de0:	40021000 	.word	0x40021000
 8000de4:	42420000 	.word	0x42420000
 8000de8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000dec:	4b92      	ldr	r3, [pc, #584]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000df0:	f003 0302 	and.w	r3, r3, #2
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d1e9      	bne.n	8000dcc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	f003 0304 	and.w	r3, r3, #4
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	f000 80a6 	beq.w	8000f52 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e06:	2300      	movs	r3, #0
 8000e08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e0a:	4b8b      	ldr	r3, [pc, #556]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000e0c:	69db      	ldr	r3, [r3, #28]
 8000e0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d10d      	bne.n	8000e32 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e16:	4b88      	ldr	r3, [pc, #544]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000e18:	69db      	ldr	r3, [r3, #28]
 8000e1a:	4a87      	ldr	r2, [pc, #540]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000e1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e20:	61d3      	str	r3, [r2, #28]
 8000e22:	4b85      	ldr	r3, [pc, #532]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000e24:	69db      	ldr	r3, [r3, #28]
 8000e26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e2a:	60bb      	str	r3, [r7, #8]
 8000e2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000e2e:	2301      	movs	r3, #1
 8000e30:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e32:	4b82      	ldr	r3, [pc, #520]	; (800103c <HAL_RCC_OscConfig+0x4c8>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d118      	bne.n	8000e70 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e3e:	4b7f      	ldr	r3, [pc, #508]	; (800103c <HAL_RCC_OscConfig+0x4c8>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	4a7e      	ldr	r2, [pc, #504]	; (800103c <HAL_RCC_OscConfig+0x4c8>)
 8000e44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e4a:	f7ff fbf3 	bl	8000634 <HAL_GetTick>
 8000e4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e50:	e008      	b.n	8000e64 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e52:	f7ff fbef 	bl	8000634 <HAL_GetTick>
 8000e56:	4602      	mov	r2, r0
 8000e58:	693b      	ldr	r3, [r7, #16]
 8000e5a:	1ad3      	subs	r3, r2, r3
 8000e5c:	2b64      	cmp	r3, #100	; 0x64
 8000e5e:	d901      	bls.n	8000e64 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000e60:	2303      	movs	r3, #3
 8000e62:	e103      	b.n	800106c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e64:	4b75      	ldr	r3, [pc, #468]	; (800103c <HAL_RCC_OscConfig+0x4c8>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d0f0      	beq.n	8000e52 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	68db      	ldr	r3, [r3, #12]
 8000e74:	2b01      	cmp	r3, #1
 8000e76:	d106      	bne.n	8000e86 <HAL_RCC_OscConfig+0x312>
 8000e78:	4b6f      	ldr	r3, [pc, #444]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000e7a:	6a1b      	ldr	r3, [r3, #32]
 8000e7c:	4a6e      	ldr	r2, [pc, #440]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000e7e:	f043 0301 	orr.w	r3, r3, #1
 8000e82:	6213      	str	r3, [r2, #32]
 8000e84:	e02d      	b.n	8000ee2 <HAL_RCC_OscConfig+0x36e>
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	68db      	ldr	r3, [r3, #12]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d10c      	bne.n	8000ea8 <HAL_RCC_OscConfig+0x334>
 8000e8e:	4b6a      	ldr	r3, [pc, #424]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000e90:	6a1b      	ldr	r3, [r3, #32]
 8000e92:	4a69      	ldr	r2, [pc, #420]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000e94:	f023 0301 	bic.w	r3, r3, #1
 8000e98:	6213      	str	r3, [r2, #32]
 8000e9a:	4b67      	ldr	r3, [pc, #412]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000e9c:	6a1b      	ldr	r3, [r3, #32]
 8000e9e:	4a66      	ldr	r2, [pc, #408]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000ea0:	f023 0304 	bic.w	r3, r3, #4
 8000ea4:	6213      	str	r3, [r2, #32]
 8000ea6:	e01c      	b.n	8000ee2 <HAL_RCC_OscConfig+0x36e>
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	68db      	ldr	r3, [r3, #12]
 8000eac:	2b05      	cmp	r3, #5
 8000eae:	d10c      	bne.n	8000eca <HAL_RCC_OscConfig+0x356>
 8000eb0:	4b61      	ldr	r3, [pc, #388]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000eb2:	6a1b      	ldr	r3, [r3, #32]
 8000eb4:	4a60      	ldr	r2, [pc, #384]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000eb6:	f043 0304 	orr.w	r3, r3, #4
 8000eba:	6213      	str	r3, [r2, #32]
 8000ebc:	4b5e      	ldr	r3, [pc, #376]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000ebe:	6a1b      	ldr	r3, [r3, #32]
 8000ec0:	4a5d      	ldr	r2, [pc, #372]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000ec2:	f043 0301 	orr.w	r3, r3, #1
 8000ec6:	6213      	str	r3, [r2, #32]
 8000ec8:	e00b      	b.n	8000ee2 <HAL_RCC_OscConfig+0x36e>
 8000eca:	4b5b      	ldr	r3, [pc, #364]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000ecc:	6a1b      	ldr	r3, [r3, #32]
 8000ece:	4a5a      	ldr	r2, [pc, #360]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000ed0:	f023 0301 	bic.w	r3, r3, #1
 8000ed4:	6213      	str	r3, [r2, #32]
 8000ed6:	4b58      	ldr	r3, [pc, #352]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000ed8:	6a1b      	ldr	r3, [r3, #32]
 8000eda:	4a57      	ldr	r2, [pc, #348]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000edc:	f023 0304 	bic.w	r3, r3, #4
 8000ee0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	68db      	ldr	r3, [r3, #12]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d015      	beq.n	8000f16 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000eea:	f7ff fba3 	bl	8000634 <HAL_GetTick>
 8000eee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ef0:	e00a      	b.n	8000f08 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ef2:	f7ff fb9f 	bl	8000634 <HAL_GetTick>
 8000ef6:	4602      	mov	r2, r0
 8000ef8:	693b      	ldr	r3, [r7, #16]
 8000efa:	1ad3      	subs	r3, r2, r3
 8000efc:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f00:	4293      	cmp	r3, r2
 8000f02:	d901      	bls.n	8000f08 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000f04:	2303      	movs	r3, #3
 8000f06:	e0b1      	b.n	800106c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f08:	4b4b      	ldr	r3, [pc, #300]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000f0a:	6a1b      	ldr	r3, [r3, #32]
 8000f0c:	f003 0302 	and.w	r3, r3, #2
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d0ee      	beq.n	8000ef2 <HAL_RCC_OscConfig+0x37e>
 8000f14:	e014      	b.n	8000f40 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f16:	f7ff fb8d 	bl	8000634 <HAL_GetTick>
 8000f1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f1c:	e00a      	b.n	8000f34 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f1e:	f7ff fb89 	bl	8000634 <HAL_GetTick>
 8000f22:	4602      	mov	r2, r0
 8000f24:	693b      	ldr	r3, [r7, #16]
 8000f26:	1ad3      	subs	r3, r2, r3
 8000f28:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f2c:	4293      	cmp	r3, r2
 8000f2e:	d901      	bls.n	8000f34 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000f30:	2303      	movs	r3, #3
 8000f32:	e09b      	b.n	800106c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f34:	4b40      	ldr	r3, [pc, #256]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000f36:	6a1b      	ldr	r3, [r3, #32]
 8000f38:	f003 0302 	and.w	r3, r3, #2
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d1ee      	bne.n	8000f1e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000f40:	7dfb      	ldrb	r3, [r7, #23]
 8000f42:	2b01      	cmp	r3, #1
 8000f44:	d105      	bne.n	8000f52 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f46:	4b3c      	ldr	r3, [pc, #240]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000f48:	69db      	ldr	r3, [r3, #28]
 8000f4a:	4a3b      	ldr	r2, [pc, #236]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000f4c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000f50:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	69db      	ldr	r3, [r3, #28]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	f000 8087 	beq.w	800106a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f5c:	4b36      	ldr	r3, [pc, #216]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000f5e:	685b      	ldr	r3, [r3, #4]
 8000f60:	f003 030c 	and.w	r3, r3, #12
 8000f64:	2b08      	cmp	r3, #8
 8000f66:	d061      	beq.n	800102c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	69db      	ldr	r3, [r3, #28]
 8000f6c:	2b02      	cmp	r3, #2
 8000f6e:	d146      	bne.n	8000ffe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f70:	4b33      	ldr	r3, [pc, #204]	; (8001040 <HAL_RCC_OscConfig+0x4cc>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f76:	f7ff fb5d 	bl	8000634 <HAL_GetTick>
 8000f7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f7c:	e008      	b.n	8000f90 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f7e:	f7ff fb59 	bl	8000634 <HAL_GetTick>
 8000f82:	4602      	mov	r2, r0
 8000f84:	693b      	ldr	r3, [r7, #16]
 8000f86:	1ad3      	subs	r3, r2, r3
 8000f88:	2b02      	cmp	r3, #2
 8000f8a:	d901      	bls.n	8000f90 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000f8c:	2303      	movs	r3, #3
 8000f8e:	e06d      	b.n	800106c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f90:	4b29      	ldr	r3, [pc, #164]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d1f0      	bne.n	8000f7e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	6a1b      	ldr	r3, [r3, #32]
 8000fa0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fa4:	d108      	bne.n	8000fb8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000fa6:	4b24      	ldr	r3, [pc, #144]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000fa8:	685b      	ldr	r3, [r3, #4]
 8000faa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	689b      	ldr	r3, [r3, #8]
 8000fb2:	4921      	ldr	r1, [pc, #132]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000fb4:	4313      	orrs	r3, r2
 8000fb6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000fb8:	4b1f      	ldr	r3, [pc, #124]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	6a19      	ldr	r1, [r3, #32]
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fc8:	430b      	orrs	r3, r1
 8000fca:	491b      	ldr	r1, [pc, #108]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000fd0:	4b1b      	ldr	r3, [pc, #108]	; (8001040 <HAL_RCC_OscConfig+0x4cc>)
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fd6:	f7ff fb2d 	bl	8000634 <HAL_GetTick>
 8000fda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000fdc:	e008      	b.n	8000ff0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fde:	f7ff fb29 	bl	8000634 <HAL_GetTick>
 8000fe2:	4602      	mov	r2, r0
 8000fe4:	693b      	ldr	r3, [r7, #16]
 8000fe6:	1ad3      	subs	r3, r2, r3
 8000fe8:	2b02      	cmp	r3, #2
 8000fea:	d901      	bls.n	8000ff0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000fec:	2303      	movs	r3, #3
 8000fee:	e03d      	b.n	800106c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000ff0:	4b11      	ldr	r3, [pc, #68]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d0f0      	beq.n	8000fde <HAL_RCC_OscConfig+0x46a>
 8000ffc:	e035      	b.n	800106a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ffe:	4b10      	ldr	r3, [pc, #64]	; (8001040 <HAL_RCC_OscConfig+0x4cc>)
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001004:	f7ff fb16 	bl	8000634 <HAL_GetTick>
 8001008:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800100a:	e008      	b.n	800101e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800100c:	f7ff fb12 	bl	8000634 <HAL_GetTick>
 8001010:	4602      	mov	r2, r0
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	1ad3      	subs	r3, r2, r3
 8001016:	2b02      	cmp	r3, #2
 8001018:	d901      	bls.n	800101e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800101a:	2303      	movs	r3, #3
 800101c:	e026      	b.n	800106c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800101e:	4b06      	ldr	r3, [pc, #24]	; (8001038 <HAL_RCC_OscConfig+0x4c4>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001026:	2b00      	cmp	r3, #0
 8001028:	d1f0      	bne.n	800100c <HAL_RCC_OscConfig+0x498>
 800102a:	e01e      	b.n	800106a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	69db      	ldr	r3, [r3, #28]
 8001030:	2b01      	cmp	r3, #1
 8001032:	d107      	bne.n	8001044 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001034:	2301      	movs	r3, #1
 8001036:	e019      	b.n	800106c <HAL_RCC_OscConfig+0x4f8>
 8001038:	40021000 	.word	0x40021000
 800103c:	40007000 	.word	0x40007000
 8001040:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001044:	4b0b      	ldr	r3, [pc, #44]	; (8001074 <HAL_RCC_OscConfig+0x500>)
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	6a1b      	ldr	r3, [r3, #32]
 8001054:	429a      	cmp	r2, r3
 8001056:	d106      	bne.n	8001066 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001062:	429a      	cmp	r2, r3
 8001064:	d001      	beq.n	800106a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001066:	2301      	movs	r3, #1
 8001068:	e000      	b.n	800106c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800106a:	2300      	movs	r3, #0
}
 800106c:	4618      	mov	r0, r3
 800106e:	3718      	adds	r7, #24
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	40021000 	.word	0x40021000

08001078 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
 8001080:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d101      	bne.n	800108c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001088:	2301      	movs	r3, #1
 800108a:	e0d0      	b.n	800122e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800108c:	4b6a      	ldr	r3, [pc, #424]	; (8001238 <HAL_RCC_ClockConfig+0x1c0>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f003 0307 	and.w	r3, r3, #7
 8001094:	683a      	ldr	r2, [r7, #0]
 8001096:	429a      	cmp	r2, r3
 8001098:	d910      	bls.n	80010bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800109a:	4b67      	ldr	r3, [pc, #412]	; (8001238 <HAL_RCC_ClockConfig+0x1c0>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f023 0207 	bic.w	r2, r3, #7
 80010a2:	4965      	ldr	r1, [pc, #404]	; (8001238 <HAL_RCC_ClockConfig+0x1c0>)
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	4313      	orrs	r3, r2
 80010a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80010aa:	4b63      	ldr	r3, [pc, #396]	; (8001238 <HAL_RCC_ClockConfig+0x1c0>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f003 0307 	and.w	r3, r3, #7
 80010b2:	683a      	ldr	r2, [r7, #0]
 80010b4:	429a      	cmp	r2, r3
 80010b6:	d001      	beq.n	80010bc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80010b8:	2301      	movs	r3, #1
 80010ba:	e0b8      	b.n	800122e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f003 0302 	and.w	r3, r3, #2
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d020      	beq.n	800110a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f003 0304 	and.w	r3, r3, #4
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d005      	beq.n	80010e0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80010d4:	4b59      	ldr	r3, [pc, #356]	; (800123c <HAL_RCC_ClockConfig+0x1c4>)
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	4a58      	ldr	r2, [pc, #352]	; (800123c <HAL_RCC_ClockConfig+0x1c4>)
 80010da:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80010de:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f003 0308 	and.w	r3, r3, #8
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d005      	beq.n	80010f8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80010ec:	4b53      	ldr	r3, [pc, #332]	; (800123c <HAL_RCC_ClockConfig+0x1c4>)
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	4a52      	ldr	r2, [pc, #328]	; (800123c <HAL_RCC_ClockConfig+0x1c4>)
 80010f2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80010f6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80010f8:	4b50      	ldr	r3, [pc, #320]	; (800123c <HAL_RCC_ClockConfig+0x1c4>)
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	689b      	ldr	r3, [r3, #8]
 8001104:	494d      	ldr	r1, [pc, #308]	; (800123c <HAL_RCC_ClockConfig+0x1c4>)
 8001106:	4313      	orrs	r3, r2
 8001108:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	f003 0301 	and.w	r3, r3, #1
 8001112:	2b00      	cmp	r3, #0
 8001114:	d040      	beq.n	8001198 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	2b01      	cmp	r3, #1
 800111c:	d107      	bne.n	800112e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800111e:	4b47      	ldr	r3, [pc, #284]	; (800123c <HAL_RCC_ClockConfig+0x1c4>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001126:	2b00      	cmp	r3, #0
 8001128:	d115      	bne.n	8001156 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800112a:	2301      	movs	r3, #1
 800112c:	e07f      	b.n	800122e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	2b02      	cmp	r3, #2
 8001134:	d107      	bne.n	8001146 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001136:	4b41      	ldr	r3, [pc, #260]	; (800123c <HAL_RCC_ClockConfig+0x1c4>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800113e:	2b00      	cmp	r3, #0
 8001140:	d109      	bne.n	8001156 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001142:	2301      	movs	r3, #1
 8001144:	e073      	b.n	800122e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001146:	4b3d      	ldr	r3, [pc, #244]	; (800123c <HAL_RCC_ClockConfig+0x1c4>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f003 0302 	and.w	r3, r3, #2
 800114e:	2b00      	cmp	r3, #0
 8001150:	d101      	bne.n	8001156 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001152:	2301      	movs	r3, #1
 8001154:	e06b      	b.n	800122e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001156:	4b39      	ldr	r3, [pc, #228]	; (800123c <HAL_RCC_ClockConfig+0x1c4>)
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	f023 0203 	bic.w	r2, r3, #3
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	4936      	ldr	r1, [pc, #216]	; (800123c <HAL_RCC_ClockConfig+0x1c4>)
 8001164:	4313      	orrs	r3, r2
 8001166:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001168:	f7ff fa64 	bl	8000634 <HAL_GetTick>
 800116c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800116e:	e00a      	b.n	8001186 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001170:	f7ff fa60 	bl	8000634 <HAL_GetTick>
 8001174:	4602      	mov	r2, r0
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	1ad3      	subs	r3, r2, r3
 800117a:	f241 3288 	movw	r2, #5000	; 0x1388
 800117e:	4293      	cmp	r3, r2
 8001180:	d901      	bls.n	8001186 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001182:	2303      	movs	r3, #3
 8001184:	e053      	b.n	800122e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001186:	4b2d      	ldr	r3, [pc, #180]	; (800123c <HAL_RCC_ClockConfig+0x1c4>)
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	f003 020c 	and.w	r2, r3, #12
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	009b      	lsls	r3, r3, #2
 8001194:	429a      	cmp	r2, r3
 8001196:	d1eb      	bne.n	8001170 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001198:	4b27      	ldr	r3, [pc, #156]	; (8001238 <HAL_RCC_ClockConfig+0x1c0>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f003 0307 	and.w	r3, r3, #7
 80011a0:	683a      	ldr	r2, [r7, #0]
 80011a2:	429a      	cmp	r2, r3
 80011a4:	d210      	bcs.n	80011c8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011a6:	4b24      	ldr	r3, [pc, #144]	; (8001238 <HAL_RCC_ClockConfig+0x1c0>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f023 0207 	bic.w	r2, r3, #7
 80011ae:	4922      	ldr	r1, [pc, #136]	; (8001238 <HAL_RCC_ClockConfig+0x1c0>)
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	4313      	orrs	r3, r2
 80011b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80011b6:	4b20      	ldr	r3, [pc, #128]	; (8001238 <HAL_RCC_ClockConfig+0x1c0>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f003 0307 	and.w	r3, r3, #7
 80011be:	683a      	ldr	r2, [r7, #0]
 80011c0:	429a      	cmp	r2, r3
 80011c2:	d001      	beq.n	80011c8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80011c4:	2301      	movs	r3, #1
 80011c6:	e032      	b.n	800122e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f003 0304 	and.w	r3, r3, #4
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d008      	beq.n	80011e6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80011d4:	4b19      	ldr	r3, [pc, #100]	; (800123c <HAL_RCC_ClockConfig+0x1c4>)
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	68db      	ldr	r3, [r3, #12]
 80011e0:	4916      	ldr	r1, [pc, #88]	; (800123c <HAL_RCC_ClockConfig+0x1c4>)
 80011e2:	4313      	orrs	r3, r2
 80011e4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f003 0308 	and.w	r3, r3, #8
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d009      	beq.n	8001206 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80011f2:	4b12      	ldr	r3, [pc, #72]	; (800123c <HAL_RCC_ClockConfig+0x1c4>)
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	691b      	ldr	r3, [r3, #16]
 80011fe:	00db      	lsls	r3, r3, #3
 8001200:	490e      	ldr	r1, [pc, #56]	; (800123c <HAL_RCC_ClockConfig+0x1c4>)
 8001202:	4313      	orrs	r3, r2
 8001204:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001206:	f000 f82d 	bl	8001264 <HAL_RCC_GetSysClockFreq>
 800120a:	4602      	mov	r2, r0
 800120c:	4b0b      	ldr	r3, [pc, #44]	; (800123c <HAL_RCC_ClockConfig+0x1c4>)
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	091b      	lsrs	r3, r3, #4
 8001212:	f003 030f 	and.w	r3, r3, #15
 8001216:	490a      	ldr	r1, [pc, #40]	; (8001240 <HAL_RCC_ClockConfig+0x1c8>)
 8001218:	5ccb      	ldrb	r3, [r1, r3]
 800121a:	fa22 f303 	lsr.w	r3, r2, r3
 800121e:	4a09      	ldr	r2, [pc, #36]	; (8001244 <HAL_RCC_ClockConfig+0x1cc>)
 8001220:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001222:	4b09      	ldr	r3, [pc, #36]	; (8001248 <HAL_RCC_ClockConfig+0x1d0>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4618      	mov	r0, r3
 8001228:	f7ff f910 	bl	800044c <HAL_InitTick>

  return HAL_OK;
 800122c:	2300      	movs	r3, #0
}
 800122e:	4618      	mov	r0, r3
 8001230:	3710      	adds	r7, #16
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	40022000 	.word	0x40022000
 800123c:	40021000 	.word	0x40021000
 8001240:	08002a78 	.word	0x08002a78
 8001244:	20000000 	.word	0x20000000
 8001248:	20000004 	.word	0x20000004

0800124c <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M3 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8001250:	4b03      	ldr	r3, [pc, #12]	; (8001260 <HAL_RCC_EnableCSS+0x14>)
 8001252:	2201      	movs	r2, #1
 8001254:	601a      	str	r2, [r3, #0]
}
 8001256:	bf00      	nop
 8001258:	46bd      	mov	sp, r7
 800125a:	bc80      	pop	{r7}
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	4242004c 	.word	0x4242004c

08001264 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001264:	b490      	push	{r4, r7}
 8001266:	b08a      	sub	sp, #40	; 0x28
 8001268:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800126a:	4b29      	ldr	r3, [pc, #164]	; (8001310 <HAL_RCC_GetSysClockFreq+0xac>)
 800126c:	1d3c      	adds	r4, r7, #4
 800126e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001270:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001274:	f240 2301 	movw	r3, #513	; 0x201
 8001278:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800127a:	2300      	movs	r3, #0
 800127c:	61fb      	str	r3, [r7, #28]
 800127e:	2300      	movs	r3, #0
 8001280:	61bb      	str	r3, [r7, #24]
 8001282:	2300      	movs	r3, #0
 8001284:	627b      	str	r3, [r7, #36]	; 0x24
 8001286:	2300      	movs	r3, #0
 8001288:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800128a:	2300      	movs	r3, #0
 800128c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800128e:	4b21      	ldr	r3, [pc, #132]	; (8001314 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001294:	69fb      	ldr	r3, [r7, #28]
 8001296:	f003 030c 	and.w	r3, r3, #12
 800129a:	2b04      	cmp	r3, #4
 800129c:	d002      	beq.n	80012a4 <HAL_RCC_GetSysClockFreq+0x40>
 800129e:	2b08      	cmp	r3, #8
 80012a0:	d003      	beq.n	80012aa <HAL_RCC_GetSysClockFreq+0x46>
 80012a2:	e02b      	b.n	80012fc <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80012a4:	4b1c      	ldr	r3, [pc, #112]	; (8001318 <HAL_RCC_GetSysClockFreq+0xb4>)
 80012a6:	623b      	str	r3, [r7, #32]
      break;
 80012a8:	e02b      	b.n	8001302 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80012aa:	69fb      	ldr	r3, [r7, #28]
 80012ac:	0c9b      	lsrs	r3, r3, #18
 80012ae:	f003 030f 	and.w	r3, r3, #15
 80012b2:	3328      	adds	r3, #40	; 0x28
 80012b4:	443b      	add	r3, r7
 80012b6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80012ba:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80012bc:	69fb      	ldr	r3, [r7, #28]
 80012be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d012      	beq.n	80012ec <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80012c6:	4b13      	ldr	r3, [pc, #76]	; (8001314 <HAL_RCC_GetSysClockFreq+0xb0>)
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	0c5b      	lsrs	r3, r3, #17
 80012cc:	f003 0301 	and.w	r3, r3, #1
 80012d0:	3328      	adds	r3, #40	; 0x28
 80012d2:	443b      	add	r3, r7
 80012d4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80012d8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	4a0e      	ldr	r2, [pc, #56]	; (8001318 <HAL_RCC_GetSysClockFreq+0xb4>)
 80012de:	fb03 f202 	mul.w	r2, r3, r2
 80012e2:	69bb      	ldr	r3, [r7, #24]
 80012e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80012e8:	627b      	str	r3, [r7, #36]	; 0x24
 80012ea:	e004      	b.n	80012f6 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	4a0b      	ldr	r2, [pc, #44]	; (800131c <HAL_RCC_GetSysClockFreq+0xb8>)
 80012f0:	fb02 f303 	mul.w	r3, r2, r3
 80012f4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80012f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012f8:	623b      	str	r3, [r7, #32]
      break;
 80012fa:	e002      	b.n	8001302 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80012fc:	4b06      	ldr	r3, [pc, #24]	; (8001318 <HAL_RCC_GetSysClockFreq+0xb4>)
 80012fe:	623b      	str	r3, [r7, #32]
      break;
 8001300:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001302:	6a3b      	ldr	r3, [r7, #32]
}
 8001304:	4618      	mov	r0, r3
 8001306:	3728      	adds	r7, #40	; 0x28
 8001308:	46bd      	mov	sp, r7
 800130a:	bc90      	pop	{r4, r7}
 800130c:	4770      	bx	lr
 800130e:	bf00      	nop
 8001310:	08002a60 	.word	0x08002a60
 8001314:	40021000 	.word	0x40021000
 8001318:	007a1200 	.word	0x007a1200
 800131c:	003d0900 	.word	0x003d0900

08001320 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001324:	4b02      	ldr	r3, [pc, #8]	; (8001330 <HAL_RCC_GetHCLKFreq+0x10>)
 8001326:	681b      	ldr	r3, [r3, #0]
}
 8001328:	4618      	mov	r0, r3
 800132a:	46bd      	mov	sp, r7
 800132c:	bc80      	pop	{r7}
 800132e:	4770      	bx	lr
 8001330:	20000000 	.word	0x20000000

08001334 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001338:	f7ff fff2 	bl	8001320 <HAL_RCC_GetHCLKFreq>
 800133c:	4602      	mov	r2, r0
 800133e:	4b05      	ldr	r3, [pc, #20]	; (8001354 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	0a1b      	lsrs	r3, r3, #8
 8001344:	f003 0307 	and.w	r3, r3, #7
 8001348:	4903      	ldr	r1, [pc, #12]	; (8001358 <HAL_RCC_GetPCLK1Freq+0x24>)
 800134a:	5ccb      	ldrb	r3, [r1, r3]
 800134c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001350:	4618      	mov	r0, r3
 8001352:	bd80      	pop	{r7, pc}
 8001354:	40021000 	.word	0x40021000
 8001358:	08002a88 	.word	0x08002a88

0800135c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800135c:	b480      	push	{r7}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
 8001364:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	220f      	movs	r2, #15
 800136a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800136c:	4b11      	ldr	r3, [pc, #68]	; (80013b4 <HAL_RCC_GetClockConfig+0x58>)
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	f003 0203 	and.w	r2, r3, #3
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001378:	4b0e      	ldr	r3, [pc, #56]	; (80013b4 <HAL_RCC_GetClockConfig+0x58>)
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001384:	4b0b      	ldr	r3, [pc, #44]	; (80013b4 <HAL_RCC_GetClockConfig+0x58>)
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001390:	4b08      	ldr	r3, [pc, #32]	; (80013b4 <HAL_RCC_GetClockConfig+0x58>)
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	08db      	lsrs	r3, r3, #3
 8001396:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800139e:	4b06      	ldr	r3, [pc, #24]	; (80013b8 <HAL_RCC_GetClockConfig+0x5c>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f003 0207 	and.w	r2, r3, #7
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80013aa:	bf00      	nop
 80013ac:	370c      	adds	r7, #12
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bc80      	pop	{r7}
 80013b2:	4770      	bx	lr
 80013b4:	40021000 	.word	0x40021000
 80013b8:	40022000 	.word	0x40022000

080013bc <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 80013c0:	4b06      	ldr	r3, [pc, #24]	; (80013dc <HAL_RCC_NMI_IRQHandler+0x20>)
 80013c2:	689b      	ldr	r3, [r3, #8]
 80013c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013c8:	2b80      	cmp	r3, #128	; 0x80
 80013ca:	d104      	bne.n	80013d6 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 80013cc:	f000 f828 	bl	8001420 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 80013d0:	4b03      	ldr	r3, [pc, #12]	; (80013e0 <HAL_RCC_NMI_IRQHandler+0x24>)
 80013d2:	2280      	movs	r2, #128	; 0x80
 80013d4:	701a      	strb	r2, [r3, #0]
  }
}
 80013d6:	bf00      	nop
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	40021000 	.word	0x40021000
 80013e0:	4002100a 	.word	0x4002100a

080013e4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b085      	sub	sp, #20
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80013ec:	4b0a      	ldr	r3, [pc, #40]	; (8001418 <RCC_Delay+0x34>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a0a      	ldr	r2, [pc, #40]	; (800141c <RCC_Delay+0x38>)
 80013f2:	fba2 2303 	umull	r2, r3, r2, r3
 80013f6:	0a5b      	lsrs	r3, r3, #9
 80013f8:	687a      	ldr	r2, [r7, #4]
 80013fa:	fb02 f303 	mul.w	r3, r2, r3
 80013fe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001400:	bf00      	nop
  }
  while (Delay --);
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	1e5a      	subs	r2, r3, #1
 8001406:	60fa      	str	r2, [r7, #12]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d1f9      	bne.n	8001400 <RCC_Delay+0x1c>
}
 800140c:	bf00      	nop
 800140e:	bf00      	nop
 8001410:	3714      	adds	r7, #20
 8001412:	46bd      	mov	sp, r7
 8001414:	bc80      	pop	{r7}
 8001416:	4770      	bx	lr
 8001418:	20000000 	.word	0x20000000
 800141c:	10624dd3 	.word	0x10624dd3

08001420 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
    the HAL_RCC_CSSCallback could be implemented in the user file
    */
}
 8001424:	bf00      	nop
 8001426:	46bd      	mov	sp, r7
 8001428:	bc80      	pop	{r7}
 800142a:	4770      	bx	lr

0800142c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d101      	bne.n	800143e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800143a:	2301      	movs	r3, #1
 800143c:	e041      	b.n	80014c2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001444:	b2db      	uxtb	r3, r3
 8001446:	2b00      	cmp	r3, #0
 8001448:	d106      	bne.n	8001458 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2200      	movs	r2, #0
 800144e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001452:	6878      	ldr	r0, [r7, #4]
 8001454:	f000 f839 	bl	80014ca <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2202      	movs	r2, #2
 800145c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681a      	ldr	r2, [r3, #0]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	3304      	adds	r3, #4
 8001468:	4619      	mov	r1, r3
 800146a:	4610      	mov	r0, r2
 800146c:	f000 f9b4 	bl	80017d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2201      	movs	r2, #1
 8001474:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2201      	movs	r2, #1
 800147c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2201      	movs	r2, #1
 8001484:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2201      	movs	r2, #1
 800148c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2201      	movs	r2, #1
 8001494:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2201      	movs	r2, #1
 800149c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2201      	movs	r2, #1
 80014a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2201      	movs	r2, #1
 80014ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2201      	movs	r2, #1
 80014b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2201      	movs	r2, #1
 80014bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80014c0:	2300      	movs	r3, #0
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	3708      	adds	r7, #8
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}

080014ca <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80014ca:	b480      	push	{r7}
 80014cc:	b083      	sub	sp, #12
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80014d2:	bf00      	nop
 80014d4:	370c      	adds	r7, #12
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bc80      	pop	{r7}
 80014da:	4770      	bx	lr

080014dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80014dc:	b480      	push	{r7}
 80014de:	b085      	sub	sp, #20
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80014ea:	b2db      	uxtb	r3, r3
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d001      	beq.n	80014f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80014f0:	2301      	movs	r3, #1
 80014f2:	e03a      	b.n	800156a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2202      	movs	r2, #2
 80014f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	68da      	ldr	r2, [r3, #12]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f042 0201 	orr.w	r2, r2, #1
 800150a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a18      	ldr	r2, [pc, #96]	; (8001574 <HAL_TIM_Base_Start_IT+0x98>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d00e      	beq.n	8001534 <HAL_TIM_Base_Start_IT+0x58>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800151e:	d009      	beq.n	8001534 <HAL_TIM_Base_Start_IT+0x58>
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a14      	ldr	r2, [pc, #80]	; (8001578 <HAL_TIM_Base_Start_IT+0x9c>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d004      	beq.n	8001534 <HAL_TIM_Base_Start_IT+0x58>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4a13      	ldr	r2, [pc, #76]	; (800157c <HAL_TIM_Base_Start_IT+0xa0>)
 8001530:	4293      	cmp	r3, r2
 8001532:	d111      	bne.n	8001558 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	689b      	ldr	r3, [r3, #8]
 800153a:	f003 0307 	and.w	r3, r3, #7
 800153e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	2b06      	cmp	r3, #6
 8001544:	d010      	beq.n	8001568 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f042 0201 	orr.w	r2, r2, #1
 8001554:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001556:	e007      	b.n	8001568 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	681a      	ldr	r2, [r3, #0]
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f042 0201 	orr.w	r2, r2, #1
 8001566:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001568:	2300      	movs	r3, #0
}
 800156a:	4618      	mov	r0, r3
 800156c:	3714      	adds	r7, #20
 800156e:	46bd      	mov	sp, r7
 8001570:	bc80      	pop	{r7}
 8001572:	4770      	bx	lr
 8001574:	40012c00 	.word	0x40012c00
 8001578:	40000400 	.word	0x40000400
 800157c:	40000800 	.word	0x40000800

08001580 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	691b      	ldr	r3, [r3, #16]
 800158e:	f003 0302 	and.w	r3, r3, #2
 8001592:	2b02      	cmp	r3, #2
 8001594:	d122      	bne.n	80015dc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	68db      	ldr	r3, [r3, #12]
 800159c:	f003 0302 	and.w	r3, r3, #2
 80015a0:	2b02      	cmp	r3, #2
 80015a2:	d11b      	bne.n	80015dc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f06f 0202 	mvn.w	r2, #2
 80015ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	2201      	movs	r2, #1
 80015b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	699b      	ldr	r3, [r3, #24]
 80015ba:	f003 0303 	and.w	r3, r3, #3
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d003      	beq.n	80015ca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	f000 f8ed 	bl	80017a2 <HAL_TIM_IC_CaptureCallback>
 80015c8:	e005      	b.n	80015d6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80015ca:	6878      	ldr	r0, [r7, #4]
 80015cc:	f000 f8e0 	bl	8001790 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015d0:	6878      	ldr	r0, [r7, #4]
 80015d2:	f000 f8ef 	bl	80017b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2200      	movs	r2, #0
 80015da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	691b      	ldr	r3, [r3, #16]
 80015e2:	f003 0304 	and.w	r3, r3, #4
 80015e6:	2b04      	cmp	r3, #4
 80015e8:	d122      	bne.n	8001630 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	68db      	ldr	r3, [r3, #12]
 80015f0:	f003 0304 	and.w	r3, r3, #4
 80015f4:	2b04      	cmp	r3, #4
 80015f6:	d11b      	bne.n	8001630 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f06f 0204 	mvn.w	r2, #4
 8001600:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2202      	movs	r2, #2
 8001606:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	699b      	ldr	r3, [r3, #24]
 800160e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001612:	2b00      	cmp	r3, #0
 8001614:	d003      	beq.n	800161e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001616:	6878      	ldr	r0, [r7, #4]
 8001618:	f000 f8c3 	bl	80017a2 <HAL_TIM_IC_CaptureCallback>
 800161c:	e005      	b.n	800162a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800161e:	6878      	ldr	r0, [r7, #4]
 8001620:	f000 f8b6 	bl	8001790 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001624:	6878      	ldr	r0, [r7, #4]
 8001626:	f000 f8c5 	bl	80017b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2200      	movs	r2, #0
 800162e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	691b      	ldr	r3, [r3, #16]
 8001636:	f003 0308 	and.w	r3, r3, #8
 800163a:	2b08      	cmp	r3, #8
 800163c:	d122      	bne.n	8001684 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	68db      	ldr	r3, [r3, #12]
 8001644:	f003 0308 	and.w	r3, r3, #8
 8001648:	2b08      	cmp	r3, #8
 800164a:	d11b      	bne.n	8001684 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f06f 0208 	mvn.w	r2, #8
 8001654:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2204      	movs	r2, #4
 800165a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	69db      	ldr	r3, [r3, #28]
 8001662:	f003 0303 	and.w	r3, r3, #3
 8001666:	2b00      	cmp	r3, #0
 8001668:	d003      	beq.n	8001672 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800166a:	6878      	ldr	r0, [r7, #4]
 800166c:	f000 f899 	bl	80017a2 <HAL_TIM_IC_CaptureCallback>
 8001670:	e005      	b.n	800167e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001672:	6878      	ldr	r0, [r7, #4]
 8001674:	f000 f88c 	bl	8001790 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001678:	6878      	ldr	r0, [r7, #4]
 800167a:	f000 f89b 	bl	80017b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2200      	movs	r2, #0
 8001682:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	691b      	ldr	r3, [r3, #16]
 800168a:	f003 0310 	and.w	r3, r3, #16
 800168e:	2b10      	cmp	r3, #16
 8001690:	d122      	bne.n	80016d8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	68db      	ldr	r3, [r3, #12]
 8001698:	f003 0310 	and.w	r3, r3, #16
 800169c:	2b10      	cmp	r3, #16
 800169e:	d11b      	bne.n	80016d8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f06f 0210 	mvn.w	r2, #16
 80016a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2208      	movs	r2, #8
 80016ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	69db      	ldr	r3, [r3, #28]
 80016b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d003      	beq.n	80016c6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80016be:	6878      	ldr	r0, [r7, #4]
 80016c0:	f000 f86f 	bl	80017a2 <HAL_TIM_IC_CaptureCallback>
 80016c4:	e005      	b.n	80016d2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80016c6:	6878      	ldr	r0, [r7, #4]
 80016c8:	f000 f862 	bl	8001790 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	f000 f871 	bl	80017b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2200      	movs	r2, #0
 80016d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	691b      	ldr	r3, [r3, #16]
 80016de:	f003 0301 	and.w	r3, r3, #1
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d10e      	bne.n	8001704 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	f003 0301 	and.w	r3, r3, #1
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d107      	bne.n	8001704 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f06f 0201 	mvn.w	r2, #1
 80016fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	f7fe fe5a 	bl	80003b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	691b      	ldr	r3, [r3, #16]
 800170a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800170e:	2b80      	cmp	r3, #128	; 0x80
 8001710:	d10e      	bne.n	8001730 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	68db      	ldr	r3, [r3, #12]
 8001718:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800171c:	2b80      	cmp	r3, #128	; 0x80
 800171e:	d107      	bne.n	8001730 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001728:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800172a:	6878      	ldr	r0, [r7, #4]
 800172c:	f000 f8bf 	bl	80018ae <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	691b      	ldr	r3, [r3, #16]
 8001736:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800173a:	2b40      	cmp	r3, #64	; 0x40
 800173c:	d10e      	bne.n	800175c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	68db      	ldr	r3, [r3, #12]
 8001744:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001748:	2b40      	cmp	r3, #64	; 0x40
 800174a:	d107      	bne.n	800175c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001754:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	f000 f835 	bl	80017c6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	691b      	ldr	r3, [r3, #16]
 8001762:	f003 0320 	and.w	r3, r3, #32
 8001766:	2b20      	cmp	r3, #32
 8001768:	d10e      	bne.n	8001788 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	f003 0320 	and.w	r3, r3, #32
 8001774:	2b20      	cmp	r3, #32
 8001776:	d107      	bne.n	8001788 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f06f 0220 	mvn.w	r2, #32
 8001780:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001782:	6878      	ldr	r0, [r7, #4]
 8001784:	f000 f88a 	bl	800189c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001788:	bf00      	nop
 800178a:	3708      	adds	r7, #8
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}

08001790 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001790:	b480      	push	{r7}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001798:	bf00      	nop
 800179a:	370c      	adds	r7, #12
 800179c:	46bd      	mov	sp, r7
 800179e:	bc80      	pop	{r7}
 80017a0:	4770      	bx	lr

080017a2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80017a2:	b480      	push	{r7}
 80017a4:	b083      	sub	sp, #12
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80017aa:	bf00      	nop
 80017ac:	370c      	adds	r7, #12
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bc80      	pop	{r7}
 80017b2:	4770      	bx	lr

080017b4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80017b4:	b480      	push	{r7}
 80017b6:	b083      	sub	sp, #12
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80017bc:	bf00      	nop
 80017be:	370c      	adds	r7, #12
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bc80      	pop	{r7}
 80017c4:	4770      	bx	lr

080017c6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80017c6:	b480      	push	{r7}
 80017c8:	b083      	sub	sp, #12
 80017ca:	af00      	add	r7, sp, #0
 80017cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80017ce:	bf00      	nop
 80017d0:	370c      	adds	r7, #12
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bc80      	pop	{r7}
 80017d6:	4770      	bx	lr

080017d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80017d8:	b480      	push	{r7}
 80017da:	b085      	sub	sp, #20
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
 80017e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	4a29      	ldr	r2, [pc, #164]	; (8001890 <TIM_Base_SetConfig+0xb8>)
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d00b      	beq.n	8001808 <TIM_Base_SetConfig+0x30>
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017f6:	d007      	beq.n	8001808 <TIM_Base_SetConfig+0x30>
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	4a26      	ldr	r2, [pc, #152]	; (8001894 <TIM_Base_SetConfig+0xbc>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d003      	beq.n	8001808 <TIM_Base_SetConfig+0x30>
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	4a25      	ldr	r2, [pc, #148]	; (8001898 <TIM_Base_SetConfig+0xc0>)
 8001804:	4293      	cmp	r3, r2
 8001806:	d108      	bne.n	800181a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800180e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	68fa      	ldr	r2, [r7, #12]
 8001816:	4313      	orrs	r3, r2
 8001818:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	4a1c      	ldr	r2, [pc, #112]	; (8001890 <TIM_Base_SetConfig+0xb8>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d00b      	beq.n	800183a <TIM_Base_SetConfig+0x62>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001828:	d007      	beq.n	800183a <TIM_Base_SetConfig+0x62>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	4a19      	ldr	r2, [pc, #100]	; (8001894 <TIM_Base_SetConfig+0xbc>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d003      	beq.n	800183a <TIM_Base_SetConfig+0x62>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4a18      	ldr	r2, [pc, #96]	; (8001898 <TIM_Base_SetConfig+0xc0>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d108      	bne.n	800184c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001840:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	68db      	ldr	r3, [r3, #12]
 8001846:	68fa      	ldr	r2, [r7, #12]
 8001848:	4313      	orrs	r3, r2
 800184a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	695b      	ldr	r3, [r3, #20]
 8001856:	4313      	orrs	r3, r2
 8001858:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	68fa      	ldr	r2, [r7, #12]
 800185e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	689a      	ldr	r2, [r3, #8]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	4a07      	ldr	r2, [pc, #28]	; (8001890 <TIM_Base_SetConfig+0xb8>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d103      	bne.n	8001880 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	691a      	ldr	r2, [r3, #16]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2201      	movs	r2, #1
 8001884:	615a      	str	r2, [r3, #20]
}
 8001886:	bf00      	nop
 8001888:	3714      	adds	r7, #20
 800188a:	46bd      	mov	sp, r7
 800188c:	bc80      	pop	{r7}
 800188e:	4770      	bx	lr
 8001890:	40012c00 	.word	0x40012c00
 8001894:	40000400 	.word	0x40000400
 8001898:	40000800 	.word	0x40000800

0800189c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80018a4:	bf00      	nop
 80018a6:	370c      	adds	r7, #12
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bc80      	pop	{r7}
 80018ac:	4770      	bx	lr

080018ae <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80018ae:	b480      	push	{r7}
 80018b0:	b083      	sub	sp, #12
 80018b2:	af00      	add	r7, sp, #0
 80018b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80018b6:	bf00      	nop
 80018b8:	370c      	adds	r7, #12
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bc80      	pop	{r7}
 80018be:	4770      	bx	lr

080018c0 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	f103 0208 	add.w	r2, r3, #8
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80018d8:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	f103 0208 	add.w	r2, r3, #8
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	f103 0208 	add.w	r2, r3, #8
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80018f4:	bf00      	nop
 80018f6:	370c      	adds	r7, #12
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bc80      	pop	{r7}
 80018fc:	4770      	bx	lr

080018fe <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80018fe:	b480      	push	{r7}
 8001900:	b083      	sub	sp, #12
 8001902:	af00      	add	r7, sp, #0
 8001904:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	2200      	movs	r2, #0
 800190a:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800190c:	bf00      	nop
 800190e:	370c      	adds	r7, #12
 8001910:	46bd      	mov	sp, r7
 8001912:	bc80      	pop	{r7}
 8001914:	4770      	bx	lr

08001916 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8001916:	b480      	push	{r7}
 8001918:	b085      	sub	sp, #20
 800191a:	af00      	add	r7, sp, #0
 800191c:	6078      	str	r0, [r7, #4]
 800191e:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8001926:	68bb      	ldr	r3, [r7, #8]
 8001928:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800192c:	d103      	bne.n	8001936 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	691b      	ldr	r3, [r3, #16]
 8001932:	60fb      	str	r3, [r7, #12]
 8001934:	e00c      	b.n	8001950 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	3308      	adds	r3, #8
 800193a:	60fb      	str	r3, [r7, #12]
 800193c:	e002      	b.n	8001944 <vListInsert+0x2e>
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	60fb      	str	r3, [r7, #12]
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	68ba      	ldr	r2, [r7, #8]
 800194c:	429a      	cmp	r2, r3
 800194e:	d2f6      	bcs.n	800193e <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	685a      	ldr	r2, [r3, #4]
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	683a      	ldr	r2, [r7, #0]
 800195e:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	68fa      	ldr	r2, [r7, #12]
 8001964:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	683a      	ldr	r2, [r7, #0]
 800196a:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	687a      	ldr	r2, [r7, #4]
 8001970:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	1c5a      	adds	r2, r3, #1
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	601a      	str	r2, [r3, #0]
}
 800197c:	bf00      	nop
 800197e:	3714      	adds	r7, #20
 8001980:	46bd      	mov	sp, r7
 8001982:	bc80      	pop	{r7}
 8001984:	4770      	bx	lr

08001986 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001986:	b480      	push	{r7}
 8001988:	b085      	sub	sp, #20
 800198a:	af00      	add	r7, sp, #0
 800198c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	691b      	ldr	r3, [r3, #16]
 8001992:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	687a      	ldr	r2, [r7, #4]
 800199a:	6892      	ldr	r2, [r2, #8]
 800199c:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	687a      	ldr	r2, [r7, #4]
 80019a4:	6852      	ldr	r2, [r2, #4]
 80019a6:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	687a      	ldr	r2, [r7, #4]
 80019ae:	429a      	cmp	r2, r3
 80019b0:	d103      	bne.n	80019ba <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	689a      	ldr	r2, [r3, #8]
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2200      	movs	r2, #0
 80019be:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	1e5a      	subs	r2, r3, #1
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	681b      	ldr	r3, [r3, #0]
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3714      	adds	r7, #20
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bc80      	pop	{r7}
 80019d6:	4770      	bx	lr

080019d8 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80019d8:	b580      	push	{r7, lr}
 80019da:	b08c      	sub	sp, #48	; 0x30
 80019dc:	af04      	add	r7, sp, #16
 80019de:	60f8      	str	r0, [r7, #12]
 80019e0:	60b9      	str	r1, [r7, #8]
 80019e2:	603b      	str	r3, [r7, #0]
 80019e4:	4613      	mov	r3, r2
 80019e6:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80019e8:	88fb      	ldrh	r3, [r7, #6]
 80019ea:	009b      	lsls	r3, r3, #2
 80019ec:	4618      	mov	r0, r3
 80019ee:	f000 fe67 	bl	80026c0 <pvPortMalloc>
 80019f2:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d013      	beq.n	8001a22 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80019fa:	204c      	movs	r0, #76	; 0x4c
 80019fc:	f000 fe60 	bl	80026c0 <pvPortMalloc>
 8001a00:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d008      	beq.n	8001a1a <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8001a08:	224c      	movs	r2, #76	; 0x4c
 8001a0a:	2100      	movs	r1, #0
 8001a0c:	69f8      	ldr	r0, [r7, #28]
 8001a0e:	f001 f807 	bl	8002a20 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8001a12:	69fb      	ldr	r3, [r7, #28]
 8001a14:	697a      	ldr	r2, [r7, #20]
 8001a16:	631a      	str	r2, [r3, #48]	; 0x30
 8001a18:	e005      	b.n	8001a26 <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8001a1a:	6978      	ldr	r0, [r7, #20]
 8001a1c:	f000 feea 	bl	80027f4 <vPortFree>
 8001a20:	e001      	b.n	8001a26 <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8001a22:	2300      	movs	r3, #0
 8001a24:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8001a26:	69fb      	ldr	r3, [r7, #28]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d013      	beq.n	8001a54 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001a2c:	88fa      	ldrh	r2, [r7, #6]
 8001a2e:	2300      	movs	r3, #0
 8001a30:	9303      	str	r3, [sp, #12]
 8001a32:	69fb      	ldr	r3, [r7, #28]
 8001a34:	9302      	str	r3, [sp, #8]
 8001a36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a38:	9301      	str	r3, [sp, #4]
 8001a3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a3c:	9300      	str	r3, [sp, #0]
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	68b9      	ldr	r1, [r7, #8]
 8001a42:	68f8      	ldr	r0, [r7, #12]
 8001a44:	f000 f80e 	bl	8001a64 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8001a48:	69f8      	ldr	r0, [r7, #28]
 8001a4a:	f000 f871 	bl	8001b30 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	61bb      	str	r3, [r7, #24]
 8001a52:	e002      	b.n	8001a5a <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001a54:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a58:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8001a5a:	69bb      	ldr	r3, [r7, #24]
    }
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	3720      	adds	r7, #32
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}

08001a64 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b086      	sub	sp, #24
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	60f8      	str	r0, [r7, #12]
 8001a6c:	60b9      	str	r1, [r7, #8]
 8001a6e:	607a      	str	r2, [r7, #4]
 8001a70:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8001a72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001a7c:	3b01      	subs	r3, #1
 8001a7e:	009b      	lsls	r3, r3, #2
 8001a80:	4413      	add	r3, r2
 8001a82:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8001a84:	693b      	ldr	r3, [r7, #16]
 8001a86:	f023 0307 	bic.w	r3, r3, #7
 8001a8a:	613b      	str	r3, [r7, #16]
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8001a8c:	68bb      	ldr	r3, [r7, #8]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d01e      	beq.n	8001ad0 <prvInitialiseNewTask+0x6c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001a92:	2300      	movs	r3, #0
 8001a94:	617b      	str	r3, [r7, #20]
 8001a96:	e012      	b.n	8001abe <prvInitialiseNewTask+0x5a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001a98:	68ba      	ldr	r2, [r7, #8]
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	4413      	add	r3, r2
 8001a9e:	7819      	ldrb	r1, [r3, #0]
 8001aa0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001aa2:	697b      	ldr	r3, [r7, #20]
 8001aa4:	4413      	add	r3, r2
 8001aa6:	3334      	adds	r3, #52	; 0x34
 8001aa8:	460a      	mov	r2, r1
 8001aaa:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8001aac:	68ba      	ldr	r2, [r7, #8]
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	4413      	add	r3, r2
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d006      	beq.n	8001ac6 <prvInitialiseNewTask+0x62>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	3301      	adds	r3, #1
 8001abc:	617b      	str	r3, [r7, #20]
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	2b0f      	cmp	r3, #15
 8001ac2:	d9e9      	bls.n	8001a98 <prvInitialiseNewTask+0x34>
 8001ac4:	e000      	b.n	8001ac8 <prvInitialiseNewTask+0x64>
            {
                break;
 8001ac6:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001ac8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001aca:	2200      	movs	r2, #0
 8001acc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001ad0:	6a3b      	ldr	r3, [r7, #32]
 8001ad2:	2b04      	cmp	r3, #4
 8001ad4:	d901      	bls.n	8001ada <prvInitialiseNewTask+0x76>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001ad6:	2304      	movs	r3, #4
 8001ad8:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8001ada:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001adc:	6a3a      	ldr	r2, [r7, #32]
 8001ade:	62da      	str	r2, [r3, #44]	; 0x2c
    {
        pxNewTCB->uxBasePriority = uxPriority;
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001ae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ae2:	3304      	adds	r3, #4
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f7ff ff0a 	bl	80018fe <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001aea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001aec:	3318      	adds	r3, #24
 8001aee:	4618      	mov	r0, r3
 8001af0:	f7ff ff05 	bl	80018fe <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001af4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001af6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001af8:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001afa:	6a3b      	ldr	r3, [r7, #32]
 8001afc:	f1c3 0205 	rsb	r2, r3, #5
 8001b00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b02:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001b04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b06:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001b08:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001b0a:	683a      	ldr	r2, [r7, #0]
 8001b0c:	68f9      	ldr	r1, [r7, #12]
 8001b0e:	6938      	ldr	r0, [r7, #16]
 8001b10:	f000 fcb0 	bl	8002474 <pxPortInitialiseStack>
 8001b14:	4602      	mov	r2, r0
 8001b16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b18:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8001b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d002      	beq.n	8001b26 <prvInitialiseNewTask+0xc2>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b22:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001b24:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001b26:	bf00      	nop
 8001b28:	3718      	adds	r7, #24
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
	...

08001b30 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b084      	sub	sp, #16
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8001b38:	f000 fd28 	bl	800258c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8001b3c:	4b3e      	ldr	r3, [pc, #248]	; (8001c38 <prvAddNewTaskToReadyList+0x108>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	3301      	adds	r3, #1
 8001b42:	4a3d      	ldr	r2, [pc, #244]	; (8001c38 <prvAddNewTaskToReadyList+0x108>)
 8001b44:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8001b46:	4b3d      	ldr	r3, [pc, #244]	; (8001c3c <prvAddNewTaskToReadyList+0x10c>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d109      	bne.n	8001b62 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8001b4e:	4a3b      	ldr	r2, [pc, #236]	; (8001c3c <prvAddNewTaskToReadyList+0x10c>)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001b54:	4b38      	ldr	r3, [pc, #224]	; (8001c38 <prvAddNewTaskToReadyList+0x108>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	d110      	bne.n	8001b7e <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8001b5c:	f000 fb72 	bl	8002244 <prvInitialiseTaskLists>
 8001b60:	e00d      	b.n	8001b7e <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8001b62:	4b37      	ldr	r3, [pc, #220]	; (8001c40 <prvAddNewTaskToReadyList+0x110>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d109      	bne.n	8001b7e <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001b6a:	4b34      	ldr	r3, [pc, #208]	; (8001c3c <prvAddNewTaskToReadyList+0x10c>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b74:	429a      	cmp	r2, r3
 8001b76:	d802      	bhi.n	8001b7e <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8001b78:	4a30      	ldr	r2, [pc, #192]	; (8001c3c <prvAddNewTaskToReadyList+0x10c>)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8001b7e:	4b31      	ldr	r3, [pc, #196]	; (8001c44 <prvAddNewTaskToReadyList+0x114>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	3301      	adds	r3, #1
 8001b84:	4a2f      	ldr	r2, [pc, #188]	; (8001c44 <prvAddNewTaskToReadyList+0x114>)
 8001b86:	6013      	str	r3, [r2, #0]
            pxNewTCB->uxTCBNumber = uxTaskNumber;
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	409a      	lsls	r2, r3
 8001b90:	4b2d      	ldr	r3, [pc, #180]	; (8001c48 <prvAddNewTaskToReadyList+0x118>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	4a2c      	ldr	r2, [pc, #176]	; (8001c48 <prvAddNewTaskToReadyList+0x118>)
 8001b98:	6013      	str	r3, [r2, #0]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b9e:	492b      	ldr	r1, [pc, #172]	; (8001c4c <prvAddNewTaskToReadyList+0x11c>)
 8001ba0:	4613      	mov	r3, r2
 8001ba2:	009b      	lsls	r3, r3, #2
 8001ba4:	4413      	add	r3, r2
 8001ba6:	009b      	lsls	r3, r3, #2
 8001ba8:	440b      	add	r3, r1
 8001baa:	3304      	adds	r3, #4
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	60fb      	str	r3, [r7, #12]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	68fa      	ldr	r2, [r7, #12]
 8001bb4:	609a      	str	r2, [r3, #8]
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	689a      	ldr	r2, [r3, #8]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	60da      	str	r2, [r3, #12]
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	687a      	ldr	r2, [r7, #4]
 8001bc4:	3204      	adds	r2, #4
 8001bc6:	605a      	str	r2, [r3, #4]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	1d1a      	adds	r2, r3, #4
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	609a      	str	r2, [r3, #8]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bd4:	4613      	mov	r3, r2
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	4413      	add	r3, r2
 8001bda:	009b      	lsls	r3, r3, #2
 8001bdc:	4a1b      	ldr	r2, [pc, #108]	; (8001c4c <prvAddNewTaskToReadyList+0x11c>)
 8001bde:	441a      	add	r2, r3
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	615a      	str	r2, [r3, #20]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001be8:	4918      	ldr	r1, [pc, #96]	; (8001c4c <prvAddNewTaskToReadyList+0x11c>)
 8001bea:	4613      	mov	r3, r2
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	4413      	add	r3, r2
 8001bf0:	009b      	lsls	r3, r3, #2
 8001bf2:	440b      	add	r3, r1
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	1c59      	adds	r1, r3, #1
 8001bf8:	4814      	ldr	r0, [pc, #80]	; (8001c4c <prvAddNewTaskToReadyList+0x11c>)
 8001bfa:	4613      	mov	r3, r2
 8001bfc:	009b      	lsls	r3, r3, #2
 8001bfe:	4413      	add	r3, r2
 8001c00:	009b      	lsls	r3, r3, #2
 8001c02:	4403      	add	r3, r0
 8001c04:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8001c06:	f000 fcdb 	bl	80025c0 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8001c0a:	4b0d      	ldr	r3, [pc, #52]	; (8001c40 <prvAddNewTaskToReadyList+0x110>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d00e      	beq.n	8001c30 <prvAddNewTaskToReadyList+0x100>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001c12:	4b0a      	ldr	r3, [pc, #40]	; (8001c3c <prvAddNewTaskToReadyList+0x10c>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d207      	bcs.n	8001c30 <prvAddNewTaskToReadyList+0x100>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8001c20:	4b0b      	ldr	r3, [pc, #44]	; (8001c50 <prvAddNewTaskToReadyList+0x120>)
 8001c22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001c26:	601a      	str	r2, [r3, #0]
 8001c28:	f3bf 8f4f 	dsb	sy
 8001c2c:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001c30:	bf00      	nop
 8001c32:	3710      	adds	r7, #16
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	20000160 	.word	0x20000160
 8001c3c:	20000088 	.word	0x20000088
 8001c40:	2000016c 	.word	0x2000016c
 8001c44:	2000017c 	.word	0x2000017c
 8001c48:	20000168 	.word	0x20000168
 8001c4c:	2000008c 	.word	0x2000008c
 8001c50:	e000ed04 	.word	0xe000ed04

08001c54 <xTaskDelayUntil>:

#if ( INCLUDE_xTaskDelayUntil == 1 )

    BaseType_t xTaskDelayUntil( TickType_t * const pxPreviousWakeTime,
                                const TickType_t xTimeIncrement )
    {
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b086      	sub	sp, #24
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
 8001c5c:	6039      	str	r1, [r7, #0]
        TickType_t xTimeToWake;
        BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	617b      	str	r3, [r7, #20]

        configASSERT( pxPreviousWakeTime );
        configASSERT( ( xTimeIncrement > 0U ) );
        configASSERT( uxSchedulerSuspended == 0 );

        vTaskSuspendAll();
 8001c62:	f000 f885 	bl	8001d70 <vTaskSuspendAll>
        {
            /* Minor optimisation.  The tick count cannot change in this
             * block. */
            const TickType_t xConstTickCount = xTickCount;
 8001c66:	4b22      	ldr	r3, [pc, #136]	; (8001cf0 <xTaskDelayUntil+0x9c>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	613b      	str	r3, [r7, #16]

            /* Generate the tick time at which the task wants to wake. */
            xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	683a      	ldr	r2, [r7, #0]
 8001c72:	4413      	add	r3, r2
 8001c74:	60fb      	str	r3, [r7, #12]

            if( xConstTickCount < *pxPreviousWakeTime )
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	693a      	ldr	r2, [r7, #16]
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	d20b      	bcs.n	8001c98 <xTaskDelayUntil+0x44>
                /* The tick count has overflowed since this function was
                 * lasted called.  In this case the only time we should ever
                 * actually delay is if the wake time has also  overflowed,
                 * and the wake time is greater than the tick time.  When this
                 * is the case it is as if neither time had overflowed. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	68fa      	ldr	r2, [r7, #12]
 8001c86:	429a      	cmp	r2, r3
 8001c88:	d211      	bcs.n	8001cae <xTaskDelayUntil+0x5a>
 8001c8a:	68fa      	ldr	r2, [r7, #12]
 8001c8c:	693b      	ldr	r3, [r7, #16]
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	d90d      	bls.n	8001cae <xTaskDelayUntil+0x5a>
                {
                    xShouldDelay = pdTRUE;
 8001c92:	2301      	movs	r3, #1
 8001c94:	617b      	str	r3, [r7, #20]
 8001c96:	e00a      	b.n	8001cae <xTaskDelayUntil+0x5a>
            else
            {
                /* The tick time has not overflowed.  In this case we will
                 * delay if either the wake time has overflowed, and/or the
                 * tick time is less than the wake time. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	68fa      	ldr	r2, [r7, #12]
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	d303      	bcc.n	8001caa <xTaskDelayUntil+0x56>
 8001ca2:	68fa      	ldr	r2, [r7, #12]
 8001ca4:	693b      	ldr	r3, [r7, #16]
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	d901      	bls.n	8001cae <xTaskDelayUntil+0x5a>
                {
                    xShouldDelay = pdTRUE;
 8001caa:	2301      	movs	r3, #1
 8001cac:	617b      	str	r3, [r7, #20]
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            /* Update the wake time ready for the next call. */
            *pxPreviousWakeTime = xTimeToWake;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	68fa      	ldr	r2, [r7, #12]
 8001cb2:	601a      	str	r2, [r3, #0]

            if( xShouldDelay != pdFALSE )
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d006      	beq.n	8001cc8 <xTaskDelayUntil+0x74>
            {
                traceTASK_DELAY_UNTIL( xTimeToWake );

                /* prvAddCurrentTaskToDelayedList() needs the block time, not
                 * the time to wake, so subtract the current tick count. */
                prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8001cba:	68fa      	ldr	r2, [r7, #12]
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	1ad3      	subs	r3, r2, r3
 8001cc0:	2100      	movs	r1, #0
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f000 fb56 	bl	8002374 <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 8001cc8:	f000 f860 	bl	8001d8c <xTaskResumeAll>
 8001ccc:	60b8      	str	r0, [r7, #8]

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8001cce:	68bb      	ldr	r3, [r7, #8]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d107      	bne.n	8001ce4 <xTaskDelayUntil+0x90>
        {
            portYIELD_WITHIN_API();
 8001cd4:	4b07      	ldr	r3, [pc, #28]	; (8001cf4 <xTaskDelayUntil+0xa0>)
 8001cd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	f3bf 8f4f 	dsb	sy
 8001ce0:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xShouldDelay;
 8001ce4:	697b      	ldr	r3, [r7, #20]
    }
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3718      	adds	r7, #24
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	20000164 	.word	0x20000164
 8001cf4:	e000ed04 	.word	0xe000ed04

08001cf8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 8001cfe:	4b15      	ldr	r3, [pc, #84]	; (8001d54 <vTaskStartScheduler+0x5c>)
 8001d00:	9301      	str	r3, [sp, #4]
 8001d02:	2300      	movs	r3, #0
 8001d04:	9300      	str	r3, [sp, #0]
 8001d06:	2300      	movs	r3, #0
 8001d08:	2280      	movs	r2, #128	; 0x80
 8001d0a:	4913      	ldr	r1, [pc, #76]	; (8001d58 <vTaskStartScheduler+0x60>)
 8001d0c:	4813      	ldr	r0, [pc, #76]	; (8001d5c <vTaskStartScheduler+0x64>)
 8001d0e:	f7ff fe63 	bl	80019d8 <xTaskCreate>
 8001d12:	6078      	str	r0, [r7, #4]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2b01      	cmp	r3, #1
 8001d18:	d115      	bne.n	8001d46 <vTaskStartScheduler+0x4e>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8001d1a:	f04f 03bf 	mov.w	r3, #191	; 0xbf
 8001d1e:	f383 8811 	msr	BASEPRI, r3
 8001d22:	f3bf 8f6f 	isb	sy
 8001d26:	f3bf 8f4f 	dsb	sy
 8001d2a:	603b      	str	r3, [r7, #0]
            "   msr basepri, %0                                         \n"\
            "   isb                                                     \n"\
            "   dsb                                                     \n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8001d2c:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8001d2e:	4b0c      	ldr	r3, [pc, #48]	; (8001d60 <vTaskStartScheduler+0x68>)
 8001d30:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001d34:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8001d36:	4b0b      	ldr	r3, [pc, #44]	; (8001d64 <vTaskStartScheduler+0x6c>)
 8001d38:	2201      	movs	r2, #1
 8001d3a:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8001d3c:	4b0a      	ldr	r3, [pc, #40]	; (8001d68 <vTaskStartScheduler+0x70>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8001d42:	f000 fc03 	bl	800254c <xPortStartScheduler>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8001d46:	4b09      	ldr	r3, [pc, #36]	; (8001d6c <vTaskStartScheduler+0x74>)
 8001d48:	681b      	ldr	r3, [r3, #0]
}
 8001d4a:	bf00      	nop
 8001d4c:	3708      	adds	r7, #8
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	20000184 	.word	0x20000184
 8001d58:	08002a70 	.word	0x08002a70
 8001d5c:	08002215 	.word	0x08002215
 8001d60:	20000180 	.word	0x20000180
 8001d64:	2000016c 	.word	0x2000016c
 8001d68:	20000164 	.word	0x20000164
 8001d6c:	2000000c 	.word	0x2000000c

08001d70 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8001d74:	4b04      	ldr	r3, [pc, #16]	; (8001d88 <vTaskSuspendAll+0x18>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	3301      	adds	r3, #1
 8001d7a:	4a03      	ldr	r2, [pc, #12]	; (8001d88 <vTaskSuspendAll+0x18>)
 8001d7c:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8001d7e:	bf00      	nop
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bc80      	pop	{r7}
 8001d84:	4770      	bx	lr
 8001d86:	bf00      	nop
 8001d88:	20000188 	.word	0x20000188

08001d8c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b086      	sub	sp, #24
 8001d90:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8001d92:	2300      	movs	r3, #0
 8001d94:	617b      	str	r3, [r7, #20]
    BaseType_t xAlreadyYielded = pdFALSE;
 8001d96:	2300      	movs	r3, #0
 8001d98:	613b      	str	r3, [r7, #16]
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8001d9a:	f000 fbf7 	bl	800258c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8001d9e:	4b68      	ldr	r3, [pc, #416]	; (8001f40 <xTaskResumeAll+0x1b4>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	3b01      	subs	r3, #1
 8001da4:	4a66      	ldr	r2, [pc, #408]	; (8001f40 <xTaskResumeAll+0x1b4>)
 8001da6:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001da8:	4b65      	ldr	r3, [pc, #404]	; (8001f40 <xTaskResumeAll+0x1b4>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	f040 80c0 	bne.w	8001f32 <xTaskResumeAll+0x1a6>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001db2:	4b64      	ldr	r3, [pc, #400]	; (8001f44 <xTaskResumeAll+0x1b8>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	f000 80bb 	beq.w	8001f32 <xTaskResumeAll+0x1a6>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001dbc:	e08a      	b.n	8001ed4 <xTaskResumeAll+0x148>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001dbe:	4b62      	ldr	r3, [pc, #392]	; (8001f48 <xTaskResumeAll+0x1bc>)
 8001dc0:	68db      	ldr	r3, [r3, #12]
 8001dc2:	68db      	ldr	r3, [r3, #12]
 8001dc4:	617b      	str	r3, [r7, #20]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dca:	60bb      	str	r3, [r7, #8]
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	69db      	ldr	r3, [r3, #28]
 8001dd0:	697a      	ldr	r2, [r7, #20]
 8001dd2:	6a12      	ldr	r2, [r2, #32]
 8001dd4:	609a      	str	r2, [r3, #8]
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	6a1b      	ldr	r3, [r3, #32]
 8001dda:	697a      	ldr	r2, [r7, #20]
 8001ddc:	69d2      	ldr	r2, [r2, #28]
 8001dde:	605a      	str	r2, [r3, #4]
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	685a      	ldr	r2, [r3, #4]
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	3318      	adds	r3, #24
 8001de8:	429a      	cmp	r2, r3
 8001dea:	d103      	bne.n	8001df4 <xTaskResumeAll+0x68>
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	6a1a      	ldr	r2, [r3, #32]
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	605a      	str	r2, [r3, #4]
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	2200      	movs	r2, #0
 8001df8:	629a      	str	r2, [r3, #40]	; 0x28
 8001dfa:	68bb      	ldr	r3, [r7, #8]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	1e5a      	subs	r2, r3, #1
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	695b      	ldr	r3, [r3, #20]
 8001e08:	607b      	str	r3, [r7, #4]
 8001e0a:	697b      	ldr	r3, [r7, #20]
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	697a      	ldr	r2, [r7, #20]
 8001e10:	68d2      	ldr	r2, [r2, #12]
 8001e12:	609a      	str	r2, [r3, #8]
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	68db      	ldr	r3, [r3, #12]
 8001e18:	697a      	ldr	r2, [r7, #20]
 8001e1a:	6892      	ldr	r2, [r2, #8]
 8001e1c:	605a      	str	r2, [r3, #4]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	685a      	ldr	r2, [r3, #4]
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	3304      	adds	r3, #4
 8001e26:	429a      	cmp	r2, r3
 8001e28:	d103      	bne.n	8001e32 <xTaskResumeAll+0xa6>
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	68da      	ldr	r2, [r3, #12]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	605a      	str	r2, [r3, #4]
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	2200      	movs	r2, #0
 8001e36:	615a      	str	r2, [r3, #20]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	1e5a      	subs	r2, r3, #1
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e46:	2201      	movs	r2, #1
 8001e48:	409a      	lsls	r2, r3
 8001e4a:	4b40      	ldr	r3, [pc, #256]	; (8001f4c <xTaskResumeAll+0x1c0>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	4a3e      	ldr	r2, [pc, #248]	; (8001f4c <xTaskResumeAll+0x1c0>)
 8001e52:	6013      	str	r3, [r2, #0]
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e58:	493d      	ldr	r1, [pc, #244]	; (8001f50 <xTaskResumeAll+0x1c4>)
 8001e5a:	4613      	mov	r3, r2
 8001e5c:	009b      	lsls	r3, r3, #2
 8001e5e:	4413      	add	r3, r2
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	440b      	add	r3, r1
 8001e64:	3304      	adds	r3, #4
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	603b      	str	r3, [r7, #0]
 8001e6a:	697b      	ldr	r3, [r7, #20]
 8001e6c:	683a      	ldr	r2, [r7, #0]
 8001e6e:	609a      	str	r2, [r3, #8]
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	689a      	ldr	r2, [r3, #8]
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	60da      	str	r2, [r3, #12]
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	697a      	ldr	r2, [r7, #20]
 8001e7e:	3204      	adds	r2, #4
 8001e80:	605a      	str	r2, [r3, #4]
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	1d1a      	adds	r2, r3, #4
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	609a      	str	r2, [r3, #8]
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e8e:	4613      	mov	r3, r2
 8001e90:	009b      	lsls	r3, r3, #2
 8001e92:	4413      	add	r3, r2
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	4a2e      	ldr	r2, [pc, #184]	; (8001f50 <xTaskResumeAll+0x1c4>)
 8001e98:	441a      	add	r2, r3
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	615a      	str	r2, [r3, #20]
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ea2:	492b      	ldr	r1, [pc, #172]	; (8001f50 <xTaskResumeAll+0x1c4>)
 8001ea4:	4613      	mov	r3, r2
 8001ea6:	009b      	lsls	r3, r3, #2
 8001ea8:	4413      	add	r3, r2
 8001eaa:	009b      	lsls	r3, r3, #2
 8001eac:	440b      	add	r3, r1
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	1c59      	adds	r1, r3, #1
 8001eb2:	4827      	ldr	r0, [pc, #156]	; (8001f50 <xTaskResumeAll+0x1c4>)
 8001eb4:	4613      	mov	r3, r2
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	4413      	add	r3, r2
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	4403      	add	r3, r0
 8001ebe:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ec4:	4b23      	ldr	r3, [pc, #140]	; (8001f54 <xTaskResumeAll+0x1c8>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	d902      	bls.n	8001ed4 <xTaskResumeAll+0x148>
                    {
                        xYieldPending = pdTRUE;
 8001ece:	4b22      	ldr	r3, [pc, #136]	; (8001f58 <xTaskResumeAll+0x1cc>)
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001ed4:	4b1c      	ldr	r3, [pc, #112]	; (8001f48 <xTaskResumeAll+0x1bc>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	f47f af70 	bne.w	8001dbe <xTaskResumeAll+0x32>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d001      	beq.n	8001ee8 <xTaskResumeAll+0x15c>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8001ee4:	f000 fa2c 	bl	8002340 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8001ee8:	4b1c      	ldr	r3, [pc, #112]	; (8001f5c <xTaskResumeAll+0x1d0>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	60fb      	str	r3, [r7, #12]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d010      	beq.n	8001f16 <xTaskResumeAll+0x18a>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8001ef4:	f000 f844 	bl	8001f80 <xTaskIncrementTick>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d002      	beq.n	8001f04 <xTaskResumeAll+0x178>
                            {
                                xYieldPending = pdTRUE;
 8001efe:	4b16      	ldr	r3, [pc, #88]	; (8001f58 <xTaskResumeAll+0x1cc>)
 8001f00:	2201      	movs	r2, #1
 8001f02:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	3b01      	subs	r3, #1
 8001f08:	60fb      	str	r3, [r7, #12]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d1f1      	bne.n	8001ef4 <xTaskResumeAll+0x168>

                        xPendedTicks = 0;
 8001f10:	4b12      	ldr	r3, [pc, #72]	; (8001f5c <xTaskResumeAll+0x1d0>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8001f16:	4b10      	ldr	r3, [pc, #64]	; (8001f58 <xTaskResumeAll+0x1cc>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d009      	beq.n	8001f32 <xTaskResumeAll+0x1a6>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	613b      	str	r3, [r7, #16]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8001f22:	4b0f      	ldr	r3, [pc, #60]	; (8001f60 <xTaskResumeAll+0x1d4>)
 8001f24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001f28:	601a      	str	r2, [r3, #0]
 8001f2a:	f3bf 8f4f 	dsb	sy
 8001f2e:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8001f32:	f000 fb45 	bl	80025c0 <vPortExitCritical>

    return xAlreadyYielded;
 8001f36:	693b      	ldr	r3, [r7, #16]
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3718      	adds	r7, #24
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	20000188 	.word	0x20000188
 8001f44:	20000160 	.word	0x20000160
 8001f48:	20000120 	.word	0x20000120
 8001f4c:	20000168 	.word	0x20000168
 8001f50:	2000008c 	.word	0x2000008c
 8001f54:	20000088 	.word	0x20000088
 8001f58:	20000174 	.word	0x20000174
 8001f5c:	20000170 	.word	0x20000170
 8001f60:	e000ed04 	.word	0xe000ed04

08001f64 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8001f6a:	4b04      	ldr	r3, [pc, #16]	; (8001f7c <xTaskGetTickCount+0x18>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8001f70:	687b      	ldr	r3, [r7, #4]
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	370c      	adds	r7, #12
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bc80      	pop	{r7}
 8001f7a:	4770      	bx	lr
 8001f7c:	20000164 	.word	0x20000164

08001f80 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b088      	sub	sp, #32
 8001f84:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8001f86:	2300      	movs	r3, #0
 8001f88:	61fb      	str	r3, [r7, #28]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001f8a:	4b75      	ldr	r3, [pc, #468]	; (8002160 <xTaskIncrementTick+0x1e0>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	f040 80dc 	bne.w	800214c <xTaskIncrementTick+0x1cc>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001f94:	4b73      	ldr	r3, [pc, #460]	; (8002164 <xTaskIncrementTick+0x1e4>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	3301      	adds	r3, #1
 8001f9a:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8001f9c:	4a71      	ldr	r2, [pc, #452]	; (8002164 <xTaskIncrementTick+0x1e4>)
 8001f9e:	69bb      	ldr	r3, [r7, #24]
 8001fa0:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8001fa2:	69bb      	ldr	r3, [r7, #24]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d110      	bne.n	8001fca <xTaskIncrementTick+0x4a>
        {
            taskSWITCH_DELAYED_LISTS();
 8001fa8:	4b6f      	ldr	r3, [pc, #444]	; (8002168 <xTaskIncrementTick+0x1e8>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	617b      	str	r3, [r7, #20]
 8001fae:	4b6f      	ldr	r3, [pc, #444]	; (800216c <xTaskIncrementTick+0x1ec>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a6d      	ldr	r2, [pc, #436]	; (8002168 <xTaskIncrementTick+0x1e8>)
 8001fb4:	6013      	str	r3, [r2, #0]
 8001fb6:	4a6d      	ldr	r2, [pc, #436]	; (800216c <xTaskIncrementTick+0x1ec>)
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	6013      	str	r3, [r2, #0]
 8001fbc:	4b6c      	ldr	r3, [pc, #432]	; (8002170 <xTaskIncrementTick+0x1f0>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	3301      	adds	r3, #1
 8001fc2:	4a6b      	ldr	r2, [pc, #428]	; (8002170 <xTaskIncrementTick+0x1f0>)
 8001fc4:	6013      	str	r3, [r2, #0]
 8001fc6:	f000 f9bb 	bl	8002340 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8001fca:	4b6a      	ldr	r3, [pc, #424]	; (8002174 <xTaskIncrementTick+0x1f4>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	69ba      	ldr	r2, [r7, #24]
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	f0c0 80a6 	bcc.w	8002122 <xTaskIncrementTick+0x1a2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001fd6:	4b64      	ldr	r3, [pc, #400]	; (8002168 <xTaskIncrementTick+0x1e8>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d104      	bne.n	8001fea <xTaskIncrementTick+0x6a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001fe0:	4b64      	ldr	r3, [pc, #400]	; (8002174 <xTaskIncrementTick+0x1f4>)
 8001fe2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001fe6:	601a      	str	r2, [r3, #0]
                    break;
 8001fe8:	e09b      	b.n	8002122 <xTaskIncrementTick+0x1a2>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001fea:	4b5f      	ldr	r3, [pc, #380]	; (8002168 <xTaskIncrementTick+0x1e8>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	68db      	ldr	r3, [r3, #12]
 8001ff2:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001ff4:	693b      	ldr	r3, [r7, #16]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 8001ffa:	69ba      	ldr	r2, [r7, #24]
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	429a      	cmp	r2, r3
 8002000:	d203      	bcs.n	800200a <xTaskIncrementTick+0x8a>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002002:	4a5c      	ldr	r2, [pc, #368]	; (8002174 <xTaskIncrementTick+0x1f4>)
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8002008:	e08b      	b.n	8002122 <xTaskIncrementTick+0x1a2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	695b      	ldr	r3, [r3, #20]
 800200e:	60bb      	str	r3, [r7, #8]
 8002010:	693b      	ldr	r3, [r7, #16]
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	693a      	ldr	r2, [r7, #16]
 8002016:	68d2      	ldr	r2, [r2, #12]
 8002018:	609a      	str	r2, [r3, #8]
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	68db      	ldr	r3, [r3, #12]
 800201e:	693a      	ldr	r2, [r7, #16]
 8002020:	6892      	ldr	r2, [r2, #8]
 8002022:	605a      	str	r2, [r3, #4]
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	685a      	ldr	r2, [r3, #4]
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	3304      	adds	r3, #4
 800202c:	429a      	cmp	r2, r3
 800202e:	d103      	bne.n	8002038 <xTaskIncrementTick+0xb8>
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	68da      	ldr	r2, [r3, #12]
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	605a      	str	r2, [r3, #4]
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	2200      	movs	r2, #0
 800203c:	615a      	str	r2, [r3, #20]
 800203e:	68bb      	ldr	r3, [r7, #8]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	1e5a      	subs	r2, r3, #1
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800204c:	2b00      	cmp	r3, #0
 800204e:	d01e      	beq.n	800208e <xTaskIncrementTick+0x10e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002050:	693b      	ldr	r3, [r7, #16]
 8002052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002054:	607b      	str	r3, [r7, #4]
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	69db      	ldr	r3, [r3, #28]
 800205a:	693a      	ldr	r2, [r7, #16]
 800205c:	6a12      	ldr	r2, [r2, #32]
 800205e:	609a      	str	r2, [r3, #8]
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	6a1b      	ldr	r3, [r3, #32]
 8002064:	693a      	ldr	r2, [r7, #16]
 8002066:	69d2      	ldr	r2, [r2, #28]
 8002068:	605a      	str	r2, [r3, #4]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	685a      	ldr	r2, [r3, #4]
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	3318      	adds	r3, #24
 8002072:	429a      	cmp	r2, r3
 8002074:	d103      	bne.n	800207e <xTaskIncrementTick+0xfe>
 8002076:	693b      	ldr	r3, [r7, #16]
 8002078:	6a1a      	ldr	r2, [r3, #32]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	605a      	str	r2, [r3, #4]
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	2200      	movs	r2, #0
 8002082:	629a      	str	r2, [r3, #40]	; 0x28
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	1e5a      	subs	r2, r3, #1
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002092:	2201      	movs	r2, #1
 8002094:	409a      	lsls	r2, r3
 8002096:	4b38      	ldr	r3, [pc, #224]	; (8002178 <xTaskIncrementTick+0x1f8>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4313      	orrs	r3, r2
 800209c:	4a36      	ldr	r2, [pc, #216]	; (8002178 <xTaskIncrementTick+0x1f8>)
 800209e:	6013      	str	r3, [r2, #0]
 80020a0:	693b      	ldr	r3, [r7, #16]
 80020a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020a4:	4935      	ldr	r1, [pc, #212]	; (800217c <xTaskIncrementTick+0x1fc>)
 80020a6:	4613      	mov	r3, r2
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	4413      	add	r3, r2
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	440b      	add	r3, r1
 80020b0:	3304      	adds	r3, #4
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	603b      	str	r3, [r7, #0]
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	683a      	ldr	r2, [r7, #0]
 80020ba:	609a      	str	r2, [r3, #8]
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	689a      	ldr	r2, [r3, #8]
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	60da      	str	r2, [r3, #12]
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	693a      	ldr	r2, [r7, #16]
 80020ca:	3204      	adds	r2, #4
 80020cc:	605a      	str	r2, [r3, #4]
 80020ce:	693b      	ldr	r3, [r7, #16]
 80020d0:	1d1a      	adds	r2, r3, #4
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	609a      	str	r2, [r3, #8]
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020da:	4613      	mov	r3, r2
 80020dc:	009b      	lsls	r3, r3, #2
 80020de:	4413      	add	r3, r2
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	4a26      	ldr	r2, [pc, #152]	; (800217c <xTaskIncrementTick+0x1fc>)
 80020e4:	441a      	add	r2, r3
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	615a      	str	r2, [r3, #20]
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020ee:	4923      	ldr	r1, [pc, #140]	; (800217c <xTaskIncrementTick+0x1fc>)
 80020f0:	4613      	mov	r3, r2
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	4413      	add	r3, r2
 80020f6:	009b      	lsls	r3, r3, #2
 80020f8:	440b      	add	r3, r1
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	1c59      	adds	r1, r3, #1
 80020fe:	481f      	ldr	r0, [pc, #124]	; (800217c <xTaskIncrementTick+0x1fc>)
 8002100:	4613      	mov	r3, r2
 8002102:	009b      	lsls	r3, r3, #2
 8002104:	4413      	add	r3, r2
 8002106:	009b      	lsls	r3, r3, #2
 8002108:	4403      	add	r3, r0
 800210a:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800210c:	693b      	ldr	r3, [r7, #16]
 800210e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002110:	4b1b      	ldr	r3, [pc, #108]	; (8002180 <xTaskIncrementTick+0x200>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002116:	429a      	cmp	r2, r3
 8002118:	f67f af5d 	bls.w	8001fd6 <xTaskIncrementTick+0x56>
                        {
                            xSwitchRequired = pdTRUE;
 800211c:	2301      	movs	r3, #1
 800211e:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002120:	e759      	b.n	8001fd6 <xTaskIncrementTick+0x56>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002122:	4b17      	ldr	r3, [pc, #92]	; (8002180 <xTaskIncrementTick+0x200>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002128:	4914      	ldr	r1, [pc, #80]	; (800217c <xTaskIncrementTick+0x1fc>)
 800212a:	4613      	mov	r3, r2
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	4413      	add	r3, r2
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	440b      	add	r3, r1
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	2b01      	cmp	r3, #1
 8002138:	d901      	bls.n	800213e <xTaskIncrementTick+0x1be>
            {
                xSwitchRequired = pdTRUE;
 800213a:	2301      	movs	r3, #1
 800213c:	61fb      	str	r3, [r7, #28]
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 800213e:	4b11      	ldr	r3, [pc, #68]	; (8002184 <xTaskIncrementTick+0x204>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d007      	beq.n	8002156 <xTaskIncrementTick+0x1d6>
            {
                xSwitchRequired = pdTRUE;
 8002146:	2301      	movs	r3, #1
 8002148:	61fb      	str	r3, [r7, #28]
 800214a:	e004      	b.n	8002156 <xTaskIncrementTick+0x1d6>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800214c:	4b0e      	ldr	r3, [pc, #56]	; (8002188 <xTaskIncrementTick+0x208>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	3301      	adds	r3, #1
 8002152:	4a0d      	ldr	r2, [pc, #52]	; (8002188 <xTaskIncrementTick+0x208>)
 8002154:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8002156:	69fb      	ldr	r3, [r7, #28]
}
 8002158:	4618      	mov	r0, r3
 800215a:	3720      	adds	r7, #32
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	20000188 	.word	0x20000188
 8002164:	20000164 	.word	0x20000164
 8002168:	20000118 	.word	0x20000118
 800216c:	2000011c 	.word	0x2000011c
 8002170:	20000178 	.word	0x20000178
 8002174:	20000180 	.word	0x20000180
 8002178:	20000168 	.word	0x20000168
 800217c:	2000008c 	.word	0x2000008c
 8002180:	20000088 	.word	0x20000088
 8002184:	20000174 	.word	0x20000174
 8002188:	20000170 	.word	0x20000170

0800218c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800218c:	b480      	push	{r7}
 800218e:	b085      	sub	sp, #20
 8002190:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002192:	4b1b      	ldr	r3, [pc, #108]	; (8002200 <vTaskSwitchContext+0x74>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d003      	beq.n	80021a2 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800219a:	4b1a      	ldr	r3, [pc, #104]	; (8002204 <vTaskSwitchContext+0x78>)
 800219c:	2201      	movs	r2, #1
 800219e:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 80021a0:	e029      	b.n	80021f6 <vTaskSwitchContext+0x6a>
        xYieldPending = pdFALSE;
 80021a2:	4b18      	ldr	r3, [pc, #96]	; (8002204 <vTaskSwitchContext+0x78>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80021a8:	4b17      	ldr	r3, [pc, #92]	; (8002208 <vTaskSwitchContext+0x7c>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	607b      	str	r3, [r7, #4]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	fab3 f383 	clz	r3, r3
 80021b4:	70fb      	strb	r3, [r7, #3]
            return ucReturn;
 80021b6:	78fb      	ldrb	r3, [r7, #3]
 80021b8:	f1c3 031f 	rsb	r3, r3, #31
 80021bc:	60fb      	str	r3, [r7, #12]
 80021be:	68fa      	ldr	r2, [r7, #12]
 80021c0:	4613      	mov	r3, r2
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	4413      	add	r3, r2
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	4a10      	ldr	r2, [pc, #64]	; (800220c <vTaskSwitchContext+0x80>)
 80021ca:	4413      	add	r3, r2
 80021cc:	60bb      	str	r3, [r7, #8]
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	685a      	ldr	r2, [r3, #4]
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	605a      	str	r2, [r3, #4]
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	685a      	ldr	r2, [r3, #4]
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	3308      	adds	r3, #8
 80021e0:	429a      	cmp	r2, r3
 80021e2:	d103      	bne.n	80021ec <vTaskSwitchContext+0x60>
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	68da      	ldr	r2, [r3, #12]
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	605a      	str	r2, [r3, #4]
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	68db      	ldr	r3, [r3, #12]
 80021f2:	4a07      	ldr	r2, [pc, #28]	; (8002210 <vTaskSwitchContext+0x84>)
 80021f4:	6013      	str	r3, [r2, #0]
}
 80021f6:	bf00      	nop
 80021f8:	3714      	adds	r7, #20
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bc80      	pop	{r7}
 80021fe:	4770      	bx	lr
 8002200:	20000188 	.word	0x20000188
 8002204:	20000174 	.word	0x20000174
 8002208:	20000168 	.word	0x20000168
 800220c:	2000008c 	.word	0x2000008c
 8002210:	20000088 	.word	0x20000088

08002214 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 800221c:	f000 f852 	bl	80022c4 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002220:	4b06      	ldr	r3, [pc, #24]	; (800223c <prvIdleTask+0x28>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	2b01      	cmp	r3, #1
 8002226:	d9f9      	bls.n	800221c <prvIdleTask+0x8>
            {
                taskYIELD();
 8002228:	4b05      	ldr	r3, [pc, #20]	; (8002240 <prvIdleTask+0x2c>)
 800222a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800222e:	601a      	str	r2, [r3, #0]
 8002230:	f3bf 8f4f 	dsb	sy
 8002234:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8002238:	e7f0      	b.n	800221c <prvIdleTask+0x8>
 800223a:	bf00      	nop
 800223c:	2000008c 	.word	0x2000008c
 8002240:	e000ed04 	.word	0xe000ed04

08002244 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b082      	sub	sp, #8
 8002248:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800224a:	2300      	movs	r3, #0
 800224c:	607b      	str	r3, [r7, #4]
 800224e:	e00c      	b.n	800226a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002250:	687a      	ldr	r2, [r7, #4]
 8002252:	4613      	mov	r3, r2
 8002254:	009b      	lsls	r3, r3, #2
 8002256:	4413      	add	r3, r2
 8002258:	009b      	lsls	r3, r3, #2
 800225a:	4a12      	ldr	r2, [pc, #72]	; (80022a4 <prvInitialiseTaskLists+0x60>)
 800225c:	4413      	add	r3, r2
 800225e:	4618      	mov	r0, r3
 8002260:	f7ff fb2e 	bl	80018c0 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	3301      	adds	r3, #1
 8002268:	607b      	str	r3, [r7, #4]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2b04      	cmp	r3, #4
 800226e:	d9ef      	bls.n	8002250 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002270:	480d      	ldr	r0, [pc, #52]	; (80022a8 <prvInitialiseTaskLists+0x64>)
 8002272:	f7ff fb25 	bl	80018c0 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8002276:	480d      	ldr	r0, [pc, #52]	; (80022ac <prvInitialiseTaskLists+0x68>)
 8002278:	f7ff fb22 	bl	80018c0 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800227c:	480c      	ldr	r0, [pc, #48]	; (80022b0 <prvInitialiseTaskLists+0x6c>)
 800227e:	f7ff fb1f 	bl	80018c0 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8002282:	480c      	ldr	r0, [pc, #48]	; (80022b4 <prvInitialiseTaskLists+0x70>)
 8002284:	f7ff fb1c 	bl	80018c0 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8002288:	480b      	ldr	r0, [pc, #44]	; (80022b8 <prvInitialiseTaskLists+0x74>)
 800228a:	f7ff fb19 	bl	80018c0 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800228e:	4b0b      	ldr	r3, [pc, #44]	; (80022bc <prvInitialiseTaskLists+0x78>)
 8002290:	4a05      	ldr	r2, [pc, #20]	; (80022a8 <prvInitialiseTaskLists+0x64>)
 8002292:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002294:	4b0a      	ldr	r3, [pc, #40]	; (80022c0 <prvInitialiseTaskLists+0x7c>)
 8002296:	4a05      	ldr	r2, [pc, #20]	; (80022ac <prvInitialiseTaskLists+0x68>)
 8002298:	601a      	str	r2, [r3, #0]
}
 800229a:	bf00      	nop
 800229c:	3708      	adds	r7, #8
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	2000008c 	.word	0x2000008c
 80022a8:	200000f0 	.word	0x200000f0
 80022ac:	20000104 	.word	0x20000104
 80022b0:	20000120 	.word	0x20000120
 80022b4:	20000134 	.word	0x20000134
 80022b8:	2000014c 	.word	0x2000014c
 80022bc:	20000118 	.word	0x20000118
 80022c0:	2000011c 	.word	0x2000011c

080022c4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80022ca:	e019      	b.n	8002300 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 80022cc:	f000 f95e 	bl	800258c <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80022d0:	4b10      	ldr	r3, [pc, #64]	; (8002314 <prvCheckTasksWaitingTermination+0x50>)
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	68db      	ldr	r3, [r3, #12]
 80022d6:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	3304      	adds	r3, #4
 80022dc:	4618      	mov	r0, r3
 80022de:	f7ff fb52 	bl	8001986 <uxListRemove>
                --uxCurrentNumberOfTasks;
 80022e2:	4b0d      	ldr	r3, [pc, #52]	; (8002318 <prvCheckTasksWaitingTermination+0x54>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	3b01      	subs	r3, #1
 80022e8:	4a0b      	ldr	r2, [pc, #44]	; (8002318 <prvCheckTasksWaitingTermination+0x54>)
 80022ea:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 80022ec:	4b0b      	ldr	r3, [pc, #44]	; (800231c <prvCheckTasksWaitingTermination+0x58>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	3b01      	subs	r3, #1
 80022f2:	4a0a      	ldr	r2, [pc, #40]	; (800231c <prvCheckTasksWaitingTermination+0x58>)
 80022f4:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 80022f6:	f000 f963 	bl	80025c0 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 80022fa:	6878      	ldr	r0, [r7, #4]
 80022fc:	f000 f810 	bl	8002320 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002300:	4b06      	ldr	r3, [pc, #24]	; (800231c <prvCheckTasksWaitingTermination+0x58>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d1e1      	bne.n	80022cc <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8002308:	bf00      	nop
 800230a:	bf00      	nop
 800230c:	3708      	adds	r7, #8
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	20000134 	.word	0x20000134
 8002318:	20000160 	.word	0x20000160
 800231c:	20000148 	.word	0x20000148

08002320 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002320:	b580      	push	{r7, lr}
 8002322:	b082      	sub	sp, #8
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232c:	4618      	mov	r0, r3
 800232e:	f000 fa61 	bl	80027f4 <vPortFree>
            vPortFree( pxTCB );
 8002332:	6878      	ldr	r0, [r7, #4]
 8002334:	f000 fa5e 	bl	80027f4 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002338:	bf00      	nop
 800233a:	3708      	adds	r7, #8
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}

08002340 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002340:	b480      	push	{r7}
 8002342:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002344:	4b09      	ldr	r3, [pc, #36]	; (800236c <prvResetNextTaskUnblockTime+0x2c>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d104      	bne.n	8002358 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800234e:	4b08      	ldr	r3, [pc, #32]	; (8002370 <prvResetNextTaskUnblockTime+0x30>)
 8002350:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002354:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002356:	e005      	b.n	8002364 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002358:	4b04      	ldr	r3, [pc, #16]	; (800236c <prvResetNextTaskUnblockTime+0x2c>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	68db      	ldr	r3, [r3, #12]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a03      	ldr	r2, [pc, #12]	; (8002370 <prvResetNextTaskUnblockTime+0x30>)
 8002362:	6013      	str	r3, [r2, #0]
}
 8002364:	bf00      	nop
 8002366:	46bd      	mov	sp, r7
 8002368:	bc80      	pop	{r7}
 800236a:	4770      	bx	lr
 800236c:	20000118 	.word	0x20000118
 8002370:	20000180 	.word	0x20000180

08002374 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b086      	sub	sp, #24
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800237e:	4b36      	ldr	r3, [pc, #216]	; (8002458 <prvAddCurrentTaskToDelayedList+0xe4>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002384:	4b35      	ldr	r3, [pc, #212]	; (800245c <prvAddCurrentTaskToDelayedList+0xe8>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	3304      	adds	r3, #4
 800238a:	4618      	mov	r0, r3
 800238c:	f7ff fafb 	bl	8001986 <uxListRemove>
 8002390:	4603      	mov	r3, r0
 8002392:	2b00      	cmp	r3, #0
 8002394:	d10b      	bne.n	80023ae <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002396:	4b31      	ldr	r3, [pc, #196]	; (800245c <prvAddCurrentTaskToDelayedList+0xe8>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800239c:	2201      	movs	r2, #1
 800239e:	fa02 f303 	lsl.w	r3, r2, r3
 80023a2:	43da      	mvns	r2, r3
 80023a4:	4b2e      	ldr	r3, [pc, #184]	; (8002460 <prvAddCurrentTaskToDelayedList+0xec>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4013      	ands	r3, r2
 80023aa:	4a2d      	ldr	r2, [pc, #180]	; (8002460 <prvAddCurrentTaskToDelayedList+0xec>)
 80023ac:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80023b4:	d124      	bne.n	8002400 <prvAddCurrentTaskToDelayedList+0x8c>
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d021      	beq.n	8002400 <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80023bc:	4b29      	ldr	r3, [pc, #164]	; (8002464 <prvAddCurrentTaskToDelayedList+0xf0>)
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	613b      	str	r3, [r7, #16]
 80023c2:	4b26      	ldr	r3, [pc, #152]	; (800245c <prvAddCurrentTaskToDelayedList+0xe8>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	693a      	ldr	r2, [r7, #16]
 80023c8:	609a      	str	r2, [r3, #8]
 80023ca:	4b24      	ldr	r3, [pc, #144]	; (800245c <prvAddCurrentTaskToDelayedList+0xe8>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	693a      	ldr	r2, [r7, #16]
 80023d0:	6892      	ldr	r2, [r2, #8]
 80023d2:	60da      	str	r2, [r3, #12]
 80023d4:	4b21      	ldr	r3, [pc, #132]	; (800245c <prvAddCurrentTaskToDelayedList+0xe8>)
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	693b      	ldr	r3, [r7, #16]
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	3204      	adds	r2, #4
 80023de:	605a      	str	r2, [r3, #4]
 80023e0:	4b1e      	ldr	r3, [pc, #120]	; (800245c <prvAddCurrentTaskToDelayedList+0xe8>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	1d1a      	adds	r2, r3, #4
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	609a      	str	r2, [r3, #8]
 80023ea:	4b1c      	ldr	r3, [pc, #112]	; (800245c <prvAddCurrentTaskToDelayedList+0xe8>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a1d      	ldr	r2, [pc, #116]	; (8002464 <prvAddCurrentTaskToDelayedList+0xf0>)
 80023f0:	615a      	str	r2, [r3, #20]
 80023f2:	4b1c      	ldr	r3, [pc, #112]	; (8002464 <prvAddCurrentTaskToDelayedList+0xf0>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	3301      	adds	r3, #1
 80023f8:	4a1a      	ldr	r2, [pc, #104]	; (8002464 <prvAddCurrentTaskToDelayedList+0xf0>)
 80023fa:	6013      	str	r3, [r2, #0]
 80023fc:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 80023fe:	e026      	b.n	800244e <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8002400:	697a      	ldr	r2, [r7, #20]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4413      	add	r3, r2
 8002406:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002408:	4b14      	ldr	r3, [pc, #80]	; (800245c <prvAddCurrentTaskToDelayedList+0xe8>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	68fa      	ldr	r2, [r7, #12]
 800240e:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8002410:	68fa      	ldr	r2, [r7, #12]
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	429a      	cmp	r2, r3
 8002416:	d209      	bcs.n	800242c <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002418:	4b13      	ldr	r3, [pc, #76]	; (8002468 <prvAddCurrentTaskToDelayedList+0xf4>)
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	4b0f      	ldr	r3, [pc, #60]	; (800245c <prvAddCurrentTaskToDelayedList+0xe8>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	3304      	adds	r3, #4
 8002422:	4619      	mov	r1, r3
 8002424:	4610      	mov	r0, r2
 8002426:	f7ff fa76 	bl	8001916 <vListInsert>
}
 800242a:	e010      	b.n	800244e <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800242c:	4b0f      	ldr	r3, [pc, #60]	; (800246c <prvAddCurrentTaskToDelayedList+0xf8>)
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	4b0a      	ldr	r3, [pc, #40]	; (800245c <prvAddCurrentTaskToDelayedList+0xe8>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	3304      	adds	r3, #4
 8002436:	4619      	mov	r1, r3
 8002438:	4610      	mov	r0, r2
 800243a:	f7ff fa6c 	bl	8001916 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 800243e:	4b0c      	ldr	r3, [pc, #48]	; (8002470 <prvAddCurrentTaskToDelayedList+0xfc>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	68fa      	ldr	r2, [r7, #12]
 8002444:	429a      	cmp	r2, r3
 8002446:	d202      	bcs.n	800244e <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 8002448:	4a09      	ldr	r2, [pc, #36]	; (8002470 <prvAddCurrentTaskToDelayedList+0xfc>)
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	6013      	str	r3, [r2, #0]
}
 800244e:	bf00      	nop
 8002450:	3718      	adds	r7, #24
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	20000164 	.word	0x20000164
 800245c:	20000088 	.word	0x20000088
 8002460:	20000168 	.word	0x20000168
 8002464:	2000014c 	.word	0x2000014c
 8002468:	2000011c 	.word	0x2000011c
 800246c:	20000118 	.word	0x20000118
 8002470:	20000180 	.word	0x20000180

08002474 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002474:	b480      	push	{r7}
 8002476:	b085      	sub	sp, #20
 8002478:	af00      	add	r7, sp, #0
 800247a:	60f8      	str	r0, [r7, #12]
 800247c:	60b9      	str	r1, [r7, #8]
 800247e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	3b04      	subs	r3, #4
 8002484:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800248c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	3b04      	subs	r3, #4
 8002492:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	f023 0201 	bic.w	r2, r3, #1
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	3b04      	subs	r3, #4
 80024a2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80024a4:	4a08      	ldr	r2, [pc, #32]	; (80024c8 <pxPortInitialiseStack+0x54>)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	3b14      	subs	r3, #20
 80024ae:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 80024b0:	687a      	ldr	r2, [r7, #4]
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                                   /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	3b20      	subs	r3, #32
 80024ba:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80024bc:	68fb      	ldr	r3, [r7, #12]
}
 80024be:	4618      	mov	r0, r3
 80024c0:	3714      	adds	r7, #20
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bc80      	pop	{r7}
 80024c6:	4770      	bx	lr
 80024c8:	080024cd 	.word	0x080024cd

080024cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80024cc:	b480      	push	{r7}
 80024ce:	b083      	sub	sp, #12
 80024d0:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 80024d2:	2300      	movs	r3, #0
 80024d4:	603b      	str	r3, [r7, #0]
        __asm volatile
 80024d6:	f04f 03bf 	mov.w	r3, #191	; 0xbf
 80024da:	f383 8811 	msr	BASEPRI, r3
 80024de:	f3bf 8f6f 	isb	sy
 80024e2:	f3bf 8f4f 	dsb	sy
 80024e6:	607b      	str	r3, [r7, #4]
    }
 80024e8:	bf00      	nop
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 80024ea:	bf00      	nop
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d0fc      	beq.n	80024ec <prvTaskExitError+0x20>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 80024f2:	bf00      	nop
 80024f4:	bf00      	nop
 80024f6:	370c      	adds	r7, #12
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bc80      	pop	{r7}
 80024fc:	4770      	bx	lr
	...

08002500 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8002500:	4b07      	ldr	r3, [pc, #28]	; (8002520 <pxCurrentTCBConst2>)
 8002502:	6819      	ldr	r1, [r3, #0]
 8002504:	6808      	ldr	r0, [r1, #0]
 8002506:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800250a:	f380 8809 	msr	PSP, r0
 800250e:	f3bf 8f6f 	isb	sy
 8002512:	f04f 0000 	mov.w	r0, #0
 8002516:	f380 8811 	msr	BASEPRI, r0
 800251a:	f04e 0e0d 	orr.w	lr, lr, #13
 800251e:	4770      	bx	lr

08002520 <pxCurrentTCBConst2>:
 8002520:	20000088 	.word	0x20000088
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8002524:	bf00      	nop
 8002526:	bf00      	nop

08002528 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
    __asm volatile (
 8002528:	4806      	ldr	r0, [pc, #24]	; (8002544 <prvPortStartFirstTask+0x1c>)
 800252a:	6800      	ldr	r0, [r0, #0]
 800252c:	6800      	ldr	r0, [r0, #0]
 800252e:	f380 8808 	msr	MSP, r0
 8002532:	b662      	cpsie	i
 8002534:	b661      	cpsie	f
 8002536:	f3bf 8f4f 	dsb	sy
 800253a:	f3bf 8f6f 	isb	sy
 800253e:	df00      	svc	0
 8002540:	bf00      	nop
 8002542:	0000      	.short	0x0000
 8002544:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n"/* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8002548:	bf00      	nop
 800254a:	bf00      	nop

0800254c <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800254c:	b580      	push	{r7, lr}
 800254e:	af00      	add	r7, sp, #0
        *pucFirstUserPriorityRegister = ulOriginalPriority;
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002550:	4b0c      	ldr	r3, [pc, #48]	; (8002584 <xPortStartScheduler+0x38>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a0b      	ldr	r2, [pc, #44]	; (8002584 <xPortStartScheduler+0x38>)
 8002556:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800255a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800255c:	4b09      	ldr	r3, [pc, #36]	; (8002584 <xPortStartScheduler+0x38>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a08      	ldr	r2, [pc, #32]	; (8002584 <xPortStartScheduler+0x38>)
 8002562:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002566:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8002568:	f000 f890 	bl	800268c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800256c:	4b06      	ldr	r3, [pc, #24]	; (8002588 <xPortStartScheduler+0x3c>)
 800256e:	2200      	movs	r2, #0
 8002570:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8002572:	f7ff ffd9 	bl	8002528 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8002576:	f7ff fe09 	bl	800218c <vTaskSwitchContext>
    prvTaskExitError();
 800257a:	f7ff ffa7 	bl	80024cc <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800257e:	2300      	movs	r3, #0
}
 8002580:	4618      	mov	r0, r3
 8002582:	bd80      	pop	{r7, pc}
 8002584:	e000ed20 	.word	0xe000ed20
 8002588:	20000010 	.word	0x20000010

0800258c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800258c:	b480      	push	{r7}
 800258e:	b083      	sub	sp, #12
 8002590:	af00      	add	r7, sp, #0
        __asm volatile
 8002592:	f04f 03bf 	mov.w	r3, #191	; 0xbf
 8002596:	f383 8811 	msr	BASEPRI, r3
 800259a:	f3bf 8f6f 	isb	sy
 800259e:	f3bf 8f4f 	dsb	sy
 80025a2:	607b      	str	r3, [r7, #4]
    }
 80025a4:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80025a6:	4b05      	ldr	r3, [pc, #20]	; (80025bc <vPortEnterCritical+0x30>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	3301      	adds	r3, #1
 80025ac:	4a03      	ldr	r2, [pc, #12]	; (80025bc <vPortEnterCritical+0x30>)
 80025ae:	6013      	str	r3, [r2, #0]
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
    }
}
 80025b0:	bf00      	nop
 80025b2:	370c      	adds	r7, #12
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bc80      	pop	{r7}
 80025b8:	4770      	bx	lr
 80025ba:	bf00      	nop
 80025bc:	20000010 	.word	0x20000010

080025c0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
    uxCriticalNesting--;
 80025c6:	4b0a      	ldr	r3, [pc, #40]	; (80025f0 <vPortExitCritical+0x30>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	3b01      	subs	r3, #1
 80025cc:	4a08      	ldr	r2, [pc, #32]	; (80025f0 <vPortExitCritical+0x30>)
 80025ce:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80025d0:	4b07      	ldr	r3, [pc, #28]	; (80025f0 <vPortExitCritical+0x30>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d105      	bne.n	80025e4 <vPortExitCritical+0x24>
 80025d8:	2300      	movs	r3, #0
 80025da:	607b      	str	r3, [r7, #4]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	f383 8811 	msr	BASEPRI, r3
        (
            "   msr basepri, %0 "::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 80025e2:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80025e4:	bf00      	nop
 80025e6:	370c      	adds	r7, #12
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bc80      	pop	{r7}
 80025ec:	4770      	bx	lr
 80025ee:	bf00      	nop
 80025f0:	20000010 	.word	0x20000010
	...

08002600 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8002600:	f3ef 8009 	mrs	r0, PSP
 8002604:	f3bf 8f6f 	isb	sy
 8002608:	4b0d      	ldr	r3, [pc, #52]	; (8002640 <pxCurrentTCBConst>)
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002610:	6010      	str	r0, [r2, #0]
 8002612:	e92d 4008 	stmdb	sp!, {r3, lr}
 8002616:	f04f 00bf 	mov.w	r0, #191	; 0xbf
 800261a:	f380 8811 	msr	BASEPRI, r0
 800261e:	f7ff fdb5 	bl	800218c <vTaskSwitchContext>
 8002622:	f04f 0000 	mov.w	r0, #0
 8002626:	f380 8811 	msr	BASEPRI, r0
 800262a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800262e:	6819      	ldr	r1, [r3, #0]
 8002630:	6808      	ldr	r0, [r1, #0]
 8002632:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002636:	f380 8809 	msr	PSP, r0
 800263a:	f3bf 8f6f 	isb	sy
 800263e:	4770      	bx	lr

08002640 <pxCurrentTCBConst>:
 8002640:	20000088 	.word	0x20000088
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8002644:	bf00      	nop
 8002646:	bf00      	nop

08002648 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
        __asm volatile
 800264e:	f04f 03bf 	mov.w	r3, #191	; 0xbf
 8002652:	f383 8811 	msr	BASEPRI, r3
 8002656:	f3bf 8f6f 	isb	sy
 800265a:	f3bf 8f4f 	dsb	sy
 800265e:	607b      	str	r3, [r7, #4]
    }
 8002660:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8002662:	f7ff fc8d 	bl	8001f80 <xTaskIncrementTick>
 8002666:	4603      	mov	r3, r0
 8002668:	2b00      	cmp	r3, #0
 800266a:	d003      	beq.n	8002674 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800266c:	4b06      	ldr	r3, [pc, #24]	; (8002688 <SysTick_Handler+0x40>)
 800266e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002672:	601a      	str	r2, [r3, #0]
 8002674:	2300      	movs	r3, #0
 8002676:	603b      	str	r3, [r7, #0]
        __asm volatile
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	f383 8811 	msr	BASEPRI, r3
    }
 800267e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8002680:	bf00      	nop
 8002682:	3708      	adds	r7, #8
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}
 8002688:	e000ed04 	.word	0xe000ed04

0800268c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800268c:	b480      	push	{r7}
 800268e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002690:	4b07      	ldr	r3, [pc, #28]	; (80026b0 <vPortSetupTimerInterrupt+0x24>)
 8002692:	2200      	movs	r2, #0
 8002694:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002696:	4b07      	ldr	r3, [pc, #28]	; (80026b4 <vPortSetupTimerInterrupt+0x28>)
 8002698:	2200      	movs	r2, #0
 800269a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800269c:	4b06      	ldr	r3, [pc, #24]	; (80026b8 <vPortSetupTimerInterrupt+0x2c>)
 800269e:	4a07      	ldr	r2, [pc, #28]	; (80026bc <vPortSetupTimerInterrupt+0x30>)
 80026a0:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80026a2:	4b03      	ldr	r3, [pc, #12]	; (80026b0 <vPortSetupTimerInterrupt+0x24>)
 80026a4:	2207      	movs	r2, #7
 80026a6:	601a      	str	r2, [r3, #0]
}
 80026a8:	bf00      	nop
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bc80      	pop	{r7}
 80026ae:	4770      	bx	lr
 80026b0:	e000e010 	.word	0xe000e010
 80026b4:	e000e018 	.word	0xe000e018
 80026b8:	e000e014 	.word	0xe000e014
 80026bc:	0001193f 	.word	0x0001193f

080026c0 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b088      	sub	sp, #32
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 80026c8:	2300      	movs	r3, #0
 80026ca:	617b      	str	r3, [r7, #20]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 80026cc:	f7ff fb50 	bl	8001d70 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80026d0:	4b43      	ldr	r3, [pc, #268]	; (80027e0 <pvPortMalloc+0x120>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d101      	bne.n	80026dc <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80026d8:	f000 f8ca 	bl	8002870 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d012      	beq.n	8002708 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 80026e2:	2208      	movs	r2, #8
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	f003 0307 	and.w	r3, r3, #7
 80026ea:	1ad3      	subs	r3, r2, r3
 80026ec:	3308      	adds	r3, #8
 80026ee:	613b      	str	r3, [r7, #16]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	43db      	mvns	r3, r3
 80026f4:	687a      	ldr	r2, [r7, #4]
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d804      	bhi.n	8002704 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 80026fa:	687a      	ldr	r2, [r7, #4]
 80026fc:	693b      	ldr	r3, [r7, #16]
 80026fe:	4413      	add	r3, r2
 8002700:	607b      	str	r3, [r7, #4]
 8002702:	e001      	b.n	8002708 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8002704:	2300      	movs	r3, #0
 8002706:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2b00      	cmp	r3, #0
 800270c:	db60      	blt.n	80027d0 <pvPortMalloc+0x110>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d05d      	beq.n	80027d0 <pvPortMalloc+0x110>
 8002714:	4b33      	ldr	r3, [pc, #204]	; (80027e4 <pvPortMalloc+0x124>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	687a      	ldr	r2, [r7, #4]
 800271a:	429a      	cmp	r2, r3
 800271c:	d858      	bhi.n	80027d0 <pvPortMalloc+0x110>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 800271e:	4b32      	ldr	r3, [pc, #200]	; (80027e8 <pvPortMalloc+0x128>)
 8002720:	61bb      	str	r3, [r7, #24]
                pxBlock = xStart.pxNextFreeBlock;
 8002722:	4b31      	ldr	r3, [pc, #196]	; (80027e8 <pvPortMalloc+0x128>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	61fb      	str	r3, [r7, #28]

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002728:	e004      	b.n	8002734 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 800272a:	69fb      	ldr	r3, [r7, #28]
 800272c:	61bb      	str	r3, [r7, #24]
                    pxBlock = pxBlock->pxNextFreeBlock;
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	61fb      	str	r3, [r7, #28]
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002734:	69fb      	ldr	r3, [r7, #28]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	687a      	ldr	r2, [r7, #4]
 800273a:	429a      	cmp	r2, r3
 800273c:	d903      	bls.n	8002746 <pvPortMalloc+0x86>
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d1f1      	bne.n	800272a <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8002746:	4b26      	ldr	r3, [pc, #152]	; (80027e0 <pvPortMalloc+0x120>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	69fa      	ldr	r2, [r7, #28]
 800274c:	429a      	cmp	r2, r3
 800274e:	d03f      	beq.n	80027d0 <pvPortMalloc+0x110>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002750:	69bb      	ldr	r3, [r7, #24]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	2208      	movs	r2, #8
 8002756:	4413      	add	r3, r2
 8002758:	617b      	str	r3, [r7, #20]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800275a:	69fb      	ldr	r3, [r7, #28]
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	69bb      	ldr	r3, [r7, #24]
 8002760:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	685a      	ldr	r2, [r3, #4]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	1ad2      	subs	r2, r2, r3
 800276a:	2308      	movs	r3, #8
 800276c:	005b      	lsls	r3, r3, #1
 800276e:	429a      	cmp	r2, r3
 8002770:	d90f      	bls.n	8002792 <pvPortMalloc+0xd2>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002772:	69fa      	ldr	r2, [r7, #28]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	4413      	add	r3, r2
 8002778:	60fb      	str	r3, [r7, #12]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	685a      	ldr	r2, [r3, #4]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	1ad2      	subs	r2, r2, r3
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8002786:	69fb      	ldr	r3, [r7, #28]
 8002788:	687a      	ldr	r2, [r7, #4]
 800278a:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800278c:	68f8      	ldr	r0, [r7, #12]
 800278e:	f000 f8cb 	bl	8002928 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002792:	4b14      	ldr	r3, [pc, #80]	; (80027e4 <pvPortMalloc+0x124>)
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	1ad3      	subs	r3, r2, r3
 800279c:	4a11      	ldr	r2, [pc, #68]	; (80027e4 <pvPortMalloc+0x124>)
 800279e:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80027a0:	4b10      	ldr	r3, [pc, #64]	; (80027e4 <pvPortMalloc+0x124>)
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	4b11      	ldr	r3, [pc, #68]	; (80027ec <pvPortMalloc+0x12c>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d203      	bcs.n	80027b4 <pvPortMalloc+0xf4>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80027ac:	4b0d      	ldr	r3, [pc, #52]	; (80027e4 <pvPortMalloc+0x124>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a0e      	ldr	r2, [pc, #56]	; (80027ec <pvPortMalloc+0x12c>)
 80027b2:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 80027b4:	69fb      	ldr	r3, [r7, #28]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	2200      	movs	r2, #0
 80027c4:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80027c6:	4b0a      	ldr	r3, [pc, #40]	; (80027f0 <pvPortMalloc+0x130>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	3301      	adds	r3, #1
 80027cc:	4a08      	ldr	r2, [pc, #32]	; (80027f0 <pvPortMalloc+0x130>)
 80027ce:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80027d0:	f7ff fadc 	bl	8001d8c <xTaskResumeAll>
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
    return pvReturn;
 80027d4:	697b      	ldr	r3, [r7, #20]
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3720      	adds	r7, #32
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	20002994 	.word	0x20002994
 80027e4:	20002998 	.word	0x20002998
 80027e8:	2000298c 	.word	0x2000298c
 80027ec:	2000299c 	.word	0x2000299c
 80027f0:	200029a0 	.word	0x200029a0

080027f4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b084      	sub	sp, #16
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	60fb      	str	r3, [r7, #12]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d02b      	beq.n	800285e <vPortFree+0x6a>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8002806:	2308      	movs	r3, #8
 8002808:	425b      	negs	r3, r3
 800280a:	68fa      	ldr	r2, [r7, #12]
 800280c:	4413      	add	r3, r2
 800280e:	60fb      	str	r3, [r7, #12]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	60bb      	str	r3, [r7, #8]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
        configASSERT( pxLink->pxNextFreeBlock == NULL );

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	0fdb      	lsrs	r3, r3, #31
 800281a:	f003 0301 	and.w	r3, r3, #1
 800281e:	b2db      	uxtb	r3, r3
 8002820:	2b00      	cmp	r3, #0
 8002822:	d01c      	beq.n	800285e <vPortFree+0x6a>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d118      	bne.n	800285e <vPortFree+0x6a>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8002838:	f7ff fa9a 	bl	8001d70 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	685a      	ldr	r2, [r3, #4]
 8002840:	4b09      	ldr	r3, [pc, #36]	; (8002868 <vPortFree+0x74>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4413      	add	r3, r2
 8002846:	4a08      	ldr	r2, [pc, #32]	; (8002868 <vPortFree+0x74>)
 8002848:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800284a:	68b8      	ldr	r0, [r7, #8]
 800284c:	f000 f86c 	bl	8002928 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8002850:	4b06      	ldr	r3, [pc, #24]	; (800286c <vPortFree+0x78>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	3301      	adds	r3, #1
 8002856:	4a05      	ldr	r2, [pc, #20]	; (800286c <vPortFree+0x78>)
 8002858:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 800285a:	f7ff fa97 	bl	8001d8c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800285e:	bf00      	nop
 8002860:	3710      	adds	r7, #16
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	20002998 	.word	0x20002998
 800286c:	200029a4 	.word	0x200029a4

08002870 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8002870:	b480      	push	{r7}
 8002872:	b085      	sub	sp, #20
 8002874:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002876:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800287a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 800287c:	4b25      	ldr	r3, [pc, #148]	; (8002914 <prvHeapInit+0xa4>)
 800287e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	f003 0307 	and.w	r3, r3, #7
 8002886:	2b00      	cmp	r3, #0
 8002888:	d00c      	beq.n	80028a4 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	3307      	adds	r3, #7
 800288e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	f023 0307 	bic.w	r3, r3, #7
 8002896:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8002898:	68ba      	ldr	r2, [r7, #8]
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	1ad3      	subs	r3, r2, r3
 800289e:	4a1d      	ldr	r2, [pc, #116]	; (8002914 <prvHeapInit+0xa4>)
 80028a0:	4413      	add	r3, r2
 80028a2:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80028a8:	4a1b      	ldr	r2, [pc, #108]	; (8002918 <prvHeapInit+0xa8>)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80028ae:	4b1a      	ldr	r3, [pc, #104]	; (8002918 <prvHeapInit+0xa8>)
 80028b0:	2200      	movs	r2, #0
 80028b2:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ( pucAlignedHeap + xTotalHeapSize );
 80028b4:	687a      	ldr	r2, [r7, #4]
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	4413      	add	r3, r2
 80028ba:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80028bc:	2208      	movs	r2, #8
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	1a9b      	subs	r3, r3, r2
 80028c2:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	f023 0307 	bic.w	r3, r3, #7
 80028ca:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	4a13      	ldr	r2, [pc, #76]	; (800291c <prvHeapInit+0xac>)
 80028d0:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80028d2:	4b12      	ldr	r3, [pc, #72]	; (800291c <prvHeapInit+0xac>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	2200      	movs	r2, #0
 80028d8:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80028da:	4b10      	ldr	r3, [pc, #64]	; (800291c <prvHeapInit+0xac>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	2200      	movs	r2, #0
 80028e0:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	68fa      	ldr	r2, [r7, #12]
 80028ea:	1ad2      	subs	r2, r2, r3
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80028f0:	4b0a      	ldr	r3, [pc, #40]	; (800291c <prvHeapInit+0xac>)
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	4a08      	ldr	r2, [pc, #32]	; (8002920 <prvHeapInit+0xb0>)
 80028fe:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	4a07      	ldr	r2, [pc, #28]	; (8002924 <prvHeapInit+0xb4>)
 8002906:	6013      	str	r3, [r2, #0]
}
 8002908:	bf00      	nop
 800290a:	3714      	adds	r7, #20
 800290c:	46bd      	mov	sp, r7
 800290e:	bc80      	pop	{r7}
 8002910:	4770      	bx	lr
 8002912:	bf00      	nop
 8002914:	2000018c 	.word	0x2000018c
 8002918:	2000298c 	.word	0x2000298c
 800291c:	20002994 	.word	0x20002994
 8002920:	2000299c 	.word	0x2000299c
 8002924:	20002998 	.word	0x20002998

08002928 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8002928:	b480      	push	{r7}
 800292a:	b085      	sub	sp, #20
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002930:	4b27      	ldr	r3, [pc, #156]	; (80029d0 <prvInsertBlockIntoFreeList+0xa8>)
 8002932:	60fb      	str	r3, [r7, #12]
 8002934:	e002      	b.n	800293c <prvInsertBlockIntoFreeList+0x14>
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	60fb      	str	r3, [r7, #12]
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	687a      	ldr	r2, [r7, #4]
 8002942:	429a      	cmp	r2, r3
 8002944:	d8f7      	bhi.n	8002936 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	68ba      	ldr	r2, [r7, #8]
 8002950:	4413      	add	r3, r2
 8002952:	687a      	ldr	r2, [r7, #4]
 8002954:	429a      	cmp	r2, r3
 8002956:	d108      	bne.n	800296a <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	685a      	ldr	r2, [r3, #4]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	441a      	add	r2, r3
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	68ba      	ldr	r2, [r7, #8]
 8002974:	441a      	add	r2, r3
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	429a      	cmp	r2, r3
 800297c:	d118      	bne.n	80029b0 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	4b14      	ldr	r3, [pc, #80]	; (80029d4 <prvInsertBlockIntoFreeList+0xac>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	429a      	cmp	r2, r3
 8002988:	d00d      	beq.n	80029a6 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	685a      	ldr	r2, [r3, #4]
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	441a      	add	r2, r3
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	601a      	str	r2, [r3, #0]
 80029a4:	e008      	b.n	80029b8 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80029a6:	4b0b      	ldr	r3, [pc, #44]	; (80029d4 <prvInsertBlockIntoFreeList+0xac>)
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	601a      	str	r2, [r3, #0]
 80029ae:	e003      	b.n	80029b8 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80029b8:	68fa      	ldr	r2, [r7, #12]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	429a      	cmp	r2, r3
 80029be:	d002      	beq.n	80029c6 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80029c6:	bf00      	nop
 80029c8:	3714      	adds	r7, #20
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bc80      	pop	{r7}
 80029ce:	4770      	bx	lr
 80029d0:	2000298c 	.word	0x2000298c
 80029d4:	20002994 	.word	0x20002994

080029d8 <__libc_init_array>:
 80029d8:	b570      	push	{r4, r5, r6, lr}
 80029da:	2600      	movs	r6, #0
 80029dc:	4d0c      	ldr	r5, [pc, #48]	; (8002a10 <__libc_init_array+0x38>)
 80029de:	4c0d      	ldr	r4, [pc, #52]	; (8002a14 <__libc_init_array+0x3c>)
 80029e0:	1b64      	subs	r4, r4, r5
 80029e2:	10a4      	asrs	r4, r4, #2
 80029e4:	42a6      	cmp	r6, r4
 80029e6:	d109      	bne.n	80029fc <__libc_init_array+0x24>
 80029e8:	f000 f822 	bl	8002a30 <_init>
 80029ec:	2600      	movs	r6, #0
 80029ee:	4d0a      	ldr	r5, [pc, #40]	; (8002a18 <__libc_init_array+0x40>)
 80029f0:	4c0a      	ldr	r4, [pc, #40]	; (8002a1c <__libc_init_array+0x44>)
 80029f2:	1b64      	subs	r4, r4, r5
 80029f4:	10a4      	asrs	r4, r4, #2
 80029f6:	42a6      	cmp	r6, r4
 80029f8:	d105      	bne.n	8002a06 <__libc_init_array+0x2e>
 80029fa:	bd70      	pop	{r4, r5, r6, pc}
 80029fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a00:	4798      	blx	r3
 8002a02:	3601      	adds	r6, #1
 8002a04:	e7ee      	b.n	80029e4 <__libc_init_array+0xc>
 8002a06:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a0a:	4798      	blx	r3
 8002a0c:	3601      	adds	r6, #1
 8002a0e:	e7f2      	b.n	80029f6 <__libc_init_array+0x1e>
 8002a10:	08002a90 	.word	0x08002a90
 8002a14:	08002a90 	.word	0x08002a90
 8002a18:	08002a90 	.word	0x08002a90
 8002a1c:	08002a94 	.word	0x08002a94

08002a20 <memset>:
 8002a20:	4603      	mov	r3, r0
 8002a22:	4402      	add	r2, r0
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d100      	bne.n	8002a2a <memset+0xa>
 8002a28:	4770      	bx	lr
 8002a2a:	f803 1b01 	strb.w	r1, [r3], #1
 8002a2e:	e7f9      	b.n	8002a24 <memset+0x4>

08002a30 <_init>:
 8002a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a32:	bf00      	nop
 8002a34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a36:	bc08      	pop	{r3}
 8002a38:	469e      	mov	lr, r3
 8002a3a:	4770      	bx	lr

08002a3c <_fini>:
 8002a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a3e:	bf00      	nop
 8002a40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a42:	bc08      	pop	{r3}
 8002a44:	469e      	mov	lr, r3
 8002a46:	4770      	bx	lr
