\hypertarget{stm32h723xx_8h}{}\doxysection{C\+:/\+Users/\+User\+\_\+4/\+STM32\+Cube\+IDE/workspace\+\_\+1.10.1/ethernet\+\_\+\+UDB/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/stm32h723xx.h File Reference}
\label{stm32h723xx_8h}\index{C:/Users/User\_4/STM32CubeIDE/workspace\_1.10.1/ethernet\_UDB/Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h@{C:/Users/User\_4/STM32CubeIDE/workspace\_1.10.1/ethernet\_UDB/Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h}}


CMSIS STM32\+H723xx Device Peripheral Access Layer Header File.  


{\ttfamily \#include \char`\"{}core\+\_\+cm7.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}system\+\_\+stm32h7xx.\+h\char`\"{}}\newline
{\ttfamily \#include $<$stdint.\+h$>$}\newline
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def}{VREFBUF\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em VREFBUF. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def}{FDCAN\+\_\+\+Global\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FD Controller Area Network. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_t_c_a_n___type_def}{TTCAN\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TTFD Controller Area Network. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_d_c_a_n___clock_calibration_unit___type_def}{FDCAN\+\_\+\+Clock\+Calibration\+Unit\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FD Controller Area Network. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_e_c___type_def}{CEC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Consumer Electronics Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_o_r_d_i_c___type_def}{CORDIC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em COordincate Rotation DIgital Computer. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em CRC calculation unit. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_r_s___type_def}{CRS\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Clock Recovery System. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Digital to Analog Converter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DFSDM module registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DFSDM channel configuration registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Debug MCU. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DCMI. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_p_s_s_i___type_def}{PSSI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em PSSI. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DMA Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_b_d_m_a___type_def}{BDMA\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def}{DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def}{DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_m_d_m_a___type_def}{MDMA\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em MDMA Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_d_m_a2_d___type_def}{DMA2\+D\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DMA2D Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Ethernet MAC. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em External Interrupt/\+Event Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_e_x_t_i___core___type_def}{EXTI\+\_\+\+Core\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em This structure registers corresponds to EXTI\+\_\+\+Typdef CPU1/\+CPU2 registers subset (IMRx, EMRx and PRx), allowing to define EXTI\+\_\+\+D1/\+EXTI\+\_\+\+D2 with rapid/common access to these IMRx, EMRx, PRx registers for CPU1 and CPU2. Note that EXTI\+\_\+\+D1 and EXTI\+\_\+\+D2 bases addresses are calculated to point to CPUx first register\+: IMR1 in case of EXTI\+\_\+\+D1 that is addressing CPU1 (Cortex-\/\+M7) C2\+IMR1 in case of EXTI\+\_\+\+D2 that is addressing CPU2 (Cortex-\/\+M4) Note\+: EXTI\+\_\+\+D2 and corresponding C2\+IMRx, C2\+EMRx and C2\+PRx registers are available for Dual Core devices only. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FLASH Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_m_a_c___type_def}{FMAC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Filter and Mathematical ACcelerator. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller Bank1E. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_m_c___bank2___type_def}{FMC\+\_\+\+Bank2\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller Bank2. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_m_c___bank3___type_def}{FMC\+\_\+\+Bank3\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller Bank3. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller Bank5 and 6. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Operational Amplifier (OPAMP) \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em System configuration controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Independent WATCHDOG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_l_t_d_c___type_def}{LTDC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em LCD-\/\+TFT Display Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em LCD-\/\+TFT Display layer x Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Serial Audio Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def}{SPDIFRX\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em SPDIF-\/\+RX Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Secure digital input/output Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_l_y_b___type_def}{DLYB\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Delay Block DLYB. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_h_s_e_m___type_def}{HSEM\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em HW Semaphore HSEM. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_h_s_e_m___common___type_def}{HSEM\+\_\+\+Common\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_t_s___type_def}{DTS\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DTS. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em LPTIMIMER. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_o_m_p_o_p_t___type_def}{COMPOPT\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Comparator. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_c_o_m_p___common___type_def}{COMP\+\_\+\+Common\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_w_p_m_i___type_def}{SWPMI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Single Wire Protocol Master Interface SPWMI. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Window WATCHDOG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RAM\+\_\+\+ECC\+\_\+\+Specific\+\_\+\+Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_a_m_e_c_c___type_def}{RAMECC\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RNG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_m_d_i_o_s___type_def}{MDIOS\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em MDIOS. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em USB\+\_\+\+OTG\+\_\+\+Core\+\_\+\+Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def}{USB\+\_\+\+OTG\+\_\+\+Device\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em USB\+\_\+\+OTG\+\_\+device\+\_\+\+Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def}{USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}{USB\+\_\+\+OTG\+\_\+\+OUTEndpoint\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em USB\+\_\+\+OTG\+\_\+\+OUT\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def}{USB\+\_\+\+OTG\+\_\+\+Host\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em USB\+\_\+\+OTG\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def}{USB\+\_\+\+OTG\+\_\+\+Host\+Channel\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em USB\+\_\+\+OTG\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def}{OCTOSPI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em OCTO Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_o_c_t_o_s_p_i_m___type_def}{OCTOSPIM\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em OCTO Serial Peripheral Interface IO Manager. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_g_p_v___type_def}{GPV\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Global Programmer View. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga8eb40c0d30a09a0ae388e56b21d8f22c}{\+\_\+\+\_\+\+CM7\+\_\+\+REV}}~0x0100U
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M7 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~1U
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~4U
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0U
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}}~1U
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga3580fa1aeb7c2ed580904f8f70f8a919}{\+\_\+\+\_\+\+ICACHE\+\_\+\+PRESENT}}~1U
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga11d3ac679daeb58d0cec0a4e6ca59010}{\+\_\+\+\_\+\+DCACHE\+\_\+\+PRESENT}}~1U
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad17a9dde53d17c9caca3dcd11fd74a6a}{D1\+\_\+\+ITCMRAM\+\_\+\+BASE}}~(0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga18bc6c374afb40931021ef9fd62518d0}{D1\+\_\+\+ITCMICP\+\_\+\+BASE}}~(0x00100000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga54aa16bbe4d6f4077b94ca843b45420b}{D1\+\_\+\+DTCMRAM\+\_\+\+BASE}}~(0x20000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac9e3982ae7e0b390f2dac7dda5cd3bad}{D1\+\_\+\+AXIFLASH\+\_\+\+BASE}}~(0x08000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gae944170777df617521170df2308cdd0a}{D1\+\_\+\+AXIICP\+\_\+\+BASE}}~(0x1\+FF00000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf3b48472468e7ae30c2a741e50431a9b}{D1\+\_\+\+AXISRAM1\+\_\+\+BASE}}~(0x24000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga42bce48bb1eb6e237b15bf6d593d03b8}{D1\+\_\+\+AXISRAM2\+\_\+\+BASE}}~(0x24020000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad34cd4503d35fd7c21fe99b9fb15ce54}{D1\+\_\+\+AXISRAM\+\_\+\+BASE}}~\mbox{\hyperlink{group___peripheral__memory__map_gaf3b48472468e7ae30c2a741e50431a9b}{D1\+\_\+\+AXISRAM1\+\_\+\+BASE}}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga20c86a91dc679ab155429b227659cd2d}{D2\+\_\+\+AHBSRAM1\+\_\+\+BASE}}~(0x30000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7efdb9916051b50c5a3685136c73e8cd}{D2\+\_\+\+AHBSRAM2\+\_\+\+BASE}}~(0x30004000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga74a999adfeb9ba965a6d87a8d05ca7e1}{D2\+\_\+\+AHBSRAM\+\_\+\+BASE}}~\mbox{\hyperlink{group___peripheral__memory__map_ga20c86a91dc679ab155429b227659cd2d}{D2\+\_\+\+AHBSRAM1\+\_\+\+BASE}}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga5c9740d63a00ad774bc7ab0b3c62541e}{D3\+\_\+\+BKPSRAM\+\_\+\+BASE}}~(0x38800000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga2ceb504131c38deaaee8bca838cff825}{D3\+\_\+\+SRAM\+\_\+\+BASE}}~(0x38000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~(0x40000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac22e1724d9cc667a37e182cc7dd258fb}{OCTOSPI1\+\_\+\+BASE}}~(0x90000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac13164a4e9d7931398388187a6dfd841}{OCTOSPI2\+\_\+\+BASE}}~(0x70000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gabf899864bb9f7d77266dcf5e20a5c63f}{FLASH\+\_\+\+BANK1\+\_\+\+BASE}}~(0x08000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}{FLASH\+\_\+\+END}}~(0x080\+FFFFFUL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~\mbox{\hyperlink{group___peripheral__memory__map_gabf899864bb9f7d77266dcf5e20a5c63f}{FLASH\+\_\+\+BANK1\+\_\+\+BASE}}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}{UID\+\_\+\+BASE}}~(0x1\+FF1\+E800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}{FLASHSIZE\+\_\+\+BASE}}~(0x1\+FF1\+E880\+UL)
\item 
\#define {\bfseries D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE}~\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}
\item 
\#define {\bfseries D2\+\_\+\+APB2\+PERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00010000\+UL)
\item 
\#define {\bfseries D2\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00020000\+UL)
\item 
\#define {\bfseries D2\+\_\+\+AHB2\+PERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08020000\+UL)
\item 
\#define {\bfseries D1\+\_\+\+APB1\+PERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000\+UL)
\item 
\#define {\bfseries D1\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x12000000\+UL)
\item 
\#define {\bfseries D3\+\_\+\+APB1\+PERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x18000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7feaf954243bda331b827a10a6b8c007}{D3\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x18020000\+UL)
\item 
\#define {\bfseries APB1\+PERIPH\+\_\+\+BASE}~\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}
\item 
\#define {\bfseries APB2\+PERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00010000\+UL)
\item 
\#define {\bfseries AHB1\+PERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00020000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000\+UL)
\item 
\#define {\bfseries MDMA\+\_\+\+BASE}~(D1\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE + 0x0000\+UL)
\item 
\#define {\bfseries DMA2\+D\+\_\+\+BASE}~(D1\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE + 0x1000\+UL)
\item 
\#define {\bfseries FLASH\+\_\+\+R\+\_\+\+BASE}~(D1\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE + 0x2000\+UL)
\item 
\#define {\bfseries FMC\+\_\+\+R\+\_\+\+BASE}~(D1\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE + 0x4000\+UL)
\item 
\#define {\bfseries OCTOSPI1\+\_\+\+R\+\_\+\+BASE}~(D1\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE + 0x5000\+UL)
\item 
\#define {\bfseries DLYB\+\_\+\+OCTOSPI1\+\_\+\+BASE}~(D1\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE + 0x6000\+UL)
\item 
\#define {\bfseries SDMMC1\+\_\+\+BASE}~(D1\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE + 0x7000\+UL)
\item 
\#define {\bfseries DLYB\+\_\+\+SDMMC1\+\_\+\+BASE}~(D1\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE + 0x8000\+UL)
\item 
\#define {\bfseries RAMECC1\+\_\+\+BASE}~(D1\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE + 0x9000\+UL)
\item 
\#define {\bfseries OCTOSPI2\+\_\+\+R\+\_\+\+BASE}~(D1\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE + 0x\+A000\+UL)
\item 
\#define {\bfseries DLYB\+\_\+\+OCTOSPI2\+\_\+\+BASE}~(D1\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE + 0x\+B000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga2fc5cace00b0d0bc8e4e45dc40ddae6d}{OCTOSPIM\+\_\+\+BASE}}~(D1\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE + 0x\+B400\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+BASE}~(D2\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE + 0x0000\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+BASE}~(D2\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+BASE}~(D2\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE + 0x0800\+UL)
\item 
\#define {\bfseries ADC1\+\_\+\+BASE}~(D2\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE + 0x2000\+UL)
\item 
\#define {\bfseries ADC2\+\_\+\+BASE}~(D2\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE + 0x2100\+UL)
\item 
\#define {\bfseries ADC12\+\_\+\+COMMON\+\_\+\+BASE}~(D2\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE + 0x2300\+UL)
\item 
\#define {\bfseries ETH\+\_\+\+BASE}~(D2\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE + 0x8000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga3cf7005808feb61bff1fee01e50a711a}{ETH\+\_\+\+MAC\+\_\+\+BASE}}~(ETH\+\_\+\+BASE)
\item 
\#define {\bfseries USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}~(0x40040000\+UL)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLOBAL\+\_\+\+BASE}~(0x000\+UL)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DEVICE\+\_\+\+BASE}~(0x800\+UL)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+ENDPOINT\+\_\+\+BASE}~(0x900\+UL)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+OUT\+\_\+\+ENDPOINT\+\_\+\+BASE}~(0x\+B00\+UL)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+EP\+\_\+\+REG\+\_\+\+SIZE}~(0x20\+UL)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+BASE}~(0x400\+UL)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+PORT\+\_\+\+BASE}~(0x440\+UL)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+CHANNEL\+\_\+\+BASE}~(0x500\+UL)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+CHANNEL\+\_\+\+SIZE}~(0x20\+UL)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+BASE}~(0x\+E00\+UL)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+FIFO\+\_\+\+BASE}~(0x1000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8781c4b2406c740d9fe540737a6a0188}{USB\+\_\+\+OTG\+\_\+\+FIFO\+\_\+\+SIZE}}~(0x1000\+UL)
\item 
\#define {\bfseries DCMI\+\_\+\+BASE}~(D2\+\_\+\+AHB2\+PERIPH\+\_\+\+BASE + 0x0000\+UL)
\item 
\#define {\bfseries PSSI\+\_\+\+BASE}~(D2\+\_\+\+AHB2\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\#define {\bfseries RNG\+\_\+\+BASE}~(D2\+\_\+\+AHB2\+PERIPH\+\_\+\+BASE + 0x1800\+UL)
\item 
\#define {\bfseries SDMMC2\+\_\+\+BASE}~(D2\+\_\+\+AHB2\+PERIPH\+\_\+\+BASE + 0x2400\+UL)
\item 
\#define {\bfseries DLYB\+\_\+\+SDMMC2\+\_\+\+BASE}~(D2\+\_\+\+AHB2\+PERIPH\+\_\+\+BASE + 0x2800\+UL)
\item 
\#define {\bfseries RAMECC2\+\_\+\+BASE}~(D2\+\_\+\+AHB2\+PERIPH\+\_\+\+BASE + 0x3000\+UL)
\item 
\#define {\bfseries FMAC\+\_\+\+BASE}~(D2\+\_\+\+AHB2\+PERIPH\+\_\+\+BASE + 0x4000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga32264edcc96a33b856fc31ad5422887f}{CORDIC\+\_\+\+BASE}}~(D2\+\_\+\+AHB2\+PERIPH\+\_\+\+BASE + 0x4400\+UL)
\item 
\#define {\bfseries GPIOA\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7feaf954243bda331b827a10a6b8c007}{D3\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE}} + 0x0000\+UL)
\item 
\#define {\bfseries GPIOB\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7feaf954243bda331b827a10a6b8c007}{D3\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE}} + 0x0400\+UL)
\item 
\#define {\bfseries GPIOC\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7feaf954243bda331b827a10a6b8c007}{D3\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE}} + 0x0800\+UL)
\item 
\#define {\bfseries GPIOD\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7feaf954243bda331b827a10a6b8c007}{D3\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE}} + 0x0\+C00\+UL)
\item 
\#define {\bfseries GPIOE\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7feaf954243bda331b827a10a6b8c007}{D3\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE}} + 0x1000\+UL)
\item 
\#define {\bfseries GPIOF\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7feaf954243bda331b827a10a6b8c007}{D3\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE}} + 0x1400\+UL)
\item 
\#define {\bfseries GPIOG\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7feaf954243bda331b827a10a6b8c007}{D3\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE}} + 0x1800\+UL)
\item 
\#define {\bfseries GPIOH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7feaf954243bda331b827a10a6b8c007}{D3\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE}} + 0x1\+C00\+UL)
\item 
\#define {\bfseries GPIOJ\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7feaf954243bda331b827a10a6b8c007}{D3\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE}} + 0x2400\+UL)
\item 
\#define {\bfseries GPIOK\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7feaf954243bda331b827a10a6b8c007}{D3\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE}} + 0x2800\+UL)
\item 
\#define {\bfseries RCC\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7feaf954243bda331b827a10a6b8c007}{D3\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE}} + 0x4400\+UL)
\item 
\#define {\bfseries PWR\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7feaf954243bda331b827a10a6b8c007}{D3\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE}} + 0x4800\+UL)
\item 
\#define {\bfseries CRC\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7feaf954243bda331b827a10a6b8c007}{D3\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE}} + 0x4\+C00\+UL)
\item 
\#define {\bfseries BDMA\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7feaf954243bda331b827a10a6b8c007}{D3\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE}} + 0x5400\+UL)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7feaf954243bda331b827a10a6b8c007}{D3\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE}} + 0x5800\+UL)
\item 
\#define {\bfseries ADC3\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7feaf954243bda331b827a10a6b8c007}{D3\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE}} + 0x6000\+UL)
\item 
\#define {\bfseries ADC3\+\_\+\+COMMON\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7feaf954243bda331b827a10a6b8c007}{D3\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE}} + 0x6300\+UL)
\item 
\#define {\bfseries HSEM\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7feaf954243bda331b827a10a6b8c007}{D3\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE}} + 0x6400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7eca2f8906225ef3e4e478078948e475}{RAMECC3\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7feaf954243bda331b827a10a6b8c007}{D3\+\_\+\+AHB1\+PERIPH\+\_\+\+BASE}} + 0x7000\+UL)
\item 
\#define {\bfseries LTDC\+\_\+\+BASE}~(D1\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x1000\+UL)
\item 
\#define {\bfseries LTDC\+\_\+\+Layer1\+\_\+\+BASE}~(LTDC\+\_\+\+BASE + 0x84\+UL)
\item 
\#define {\bfseries LTDC\+\_\+\+Layer2\+\_\+\+BASE}~(LTDC\+\_\+\+BASE + 0x104\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gae577e63866c163fb03f35bb4f54d5944}{WWDG1\+\_\+\+BASE}}~(D1\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x3000\+UL)
\item 
\#define {\bfseries TIM2\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x0000\+UL)
\item 
\#define {\bfseries TIM3\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\#define {\bfseries TIM4\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x0800\+UL)
\item 
\#define {\bfseries TIM5\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x0\+C00\+UL)
\item 
\#define {\bfseries TIM6\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x1000\+UL)
\item 
\#define {\bfseries TIM7\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x1400\+UL)
\item 
\#define {\bfseries TIM12\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x1800\+UL)
\item 
\#define {\bfseries TIM13\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x1\+C00\+UL)
\item 
\#define {\bfseries TIM14\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x2000\+UL)
\item 
\#define {\bfseries LPTIM1\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x2400\+UL)
\item 
\#define {\bfseries SPI2\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x3800\+UL)
\item 
\#define {\bfseries SPI3\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x3\+C00\+UL)
\item 
\#define {\bfseries SPDIFRX\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x4000\+UL)
\item 
\#define {\bfseries USART2\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x4400\+UL)
\item 
\#define {\bfseries USART3\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x4800\+UL)
\item 
\#define {\bfseries UART4\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x4\+C00\+UL)
\item 
\#define {\bfseries UART5\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x5000\+UL)
\item 
\#define {\bfseries I2\+C1\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x5400\+UL)
\item 
\#define {\bfseries I2\+C2\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x5800\+UL)
\item 
\#define {\bfseries I2\+C3\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x5\+C00\+UL)
\item 
\#define {\bfseries I2\+C5\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x6400\+UL)
\item 
\#define {\bfseries CEC\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x6\+C00\+UL)
\item 
\#define {\bfseries DAC1\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x7400\+UL)
\item 
\#define {\bfseries UART7\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x7800\+UL)
\item 
\#define {\bfseries UART8\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x7\+C00\+UL)
\item 
\#define {\bfseries CRS\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x8400\+UL)
\item 
\#define {\bfseries SWPMI1\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x8800\+UL)
\item 
\#define {\bfseries OPAMP\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x9000\+UL)
\item 
\#define {\bfseries OPAMP1\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x9000\+UL)
\item 
\#define {\bfseries OPAMP2\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x9010\+UL)
\item 
\#define {\bfseries MDIOS\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x9400\+UL)
\item 
\#define {\bfseries FDCAN1\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x\+A000\+UL)
\item 
\#define {\bfseries FDCAN2\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x\+A400\+UL)
\item 
\#define {\bfseries FDCAN\+\_\+\+CCU\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x\+A800\+UL)
\item 
\#define {\bfseries SRAMCAN\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x\+AC00\+UL)
\item 
\#define {\bfseries FDCAN3\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x\+D400\+UL)
\item 
\#define {\bfseries TIM23\+\_\+\+BASE}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x\+E000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac9ca77becff5469602c0d74fd499df64}{TIM24\+\_\+\+BASE}}~(D2\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x\+E400\+UL)
\item 
\#define {\bfseries TIM1\+\_\+\+BASE}~(D2\+\_\+\+APB2\+PERIPH\+\_\+\+BASE + 0x0000\+UL)
\item 
\#define {\bfseries TIM8\+\_\+\+BASE}~(D2\+\_\+\+APB2\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\#define {\bfseries USART1\+\_\+\+BASE}~(D2\+\_\+\+APB2\+PERIPH\+\_\+\+BASE + 0x1000\+UL)
\item 
\#define {\bfseries USART6\+\_\+\+BASE}~(D2\+\_\+\+APB2\+PERIPH\+\_\+\+BASE + 0x1400\+UL)
\item 
\#define {\bfseries UART9\+\_\+\+BASE}~(D2\+\_\+\+APB2\+PERIPH\+\_\+\+BASE + 0x1800\+UL)
\item 
\#define {\bfseries USART10\+\_\+\+BASE}~(D2\+\_\+\+APB2\+PERIPH\+\_\+\+BASE + 0x1\+C00\+UL)
\item 
\#define {\bfseries SPI1\+\_\+\+BASE}~(D2\+\_\+\+APB2\+PERIPH\+\_\+\+BASE + 0x3000\+UL)
\item 
\#define {\bfseries SPI4\+\_\+\+BASE}~(D2\+\_\+\+APB2\+PERIPH\+\_\+\+BASE + 0x3400\+UL)
\item 
\#define {\bfseries TIM15\+\_\+\+BASE}~(D2\+\_\+\+APB2\+PERIPH\+\_\+\+BASE + 0x4000\+UL)
\item 
\#define {\bfseries TIM16\+\_\+\+BASE}~(D2\+\_\+\+APB2\+PERIPH\+\_\+\+BASE + 0x4400\+UL)
\item 
\#define {\bfseries TIM17\+\_\+\+BASE}~(D2\+\_\+\+APB2\+PERIPH\+\_\+\+BASE + 0x4800\+UL)
\item 
\#define {\bfseries SPI5\+\_\+\+BASE}~(D2\+\_\+\+APB2\+PERIPH\+\_\+\+BASE + 0x5000\+UL)
\item 
\#define {\bfseries SAI1\+\_\+\+BASE}~(D2\+\_\+\+APB2\+PERIPH\+\_\+\+BASE + 0x5800\+UL)
\item 
\#define {\bfseries SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}~(SAI1\+\_\+\+BASE + 0x004\+UL)
\item 
\#define {\bfseries SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}~(SAI1\+\_\+\+BASE + 0x024\+UL)
\item 
\#define {\bfseries DFSDM1\+\_\+\+BASE}~(D2\+\_\+\+APB2\+PERIPH\+\_\+\+BASE + 0x7800\+UL)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel0\+\_\+\+BASE}~(DFSDM1\+\_\+\+BASE + 0x00\+UL)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel1\+\_\+\+BASE}~(DFSDM1\+\_\+\+BASE + 0x20\+UL)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel2\+\_\+\+BASE}~(DFSDM1\+\_\+\+BASE + 0x40\+UL)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel3\+\_\+\+BASE}~(DFSDM1\+\_\+\+BASE + 0x60\+UL)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel4\+\_\+\+BASE}~(DFSDM1\+\_\+\+BASE + 0x80\+UL)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel5\+\_\+\+BASE}~(DFSDM1\+\_\+\+BASE + 0x\+A0\+UL)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel6\+\_\+\+BASE}~(DFSDM1\+\_\+\+BASE + 0x\+C0\+UL)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel7\+\_\+\+BASE}~(DFSDM1\+\_\+\+BASE + 0x\+E0\+UL)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Filter0\+\_\+\+BASE}~(DFSDM1\+\_\+\+BASE + 0x100\+UL)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Filter1\+\_\+\+BASE}~(DFSDM1\+\_\+\+BASE + 0x180\+UL)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Filter2\+\_\+\+BASE}~(DFSDM1\+\_\+\+BASE + 0x200\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23687e822a7c9719d64130e282ada955}{DFSDM1\+\_\+\+Filter3\+\_\+\+BASE}}~(DFSDM1\+\_\+\+BASE + 0x280\+UL)
\item 
\#define {\bfseries EXTI\+\_\+\+BASE}~(D3\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x0000\+UL)
\item 
\#define {\bfseries EXTI\+\_\+\+D1\+\_\+\+BASE}~(EXTI\+\_\+\+BASE + 0x0080\+UL)
\item 
\#define {\bfseries EXTI\+\_\+\+D2\+\_\+\+BASE}~(EXTI\+\_\+\+BASE + 0x00\+C0\+UL)
\item 
\#define {\bfseries SYSCFG\+\_\+\+BASE}~(D3\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\#define {\bfseries LPUART1\+\_\+\+BASE}~(D3\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x0\+C00\+UL)
\item 
\#define {\bfseries SPI6\+\_\+\+BASE}~(D3\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x1400\+UL)
\item 
\#define {\bfseries I2\+C4\+\_\+\+BASE}~(D3\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x1\+C00\+UL)
\item 
\#define {\bfseries LPTIM2\+\_\+\+BASE}~(D3\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x2400\+UL)
\item 
\#define {\bfseries LPTIM3\+\_\+\+BASE}~(D3\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x2800\+UL)
\item 
\#define {\bfseries LPTIM4\+\_\+\+BASE}~(D3\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x2\+C00\+UL)
\item 
\#define {\bfseries LPTIM5\+\_\+\+BASE}~(D3\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x3000\+UL)
\item 
\#define {\bfseries COMP12\+\_\+\+BASE}~(D3\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x3800\+UL)
\item 
\#define {\bfseries COMP1\+\_\+\+BASE}~(COMP12\+\_\+\+BASE + 0x0\+CUL)
\item 
\#define {\bfseries COMP2\+\_\+\+BASE}~(COMP12\+\_\+\+BASE + 0x10\+UL)
\item 
\#define {\bfseries VREFBUF\+\_\+\+BASE}~(D3\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x3\+C00\+UL)
\item 
\#define {\bfseries RTC\+\_\+\+BASE}~(D3\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x4000\+UL)
\item 
\#define {\bfseries IWDG1\+\_\+\+BASE}~(D3\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x4800\+UL)
\item 
\#define {\bfseries SAI4\+\_\+\+BASE}~(D3\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x5400\+UL)
\item 
\#define {\bfseries SAI4\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}~(SAI4\+\_\+\+BASE + 0x004\+UL)
\item 
\#define {\bfseries SAI4\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}~(SAI4\+\_\+\+BASE + 0x024\+UL)
\item 
\#define {\bfseries DTS\+\_\+\+BASE}~(D3\+\_\+\+APB1\+PERIPH\+\_\+\+BASE + 0x6800\+UL)
\item 
\#define {\bfseries BDMA\+\_\+\+Channel0\+\_\+\+BASE}~(BDMA\+\_\+\+BASE + 0x0008\+UL)
\item 
\#define {\bfseries BDMA\+\_\+\+Channel1\+\_\+\+BASE}~(BDMA\+\_\+\+BASE + 0x001\+CUL)
\item 
\#define {\bfseries BDMA\+\_\+\+Channel2\+\_\+\+BASE}~(BDMA\+\_\+\+BASE + 0x0030\+UL)
\item 
\#define {\bfseries BDMA\+\_\+\+Channel3\+\_\+\+BASE}~(BDMA\+\_\+\+BASE + 0x0044\+UL)
\item 
\#define {\bfseries BDMA\+\_\+\+Channel4\+\_\+\+BASE}~(BDMA\+\_\+\+BASE + 0x0058\+UL)
\item 
\#define {\bfseries BDMA\+\_\+\+Channel5\+\_\+\+BASE}~(BDMA\+\_\+\+BASE + 0x006\+CUL)
\item 
\#define {\bfseries BDMA\+\_\+\+Channel6\+\_\+\+BASE}~(BDMA\+\_\+\+BASE + 0x0080\+UL)
\item 
\#define {\bfseries BDMA\+\_\+\+Channel7\+\_\+\+BASE}~(BDMA\+\_\+\+BASE + 0x0094\+UL)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Channel0\+\_\+\+BASE}~(DMAMUX2\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Channel1\+\_\+\+BASE}~(DMAMUX2\+\_\+\+BASE + 0x0004\+UL)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Channel2\+\_\+\+BASE}~(DMAMUX2\+\_\+\+BASE + 0x0008\+UL)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Channel3\+\_\+\+BASE}~(DMAMUX2\+\_\+\+BASE + 0x000\+CUL)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Channel4\+\_\+\+BASE}~(DMAMUX2\+\_\+\+BASE + 0x0010\+UL)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Channel5\+\_\+\+BASE}~(DMAMUX2\+\_\+\+BASE + 0x0014\+UL)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Channel6\+\_\+\+BASE}~(DMAMUX2\+\_\+\+BASE + 0x0018\+UL)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Channel7\+\_\+\+BASE}~(DMAMUX2\+\_\+\+BASE + 0x001\+CUL)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Request\+Generator0\+\_\+\+BASE}~(DMAMUX2\+\_\+\+BASE + 0x0100\+UL)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Request\+Generator1\+\_\+\+BASE}~(DMAMUX2\+\_\+\+BASE + 0x0104\+UL)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Request\+Generator2\+\_\+\+BASE}~(DMAMUX2\+\_\+\+BASE + 0x0108\+UL)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Request\+Generator3\+\_\+\+BASE}~(DMAMUX2\+\_\+\+BASE + 0x010\+CUL)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Request\+Generator4\+\_\+\+BASE}~(DMAMUX2\+\_\+\+BASE + 0x0110\+UL)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Request\+Generator5\+\_\+\+BASE}~(DMAMUX2\+\_\+\+BASE + 0x0114\+UL)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Request\+Generator6\+\_\+\+BASE}~(DMAMUX2\+\_\+\+BASE + 0x0118\+UL)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Request\+Generator7\+\_\+\+BASE}~(DMAMUX2\+\_\+\+BASE + 0x011\+CUL)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Channel\+Status\+\_\+\+BASE}~(DMAMUX2\+\_\+\+BASE + 0x0080\+UL)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Request\+Gen\+Status\+\_\+\+BASE}~(DMAMUX2\+\_\+\+BASE + 0x0140\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream0\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x010\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream1\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x028\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream2\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x040\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream3\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x058\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream4\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x070\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream5\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x088\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream6\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0\+A0\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream7\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0\+B8\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream0\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x010\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream1\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x028\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream2\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x040\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream3\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x058\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream4\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x070\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream5\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x088\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream6\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0\+A0\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream7\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0\+B8\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel0\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel1\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0004\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel2\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0008\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel3\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x000\+CUL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel4\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0010\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel5\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0014\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel6\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0018\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel7\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x001\+CUL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel8\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0020\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel9\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0024\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel10\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0028\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel11\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x002\+CUL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel12\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0030\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel13\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0034\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel14\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0038\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel15\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x003\+CUL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Request\+Generator0\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0100\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Request\+Generator1\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0104\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Request\+Generator2\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0108\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Request\+Generator3\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x010\+CUL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Request\+Generator4\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0110\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Request\+Generator5\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0114\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Request\+Generator6\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0118\+UL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Request\+Generator7\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x011\+CUL)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel\+Status\+\_\+\+BASE}~(DMAMUX1\+\_\+\+BASE + 0x0080\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga657882d8c743486033ac4d766d7c782e}{DMAMUX1\+\_\+\+Request\+Gen\+Status\+\_\+\+BASE}}~(DMAMUX1\+\_\+\+BASE + 0x0140\+UL)
\item 
\#define {\bfseries FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}~(FMC\+\_\+\+R\+\_\+\+BASE + 0x0000\+UL)
\item 
\#define {\bfseries FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}~(FMC\+\_\+\+R\+\_\+\+BASE + 0x0104\+UL)
\item 
\#define {\bfseries FMC\+\_\+\+Bank2\+\_\+\+R\+\_\+\+BASE}~(FMC\+\_\+\+R\+\_\+\+BASE + 0x0060\+UL)
\item 
\#define {\bfseries FMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE}~(FMC\+\_\+\+R\+\_\+\+BASE + 0x0080\+UL)
\item 
\#define {\bfseries FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+BASE}~(FMC\+\_\+\+R\+\_\+\+BASE + 0x0140\+UL)
\item 
\#define {\bfseries DBGMCU\+\_\+\+BASE}~(0x5\+C001000\+UL)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel0\+\_\+\+BASE}~(MDMA\+\_\+\+BASE + 0x00000040\+UL)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel1\+\_\+\+BASE}~(MDMA\+\_\+\+BASE + 0x00000080\+UL)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel2\+\_\+\+BASE}~(MDMA\+\_\+\+BASE + 0x000000\+C0\+UL)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel3\+\_\+\+BASE}~(MDMA\+\_\+\+BASE + 0x00000100\+UL)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel4\+\_\+\+BASE}~(MDMA\+\_\+\+BASE + 0x00000140\+UL)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel5\+\_\+\+BASE}~(MDMA\+\_\+\+BASE + 0x00000180\+UL)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel6\+\_\+\+BASE}~(MDMA\+\_\+\+BASE + 0x000001\+C0\+UL)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel7\+\_\+\+BASE}~(MDMA\+\_\+\+BASE + 0x00000200\+UL)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel8\+\_\+\+BASE}~(MDMA\+\_\+\+BASE + 0x00000240\+UL)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel9\+\_\+\+BASE}~(MDMA\+\_\+\+BASE + 0x00000280\+UL)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel10\+\_\+\+BASE}~(MDMA\+\_\+\+BASE + 0x000002\+C0\+UL)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel11\+\_\+\+BASE}~(MDMA\+\_\+\+BASE + 0x00000300\+UL)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel12\+\_\+\+BASE}~(MDMA\+\_\+\+BASE + 0x00000340\+UL)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel13\+\_\+\+BASE}~(MDMA\+\_\+\+BASE + 0x00000380\+UL)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel14\+\_\+\+BASE}~(MDMA\+\_\+\+BASE + 0x000003\+C0\+UL)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel15\+\_\+\+BASE}~(MDMA\+\_\+\+BASE + 0x00000400\+UL)
\item 
\#define {\bfseries RAMECC1\+\_\+\+Monitor1\+\_\+\+BASE}~(RAMECC1\+\_\+\+BASE + 0x20\+UL)
\item 
\#define {\bfseries RAMECC1\+\_\+\+Monitor2\+\_\+\+BASE}~(RAMECC1\+\_\+\+BASE + 0x40\+UL)
\item 
\#define {\bfseries RAMECC1\+\_\+\+Monitor3\+\_\+\+BASE}~(RAMECC1\+\_\+\+BASE + 0x60\+UL)
\item 
\#define {\bfseries RAMECC1\+\_\+\+Monitor4\+\_\+\+BASE}~(RAMECC1\+\_\+\+BASE + 0x80\+UL)
\item 
\#define {\bfseries RAMECC1\+\_\+\+Monitor5\+\_\+\+BASE}~(RAMECC1\+\_\+\+BASE + 0x\+A0\+UL)
\item 
\#define {\bfseries RAMECC1\+\_\+\+Monitor6\+\_\+\+BASE}~(RAMECC1\+\_\+\+BASE + 0x\+C0\+UL)
\item 
\#define {\bfseries RAMECC2\+\_\+\+Monitor1\+\_\+\+BASE}~(RAMECC2\+\_\+\+BASE + 0x20\+UL)
\item 
\#define {\bfseries RAMECC2\+\_\+\+Monitor2\+\_\+\+BASE}~(RAMECC2\+\_\+\+BASE + 0x40\+UL)
\item 
\#define {\bfseries RAMECC2\+\_\+\+Monitor3\+\_\+\+BASE}~(RAMECC2\+\_\+\+BASE + 0x60\+UL)
\item 
\#define {\bfseries RAMECC3\+\_\+\+Monitor1\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7eca2f8906225ef3e4e478078948e475}{RAMECC3\+\_\+\+BASE}} + 0x20\+UL)
\item 
\#define {\bfseries RAMECC3\+\_\+\+Monitor2\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7eca2f8906225ef3e4e478078948e475}{RAMECC3\+\_\+\+BASE}} + 0x40\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga5baa2b793fbda2ba01d62a96bb3d8a33}{GPV\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x11000000\+UL)
\item 
\#define {\bfseries TIM2}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM2\+\_\+\+BASE)
\item 
\#define {\bfseries TIM3}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM3\+\_\+\+BASE)
\item 
\#define {\bfseries TIM4}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM4\+\_\+\+BASE)
\item 
\#define {\bfseries TIM5}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM5\+\_\+\+BASE)
\item 
\#define {\bfseries TIM6}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM6\+\_\+\+BASE)
\item 
\#define {\bfseries TIM7}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM7\+\_\+\+BASE)
\item 
\#define {\bfseries TIM13}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM13\+\_\+\+BASE)
\item 
\#define {\bfseries TIM14}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM14\+\_\+\+BASE)
\item 
\#define {\bfseries VREFBUF}~((\mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def}{VREFBUF\+\_\+\+Type\+Def}} $\ast$) VREFBUF\+\_\+\+BASE)
\item 
\#define {\bfseries RTC}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} $\ast$) RTC\+\_\+\+BASE)
\item 
\#define {\bfseries WWDG1}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae577e63866c163fb03f35bb4f54d5944}{WWDG1\+\_\+\+BASE}})
\item 
\#define {\bfseries IWDG1}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} $\ast$) IWDG1\+\_\+\+BASE)
\item 
\#define {\bfseries SPI2}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) SPI2\+\_\+\+BASE)
\item 
\#define {\bfseries SPI3}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) SPI3\+\_\+\+BASE)
\item 
\#define {\bfseries SPI4}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) SPI4\+\_\+\+BASE)
\item 
\#define {\bfseries SPI5}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) SPI5\+\_\+\+BASE)
\item 
\#define {\bfseries SPI6}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) SPI6\+\_\+\+BASE)
\item 
\#define {\bfseries USART2}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) USART2\+\_\+\+BASE)
\item 
\#define {\bfseries USART3}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) USART3\+\_\+\+BASE)
\item 
\#define {\bfseries USART6}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) USART6\+\_\+\+BASE)
\item 
\#define {\bfseries USART10}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) USART10\+\_\+\+BASE)
\item 
\#define {\bfseries UART7}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) UART7\+\_\+\+BASE)
\item 
\#define {\bfseries UART8}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) UART8\+\_\+\+BASE)
\item 
\#define {\bfseries UART9}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) UART9\+\_\+\+BASE)
\item 
\#define {\bfseries CRS}~((\mbox{\hyperlink{struct_c_r_s___type_def}{CRS\+\_\+\+Type\+Def}} $\ast$) CRS\+\_\+\+BASE)
\item 
\#define {\bfseries UART4}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) UART4\+\_\+\+BASE)
\item 
\#define {\bfseries UART5}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) UART5\+\_\+\+BASE)
\item 
\#define {\bfseries I2\+C1}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) I2\+C1\+\_\+\+BASE)
\item 
\#define {\bfseries I2\+C2}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) I2\+C2\+\_\+\+BASE)
\item 
\#define {\bfseries I2\+C3}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) I2\+C3\+\_\+\+BASE)
\item 
\#define {\bfseries I2\+C4}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) I2\+C4\+\_\+\+BASE)
\item 
\#define {\bfseries I2\+C5}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) I2\+C5\+\_\+\+BASE)
\item 
\#define {\bfseries FDCAN1}~((\mbox{\hyperlink{struct_f_d_c_a_n___global_type_def}{FDCAN\+\_\+\+Global\+Type\+Def}} $\ast$) FDCAN1\+\_\+\+BASE)
\item 
\#define {\bfseries FDCAN2}~((\mbox{\hyperlink{struct_f_d_c_a_n___global_type_def}{FDCAN\+\_\+\+Global\+Type\+Def}} $\ast$) FDCAN2\+\_\+\+BASE)
\item 
\#define {\bfseries FDCAN\+\_\+\+CCU}~((\mbox{\hyperlink{struct_f_d_c_a_n___clock_calibration_unit___type_def}{FDCAN\+\_\+\+Clock\+Calibration\+Unit\+\_\+\+Type\+Def}} $\ast$) FDCAN\+\_\+\+CCU\+\_\+\+BASE)
\item 
\#define {\bfseries FDCAN3}~((\mbox{\hyperlink{struct_f_d_c_a_n___global_type_def}{FDCAN\+\_\+\+Global\+Type\+Def}} $\ast$) FDCAN3\+\_\+\+BASE)
\item 
\#define {\bfseries TIM23}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM23\+\_\+\+BASE)
\item 
\#define {\bfseries TIM24}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac9ca77becff5469602c0d74fd499df64}{TIM24\+\_\+\+BASE}})
\item 
\#define {\bfseries CEC}~((\mbox{\hyperlink{struct_c_e_c___type_def}{CEC\+\_\+\+Type\+Def}} $\ast$) CEC\+\_\+\+BASE)
\item 
\#define {\bfseries LPTIM1}~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) LPTIM1\+\_\+\+BASE)
\item 
\#define {\bfseries PWR}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} $\ast$) PWR\+\_\+\+BASE)
\item 
\#define {\bfseries DAC1}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$) DAC1\+\_\+\+BASE)
\item 
\#define {\bfseries LPUART1}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) LPUART1\+\_\+\+BASE)
\item 
\#define {\bfseries SWPMI1}~((\mbox{\hyperlink{struct_s_w_p_m_i___type_def}{SWPMI\+\_\+\+Type\+Def}} $\ast$) SWPMI1\+\_\+\+BASE)
\item 
\#define {\bfseries LPTIM2}~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) LPTIM2\+\_\+\+BASE)
\item 
\#define {\bfseries LPTIM3}~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) LPTIM3\+\_\+\+BASE)
\item 
\#define {\bfseries DTS}~((\mbox{\hyperlink{struct_d_t_s___type_def}{DTS\+\_\+\+Type\+Def}} $\ast$) DTS\+\_\+\+BASE)
\item 
\#define {\bfseries LPTIM4}~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) LPTIM4\+\_\+\+BASE)
\item 
\#define {\bfseries LPTIM5}~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) LPTIM5\+\_\+\+BASE)
\item 
\#define {\bfseries SYSCFG}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} $\ast$) SYSCFG\+\_\+\+BASE)
\item 
\#define {\bfseries COMP12}~((\mbox{\hyperlink{struct_c_o_m_p_o_p_t___type_def}{COMPOPT\+\_\+\+Type\+Def}} $\ast$) COMP12\+\_\+\+BASE)
\item 
\#define {\bfseries COMP1}~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) COMP1\+\_\+\+BASE)
\item 
\#define {\bfseries COMP2}~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) COMP2\+\_\+\+BASE)
\item 
\#define {\bfseries COMP12\+\_\+\+COMMON}~((\mbox{\hyperlink{struct_c_o_m_p___common___type_def}{COMP\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) COMP2\+\_\+\+BASE)
\item 
\#define {\bfseries OPAMP}~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) OPAMP\+\_\+\+BASE)
\item 
\#define {\bfseries OPAMP1}~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) OPAMP1\+\_\+\+BASE)
\item 
\#define {\bfseries OPAMP2}~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) OPAMP2\+\_\+\+BASE)
\item 
\#define {\bfseries EXTI}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} $\ast$) EXTI\+\_\+\+BASE)
\item 
\#define {\bfseries EXTI\+\_\+\+D1}~((\mbox{\hyperlink{struct_e_x_t_i___core___type_def}{EXTI\+\_\+\+Core\+\_\+\+Type\+Def}} $\ast$) EXTI\+\_\+\+D1\+\_\+\+BASE)
\item 
\#define {\bfseries EXTI\+\_\+\+D2}~((\mbox{\hyperlink{struct_e_x_t_i___core___type_def}{EXTI\+\_\+\+Core\+\_\+\+Type\+Def}} $\ast$) EXTI\+\_\+\+D2\+\_\+\+BASE)
\item 
\#define {\bfseries TIM1}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM1\+\_\+\+BASE)
\item 
\#define {\bfseries SPI1}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) SPI1\+\_\+\+BASE)
\item 
\#define {\bfseries TIM8}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM8\+\_\+\+BASE)
\item 
\#define {\bfseries USART1}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) USART1\+\_\+\+BASE)
\item 
\#define {\bfseries TIM12}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM12\+\_\+\+BASE)
\item 
\#define {\bfseries TIM15}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM15\+\_\+\+BASE)
\item 
\#define {\bfseries TIM16}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM16\+\_\+\+BASE)
\item 
\#define {\bfseries TIM17}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM17\+\_\+\+BASE)
\item 
\#define {\bfseries SAI1}~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} $\ast$) SAI1\+\_\+\+BASE)
\item 
\#define {\bfseries SAI1\+\_\+\+Block\+\_\+A}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE)
\item 
\#define {\bfseries SAI1\+\_\+\+Block\+\_\+B}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE)
\item 
\#define {\bfseries SAI4}~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} $\ast$) SAI4\+\_\+\+BASE)
\item 
\#define {\bfseries SAI4\+\_\+\+Block\+\_\+A}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)SAI4\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE)
\item 
\#define {\bfseries SAI4\+\_\+\+Block\+\_\+B}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)SAI4\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE)
\item 
\#define {\bfseries SPDIFRX}~((\mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def}{SPDIFRX\+\_\+\+Type\+Def}} $\ast$) SPDIFRX\+\_\+\+BASE)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel0}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DFSDM1\+\_\+\+Channel0\+\_\+\+BASE)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel1}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DFSDM1\+\_\+\+Channel1\+\_\+\+BASE)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel2}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DFSDM1\+\_\+\+Channel2\+\_\+\+BASE)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel3}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DFSDM1\+\_\+\+Channel3\+\_\+\+BASE)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel4}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DFSDM1\+\_\+\+Channel4\+\_\+\+BASE)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel5}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DFSDM1\+\_\+\+Channel5\+\_\+\+BASE)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel6}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DFSDM1\+\_\+\+Channel6\+\_\+\+BASE)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel7}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DFSDM1\+\_\+\+Channel7\+\_\+\+BASE)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Filter0}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} $\ast$) DFSDM1\+\_\+\+Filter0\+\_\+\+BASE)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Filter1}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} $\ast$) DFSDM1\+\_\+\+Filter1\+\_\+\+BASE)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Filter2}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} $\ast$) DFSDM1\+\_\+\+Filter2\+\_\+\+BASE)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Filter3}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga23687e822a7c9719d64130e282ada955}{DFSDM1\+\_\+\+Filter3\+\_\+\+BASE}})
\item 
\#define {\bfseries DMA2D}~((\mbox{\hyperlink{struct_d_m_a2_d___type_def}{DMA2\+D\+\_\+\+Type\+Def}} $\ast$) DMA2\+D\+\_\+\+BASE)
\item 
\#define {\bfseries DCMI}~((\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} $\ast$) DCMI\+\_\+\+BASE)
\item 
\#define {\bfseries PSSI}~((\mbox{\hyperlink{struct_p_s_s_i___type_def}{PSSI\+\_\+\+Type\+Def}} $\ast$) PSSI\+\_\+\+BASE)
\item 
\#define {\bfseries RCC}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} $\ast$) RCC\+\_\+\+BASE)
\item 
\#define {\bfseries FLASH}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} $\ast$) FLASH\+\_\+\+R\+\_\+\+BASE)
\item 
\#define {\bfseries CRC}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} $\ast$) CRC\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOA}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOA\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOB}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOB\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOC}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOC\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOD}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOD\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOE}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOE\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOF}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOF\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOG}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOG\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOH}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOH\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOJ}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOJ\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOK}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOK\+\_\+\+BASE)
\item 
\#define {\bfseries ADC1}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$) ADC1\+\_\+\+BASE)
\item 
\#define {\bfseries ADC2}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$) ADC2\+\_\+\+BASE)
\item 
\#define {\bfseries ADC3}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$) ADC3\+\_\+\+BASE)
\item 
\#define {\bfseries ADC3\+\_\+\+COMMON}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) ADC3\+\_\+\+COMMON\+\_\+\+BASE)
\item 
\#define {\bfseries ADC12\+\_\+\+COMMON}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) ADC12\+\_\+\+COMMON\+\_\+\+BASE)
\item 
\#define {\bfseries RNG}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} $\ast$) RNG\+\_\+\+BASE)
\item 
\#define {\bfseries SDMMC2}~((\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$) SDMMC2\+\_\+\+BASE)
\item 
\#define {\bfseries DLYB\+\_\+\+SDMMC2}~((\mbox{\hyperlink{struct_d_l_y_b___type_def}{DLYB\+\_\+\+Type\+Def}} $\ast$) DLYB\+\_\+\+SDMMC2\+\_\+\+BASE)
\item 
\#define {\bfseries FMAC}~((\mbox{\hyperlink{struct_f_m_a_c___type_def}{FMAC\+\_\+\+Type\+Def}} $\ast$) FMAC\+\_\+\+BASE)
\item 
\#define {\bfseries CORDIC}~((\mbox{\hyperlink{struct_c_o_r_d_i_c___type_def}{CORDIC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga32264edcc96a33b856fc31ad5422887f}{CORDIC\+\_\+\+BASE}})
\item 
\#define {\bfseries BDMA}~((\mbox{\hyperlink{struct_b_d_m_a___type_def}{BDMA\+\_\+\+Type\+Def}} $\ast$) BDMA\+\_\+\+BASE)
\item 
\#define {\bfseries BDMA\+\_\+\+Channel0}~((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) BDMA\+\_\+\+Channel0\+\_\+\+BASE)
\item 
\#define {\bfseries BDMA\+\_\+\+Channel1}~((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) BDMA\+\_\+\+Channel1\+\_\+\+BASE)
\item 
\#define {\bfseries BDMA\+\_\+\+Channel2}~((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) BDMA\+\_\+\+Channel2\+\_\+\+BASE)
\item 
\#define {\bfseries BDMA\+\_\+\+Channel3}~((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) BDMA\+\_\+\+Channel3\+\_\+\+BASE)
\item 
\#define {\bfseries BDMA\+\_\+\+Channel4}~((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) BDMA\+\_\+\+Channel4\+\_\+\+BASE)
\item 
\#define {\bfseries BDMA\+\_\+\+Channel5}~((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) BDMA\+\_\+\+Channel5\+\_\+\+BASE)
\item 
\#define {\bfseries BDMA\+\_\+\+Channel6}~((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) BDMA\+\_\+\+Channel6\+\_\+\+BASE)
\item 
\#define {\bfseries BDMA\+\_\+\+Channel7}~((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) BDMA\+\_\+\+Channel7\+\_\+\+BASE)
\item 
\#define {\bfseries RAMECC1}~((\mbox{\hyperlink{struct_r_a_m_e_c_c___type_def}{RAMECC\+\_\+\+Type\+Def}} $\ast$)RAMECC1\+\_\+\+BASE)
\item 
\#define {\bfseries RAMECC1\+\_\+\+Monitor1}~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)RAMECC1\+\_\+\+Monitor1\+\_\+\+BASE)
\item 
\#define {\bfseries RAMECC1\+\_\+\+Monitor2}~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)RAMECC1\+\_\+\+Monitor2\+\_\+\+BASE)
\item 
\#define {\bfseries RAMECC1\+\_\+\+Monitor3}~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)RAMECC1\+\_\+\+Monitor3\+\_\+\+BASE)
\item 
\#define {\bfseries RAMECC1\+\_\+\+Monitor4}~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)RAMECC1\+\_\+\+Monitor4\+\_\+\+BASE)
\item 
\#define {\bfseries RAMECC1\+\_\+\+Monitor5}~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)RAMECC1\+\_\+\+Monitor5\+\_\+\+BASE)
\item 
\#define {\bfseries RAMECC1\+\_\+\+Monitor6}~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)RAMECC1\+\_\+\+Monitor6\+\_\+\+BASE)
\item 
\#define {\bfseries RAMECC2}~((\mbox{\hyperlink{struct_r_a_m_e_c_c___type_def}{RAMECC\+\_\+\+Type\+Def}} $\ast$)RAMECC2\+\_\+\+BASE)
\item 
\#define {\bfseries RAMECC2\+\_\+\+Monitor1}~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)RAMECC2\+\_\+\+Monitor1\+\_\+\+BASE)
\item 
\#define {\bfseries RAMECC2\+\_\+\+Monitor2}~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)RAMECC2\+\_\+\+Monitor2\+\_\+\+BASE)
\item 
\#define {\bfseries RAMECC2\+\_\+\+Monitor3}~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)RAMECC2\+\_\+\+Monitor3\+\_\+\+BASE)
\item 
\#define {\bfseries RAMECC3}~((\mbox{\hyperlink{struct_r_a_m_e_c_c___type_def}{RAMECC\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga7eca2f8906225ef3e4e478078948e475}{RAMECC3\+\_\+\+BASE}})
\item 
\#define {\bfseries RAMECC3\+\_\+\+Monitor1}~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)RAMECC3\+\_\+\+Monitor1\+\_\+\+BASE)
\item 
\#define {\bfseries RAMECC3\+\_\+\+Monitor2}~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)RAMECC3\+\_\+\+Monitor2\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX2}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX2\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Channel0}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX2\+\_\+\+Channel0\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Channel1}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX2\+\_\+\+Channel1\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Channel2}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX2\+\_\+\+Channel2\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Channel3}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX2\+\_\+\+Channel3\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Channel4}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX2\+\_\+\+Channel4\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Channel5}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX2\+\_\+\+Channel5\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Channel6}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX2\+\_\+\+Channel6\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Channel7}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX2\+\_\+\+Channel7\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Request\+Generator0}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) DMAMUX2\+\_\+\+Request\+Generator0\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Request\+Generator1}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) DMAMUX2\+\_\+\+Request\+Generator1\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Request\+Generator2}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) DMAMUX2\+\_\+\+Request\+Generator2\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Request\+Generator3}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) DMAMUX2\+\_\+\+Request\+Generator3\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Request\+Generator4}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) DMAMUX2\+\_\+\+Request\+Generator4\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Request\+Generator5}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) DMAMUX2\+\_\+\+Request\+Generator5\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Request\+Generator6}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) DMAMUX2\+\_\+\+Request\+Generator6\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Request\+Generator7}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) DMAMUX2\+\_\+\+Request\+Generator7\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Channel\+Status}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def}{DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def}} $\ast$) DMAMUX2\+\_\+\+Channel\+Status\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX2\+\_\+\+Request\+Gen\+Status}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def}{DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def}} $\ast$) DMAMUX2\+\_\+\+Request\+Gen\+Status\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream0}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Stream0\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream1}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Stream1\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream2}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Stream2\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream3}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Stream3\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream4}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Stream4\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream5}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Stream5\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream6}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Stream6\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream7}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Stream7\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream0}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Stream0\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream1}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Stream1\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream2}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Stream2\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream3}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Stream3\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream4}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Stream4\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream5}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Stream5\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream6}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Stream6\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream7}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Stream7\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel0}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel0\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel1}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel1\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel2}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel2\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel3}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel3\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel4}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel4\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel5}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel5\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel6}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel6\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel7}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel7\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel8}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel8\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel9}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel9\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel10}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel10\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel11}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel11\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel12}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel12\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel13}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel13\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel14}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel14\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel15}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Channel15\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Request\+Generator0}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Request\+Generator0\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Request\+Generator1}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Request\+Generator1\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Request\+Generator2}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Request\+Generator2\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Request\+Generator3}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Request\+Generator3\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Request\+Generator4}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Request\+Generator4\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Request\+Generator5}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Request\+Generator5\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Request\+Generator6}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Request\+Generator6\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Request\+Generator7}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) DMAMUX1\+\_\+\+Request\+Generator7\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Channel\+Status}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def}{DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def}} $\ast$)    DMAMUX1\+\_\+\+Channel\+Status\+\_\+\+BASE)
\item 
\#define {\bfseries DMAMUX1\+\_\+\+Request\+Gen\+Status}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def}{DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga657882d8c743486033ac4d766d7c782e}{DMAMUX1\+\_\+\+Request\+Gen\+Status\+\_\+\+BASE}})
\item 
\#define {\bfseries FMC\+\_\+\+Bank1\+\_\+R}~((\mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} $\ast$) FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE)
\item 
\#define {\bfseries FMC\+\_\+\+Bank1\+E\+\_\+R}~((\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} $\ast$) FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE)
\item 
\#define {\bfseries FMC\+\_\+\+Bank2\+\_\+R}~((\mbox{\hyperlink{struct_f_m_c___bank2___type_def}{FMC\+\_\+\+Bank2\+\_\+\+Type\+Def}} $\ast$) FMC\+\_\+\+Bank2\+\_\+\+R\+\_\+\+BASE)
\item 
\#define {\bfseries FMC\+\_\+\+Bank3\+\_\+R}~((\mbox{\hyperlink{struct_f_m_c___bank3___type_def}{FMC\+\_\+\+Bank3\+\_\+\+Type\+Def}} $\ast$) FMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE)
\item 
\#define {\bfseries FMC\+\_\+\+Bank5\+\_\+6\+\_\+R}~((\mbox{\hyperlink{struct_f_m_c___bank5__6___type_def}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}} $\ast$) FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+BASE)
\item 
\#define {\bfseries OCTOSPI1}~((\mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def}{OCTOSPI\+\_\+\+Type\+Def}} $\ast$) OCTOSPI1\+\_\+\+R\+\_\+\+BASE)
\item 
\#define {\bfseries DLYB\+\_\+\+OCTOSPI1}~((\mbox{\hyperlink{struct_d_l_y_b___type_def}{DLYB\+\_\+\+Type\+Def}} $\ast$) DLYB\+\_\+\+OCTOSPI1\+\_\+\+BASE)
\item 
\#define {\bfseries OCTOSPI2}~((\mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def}{OCTOSPI\+\_\+\+Type\+Def}} $\ast$) OCTOSPI2\+\_\+\+R\+\_\+\+BASE)
\item 
\#define {\bfseries DLYB\+\_\+\+OCTOSPI2}~((\mbox{\hyperlink{struct_d_l_y_b___type_def}{DLYB\+\_\+\+Type\+Def}} $\ast$) DLYB\+\_\+\+OCTOSPI2\+\_\+\+BASE)
\item 
\#define {\bfseries OCTOSPIM}~((\mbox{\hyperlink{struct_o_c_t_o_s_p_i_m___type_def}{OCTOSPIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga2fc5cace00b0d0bc8e4e45dc40ddae6d}{OCTOSPIM\+\_\+\+BASE}})
\item 
\#define {\bfseries SDMMC1}~((\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$) SDMMC1\+\_\+\+BASE)
\item 
\#define {\bfseries DLYB\+\_\+\+SDMMC1}~((\mbox{\hyperlink{struct_d_l_y_b___type_def}{DLYB\+\_\+\+Type\+Def}} $\ast$) DLYB\+\_\+\+SDMMC1\+\_\+\+BASE)
\item 
\#define {\bfseries DBGMCU}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} $\ast$) DBGMCU\+\_\+\+BASE)
\item 
\#define {\bfseries HSEM}~((\mbox{\hyperlink{struct_h_s_e_m___type_def}{HSEM\+\_\+\+Type\+Def}} $\ast$) HSEM\+\_\+\+BASE)
\item 
\#define {\bfseries HSEM\+\_\+\+COMMON}~((\mbox{\hyperlink{struct_h_s_e_m___common___type_def}{HSEM\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) (HSEM\+\_\+\+BASE + 0x100\+UL))
\item 
\#define {\bfseries LTDC}~((\mbox{\hyperlink{struct_l_t_d_c___type_def}{LTDC\+\_\+\+Type\+Def}} $\ast$)LTDC\+\_\+\+BASE)
\item 
\#define {\bfseries LTDC\+\_\+\+Layer1}~((\mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}} $\ast$)LTDC\+\_\+\+Layer1\+\_\+\+BASE)
\item 
\#define {\bfseries LTDC\+\_\+\+Layer2}~((\mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}} $\ast$)LTDC\+\_\+\+Layer2\+\_\+\+BASE)
\item 
\#define {\bfseries MDIOS}~((\mbox{\hyperlink{struct_m_d_i_o_s___type_def}{MDIOS\+\_\+\+Type\+Def}} $\ast$) MDIOS\+\_\+\+BASE)
\item 
\#define {\bfseries ETH}~((\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} $\ast$)ETH\+\_\+\+BASE)
\item 
\#define {\bfseries MDMA}~((\mbox{\hyperlink{struct_m_d_m_a___type_def}{MDMA\+\_\+\+Type\+Def}} $\ast$)MDMA\+\_\+\+BASE)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel0}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)MDMA\+\_\+\+Channel0\+\_\+\+BASE)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel1}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)MDMA\+\_\+\+Channel1\+\_\+\+BASE)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel2}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)MDMA\+\_\+\+Channel2\+\_\+\+BASE)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel3}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)MDMA\+\_\+\+Channel3\+\_\+\+BASE)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel4}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)MDMA\+\_\+\+Channel4\+\_\+\+BASE)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel5}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)MDMA\+\_\+\+Channel5\+\_\+\+BASE)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel6}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)MDMA\+\_\+\+Channel6\+\_\+\+BASE)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel7}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)MDMA\+\_\+\+Channel7\+\_\+\+BASE)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel8}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)MDMA\+\_\+\+Channel8\+\_\+\+BASE)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel9}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)MDMA\+\_\+\+Channel9\+\_\+\+BASE)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel10}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)MDMA\+\_\+\+Channel10\+\_\+\+BASE)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel11}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)MDMA\+\_\+\+Channel11\+\_\+\+BASE)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel12}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)MDMA\+\_\+\+Channel12\+\_\+\+BASE)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel13}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)MDMA\+\_\+\+Channel13\+\_\+\+BASE)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel14}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)MDMA\+\_\+\+Channel14\+\_\+\+BASE)
\item 
\#define {\bfseries MDMA\+\_\+\+Channel15}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)MDMA\+\_\+\+Channel15\+\_\+\+BASE)
\item 
\#define {\bfseries USB1\+\_\+\+OTG\+\_\+\+HS}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} $\ast$) USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HS}~USB1\+\_\+\+OTG\+\_\+\+HS
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}~USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE
\item 
\#define {\bfseries GPV}~((\mbox{\hyperlink{struct_g_p_v___type_def}{GPV\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5baa2b793fbda2ba01d62a96bb3d8a33}{GPV\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___hardware___constant___definition_gab9ea77371b070034ca2a56381a7e9de7}{LSI\+\_\+\+STARTUP\+\_\+\+TIME}}~130U
\item 
\#define {\bfseries ADC\+\_\+\+VER\+\_\+\+V5\+\_\+\+V90}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+ADRDY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d192dae14cf2daa81ea3c7fe02082bd}{ADC\+\_\+\+ISR\+\_\+\+ADRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+ADRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06cdc9a3bf111d8c50ecba178daa90d8}{ADC\+\_\+\+ISR\+\_\+\+ADRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d192dae14cf2daa81ea3c7fe02082bd}{ADC\+\_\+\+ISR\+\_\+\+ADRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+EOSMP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aca01f1e94e9cb20a24476342581e4b}{ADC\+\_\+\+ISR\+\_\+\+EOSMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+EOSMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8d87957a25e701a13575d635628d11}{ADC\+\_\+\+ISR\+\_\+\+EOSMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aca01f1e94e9cb20a24476342581e4b}{ADC\+\_\+\+ISR\+\_\+\+EOSMP\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+EOC\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d3a1b6e32741acec254760c4114270a}{ADC\+\_\+\+ISR\+\_\+\+EOC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+EOC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949681e78b978c1ccd680f11137a1550}{ADC\+\_\+\+ISR\+\_\+\+EOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d3a1b6e32741acec254760c4114270a}{ADC\+\_\+\+ISR\+\_\+\+EOC\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+EOS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b497e9260ad2be98c5ce124848a58d9}{ADC\+\_\+\+ISR\+\_\+\+EOS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+EOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56b6edb70e1c04c5e03a935d2c945f50}{ADC\+\_\+\+ISR\+\_\+\+EOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b497e9260ad2be98c5ce124848a58d9}{ADC\+\_\+\+ISR\+\_\+\+EOS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0b28033954399020afcf36b016cc081}{ADC\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66f58970a53712eed20aaac04c6a6f61}{ADC\+\_\+\+ISR\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0b28033954399020afcf36b016cc081}{ADC\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+JEOC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga494345d2e70ffc08c3a44d9df419d54f}{ADC\+\_\+\+ISR\+\_\+\+JEOC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+JEOC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga399f91d7a99478c39f3b1af135aa2d74}{ADC\+\_\+\+ISR\+\_\+\+JEOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga494345d2e70ffc08c3a44d9df419d54f}{ADC\+\_\+\+ISR\+\_\+\+JEOC\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+JEOS\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05f3bc591a821e3910266054a4839eb5}{ADC\+\_\+\+ISR\+\_\+\+JEOS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+JEOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada657b2ea5dcfce0c60ea6c9a0018da4}{ADC\+\_\+\+ISR\+\_\+\+JEOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05f3bc591a821e3910266054a4839eb5}{ADC\+\_\+\+ISR\+\_\+\+JEOS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+AWD1\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047f1bb1d356fbb1398c15601b82fa18}{ADC\+\_\+\+ISR\+\_\+\+AWD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+AWD1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a11e5b28a1002826ef26b0b272b239}{ADC\+\_\+\+ISR\+\_\+\+AWD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047f1bb1d356fbb1398c15601b82fa18}{ADC\+\_\+\+ISR\+\_\+\+AWD1\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+AWD2\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771937d2ff2945e987accaa8fb76fa1f}{ADC\+\_\+\+ISR\+\_\+\+AWD2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+AWD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914b7e03179cd60a8f24b3779b6bb696}{ADC\+\_\+\+ISR\+\_\+\+AWD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771937d2ff2945e987accaa8fb76fa1f}{ADC\+\_\+\+ISR\+\_\+\+AWD2\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+AWD3\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7223986ad3dd3f45e6b05a12cd8e17d5}{ADC\+\_\+\+ISR\+\_\+\+AWD3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+AWD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f54365f9b93d2d07f7e7bc32cf7468f}{ADC\+\_\+\+ISR\+\_\+\+AWD3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7223986ad3dd3f45e6b05a12cd8e17d5}{ADC\+\_\+\+ISR\+\_\+\+AWD3\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+JQOVF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2666319ac1137734a439fa19679cf13}{ADC\+\_\+\+ISR\+\_\+\+JQOVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+JQOVF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d6a4052be04c997a1cab7082f27f6fc}{ADC\+\_\+\+ISR\+\_\+\+JQOVF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2666319ac1137734a439fa19679cf13}{ADC\+\_\+\+ISR\+\_\+\+JQOVF\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+LDORDY\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga786f96de5e8cdbc3363cf4bec82a6692}{ADC\+\_\+\+ISR\+\_\+\+LDORDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+LDORDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa5d4e367d74858cc32d5916d77fe572}{ADC\+\_\+\+ISR\+\_\+\+LDORDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga786f96de5e8cdbc3363cf4bec82a6692}{ADC\+\_\+\+ISR\+\_\+\+LDORDY\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+ADRDYIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae81c5b62b488d346911cb6865b767cd6}{ADC\+\_\+\+IER\+\_\+\+ADRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+ADRDYIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d9fb25dbbbaa72791a52fedfecca7b}{ADC\+\_\+\+IER\+\_\+\+ADRDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae81c5b62b488d346911cb6865b767cd6}{ADC\+\_\+\+IER\+\_\+\+ADRDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+EOSMPIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31989175e19559ccda01b8632318e2f8}{ADC\+\_\+\+IER\+\_\+\+EOSMPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+EOSMPIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe38c621f1e8239fefbb8585911d2138}{ADC\+\_\+\+IER\+\_\+\+EOSMPIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31989175e19559ccda01b8632318e2f8}{ADC\+\_\+\+IER\+\_\+\+EOSMPIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+EOCIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a189c99834bf55784fd4b7b69e9687}{ADC\+\_\+\+IER\+\_\+\+EOCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+EOCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367429f3a07068668ffefd84c7c60985}{ADC\+\_\+\+IER\+\_\+\+EOCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a189c99834bf55784fd4b7b69e9687}{ADC\+\_\+\+IER\+\_\+\+EOCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+EOSIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54252f722bf811578202880a17727763}{ADC\+\_\+\+IER\+\_\+\+EOSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+EOSIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba8c4da5807ce6cea8b14be76f6243d}{ADC\+\_\+\+IER\+\_\+\+EOSIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54252f722bf811578202880a17727763}{ADC\+\_\+\+IER\+\_\+\+EOSIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabea659e540b09e6ac3e70ed7b561a7a4}{ADC\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga150e154d48f6069e324aa642ec30f107}{ADC\+\_\+\+IER\+\_\+\+OVRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabea659e540b09e6ac3e70ed7b561a7a4}{ADC\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+JEOCIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be51af2eb612af9358c1cf983edb6e7}{ADC\+\_\+\+IER\+\_\+\+JEOCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+JEOCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6662fc8e92986aa733c01837bac8c50}{ADC\+\_\+\+IER\+\_\+\+JEOCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be51af2eb612af9358c1cf983edb6e7}{ADC\+\_\+\+IER\+\_\+\+JEOCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+JEOSIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ff17a1bf5bec1877330ec818977ff65}{ADC\+\_\+\+IER\+\_\+\+JEOSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+JEOSIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ca0001e6467e508394cf7f72aba2ec8}{ADC\+\_\+\+IER\+\_\+\+JEOSIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ff17a1bf5bec1877330ec818977ff65}{ADC\+\_\+\+IER\+\_\+\+JEOSIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+AWD1\+IE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f7c0e35bcb154cc2da118c3504b50d4}{ADC\+\_\+\+IER\+\_\+\+AWD1\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+AWD1\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e70aa6f498afb91d459327c314c8f69}{ADC\+\_\+\+IER\+\_\+\+AWD1\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f7c0e35bcb154cc2da118c3504b50d4}{ADC\+\_\+\+IER\+\_\+\+AWD1\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+AWD2\+IE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac45dadf4a4296fb104abee0021d2714a}{ADC\+\_\+\+IER\+\_\+\+AWD2\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+AWD2\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40598e8fe688a7da26a4f2f111a549f3}{ADC\+\_\+\+IER\+\_\+\+AWD2\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac45dadf4a4296fb104abee0021d2714a}{ADC\+\_\+\+IER\+\_\+\+AWD2\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+AWD3\+IE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b0519f34f03103db638cd3ca92fd26}{ADC\+\_\+\+IER\+\_\+\+AWD3\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+AWD3\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2737968030d4fe33a440231316f5407c}{ADC\+\_\+\+IER\+\_\+\+AWD3\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b0519f34f03103db638cd3ca92fd26}{ADC\+\_\+\+IER\+\_\+\+AWD3\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+JQOVFIE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8f724fa75bda8ddb8cdd8938e2196a}{ADC\+\_\+\+IER\+\_\+\+JQOVFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+JQOVFIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac699152ae847b4c8aaf33cfd2c03b884}{ADC\+\_\+\+IER\+\_\+\+JQOVFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8f724fa75bda8ddb8cdd8938e2196a}{ADC\+\_\+\+IER\+\_\+\+JQOVFIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+ADEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e660b36a753f0b46baa665d6dfe6e2d}{ADC\+\_\+\+CR\+\_\+\+ADEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+ADEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26fe09dfd6969dd95591942e80cc3d2b}{ADC\+\_\+\+CR\+\_\+\+ADEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e660b36a753f0b46baa665d6dfe6e2d}{ADC\+\_\+\+CR\+\_\+\+ADEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+ADDIS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502e95251db602e283746c432535f335}{ADC\+\_\+\+CR\+\_\+\+ADDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+ADDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99494f414a25f32a5f00ea39ea2150a}{ADC\+\_\+\+CR\+\_\+\+ADDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502e95251db602e283746c432535f335}{ADC\+\_\+\+CR\+\_\+\+ADDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+ADSTART\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953c154b7b2b18679ed80a7839c908f3}{ADC\+\_\+\+CR\+\_\+\+ADSTART\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+ADSTART\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25021284fb6bfad3e8448edc6ef81218}{ADC\+\_\+\+CR\+\_\+\+ADSTART}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953c154b7b2b18679ed80a7839c908f3}{ADC\+\_\+\+CR\+\_\+\+ADSTART\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+JADSTART\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c7abad7f3ee1d2ae306185d1c6b3be9}{ADC\+\_\+\+CR\+\_\+\+JADSTART\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+JADSTART\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b3e6a6bfa0c60d25674e43da3387ca}{ADC\+\_\+\+CR\+\_\+\+JADSTART}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c7abad7f3ee1d2ae306185d1c6b3be9}{ADC\+\_\+\+CR\+\_\+\+JADSTART\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+ADSTP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a55e4a2d2535b15287b714d8c6b1ee8}{ADC\+\_\+\+CR\+\_\+\+ADSTP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+ADSTP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c924ba75bdb8b75aa9130b75effbe5}{ADC\+\_\+\+CR\+\_\+\+ADSTP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a55e4a2d2535b15287b714d8c6b1ee8}{ADC\+\_\+\+CR\+\_\+\+ADSTP\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+JADSTP\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e7da4b53b66898243818cb77d0eb8a}{ADC\+\_\+\+CR\+\_\+\+JADSTP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+JADSTP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae9f86a9852402b380d49f9781d75b9}{ADC\+\_\+\+CR\+\_\+\+JADSTP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e7da4b53b66898243818cb77d0eb8a}{ADC\+\_\+\+CR\+\_\+\+JADSTP\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+BOOST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6104af2f3b4e86c169eff83485b30caa}{ADC\+\_\+\+CR\+\_\+\+BOOST\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+BOOST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae54332003d42c3b2f418219b15b801f2}{ADC\+\_\+\+CR\+\_\+\+BOOST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6104af2f3b4e86c169eff83485b30caa}{ADC\+\_\+\+CR\+\_\+\+BOOST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7339bc9d897e0430e712514e20bfa45}{ADC\+\_\+\+CR\+\_\+\+BOOST\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+BOOST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf597e72c196d64c42a69dad65278d501}{ADC\+\_\+\+CR\+\_\+\+BOOST\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+BOOST\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+ADCALLIN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga178009778aa19341a278e692a00b5dd3}{ADC\+\_\+\+CR\+\_\+\+ADCALLIN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+ADCALLIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga316f86ee3aca7e1f041d6ac58a6f8c5b}{ADC\+\_\+\+CR\+\_\+\+ADCALLIN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga178009778aa19341a278e692a00b5dd3}{ADC\+\_\+\+CR\+\_\+\+ADCALLIN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+LINCALRDYW1\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6214c0972291fcc336152a186b5b7991}{ADC\+\_\+\+CR\+\_\+\+LINCALRDYW1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+LINCALRDYW1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ada46042d6fa0defc49ebf1f301eb14}{ADC\+\_\+\+CR\+\_\+\+LINCALRDYW1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6214c0972291fcc336152a186b5b7991}{ADC\+\_\+\+CR\+\_\+\+LINCALRDYW1\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+LINCALRDYW2\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4ececc0789f8148cb71de43eff408b9}{ADC\+\_\+\+CR\+\_\+\+LINCALRDYW2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+LINCALRDYW2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfe71448660e79bbe7ce964bc5b2193b}{ADC\+\_\+\+CR\+\_\+\+LINCALRDYW2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4ececc0789f8148cb71de43eff408b9}{ADC\+\_\+\+CR\+\_\+\+LINCALRDYW2\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+LINCALRDYW3\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae117f6bd1c0b9648de07d7f3d9e94919}{ADC\+\_\+\+CR\+\_\+\+LINCALRDYW3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+LINCALRDYW3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga420fb5698bf16586fc7c635e1904859a}{ADC\+\_\+\+CR\+\_\+\+LINCALRDYW3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae117f6bd1c0b9648de07d7f3d9e94919}{ADC\+\_\+\+CR\+\_\+\+LINCALRDYW3\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+LINCALRDYW4\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276198509363cd4c2abc8c9e37d458fb}{ADC\+\_\+\+CR\+\_\+\+LINCALRDYW4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+LINCALRDYW4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae68eb6771037b2568ec51f02705be6f}{ADC\+\_\+\+CR\+\_\+\+LINCALRDYW4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276198509363cd4c2abc8c9e37d458fb}{ADC\+\_\+\+CR\+\_\+\+LINCALRDYW4\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+LINCALRDYW5\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e820baf2d08cf8a3177ce233e01c917}{ADC\+\_\+\+CR\+\_\+\+LINCALRDYW5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+LINCALRDYW5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85ff795613c8fd45ce03df41a3c9dbb1}{ADC\+\_\+\+CR\+\_\+\+LINCALRDYW5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e820baf2d08cf8a3177ce233e01c917}{ADC\+\_\+\+CR\+\_\+\+LINCALRDYW5\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+LINCALRDYW6\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02ab3ef6eee28dea93da1b3b99902db6}{ADC\+\_\+\+CR\+\_\+\+LINCALRDYW6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+LINCALRDYW6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a7969001aaca58ecd313f97107b2198}{ADC\+\_\+\+CR\+\_\+\+LINCALRDYW6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02ab3ef6eee28dea93da1b3b99902db6}{ADC\+\_\+\+CR\+\_\+\+LINCALRDYW6\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2a7882224b14c4c7ec4d1ce25941f}{ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be7ae16a57665a53f3efce3f8aeb493}{ADC\+\_\+\+CR\+\_\+\+ADVREGEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2a7882224b14c4c7ec4d1ce25941f}{ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+DEEPPWD\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c476eee5e28872a97747be4afc84b3a}{ADC\+\_\+\+CR\+\_\+\+DEEPPWD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+DEEPPWD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a713cf085ebc530caf2492c24edf86}{ADC\+\_\+\+CR\+\_\+\+DEEPPWD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c476eee5e28872a97747be4afc84b3a}{ADC\+\_\+\+CR\+\_\+\+DEEPPWD\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+ADCALDIF\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cc6fb007c268fc6b4f746d2f4a6e3bb}{ADC\+\_\+\+CR\+\_\+\+ADCALDIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+ADCALDIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga602da64684da4f219320006e99afa3a6}{ADC\+\_\+\+CR\+\_\+\+ADCALDIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cc6fb007c268fc6b4f746d2f4a6e3bb}{ADC\+\_\+\+CR\+\_\+\+ADCALDIF\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+ADCAL\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e9eb7e1a024259251ac752a6a7b4279}{ADC\+\_\+\+CR\+\_\+\+ADCAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+ADCAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87c66f671af3241a20d7dfa2a048b40a}{ADC\+\_\+\+CR\+\_\+\+ADCAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e9eb7e1a024259251ac752a6a7b4279}{ADC\+\_\+\+CR\+\_\+\+ADCAL\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+DMNGT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e246b3cbde2dea3a70134f81cff27a0}{ADC\+\_\+\+CFGR\+\_\+\+DMNGT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DMNGT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d1754ae57fde3e672db00eadfb2e9e}{ADC\+\_\+\+CFGR\+\_\+\+DMNGT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e246b3cbde2dea3a70134f81cff27a0}{ADC\+\_\+\+CFGR\+\_\+\+DMNGT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae473ce98b7490d77a086ba20c2b7f475}{ADC\+\_\+\+CFGR\+\_\+\+DMNGT\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DMNGT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bdebe52118263e4e0ee5f1422183bf0}{ADC\+\_\+\+CFGR\+\_\+\+DMNGT\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DMNGT\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884d26277fcbbab9a2306fa0f3a08b06}{ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa43af8cc44bfe846f5405967e420ba}{ADC\+\_\+\+CFGR\+\_\+\+RES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884d26277fcbbab9a2306fa0f3a08b06}{ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a16ca67d91b7088e166a482c8ccdafb}{ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e12f88cd7f5df295e7043bd30f4f37b}{ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec6cfb4d6919d83859cce6a31cd5950b}{ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cb1956530e58fa67550a75b4a813e63}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde20461b88c714bd033532116a3aa6a}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cb1956530e58fa67550a75b4a813e63}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3cb3b6f3c35f7b4193163f4f9d34415}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fd9e517a88674014aab20101a7da115}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7525758d4efc4c48107589b0944bb5ed}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf1131ab203faacfae481746d06c7b91}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac857e0b3042a05e815f6416ecbcb1640}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga174205f3752c0629fc6b2faa76fc475c}{ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\+\_\+\+CFGR\+\_\+\+EXTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga174205f3752c0629fc6b2faa76fc475c}{ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa87582210aab60007d7e66b879c4c4cc}{ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga134b2b43983c99c5bab9ff2cea31c13d}{ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+OVRMOD\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17df813b82fe29cd6e2810429e422dc0}{ADC\+\_\+\+CFGR\+\_\+\+OVRMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+OVRMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19413a93e5983d4c2a3caa18c569b14}{ADC\+\_\+\+CFGR\+\_\+\+OVRMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17df813b82fe29cd6e2810429e422dc0}{ADC\+\_\+\+CFGR\+\_\+\+OVRMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+CONT\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7d0b1394f011c8a6f8f22d3250b4f5b}{ADC\+\_\+\+CFGR\+\_\+\+CONT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+CONT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga821c516b84062c1548d1ec679449ae5f}{ADC\+\_\+\+CFGR\+\_\+\+CONT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7d0b1394f011c8a6f8f22d3250b4f5b}{ADC\+\_\+\+CFGR\+\_\+\+CONT\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+AUTDLY\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a5805f1346391c1187b35bddc45657e}{ADC\+\_\+\+CFGR\+\_\+\+AUTDLY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AUTDLY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c745a8afc373cfb30d2eea5c3e2b539}{ADC\+\_\+\+CFGR\+\_\+\+AUTDLY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a5805f1346391c1187b35bddc45657e}{ADC\+\_\+\+CFGR\+\_\+\+AUTDLY\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+DISCEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa8b98ff16a14c7c6a4b37e7f78b3ff}{ADC\+\_\+\+CFGR\+\_\+\+DISCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DISCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga213e7ac73ff5f6d57ef808b55a5d06d2}{ADC\+\_\+\+CFGR\+\_\+\+DISCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa8b98ff16a14c7c6a4b37e7f78b3ff}{ADC\+\_\+\+CFGR\+\_\+\+DISCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193e3936ee547d9c72cc255a7b220f91}{ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4896e6f24dae71bcf906f5621b4516d4}{ADC\+\_\+\+CFGR\+\_\+\+DISCNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193e3936ee547d9c72cc255a7b220f91}{ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c0e780ad9f10c1c8e71e1fe03bd1f36}{ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2207a91c578ab4dfa0f6b2fbae8f3940}{ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aad1441dd41ef4d4ce7ea365c5c5026}{ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+JDISCEN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89149bdd3e2393675c3c6b787a5e67e7}{ADC\+\_\+\+CFGR\+\_\+\+JDISCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+JDISCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f75ebf90f85ba43654ce84312221a4}{ADC\+\_\+\+CFGR\+\_\+\+JDISCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89149bdd3e2393675c3c6b787a5e67e7}{ADC\+\_\+\+CFGR\+\_\+\+JDISCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+JQM\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f0492df5abdf28dba26078b87ff0f26}{ADC\+\_\+\+CFGR\+\_\+\+JQM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+JQM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae04353744e03fd108feb56f6a08bc2f0}{ADC\+\_\+\+CFGR\+\_\+\+JQM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f0492df5abdf28dba26078b87ff0f26}{ADC\+\_\+\+CFGR\+\_\+\+JQM\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+AWD1\+SGL\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb9472196fea3daf0ef3f1af112fd883}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+SGL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+SGL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e80cddd31bb22e69abe0fa914515f4}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+SGL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb9472196fea3daf0ef3f1af112fd883}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+SGL\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+AWD1\+EN\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad433c24faf296e6439ff44f1f86b6e24}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa348e5a8262fa4004bca7049df8ec8a}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad433c24faf296e6439ff44f1f86b6e24}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+JAWD1\+EN\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga348ddd96ce2ca5a2374e3b74c2d9da42}{ADC\+\_\+\+CFGR\+\_\+\+JAWD1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+JAWD1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73249abd113dec0f23baad8ed97a519b}{ADC\+\_\+\+CFGR\+\_\+\+JAWD1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga348ddd96ce2ca5a2374e3b74c2d9da42}{ADC\+\_\+\+CFGR\+\_\+\+JAWD1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+JAUTO\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dd43ca7e9956bf730047a2ce2444f1d}{ADC\+\_\+\+CFGR\+\_\+\+JAUTO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+JAUTO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16ad6df507751f55e64b21412f34664b}{ADC\+\_\+\+CFGR\+\_\+\+JAUTO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dd43ca7e9956bf730047a2ce2444f1d}{ADC\+\_\+\+CFGR\+\_\+\+JAUTO\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec737fd67e66b3364530caaabd8244b}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95732299dd4eedd4c34b00eafe06ec02}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec737fd67e66b3364530caaabd8244b}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1adfd1f80d0f1e91bdd4392b8bb58145}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8953ce1783e6b85f9f6cf98fb95148c}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ce31917ecfe6fda27195687ef008f2f}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae70f493fea6448e214aad775526fbf}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb51a00e42594b0c477a0d288963a8d3}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+JQDIS\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd126e10753847ae458475eaa9e3d2d}{ADC\+\_\+\+CFGR\+\_\+\+JQDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+JQDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75beb1c49661df317e99020112aca85d}{ADC\+\_\+\+CFGR\+\_\+\+JQDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd126e10753847ae458475eaa9e3d2d}{ADC\+\_\+\+CFGR\+\_\+\+JQDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC3\+\_\+\+CFGR\+\_\+\+DMAEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d7b172cfb8176f6a37543aebc998c2}{ADC3\+\_\+\+CFGR\+\_\+\+DMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC3\+\_\+\+CFGR\+\_\+\+DMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c002ac670c03ee9d14c787ba01303f}{ADC3\+\_\+\+CFGR\+\_\+\+DMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d7b172cfb8176f6a37543aebc998c2}{ADC3\+\_\+\+CFGR\+\_\+\+DMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC3\+\_\+\+CFGR\+\_\+\+DMACFG\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197ddebf7712e856c3680ade3e16feca}{ADC3\+\_\+\+CFGR\+\_\+\+DMACFG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC3\+\_\+\+CFGR\+\_\+\+DMACFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fc6c077daa75c69f7b494582d417723}{ADC3\+\_\+\+CFGR\+\_\+\+DMACFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197ddebf7712e856c3680ade3e16feca}{ADC3\+\_\+\+CFGR\+\_\+\+DMACFG\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC3\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebe07d8f3bb4f5cb993c4cba17239848}{ADC3\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ADC3\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae949d11a99ce01ba828653a56cfe33c7}{ADC3\+\_\+\+CFGR\+\_\+\+RES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebe07d8f3bb4f5cb993c4cba17239848}{ADC3\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4237fba0b3c125820ba3a5680423387d}{ADC3\+\_\+\+CFGR\+\_\+\+RES\+\_\+0}}~(0x1\+UL $<$$<$ ADC3\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac24ef63c4d19542025bcb5f84894caee}{ADC3\+\_\+\+CFGR\+\_\+\+RES\+\_\+1}}~(0x2\+UL $<$$<$ ADC3\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Pos)
\item 
\#define {\bfseries ADC3\+\_\+\+CFGR\+\_\+\+ALIGN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fd5ef9ead7341e319a6dddaaff7624e}{ADC3\+\_\+\+CFGR\+\_\+\+ALIGN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC3\+\_\+\+CFGR\+\_\+\+ALIGN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6889b9e0849f56d443d054168d70df9b}{ADC3\+\_\+\+CFGR\+\_\+\+ALIGN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fd5ef9ead7341e319a6dddaaff7624e}{ADC3\+\_\+\+CFGR\+\_\+\+ALIGN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR2\+\_\+\+ROVSE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bc0d65c2d62f9cd066c1c348be34928}{ADC\+\_\+\+CFGR2\+\_\+\+ROVSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+ROVSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ff689152a4e5a8c532bcb28066636a}{ADC\+\_\+\+CFGR2\+\_\+\+ROVSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bc0d65c2d62f9cd066c1c348be34928}{ADC\+\_\+\+CFGR2\+\_\+\+ROVSE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR2\+\_\+\+JOVSE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00271fbb7f3cec753b7c13f5a665e7bc}{ADC\+\_\+\+CFGR2\+\_\+\+JOVSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+JOVSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga696139df17c4a2e2fd69efac34c76616}{ADC\+\_\+\+CFGR2\+\_\+\+JOVSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00271fbb7f3cec753b7c13f5a665e7bc}{ADC\+\_\+\+CFGR2\+\_\+\+JOVSE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga878dc48c6a74fbbd0dd3a831915ba28d}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614603a6e2355d6e99a0f4349cf61ba8}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga878dc48c6a74fbbd0dd3a831915ba28d}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38e1712d2987a07d2528fd206ec954f4}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e9ee15e9b10f3779135ffde6acb4b3}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42d6903b72afd52ffc65a95f94a8b248}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54cd1d224d98b9396e1f037715639c7f}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+3}}~(0x8\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CFGR2\+\_\+\+TROVS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4e352cc5393f8e53057de8a434cba1}{ADC\+\_\+\+CFGR2\+\_\+\+TROVS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+TROVS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e4f43bb44ce34e13701c87f4eb3c352}{ADC\+\_\+\+CFGR2\+\_\+\+TROVS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4e352cc5393f8e53057de8a434cba1}{ADC\+\_\+\+CFGR2\+\_\+\+TROVS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR2\+\_\+\+ROVSM\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38747afffb3a4546f2499e08900c3b57}{ADC\+\_\+\+CFGR2\+\_\+\+ROVSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+ROVSM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac068ea2cb540312d356ccd5301d46a70}{ADC\+\_\+\+CFGR2\+\_\+\+ROVSM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38747afffb3a4546f2499e08900c3b57}{ADC\+\_\+\+CFGR2\+\_\+\+ROVSM\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR2\+\_\+\+RSHIFT1\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d92400853605816d7a906c238e5b6f0}{ADC\+\_\+\+CFGR2\+\_\+\+RSHIFT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+RSHIFT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b84ad94fc290a362d54efcdcc799ab8}{ADC\+\_\+\+CFGR2\+\_\+\+RSHIFT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d92400853605816d7a906c238e5b6f0}{ADC\+\_\+\+CFGR2\+\_\+\+RSHIFT1\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR2\+\_\+\+RSHIFT2\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84cae0763256c27e80f41bb293835ed4}{ADC\+\_\+\+CFGR2\+\_\+\+RSHIFT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+RSHIFT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4d3aa88ba877a62f1176e0b9eb4f27d}{ADC\+\_\+\+CFGR2\+\_\+\+RSHIFT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84cae0763256c27e80f41bb293835ed4}{ADC\+\_\+\+CFGR2\+\_\+\+RSHIFT2\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR2\+\_\+\+RSHIFT3\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5ade48789c7ac0337771d3a8a3716c}{ADC\+\_\+\+CFGR2\+\_\+\+RSHIFT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+RSHIFT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79d03a65dc58f2ceacb7b5709419978b}{ADC\+\_\+\+CFGR2\+\_\+\+RSHIFT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5ade48789c7ac0337771d3a8a3716c}{ADC\+\_\+\+CFGR2\+\_\+\+RSHIFT3\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR2\+\_\+\+RSHIFT4\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8e59faba4f9a09e6bcb90e3eeb0e4e}{ADC\+\_\+\+CFGR2\+\_\+\+RSHIFT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+RSHIFT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fe02bc849889f918c6fdbaf7b1be648}{ADC\+\_\+\+CFGR2\+\_\+\+RSHIFT4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8e59faba4f9a09e6bcb90e3eeb0e4e}{ADC\+\_\+\+CFGR2\+\_\+\+RSHIFT4\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga358b949245609b1918fd76353adfe723}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bfff6ccf3acd6cc63734b91bd4fd9be}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga358b949245609b1918fd76353adfe723}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0adfdadcfedd26ab04b6e4ccf1f0ab94}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+0}}~(0x001\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dda3542c2579fa9e5d5cd3c3d9b3d01}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+1}}~(0x002\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a80cacb01dd07755248ff3dae0874d}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+2}}~(0x004\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778d33af9322430970e9419fcabb54c8}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+3}}~(0x008\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39caa964431400e29f95118c7c54e517}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+4}}~(0x010\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad4d137b2d74b533b9cbec116895beea}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+5}}~(0x020\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8a6a5a6be21c38938dd4136f16164c7}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+6}}~(0x040\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90546d9ea9a710220c68b0086c4e644d}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+7}}~(0x080\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed1bbbd38068a85fabdcbbce162b5547}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+8}}~(0x100\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb974c6e397b534d8e044ef3b1775c1}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+9}}~(0x200\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CFGR2\+\_\+\+LSHIFT\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4313be751bf004eb927350faa84c63a3}{ADC\+\_\+\+CFGR2\+\_\+\+LSHIFT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+LSHIFT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga374dbe8ed56eceddb6c48b782d56d9ab}{ADC\+\_\+\+CFGR2\+\_\+\+LSHIFT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4313be751bf004eb927350faa84c63a3}{ADC\+\_\+\+CFGR2\+\_\+\+LSHIFT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga528e36b2a70e9f5377afa28d920cee3f}{ADC\+\_\+\+CFGR2\+\_\+\+LSHIFT\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+LSHIFT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87bfc11ac55cd9548c0eff18889de87c}{ADC\+\_\+\+CFGR2\+\_\+\+LSHIFT\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+LSHIFT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4930e64d5ebc3ce55dc6f645ea99e9e9}{ADC\+\_\+\+CFGR2\+\_\+\+LSHIFT\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+LSHIFT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfb7b09f34513387062352336a349b39}{ADC\+\_\+\+CFGR2\+\_\+\+LSHIFT\+\_\+3}}~(0x8\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+LSHIFT\+\_\+\+Pos)
\item 
\#define {\bfseries ADC3\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9c5d9f2ed142a79de56b40b46b09745}{ADC3\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC3\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42d8f9d988160079a8ffe169297016a7}{ADC3\+\_\+\+CFGR2\+\_\+\+OVSR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9c5d9f2ed142a79de56b40b46b09745}{ADC3\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a346af17863e4cdeb71ebdb05a553e}{ADC3\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+0}}~(0x1\+UL $<$$<$ ADC3\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ef4f8d89c982f85868b7969de4ee14}{ADC3\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+1}}~(0x2\+UL $<$$<$ ADC3\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c4235b186c3b5e4def2feee2c08da0}{ADC3\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+2}}~(0x4\+UL $<$$<$ ADC3\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos)
\item 
\#define {\bfseries ADC3\+\_\+\+CFGR2\+\_\+\+SWTRIG\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19df60ed020c70155de2335f26bebb24}{ADC3\+\_\+\+CFGR2\+\_\+\+SWTRIG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC3\+\_\+\+CFGR2\+\_\+\+SWTRIG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbc2bef953c01f60f396c0e2ab125e34}{ADC3\+\_\+\+CFGR2\+\_\+\+SWTRIG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19df60ed020c70155de2335f26bebb24}{ADC3\+\_\+\+CFGR2\+\_\+\+SWTRIG\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC3\+\_\+\+CFGR2\+\_\+\+BULB\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6e21c764ddc267c92031688d34a94b6}{ADC3\+\_\+\+CFGR2\+\_\+\+BULB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC3\+\_\+\+CFGR2\+\_\+\+BULB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42c21ba47399b5ad4afad8016465ba72}{ADC3\+\_\+\+CFGR2\+\_\+\+BULB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6e21c764ddc267c92031688d34a94b6}{ADC3\+\_\+\+CFGR2\+\_\+\+BULB\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC3\+\_\+\+CFGR2\+\_\+\+SMPTRIG\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21dc1302a0568e4578a5cdcc134ce7b2}{ADC3\+\_\+\+CFGR2\+\_\+\+SMPTRIG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC3\+\_\+\+CFGR2\+\_\+\+SMPTRIG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82e33cbe6f1e02697d575e4ea9c14274}{ADC3\+\_\+\+CFGR2\+\_\+\+SMPTRIG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21dc1302a0568e4578a5cdcc134ce7b2}{ADC3\+\_\+\+CFGR2\+\_\+\+SMPTRIG\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3178223e998eaa1910b2bc57534be358}{ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027abde03e4ff1cae275fbea702d2095}{ADC\+\_\+\+SMPR1\+\_\+\+SMP0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3178223e998eaa1910b2bc57534be358}{ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac566e39c3b86efc909500a9588942413}{ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1d81691982d91f9224767bb5784a391}{ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4642472560d0667a1c61619184cbf028}{ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga495929da331dc8c49ca02e1511653b57}{ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8377a1e787d0c8e274d56780ef2a757b}{ADC\+\_\+\+SMPR1\+\_\+\+SMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga495929da331dc8c49ca02e1511653b57}{ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dae73eb7d9bfa25033b021296f57083}{ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fc93f54c3087634329ec7e864388c0a}{ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01d9e4584f7c66fbdab22580ac297918}{ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3654835327c3e21e839985eea7a50c54}{ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5588971a8a0f83018dee5df29dbd8616}{ADC\+\_\+\+SMPR1\+\_\+\+SMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3654835327c3e21e839985eea7a50c54}{ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd8fd3aa5b0fdf0feef37eab7289124}{ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac570af6315b4fdda16202c59066a84f8}{ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c20e357f2b828bc648dd38fc949e9c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c91b4425e052fb99de6ad5a8b6467d4}{ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab22a34e787114885b112f3195b596e7a}{ADC\+\_\+\+SMPR1\+\_\+\+SMP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c91b4425e052fb99de6ad5a8b6467d4}{ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga135939802c1085c3ffe367f7eba4289b}{ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1af0b2b7284b7c5e6d22058da2e973}{ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027f68900560979cd0dac4c61d0328ed}{ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga572943d24d3d77b30378b72259a0ef20}{ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab723bbe520a075dc05c051c5ff13c041}{ADC\+\_\+\+SMPR1\+\_\+\+SMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga572943d24d3d77b30378b72259a0ef20}{ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05f3bb7d0882d3652c15ff34fcc5e805}{ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95745ecc6926a2eda3ae6121846dba99}{ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b45c90f2b61502d246fb8ad87ec109c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4159a76c2886b68621725d9de6eeec46}{ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45b3c4d93de2e7fd685f75e40e2231a}{ADC\+\_\+\+SMPR1\+\_\+\+SMP5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4159a76c2886b68621725d9de6eeec46}{ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0167a630d2a1cfa980574c82d1aa6bbb}{ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab561bae47260b54f285d0e4b242e51}{ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f80920dd8e4bd26b117b2cecf7e135}{ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aec661b1c16744f8f56459166bc1f48}{ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga622869f20d0369d203d3fc59daa1005a}{ADC\+\_\+\+SMPR1\+\_\+\+SMP6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aec661b1c16744f8f56459166bc1f48}{ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d3d93662896f81d20d879d1e42f036a}{ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3a98cd87ebc60a90d91137462a5608}{ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee77200264c0a8f0ab3c2eeb250e9e76}{ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga878a6a4d1e0415217e65e426a2e0b2de}{ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109b3f5b8d67170f9eb030e7cb331ff7}{ADC\+\_\+\+SMPR1\+\_\+\+SMP7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga878a6a4d1e0415217e65e426a2e0b2de}{ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c8a6b2e2604fef144de8c9752743c6}{ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b96aff1fdca529774066740e2ddcbfd}{ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed1fcfd6c79a585f8fd442595c81be6}{ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4634b55ab6417e28a394bcdcd389c952}{ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2960f4d5bf5971024daf60f274361f04}{ADC\+\_\+\+SMPR1\+\_\+\+SMP8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4634b55ab6417e28a394bcdcd389c952}{ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e61794b5b383f65324c3aae9a0049c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9109ccdc0dda8b90df6b0868a72155f4}{ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ccd76eb0915fef45bf6f4ea99e89c7}{ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5886181cc3ac6ae5ece59319bcf59631}{ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f1f5bfac98940216c68e1adb2f9763d}{ADC\+\_\+\+SMPR1\+\_\+\+SMP9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5886181cc3ac6ae5ece59319bcf59631}{ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc9ae5d202932eac4af8975829111e0c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac1925c138e5abd9433e73c5b3858baa}{ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e3d6ef8ed13f8bf9733179396f558a5}{ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae8f9119ad8c947f974a8fafb92d453a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4510ca275d466ec70aea9351b7a2d812}{ADC\+\_\+\+SMPR2\+\_\+\+SMP10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae8f9119ad8c947f974a8fafb92d453a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa90001b735c95ca06dca6bf700d0173}{ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05587e25c61d14798d00d8a30bc6c498}{ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70984308f512e9b7a10011e63ca65c2a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ffd03e7137a58d4b0c887d35697847}{ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b05a6e02802852a24805db90b978344}{ADC\+\_\+\+SMPR2\+\_\+\+SMP11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ffd03e7137a58d4b0c887d35697847}{ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265fe139ce6dfd47ca4473c4d80ddc90}{ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefecb9bb78651cc7b304c36d263548db}{ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988324f5396237f5e76b523722bf1310}{ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4720af69bb9f0921835bad44c825a7}{ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga414f0cdd54936a333a38594a0391f257}{ADC\+\_\+\+SMPR2\+\_\+\+SMP12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4720af69bb9f0921835bad44c825a7}{ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd4c718978f3e26a8d84047b04bd47f9}{ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86495f5aa7af0df7da24d8b5711f1185}{ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6355cb0de0cdb69fdd30e659287f6f8f}{ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec698d9d9c304b0e7d6365f532c4075c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b518835d8add9dd1c4abf2d66cc60aa}{ADC\+\_\+\+SMPR2\+\_\+\+SMP13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec698d9d9c304b0e7d6365f532c4075c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7e510b90fb498bf5b23ee65bdc53daf}{ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf38dc5713a9c0fbc671cad145f249353}{ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56a3d0de3e5accfef6b5850887c8612f}{ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5a3fe25e91d78bcec3f9c32bbe29c9}{ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80aef43bf273a0b1c1c8c95ea2a05997}{ADC\+\_\+\+SMPR2\+\_\+\+SMP14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5a3fe25e91d78bcec3f9c32bbe29c9}{ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353f788547b29e390721512e38d76c91}{ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabc05ded1a51181e5ea311a63a188f50}{ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b820831ec934100caaddc5afca4d7fc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3918c1a95d6be8802a54ec7aaff2cfe}{ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1b0faa04d1e41f0527e6a756c59cdb3}{ADC\+\_\+\+SMPR2\+\_\+\+SMP15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3918c1a95d6be8802a54ec7aaff2cfe}{ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga487ac9b7be501d6d8801ccc524bfe2ee}{ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbbf3e72ec6d557a5116fa5a54e95249}{ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ddc4d71510edde082b2dd4c22e5cda1}{ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga512f9520d6e7ad2f1eca25662f5a5f00}{ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57d8954f0fea7b23d0706547b888770e}{ADC\+\_\+\+SMPR2\+\_\+\+SMP16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga512f9520d6e7ad2f1eca25662f5a5f00}{ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60e469c8aeddeb27c558976d051e6307}{ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2513f71a928fa3e62ea36f09c5585195}{ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e3edcfd7d8090fec74aa35bbeadf0e1}{ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d0fef89af3c6e26afed9da3ff8d655b}{ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2d39fb0029e1ad687a974e951c3ccf}{ADC\+\_\+\+SMPR2\+\_\+\+SMP17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d0fef89af3c6e26afed9da3ff8d655b}{ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9448346fb447544652f1a518f0ea645}{ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1989f93787121ae0a6cd2257143b723d}{ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bdc1745e62f43cc5959880378f56b60}{ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc945469a51c017b413f899ac424ba3}{ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e96250f583a5233b45f03e30b74562}{ADC\+\_\+\+SMPR2\+\_\+\+SMP18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc945469a51c017b413f899ac424ba3}{ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac13baec4186c21c810aeb72bfe17f89d}{ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae385bc553afb94e021ec9ae9f5e12c11}{ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac59c1ccdac1dac3bedcc4a119ed65128}{ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP19\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b8b8e4c6188845e62fcc59f87cfbda}{ADC\+\_\+\+SMPR2\+\_\+\+SMP19\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18dd6093f66a6675977468d4c0abb3ee}{ADC\+\_\+\+SMPR2\+\_\+\+SMP19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b8b8e4c6188845e62fcc59f87cfbda}{ADC\+\_\+\+SMPR2\+\_\+\+SMP19\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga139b18b618432467916564a9154f1c95}{ADC\+\_\+\+SMPR2\+\_\+\+SMP19\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e1df1aa76a0b39bbda11de92cb5c084}{ADC\+\_\+\+SMPR2\+\_\+\+SMP19\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ac66887b4b40b5d852cb3ca5d782594}{ADC\+\_\+\+SMPR2\+\_\+\+SMP19\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP19\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31cd8d9d1a471337d6b937b0d7bc7a8b}{ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+\+Msk}}~(0x\+FFFFFUL $<$$<$ ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade78168473591e710f12f664694881cd}{ADC\+\_\+\+PCSEL\+\_\+\+PCSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31cd8d9d1a471337d6b937b0d7bc7a8b}{ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c52dff43e848585c8126073f5e60a72}{ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+0}}~(0x00001\+UL $<$$<$ ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6b077ee100322351873472db4bb8cd}{ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+1}}~(0x00002\+UL $<$$<$ ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab457ccb046661476fb3fd3e9a2218b27}{ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+2}}~(0x00004\+UL $<$$<$ ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ae6f9e50e4dccdfc7a4fc43bad5779b}{ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+3}}~(0x00008\+UL $<$$<$ ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a45682ef9042c275333f0a5a1481e12}{ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+4}}~(0x00010\+UL $<$$<$ ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8627fb82eb999a73106abd555742a6}{ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+5}}~(0x00020\+UL $<$$<$ ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3204067f3e54217f271d06840c950ac2}{ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+6}}~(0x00040\+UL $<$$<$ ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd6f5dfccafe7ec9d5ef5685caae14d5}{ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+7}}~(0x00080\+UL $<$$<$ ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ce0508c499e4aeee07c7e2e34ff31dc}{ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+8}}~(0x00100\+UL $<$$<$ ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1c8cc78dbd52b73686f849f5025ea28}{ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+9}}~(0x00200\+UL $<$$<$ ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d2aae29a2929626b2db96c5ba1a65a4}{ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+10}}~(0x00400\+UL $<$$<$ ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga979fbaf7ed802847d46e64b9ef8361fd}{ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+11}}~(0x00800\+UL $<$$<$ ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd125a48fbe837f757972389edf460ab}{ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+12}}~(0x01000\+UL $<$$<$ ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb76f61cc95ab212bcbc6ea2df886a2f}{ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+13}}~(0x02000\+UL $<$$<$ ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga582956bb5b908266e58e71487d4cb60b}{ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+14}}~(0x04000\+UL $<$$<$ ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb4e6a7b5a94d0544ff91c747db880f2}{ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+15}}~(0x08000\+UL $<$$<$ ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eb9d0682284cd9e52f2b0876bf868a4}{ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+16}}~(0x10000\+UL $<$$<$ ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga327ff81353c7f9fba237c2d603b0700e}{ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+17}}~(0x20000\+UL $<$$<$ ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga308db48216a7dce7afb4ccb4f479f91e}{ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+18}}~(0x40000\+UL $<$$<$ ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a83e0cc59eee00297c76a50b13a5a5e}{ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+19}}~(0x80000\+UL $<$$<$ ADC\+\_\+\+PCSEL\+\_\+\+PCSEL\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+LTR\+\_\+\+LT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c59cf6098c3ba86d00ff2eabbee680}{ADC\+\_\+\+LTR\+\_\+\+LT\+\_\+\+Msk}}~(0x3\+FFFFFFUL $<$$<$ ADC\+\_\+\+LTR\+\_\+\+LT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ac18b970378acf726f04ae68232c24}{ADC\+\_\+\+LTR\+\_\+\+LT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c59cf6098c3ba86d00ff2eabbee680}{ADC\+\_\+\+LTR\+\_\+\+LT\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+HTR\+\_\+\+HT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9097907041c9d3893ab46b359ade4b00}{ADC\+\_\+\+HTR\+\_\+\+HT\+\_\+\+Msk}}~(0x3\+FFFFFFUL $<$$<$ ADC\+\_\+\+HTR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad685f031174465e636ef75a5bd7b637d}{ADC\+\_\+\+HTR\+\_\+\+HT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9097907041c9d3893ab46b359ade4b00}{ADC\+\_\+\+HTR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC3\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a2736f8958449839988c55e27b63bb}{ADC3\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC3\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5560f19844a800a89f6b3bad7194f0bb}{ADC3\+\_\+\+TR1\+\_\+\+LT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a2736f8958449839988c55e27b63bb}{ADC3\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC3\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf037100588b3987ec864c63faa90ab3}{ADC3\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC3\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b21cde8224233a2ae3eac7fcb105de}{ADC3\+\_\+\+TR1\+\_\+\+AWDFILT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf037100588b3987ec864c63faa90ab3}{ADC3\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga725c0cdb454a322dec2daa2b7e212c42}{ADC3\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+0}}~(0x1\+UL $<$$<$ ADC3\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bd570b1b182631bbad89aa8bcd7e75}{ADC3\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+1}}~(0x2\+UL $<$$<$ ADC3\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cdfdcf30dd83f9c2a9e64ed0a929938}{ADC3\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+2}}~(0x4\+UL $<$$<$ ADC3\+\_\+\+TR1\+\_\+\+AWDFILT\+\_\+\+Pos)
\item 
\#define {\bfseries ADC3\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae415edfddb6c30ae6cd58c5a6a6fd148}{ADC3\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC3\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a9e95b46e310d72ece792cbd0899e9}{ADC3\+\_\+\+TR1\+\_\+\+HT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae415edfddb6c30ae6cd58c5a6a6fd148}{ADC3\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC3\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7abc6a4abe0d4074075a600d9064739e}{ADC3\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ ADC3\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba999520171115e32e87603d12601905}{ADC3\+\_\+\+TR2\+\_\+\+LT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7abc6a4abe0d4074075a600d9064739e}{ADC3\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC3\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0053f66335c8b1590647358fb9845643}{ADC3\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ ADC3\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9206d5b9d132cf99636429b3ddb35470}{ADC3\+\_\+\+TR2\+\_\+\+HT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0053f66335c8b1590647358fb9845643}{ADC3\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC3\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga854945c824bf76199cacae76fa86c61d}{ADC3\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ ADC3\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f4f94516cb973483fedd2bdf0e2a671}{ADC3\+\_\+\+TR3\+\_\+\+LT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga854945c824bf76199cacae76fa86c61d}{ADC3\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC3\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94baa7297e9b1de85495bcfdf81d3c27}{ADC3\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ ADC3\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d4b0c5809220daf1d451d0836e9e946}{ADC3\+\_\+\+TR3\+\_\+\+HT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94baa7297e9b1de85495bcfdf81d3c27}{ADC3\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11490606e7ecc26985deed271f7ff57}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\+\_\+\+SQR1\+\_\+L}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11490606e7ecc26985deed271f7ff57}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ec56fbf232492ec12c954e27d03c6c}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52708c6570da08c295603e5b52461ecd}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b914eeb128157c4acf6f6b9a4be5558}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffdd34daa55da53d18055417ae895c47}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+3}}~(0x8\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga493e2bed9826e8656de8a78d6342a841}{ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55fed000d18748945c5ec1574e2aef2}{ADC\+\_\+\+SQR1\+\_\+\+SQ1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga493e2bed9826e8656de8a78d6342a841}{ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5007c22b52a990d59edc308db4aa7e0e}{ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d39791a254c747d7fc563ef2835a25d}{ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a53d42007635294719b5693c952d9a2}{ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7d8280dceec8e6d639b833f4b95071b}{ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a2c76753c6a1f558daf51306509b1ae}{ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b2b8206a25c584cbb273c4e61ef983a}{ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga646e3fc05e4474a9752a5d6cda422a39}{ADC\+\_\+\+SQR1\+\_\+\+SQ2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b2b8206a25c584cbb273c4e61ef983a}{ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989924c002433367cc6f37b0c607b3ab}{ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc7e21751a905a670a9063621539373b}{ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e1157841449c278c8bd4934ec4753f}{ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553275f2c613beab2dd8831c13bcbdee}{ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85137fd8238de4ec77ae677bbe4a744b}{ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1874def095274f43aea19eb664d03ab}{ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c9ed3df07ad839d62ce3077fe8b69fe}{ADC\+\_\+\+SQR1\+\_\+\+SQ3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1874def095274f43aea19eb664d03ab}{ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga568b56e302ddfbe111f40646687cff3b}{ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09654a4d05c16c32e00747df3b95f73d}{ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43e3000a620505c83df4a22ce5999a5f}{ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a69f9692300a6928f1849270dba9f04}{ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2fd07904b3f9cb2b40aa07f76e16e6a}{ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65d879e928740f53135ce2398a0cf2fb}{ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ddd593a7e2fa60d950beddca3b11b5e}{ADC\+\_\+\+SQR1\+\_\+\+SQ4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65d879e928740f53135ce2398a0cf2fb}{ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb003f3b7e8d3a230cf4142073530a4}{ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44a1f4c32b74f4667792398a0d29136f}{ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73931ce6ed6335310849923555adc310}{ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga801e01f1894057870a05a1c9972d814a}{ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85fa5c7dca8607c798ab9c2f759707ec}{ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5752b106218920c280051cc801f952}{ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dfb1c31c13669683c09eed0907333c0}{ADC\+\_\+\+SQR2\+\_\+\+SQ5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5752b106218920c280051cc801f952}{ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ac54c7cf718ace4ea1da71f92a7f7e9}{ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca546c00944585ead8ac5cc31ca12e5}{ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f73b3de68f2443e1cff75b6a191654}{ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab3e92554b922734bd18089a6e8ad36}{ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de0cbaeece893f7520c4461035e4e70}{ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9429038964d6bbec803d114c73cfa6e}{ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba11f0cdf47b3290e7a6bd4c25eeae9c}{ADC\+\_\+\+SQR2\+\_\+\+SQ6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9429038964d6bbec803d114c73cfa6e}{ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae942db459355fae1c00115036f8960}{ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga020e35f63b9c49018bf98e46cf854ded}{ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50c52bce328fdd2bb57e243ea617554c}{ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4877dfb909e7df70c52261f8d51e32c}{ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e5ac2144b1253dcc5c1ab28177ca20}{ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee89c65015de91a4fc92b922bcef81fe}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f66f702fc124040956117f20ef8df4}{ADC\+\_\+\+SQR2\+\_\+\+SQ7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee89c65015de91a4fc92b922bcef81fe}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12bbc822c10582a80f7e20a11038ce96}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0d7daf3b6db6ff4fa382495f6127c6}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74bda24f18a95261661a944cecf45a52}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2697675d008dda4e6a4905fc0f8d22af}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c46dd0f30ef85094ca0cde2e8c00dac}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9152be162b9262d76b7a59b4c0f25956}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga308ec58a8d20dcb3a348c30c332a0a8e}{ADC\+\_\+\+SQR2\+\_\+\+SQ8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9152be162b9262d76b7a59b4c0f25956}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858717a28d6c26612ad4ced46863ba13}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d06168a43b4845409f2fb9193ee474a}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5eaea65d6719a8199639ec30bb8a07b}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e22da18926dd107adc69282a445412}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadd092f31f37bb129065be175673c63}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03bc5dff92603b8e5dfe5ac87552f40a}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d91ecfc3d40cc6b1960544e526eb91}{ADC\+\_\+\+SQR2\+\_\+\+SQ9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03bc5dff92603b8e5dfe5ac87552f40a}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace032949b436d9af8a20ea10a349d55b}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf43f1c5de0e73d6159fabc3681b891}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3389c07a9de242151ffa434908fee39d}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f30540b9f2d33640ea7d9652dc3c71}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910e5bda9852d49117b76b0d9f420ef2}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd343dc4d904b45555858cd88737791}{ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f3069fb9d69bfc49bcd3baef5bfb263}{ADC\+\_\+\+SQR3\+\_\+\+SQ10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd343dc4d904b45555858cd88737791}{ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2447e3d0233b503d22c25a008dbd6bb2}{ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga746fb81840cfee527ad71abeea7e16c1}{ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad868e3e146ea4018c6712b7b5e5c917c}{ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43376bf9f160fb90ace40cf271ac98b9}{ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf540f93e6895ca3a0d924c07281c3231}{ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4212aeb2623145b990fc5ca3ab6b372}{ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadddb5c25b3defb1a7d65a7df1bb73b5b}{ADC\+\_\+\+SQR3\+\_\+\+SQ11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4212aeb2623145b990fc5ca3ab6b372}{ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65dc4b1ae0f46728af8625948d5c9c7}{ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dc0f722bf58a73bd56cf871d2c6944d}{ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5931d581d840109eb43b27e1e9700196}{ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fd2cba7aa9266b5c230cf72ced3213d}{ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a3df184578b8142e10d85420a539c7a}{ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd3de565eb75eef45ca4b1714d0b725f}{ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3637e441983200bdc8f6cb84343d28cd}{ADC\+\_\+\+SQR3\+\_\+\+SQ12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd3de565eb75eef45ca4b1714d0b725f}{ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb9b4a95a41b45efdfbabb2c254dff54}{ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04b51fe9857ed674dddf0eb3cf7bd1aa}{ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad492e4d36d0b1fb6c5a48887d772ea18}{ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3daa0897dd698b9a92289657a509211}{ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74472cf9b337b11e7394093712ab81ee}{ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaed5fac0755bbfb514a1badb6351883}{ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2022339e35fd5ad394f97d7ed366744a}{ADC\+\_\+\+SQR3\+\_\+\+SQ13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaed5fac0755bbfb514a1badb6351883}{ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16e5fdee0cfa529866eca8e180e2b161}{ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab70798c880e1700cac17e94fb40c4483}{ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ea63a5a3a1c982315000e969bf8abec}{ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0720de5979c486b7960776eb283fc62d}{ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga615dd2c11f0feb9e5685a45665f2c2aa}{ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33289c363de6166bfdd990b9e70394d7}{ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad92b69d99317c86074d8ea5f609f771}{ADC\+\_\+\+SQR3\+\_\+\+SQ14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33289c363de6166bfdd990b9e70394d7}{ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b5a60e0c94439eb67525d5c732a44c4}{ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad7e61eea0ba54638c751726ee89e357}{ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3dcdbc780621a3f3c0d038eb6c48344}{ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab43ad0f13dfcd3ee9685d5631e94d4e0}{ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9599ba53b387f33bf3156b5609d5c39e}{ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2595c8459384c97b4673e910922778c5}{ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2214f5bb73203af67652390fe61449d0}{ADC\+\_\+\+SQR4\+\_\+\+SQ15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2595c8459384c97b4673e910922778c5}{ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e7757a178103514b6bb17a2d5829f44}{ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc393f44825a919be717c9aa0af726b}{ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe8d627766e2892795485ad4258d1a8a}{ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad04e2f3a5921812cbc9bd1725e877f3d}{ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48b1d4173373befa56ba07cb4d6efa9e}{ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1816f43d18d70c9b2330f2b910b1b3f}{ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2103c1c0afcda507339ba3aa355de327}{ADC\+\_\+\+SQR4\+\_\+\+SQ16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1816f43d18d70c9b2330f2b910b1b3f}{ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c87c49d25dd3aa26ab0d3565847d06c}{ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8b4799f17a5bd7488a2ea22e05dee36}{ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03206a57021b7acf10821cfcd0646a8b}{ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955130a7bd74a23fed2e3520356a0b3c}{ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc929a12c1f98b9df7a5cdcf76d7632}{ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3875cb0f8b0450a27c01916eb7638ca7}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\+\_\+\+DR\+\_\+\+RDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3875cb0f8b0450a27c01916eb7638ca7}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11fbbdaa929d9ecf3054aaaed0285b05}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\+\_\+\+JSQR\+\_\+\+JL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11fbbdaa929d9ecf3054aaaed0285b05}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117a6719241f20dbd765bc34f9ffcd58}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f82ef3b6e6350b9e52e622daeaa3e6e}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fdba60b235a884cc77321c6382515a4}{ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8097124ae6a0a332d6fa66a494910b96}{ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fdba60b235a884cc77321c6382515a4}{ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcbc123a8fab93405a5defde61fc5c0b}{ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17e399d531a12e42861ea7749bde5dc1}{ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c313e13190298bb35cc7f2c0af33bcf}{ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ed510fc95d191754a981fc26a2a3e7}{ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37dee12e0521fb23231641ce436d20e1}{ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc3fed84855675ca9a8d056aa9eaf17}{ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\+\_\+\+JSQR\+\_\+\+JEXTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc3fed84855675ca9a8d056aa9eaf17}{ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f52a4af826de1bcfa5cd6db9d3e7ce8}{ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e81ea3a379455b49cc3d40fb431cbb6}{ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d51f520a176b598792f5019ef4e1f7e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d51f520a176b598792f5019ef4e1f7e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ea38b080462c4571524b5fcbfed292}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabae36d7655fb1dce11e60ffa8e57b509}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e7a96d33f640444b40b70e9ee28671}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6066a6aef47f317a5df0c9bbf59121fb}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2c4baf98380a477cebb01be3e8f0594}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb22b426f041225a2383fbb9a014c74}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb22b426f041225a2383fbb9a014c74}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf0889d056b56e4a113142b3694166d}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga048f97e9e332adb21eca27b647af1378}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18bee187ed94e73b16eeea7501394581}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b031d11b56e49b2c28c1a79136b48a}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d6ccde30a22430c658b8efc431e59}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b87c9c110f68556c6d266cd9808165b}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b87c9c110f68556c6d266cd9808165b}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12fbc27c3543f23125f632dfa60fdc98}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169ec7d371e3ee897b73c3ad84b6ed32}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693542d5a536304f364476589ba0bec9}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga139ddd01c0faf219dca844477453149e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1452b8cf4acc90fb522d90751043aac}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c43ea620dd89338b58bf89feab30fd}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c43ea620dd89338b58bf89feab30fd}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e250d329673c02f7a0d24d25e83649}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30dad81d708c35136e2da4e96cfe07b7}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ceab97acb95b31cb7448c9da38fc11a}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52f6571e7efed6a0f72df19c66d3c917}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede3a17ef541039943d9dcd85df223ca}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1baece300161b812b7d25e9068b4914}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Msk}}~(0x3\+FFFFFFUL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga700209a12e66924a0fea72afd6e4bc1f}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1baece300161b812b7d25e9068b4914}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5213c3bd815c20ed779ad375dee3771f}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+0}}~(0x0000001\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe487e2a9ac6c29d0a32dc556515c54}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+1}}~(0x0000002\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace9be16d1121ae0468126a2af3005dc7}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+2}}~(0x0000004\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffaa1433d64fe20128707c46a4100c8}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+3}}~(0x0000008\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee81078fcb1cac2dd87c4039a4b8e22a}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+4}}~(0x0000010\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e60e5e3fee0182d6861c48ec507a42b}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+5}}~(0x0000020\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b537eee8b5d56c59b49a47f8f4cc2c2}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+6}}~(0x0000040\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5c06e2c758ce50fc86aa925e199aef}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+7}}~(0x0000080\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga892746923b1357d2d72ac7f679afc5e1}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+8}}~(0x0000100\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeff933e766afe682e11a1de5050830c3}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+9}}~(0x0000200\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3de2a27e58d9864c56a9b750f3f3e7}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+10}}~(0x0000400\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ad9524f45565cc5ab562a793fe6beb7}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+11}}~(0x0000800\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbf9dec74881ed0df25da1bd7b41e04a}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+12}}~(0x0001000\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e93126b8891f6a61a129d5c1660f99a}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+13}}~(0x0002000\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a16998ef652ed900a30253e65d068f8}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+14}}~(0x0004000\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bbf0cdcdac917e76621572e5115c905}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+15}}~(0x0008000\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab78e7611b3b02ac11c3681fe709ca086}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+16}}~(0x0010000\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30b36b54f46c553e23e0a0be77450268}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+17}}~(0x0020000\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4512d3cdc0882a454c0afae3a326635e}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+18}}~(0x0040000\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8351177aad6537dcedf03abb6ff371d5}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+19}}~(0x0080000\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9777a3dfbd6d53016c05cf3a96c6c225}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+20}}~(0x0100000\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2d51f4750316988549c159249706d4}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+21}}~(0x0200000\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea54e8527434ceaf9e05c84ddb73512}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+22}}~(0x0400000\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f46a5f96bcb464f2aad2d9aa8e2442f}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+23}}~(0x0800000\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga112b1be02b1bfc77289d852264ea6b63}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+24}}~(0x1000000\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab164c7e7a1dc05cb39b7ea3b930c0022}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+25}}~(0x2000000\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fed1f61392a2ef3e37ae5209dd1d128}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e94005518a839badc98d9713de326ee}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fed1f61392a2ef3e37ae5209dd1d128}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6771691b66263d52d2237c02e028c9ca}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28da6c98439636c6b3d62124b2ddf340}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c32b982991b0a905496e92670bab448}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2207887ce2435a8928e4018b6f9ed4b9}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ac01cb6adf46ec13ebf4e3d553e4aa1}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+OFR1\+\_\+\+SSATE\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga992a7b3fc3446b824a33b25bcfeb77cb}{ADC\+\_\+\+OFR1\+\_\+\+SSATE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+SSATE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a48b264f301c8b5a697d9f747f85c0e}{ADC\+\_\+\+OFR1\+\_\+\+SSATE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga992a7b3fc3446b824a33b25bcfeb77cb}{ADC\+\_\+\+OFR1\+\_\+\+SSATE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC3\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009045a298686a3c6837c22865be68d9}{ADC3\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC3\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69300f34bbc137234370a0e7d04eadf9}{ADC3\+\_\+\+OFR1\+\_\+\+OFFSET1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009045a298686a3c6837c22865be68d9}{ADC3\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC3\+\_\+\+OFR1\+\_\+\+OFFSETPOS\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4688ccf53259dfbff4756a7d90c87c5}{ADC3\+\_\+\+OFR1\+\_\+\+OFFSETPOS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC3\+\_\+\+OFR1\+\_\+\+OFFSETPOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36c36b8df07cdf67b415dc324aed777b}{ADC3\+\_\+\+OFR1\+\_\+\+OFFSETPOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4688ccf53259dfbff4756a7d90c87c5}{ADC3\+\_\+\+OFR1\+\_\+\+OFFSETPOS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC3\+\_\+\+OFR1\+\_\+\+SATEN\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f98672daeb0ee64669c3ef8b9ee15b1}{ADC3\+\_\+\+OFR1\+\_\+\+SATEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC3\+\_\+\+OFR1\+\_\+\+SATEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadf9e221fe134e6677dddb0f45292dd3}{ADC3\+\_\+\+OFR1\+\_\+\+SATEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f98672daeb0ee64669c3ef8b9ee15b1}{ADC3\+\_\+\+OFR1\+\_\+\+SATEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC3\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+EN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f1d856689339c02b9d937eea85ccea}{ADC3\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC3\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80bf2d53022fa347c892c4576019f6d9}{ADC3\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f1d856689339c02b9d937eea85ccea}{ADC3\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3d633cb4c3e66b8c4515afa3b360b30}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Msk}}~(0x3\+FFFFFFUL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f9cf8ee9926eef711e304d59baee6ba}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3d633cb4c3e66b8c4515afa3b360b30}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fed0b6e4a2e124d5d43237645c2602f}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+0}}~(0x0000001\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86682d244766d197e1184c786aff6ace}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+1}}~(0x0000002\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3131174158542048297b73f14b3a58d}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+2}}~(0x0000004\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6d4eba692aad2900d92a81b0f041254}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+3}}~(0x0000008\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28fd43478059f95548cd9b2f446b4e0b}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+4}}~(0x0000010\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e93ffc6e4b2d5841fcd707c523a3358}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+5}}~(0x0000020\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad855e14e2662d3a652392af262c8dec8}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+6}}~(0x0000040\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga039e13998a97d231eb9bc2f715fe8964}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+7}}~(0x0000080\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b59a99a69695331d7a6f131703e05c6}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+8}}~(0x0000100\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0ca18400591614b66a04645b2159c23}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+9}}~(0x0000200\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca7eeac7b9b2f38c1cdea8d5667be75}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+10}}~(0x0000400\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a806040986c09e143b5487179321802}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+11}}~(0x0000800\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d6e1f855031e3b0d32e7cfb4c827ce9}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+12}}~(0x0001000\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ddaf1a4ca01fe5e01070676f6047716}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+13}}~(0x0002000\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6df4bd0358b9d5511997d138b8333a}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+14}}~(0x0004000\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10b4d63c1a495f63dc45824363bfcc70}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+15}}~(0x0008000\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3138ea6ec153fcaab879828d3fd2d49f}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+16}}~(0x0010000\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87fa993c78c6529abe986efb1c4971d0}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+17}}~(0x0020000\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5a12c8c707588a62f9795d9c793c51}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+18}}~(0x0040000\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2fff46f79b09c03f240fcaac8aa7163}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+19}}~(0x0080000\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga870446d6cc1393e7751fcc786ce85f9f}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+20}}~(0x0100000\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga220a12b5622dc9631bed477f7eb73081}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+21}}~(0x0200000\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad24b01058eb5da4195aa8ca610e9a669}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+22}}~(0x0400000\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dd0323671ff1c7a26e2b8671f40f389}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+23}}~(0x0800000\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03080f84f921998ecdecdcc21f17c20e}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+24}}~(0x1000000\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4106ecf5bc427a3015b0dffb21ac34fc}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+25}}~(0x2000000\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa4b36fb250d4ab3f884dfb4d6c83513}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9809eba930562b84811df0a2f3eee9b}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa4b36fb250d4ab3f884dfb4d6c83513}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dc052ac4abb4db53d9985b228ad701}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad971b55b660ad3ec7b454d3e1177e1a7}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f8e1fc9496f1ae21bb90d3147b63fa}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a4088f69ffb20ac59a3149d09ce52a}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0226029046cf5cb2982ee7050eb69653}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+OFR2\+\_\+\+SSATE\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6075943a6b35cb771baea6ad5c93c95c}{ADC\+\_\+\+OFR2\+\_\+\+SSATE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+SSATE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20602eb6adcb26b1a35d43cd52e0a6ff}{ADC\+\_\+\+OFR2\+\_\+\+SSATE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6075943a6b35cb771baea6ad5c93c95c}{ADC\+\_\+\+OFR2\+\_\+\+SSATE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC3\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2803e95b5b1dc2d782b6563ca47a862}{ADC3\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC3\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa44716aa02f2c921d6b4373d63a5db}{ADC3\+\_\+\+OFR2\+\_\+\+OFFSET2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2803e95b5b1dc2d782b6563ca47a862}{ADC3\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC3\+\_\+\+OFR2\+\_\+\+OFFSETPOS\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a60bb1d894af09b7f0ff4929494e351}{ADC3\+\_\+\+OFR2\+\_\+\+OFFSETPOS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC3\+\_\+\+OFR2\+\_\+\+OFFSETPOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a9a5711f871512ebfdc60fe7a97f993}{ADC3\+\_\+\+OFR2\+\_\+\+OFFSETPOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a60bb1d894af09b7f0ff4929494e351}{ADC3\+\_\+\+OFR2\+\_\+\+OFFSETPOS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC3\+\_\+\+OFR2\+\_\+\+SATEN\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f008e048c2e6e9f225f1f718df14cbe}{ADC3\+\_\+\+OFR2\+\_\+\+SATEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC3\+\_\+\+OFR2\+\_\+\+SATEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf68c0ea816f903b1bef2d9d1bdaa34b4}{ADC3\+\_\+\+OFR2\+\_\+\+SATEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f008e048c2e6e9f225f1f718df14cbe}{ADC3\+\_\+\+OFR2\+\_\+\+SATEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC3\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+EN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf612783f5cf3b26488a1f5ab26e9beee}{ADC3\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC3\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ee925e18111c61ac7a0287e771c10ce}{ADC3\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf612783f5cf3b26488a1f5ab26e9beee}{ADC3\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2df157f029f00a635b17333ffc4ecbdf}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Msk}}~(0x3\+FFFFFFUL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaedba293d9d47927aa9ce1ac190f96fa}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2df157f029f00a635b17333ffc4ecbdf}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41999486ba29e575fd31138826485023}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+0}}~(0x0000001\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ece298a4bb5043e942196bcdde97702}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+1}}~(0x0000002\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ae6d0bed882f993185c347e5cf3b1b}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+2}}~(0x0000004\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d99180a56c89859c60910a70cda955b}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+3}}~(0x0000008\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6099b9c5f8ab2677f64a5b2baefec4c9}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+4}}~(0x0000010\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaecf54b4c5545403792c77252f44f15}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+5}}~(0x0000020\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a862af4dfcbb5e950e5e1a3a935918d}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+6}}~(0x0000040\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a5710d601d40283e67f6df9ced666c}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+7}}~(0x0000080\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9694bacc932fcb34f019426890ca8e6b}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+8}}~(0x0000100\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c320788c0c762d67622d7a64f9c3fc}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+9}}~(0x0000200\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf80af40e83e0c3b58ebc26f1db242018}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+10}}~(0x0000400\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f2fa7ab450277a0bdf1c950816446c7}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+11}}~(0x0000800\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc13f705a32839175b2e40a91c8d24e}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+12}}~(0x0001000\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb72c04f297e322f410c5c7ce00929ef}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+13}}~(0x0002000\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae00c1a0d0e1be508b5f02d90c7f02e82}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+14}}~(0x0004000\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8918b997ea554ffe6f4c77b365d0f2f6}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+15}}~(0x0008000\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f128c377c5703a733c502f96449a919}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+16}}~(0x0010000\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7b58a3a459718b104173b83c53fb99a}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+17}}~(0x0020000\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833eecf07c3c6dbf14ed8578d9ab5a95}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+18}}~(0x0040000\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4df57c433a122e616204f86ee9543b3}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+19}}~(0x0080000\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6a3fa91c034c02ec035880b95366abc}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+20}}~(0x0100000\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a4add8068af8edab177971e2682971f}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+21}}~(0x0200000\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac63b4f47c1296b2d27511b2474496b2c}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+22}}~(0x0400000\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b12aa0741cd032a6e9e80a7c94aab6b}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+23}}~(0x0800000\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2dddaf39aea301a53843f5bd1b7745b}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+24}}~(0x1000000\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94b0ca789be499d0a4dc497b2791d403}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+25}}~(0x2000000\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcb2e2377f0d2e1b87fac77f8a921461}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3cb20595be89277a7c2421268fd5fdb}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcb2e2377f0d2e1b87fac77f8a921461}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10219b5b71df792c91e0c0225c54553a}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga588c61f2002a84aa6e9e9d2bdf16869d}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16d8df2d7afe5329e166204a09fa34da}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dab5a0c331787fdd6b3d7c644591605}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b05333761452e464db71b14c95dac7}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+OFR3\+\_\+\+SSATE\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c3f8a9554e3b87a3545d53ff83080c}{ADC\+\_\+\+OFR3\+\_\+\+SSATE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+SSATE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c8b23db363befac10ee9b99b145c2df}{ADC\+\_\+\+OFR3\+\_\+\+SSATE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c3f8a9554e3b87a3545d53ff83080c}{ADC\+\_\+\+OFR3\+\_\+\+SSATE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC3\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa203f8c29197c217daa9bd6c94a20e}{ADC3\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC3\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2db8369d0464efb3e070032eaf1274c0}{ADC3\+\_\+\+OFR3\+\_\+\+OFFSET3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa203f8c29197c217daa9bd6c94a20e}{ADC3\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC3\+\_\+\+OFR3\+\_\+\+OFFSETPOS\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542e05c26959ff7c408c6722622bfb7f}{ADC3\+\_\+\+OFR3\+\_\+\+OFFSETPOS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC3\+\_\+\+OFR3\+\_\+\+OFFSETPOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11ca685b24c946244996403b8987d16b}{ADC3\+\_\+\+OFR3\+\_\+\+OFFSETPOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542e05c26959ff7c408c6722622bfb7f}{ADC3\+\_\+\+OFR3\+\_\+\+OFFSETPOS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC3\+\_\+\+OFR3\+\_\+\+SATEN\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44efc78d524d7fdc89dc8e8f0e56c546}{ADC3\+\_\+\+OFR3\+\_\+\+SATEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC3\+\_\+\+OFR3\+\_\+\+SATEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e8975f86bb94cdc8f26b67e56c8d62f}{ADC3\+\_\+\+OFR3\+\_\+\+SATEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44efc78d524d7fdc89dc8e8f0e56c546}{ADC3\+\_\+\+OFR3\+\_\+\+SATEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC3\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+EN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5adb729914a4a9fc7edfd4c9d2aeb3ef}{ADC3\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC3\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga907e8a4a53c704dacca710c7fa5d4809}{ADC3\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5adb729914a4a9fc7edfd4c9d2aeb3ef}{ADC3\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7d88bc4f3ab00f3ca6fddb167dfc122}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Msk}}~(0x3\+FFFFFFUL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga442c9a6b73fff3f4068d82ee3dd3e15a}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7d88bc4f3ab00f3ca6fddb167dfc122}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26450a24b51cd7bc4dcc68ffaad82c88}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+0}}~(0x0000001\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288943fe7b92dab8bd9bb56d9d9d6017}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+1}}~(0x0000002\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd522b3a85763b7d41ea5ce0daeab25c}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+2}}~(0x0000004\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dd66b711d801739c47a7a84dbd56c88}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+3}}~(0x0000008\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace023a4ddcc9763bbc5893dcc492f962}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+4}}~(0x0000010\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace7caf0abbccacefb50fa570b51c6f8a}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+5}}~(0x0000020\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99b14202b4f786dd15843fc46ee56b7f}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+6}}~(0x0000040\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702e9d09f3d40b021d37228990ce3328}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+7}}~(0x0000080\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc7a0d2a6d1dabad9338a992be5efc03}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+8}}~(0x0000100\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51ee576252d705d94389050950fa366b}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+9}}~(0x0000200\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04dd8fc20a4972efea31f769581e7281}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+10}}~(0x0000400\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d5b45f4eadb682bc747dcd2fcc972b1}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+11}}~(0x0000800\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf867d9c7ad2fa7ffb11e35f7702bee8c}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+12}}~(0x0001000\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b9630b8eb771ec82d00897dfc11c00}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+13}}~(0x0002000\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3522f1780460a6f5bbac00e8123bf2bf}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+14}}~(0x0004000\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02c102b532f0ef8a70b517a8a082981}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+15}}~(0x0008000\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b57a20cfd9df84f4515a99c66f794c}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+16}}~(0x0010000\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf077534441a1490623ff76c88f2464ed}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+17}}~(0x0020000\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6ba5dab54868ddc7f876d3775a4ceb8}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+18}}~(0x0040000\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga346f7c1c6a7fd53239262b513a4bef51}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+19}}~(0x0080000\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e89602732f60b5647e5f8209699cba}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+20}}~(0x0100000\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d625e5bd377b59d92634a497c7c7c5b}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+21}}~(0x0200000\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d866c1d48acc48c47b66697fd247589}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+22}}~(0x0400000\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145cb770e1f9aaef65ccf79690acd94e}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+23}}~(0x0800000\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdd07b83d8440eb48688a13666afee1d}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+24}}~(0x1000000\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1532633a43fb87cef60ecdc278a101}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+25}}~(0x2000000\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85cfb68712505fe5b103b3ea8facbd7b}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc90e672f9041a75ddeceaff3b04947b}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85cfb68712505fe5b103b3ea8facbd7b}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ecdfa92877cf83783f1f17f5b7a0fcc}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d46cbe6b27cd681be2722f4579c9b87}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63f2ba426a708b67c23976659bae1cf4}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b03079a82bf8cbf7dea7b68e35075b}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78250ff66fd8c6a6c58f918ffc01a160}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+OFR4\+\_\+\+SSATE\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3928beea07b5acff3cab551a62bbd6}{ADC\+\_\+\+OFR4\+\_\+\+SSATE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+SSATE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga928281417d3a4cc248799513f9a223f9}{ADC\+\_\+\+OFR4\+\_\+\+SSATE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3928beea07b5acff3cab551a62bbd6}{ADC\+\_\+\+OFR4\+\_\+\+SSATE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC3\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb75b6616ae6cf4d3d666853009bc63e}{ADC3\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC3\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e22805efb12ea79d35df8079b2183f6}{ADC3\+\_\+\+OFR4\+\_\+\+OFFSET4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb75b6616ae6cf4d3d666853009bc63e}{ADC3\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC3\+\_\+\+OFR4\+\_\+\+OFFSETPOS\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19657c4f529e1f108f01111049d84f0e}{ADC3\+\_\+\+OFR4\+\_\+\+OFFSETPOS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC3\+\_\+\+OFR4\+\_\+\+OFFSETPOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15f30a8a7357720d7c0645041d2d7b06}{ADC3\+\_\+\+OFR4\+\_\+\+OFFSETPOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19657c4f529e1f108f01111049d84f0e}{ADC3\+\_\+\+OFR4\+\_\+\+OFFSETPOS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC3\+\_\+\+OFR4\+\_\+\+SATEN\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6bb196a5f790fe63a3e7d19a82cc045}{ADC3\+\_\+\+OFR4\+\_\+\+SATEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC3\+\_\+\+OFR4\+\_\+\+SATEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ebc2c576d84f1e3b494ebcb712cd844}{ADC3\+\_\+\+OFR4\+\_\+\+SATEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6bb196a5f790fe63a3e7d19a82cc045}{ADC3\+\_\+\+OFR4\+\_\+\+SATEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC3\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+EN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74812d2f4089e411c7e854f1c45e5006}{ADC3\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC3\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8020d6d6d7e9b118ae3c1c84f0d64cd5}{ADC3\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74812d2f4089e411c7e854f1c45e5006}{ADC3\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6440d03419f23870bf5bf1a38a57c79d}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\+\_\+\+JDR1\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6440d03419f23870bf5bf1a38a57c79d}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20bbc6ec9c0b29091f695ee8ba777395}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+0}}~(0x00000001\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35739c9b06dca1ad930886d4bd1f92c}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+1}}~(0x00000002\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3488e839fd87aa40dfb50fafd204e1e3}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+2}}~(0x00000004\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga323fee0db075c5bc82666f1e5b55d015}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+3}}~(0x00000008\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac483ac3f0c8fd824c98e229356c0df95}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+4}}~(0x00000010\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdf982e6d802d5d6ad7f9c6f9623b908}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+5}}~(0x00000020\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab00d61a3e0b153d6c9b5c560e01af221}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+6}}~(0x00000040\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cccca124d592de2e91fbdf48d2e6ba4}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+7}}~(0x00000080\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf36494ccaf087750af50052b8e71c7c0}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+8}}~(0x00000100\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0970efab81e06caab040e9246858303f}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+9}}~(0x00000200\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga630211e05706fbead495f471a6c45b0f}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+10}}~(0x00000400\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a1885ff70859484dea35c92911f88f}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+11}}~(0x00000800\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03be91eae8c5f91923d3f6be1a7e3000}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+12}}~(0x00001000\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga939a254473cbeb48a4f5409aff03a22b}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+13}}~(0x00002000\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a999861d07b26419eac3f7864e8582}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+14}}~(0x00004000\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4906ba5c48cd848b1b2c5f364aa41d09}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+15}}~(0x00008000\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473d9c5507a442d6535f198135289190}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+16}}~(0x00010000\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4bac50d8c5044e3b26b284335f294f9}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+17}}~(0x00020000\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62820308e7f040c44610fff2d95c6e60}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+18}}~(0x00040000\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeddc894cfc9272f8a15517479855081e}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+19}}~(0x00080000\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269b684a999dd2ef532e8ea90d610145}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+20}}~(0x00100000\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43b405f6b88f69d249de17c3855d7460}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+21}}~(0x00200000\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367323b85b6c04be7fe833cec01af99e}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+22}}~(0x00400000\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga880c04c86af46376ceea9b46abfdb183}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+23}}~(0x00800000\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c90d3dd634d9d53be0eda50335343f3}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+24}}~(0x01000000\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac48fef64fca4338479b7a65843a4b81f}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+25}}~(0x02000000\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga629d96f4586eb96d1ebed5bbf1b6ebf0}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+26}}~(0x04000000\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4585194ceb1c3245c29b69231a14af2a}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+27}}~(0x08000000\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813d2efdb101135712d907f7f3e62dcd}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+28}}~(0x10000000\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga219694e2268d0fadbabb18ee011e9e37}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+29}}~(0x20000000\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e1f398374e26640f8b4094ca95366a}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+30}}~(0x40000000\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a1fd2eebb14a44d723e869e7fc73843}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+31}}~(0x80000000\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ff8b95da1c11baf16aa35dd8672670}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fbd8801b9c60269ca477062985a08e8}{ADC\+\_\+\+JDR2\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ff8b95da1c11baf16aa35dd8672670}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga452e02ccb000386a15d20ed728b2849c}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+0}}~(0x00000001\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5035246176ff6e3302e6b7fc6884d68e}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+1}}~(0x00000002\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f5ea74c57bae6a39c9cfa543c035169}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+2}}~(0x00000004\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0398cf9899f443e76d726ce5916798e}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+3}}~(0x00000008\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8480ad41a2510c157c549a433b07e441}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+4}}~(0x00000010\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf330256dd858cc83f00b3701486be8d}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+5}}~(0x00000020\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6057cdf9911b02a12098a0f08182a8c0}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+6}}~(0x00000040\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3619875334b6279ea0079f207b056c33}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+7}}~(0x00000080\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fb58fcc7145a25828db2689897ec623}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+8}}~(0x00000100\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fc2cf74cd39e4b873ad82adaf5b918}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+9}}~(0x00000200\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c42f0f147c8a3d624922e573ed7fb33}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+10}}~(0x00000400\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e9130a6d87c6a24ffb363d1d6e2b22}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+11}}~(0x00000800\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e0829c58969816523108f2740f6bf36}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+12}}~(0x00001000\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45cb477791616e2376dffdafa8153f5f}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+13}}~(0x00002000\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a073f02125354e5e67e88ed6a0c6eb9}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+14}}~(0x00004000\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb24f0641ef9363be2a9cb4351b445cb}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+15}}~(0x00008000\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29dd5c098cd284c0d04aed4c948c440d}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+16}}~(0x00010000\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17f71291be27d5918ddd457517feffce}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+17}}~(0x00020000\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae98a4883b2c3c7f23328a7fedca8b30a}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+18}}~(0x00040000\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7c7b409cb7e9a8c7a569107328cdb4b}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+19}}~(0x00080000\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8fa2c5191aa02ca80e6f5e06485b4dd}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+20}}~(0x00100000\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf058b1f9253415d9e520a336f878c3c6}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+21}}~(0x00200000\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c037d16e96b74cc346ec963ca31d3fc}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+22}}~(0x00400000\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5cb8ec52c4f294969c9af948f82f99d}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+23}}~(0x00800000\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990ce83e0ad5cd3d5997693d8ababb82}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+24}}~(0x01000000\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e522c748afc06b76c000dc3e7c8d8c8}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+25}}~(0x02000000\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf75e7fbb2fa2533ad309b007f61f1673}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+26}}~(0x04000000\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f5e1afc22e8ed9db8706e7af41ad481}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+27}}~(0x08000000\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga071779cbdf562a350d676f4403b69af0}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+28}}~(0x10000000\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9927b1f6f4d68b0bc1663ec7cfecd12}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+29}}~(0x20000000\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65c40301bedd67b1cdf9a0c65b0ab334}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+30}}~(0x40000000\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e186c43a1ef5847652d5e9acfbcb513}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+31}}~(0x80000000\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee0994ddf4fa21f7e6cedc0c3d599683}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae84e9e5928bb9ed1aef6c83089fb5ef}{ADC\+\_\+\+JDR3\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee0994ddf4fa21f7e6cedc0c3d599683}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac62aae27b59bf2695d133c1dff18b78a}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+0}}~(0x00000001\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8662a7a910bb25f0b188777e2ff87dc9}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+1}}~(0x00000002\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d6bac4b8a03dbd68c2b6b7b1b5742f}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+2}}~(0x00000004\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b59ce244d62fb46cb393d135482c81}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+3}}~(0x00000008\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d3508ec373817749115447a3b81d4a}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+4}}~(0x00000010\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08d5a0a35f3bcc74082a789c776bc2d8}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+5}}~(0x00000020\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec18427b22b891d653b476f019f63a5c}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+6}}~(0x00000040\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad4525dc2e44f745e2fafee6af9a60d8}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+7}}~(0x00000080\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae032db7d495b77190b7bf0796a701de4}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+8}}~(0x00000100\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5ee7b3e3c0a305fe0298cefcd85d16f}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+9}}~(0x00000200\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga905d55a8d0a16d5d4f905f6d6e602f05}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+10}}~(0x00000400\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94208bd20c01aa52303e1abf35308e69}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+11}}~(0x00000800\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6f17b2482956c86526fda4f4e0a0dce}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+12}}~(0x00001000\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92ba57f97141b32cb4e899f7e15a82ac}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+13}}~(0x00002000\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94bd5f6ba03eec068ccc134b341ede83}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+14}}~(0x00004000\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db9970b6020ec225c127b8bcf129d4d}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+15}}~(0x00008000\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac87626cbf0b2e7459c321f2a6982c251}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+16}}~(0x00010000\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542afd4f4841eb099c8a99e4b5874c4f}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+17}}~(0x00020000\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193b0c28518855e31be82ea3541bc3e4}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+18}}~(0x00040000\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cb29fc4dff6aa3a5baf7849ead1825e}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+19}}~(0x00080000\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ae676e8eaeda5395d582f754bed14d3}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+20}}~(0x00100000\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46f86267e94183392cbdaf794ab8bc10}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+21}}~(0x00200000\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96246c6921ddf910ce7cce1d929711bb}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+22}}~(0x00400000\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19f71e74112f0c4b66a8dc607f6c52f5}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+23}}~(0x00800000\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49dbca8f257472b5169338aec6716749}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+24}}~(0x01000000\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b105ec36ecc2bb9041998592ed5104f}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+25}}~(0x02000000\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c02d859629a5c842544ffdcb51cad2}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+26}}~(0x04000000\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae16ac9816a16fa7da16ea3946acd7c7b}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+27}}~(0x08000000\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c571b6e1a14728464546ece87e84c11}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+28}}~(0x10000000\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7029c28be4d4bb2844c227107f346f55}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+29}}~(0x20000000\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c823c30a507088fda56f07171729548}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+30}}~(0x40000000\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab72bec07c1ceb968c3c3bf45f31e3dbd}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+31}}~(0x80000000\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42adbc5ae1c70cdc1926642fcc2baef}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d8fafdad1fb1bb0f761fd833e7b0c1}{ADC\+\_\+\+JDR4\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42adbc5ae1c70cdc1926642fcc2baef}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55faccfece20f539ec023dfccc4236ec}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+0}}~(0x00000001\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf987953abf8b057cd48b26684ad7677e}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+1}}~(0x00000002\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacbebed8b24a63db6bb3d25a4ca4f364}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+2}}~(0x00000004\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81c24e98224492dbfacb519d2ee1349e}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+3}}~(0x00000008\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89adb17d7dfceee6e4cc2c7ce17d5058}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+4}}~(0x00000010\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga799950b05cc6785b033678a90480f2f9}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+5}}~(0x00000020\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04a89c2e10c31ce3d111da8413c9c3d}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+6}}~(0x00000040\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b06de2d4b10e5454971446bf5779a75}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+7}}~(0x00000080\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea8ede58d7ed87682155b50e89feefd8}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+8}}~(0x00000100\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f456cdb859f59db600d839564b0ae5}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+9}}~(0x00000200\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a566158f0b14ad5ef30f55d4fbf33e0}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+10}}~(0x00000400\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46adc997e8faec19dfb8ff9f179c38b4}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+11}}~(0x00000800\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdf1ea5e9919cd63dda2cf87d213e745}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+12}}~(0x00001000\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3795a00aa85dfebe400656601c01287b}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+13}}~(0x00002000\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b33dbd0c18e498c04b30a3780338cea}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+14}}~(0x00004000\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7e8a3c7d3e2eb6d2414edf694aa62c4}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+15}}~(0x00008000\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae54e285b534fd79251431f0fcf112c4}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+16}}~(0x00010000\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84027fc05ba0f715c70cfb3165836106}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+17}}~(0x00020000\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad73b3c5806bde7d6bd2933ce43c0ac1e}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+18}}~(0x00040000\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0baf1f1c4c9a22478d086db1aa1bca9}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+19}}~(0x00080000\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e7d30b2016fc8e8648b940e83a54aa0}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+20}}~(0x00100000\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4419b1de4acf189b20f5647f950588b0}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+21}}~(0x00200000\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57dd5c69de238deceec0d57dcfc81e7d}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+22}}~(0x00400000\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95677f9f1d149335f659dfe6ff0eea0c}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+23}}~(0x00800000\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0012c05e4951d21bdd5cebfc7255571a}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+24}}~(0x01000000\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43f5acf68e0fc1a8504b04fbd4495c3c}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+25}}~(0x02000000\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54d6e01d29c08621ba5266282b0908fd}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+26}}~(0x04000000\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d0adec4d91cd31237f1f771759a8144}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+27}}~(0x08000000\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2243a8dcdc085cd827830c6b9a25486a}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+28}}~(0x10000000\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45fbf216ad671e4baca78d8b3ff0a0be}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+29}}~(0x20000000\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d28728f661eff1025427151d615c75e}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+30}}~(0x40000000\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8492071ca729bc2879444b052498e0fc}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+31}}~(0x80000000\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7c3d853798db04c785e9e290a44663}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Msk}}~(0x\+FFFFFUL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f2ff6a85748943d4f2c45813222d66}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7c3d853798db04c785e9e290a44663}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd3ac73479e69a95097301f82149ff6f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+0}}~(0x00001\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbded0e6f8693b64865e54209a190442}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+1}}~(0x00002\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf7c7776e6383aaaf1b35d8363e6405}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+2}}~(0x00004\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf5af3cbdf3b150e4127ad0540a9e4c9}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+3}}~(0x00008\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a851caa977d3fbd98529662f70d905b}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+4}}~(0x00010\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e4831e19fb2cccb4636b5be9e06c09e}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+5}}~(0x00020\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7b90dada15c9e4fe90905362cd60e6}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+6}}~(0x00040\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c76da903e269a6aefe0a47fb5883f9c}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+7}}~(0x00080\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1844287d4ae6c6d5bde6fdc83f9da633}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+8}}~(0x00100\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b882a89cba4eb2d09dde3ff58a4be4}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+9}}~(0x00200\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefd9de42f1d351ae398c15f248f5c320}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+10}}~(0x00400\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae9ca5224499a762297a5cb49c7a6da}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+11}}~(0x00800\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e7823a49ef25c0d34b283c22b77bc1}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+12}}~(0x01000\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ef49e72526ac2d27a0da3c29386bbbf}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+13}}~(0x02000\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5beaff04c063ecc2a61a642337e785e1}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+14}}~(0x04000\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90a40519b8ff3af80aed59d38b1ac8e9}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+15}}~(0x08000\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf56cfd88d9320ab98505317c9a93735}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+16}}~(0x10000\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga663d5e6406051947ef94c8573032993c}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+17}}~(0x20000\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae6c93bd70561bbb40c23a0acfdd33bd}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+18}}~(0x40000\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1330655479479a62ae439027d60db9a6}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+19}}~(0x80000\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db4fee77c52a207698c8ccf5764a52f}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Msk}}~(0x\+FFFFFUL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d897f4cff317a185a26376161349de}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db4fee77c52a207698c8ccf5764a52f}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19e35d6d73c8775cae09e11340d3290d}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+0}}~(0x00001\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b2a5b362c41ec27a36885a6e3652220}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+1}}~(0x00002\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4fc30b341dc0b888486c56c031583a4}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+2}}~(0x00004\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad648e2ed7a860dc84519a181a604cc6d}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+3}}~(0x00008\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21773d70cff14af2cf94a2e51c7805c3}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+4}}~(0x00010\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b05e7b856f38aae4ebeaa715d81d7b}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+5}}~(0x00020\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03fb456336aa5a568c10f2cc11943021}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+6}}~(0x00040\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb8ea2b437b1a6347a0dd1df05235ddf}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+7}}~(0x00080\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd495e164cd4e2e130e249609fde008f}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+8}}~(0x00100\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac393d55175c4cb35e808846985e80c3b}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+9}}~(0x00200\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a129326f31ee47afa9bb833e2e23c93}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+10}}~(0x00400\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12c579bee34393faeb1462600d2ee8d7}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+11}}~(0x00800\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73bd81db538bf5d021c775791ec47a35}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+12}}~(0x01000\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f1bdeef70f333bd1c162cc38f2861ef}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+13}}~(0x02000\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9444d38dd0a96a3efbb9f92d3130216}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+14}}~(0x04000\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f8a16f13baf0a58af615c583fe3a6e3}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+15}}~(0x08000\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4071535e5e60489200d74f0461b59235}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+16}}~(0x10000\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd055292e3768cfd376f0adea054e6aa}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+17}}~(0x20000\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7aa336b112be95de2bc99d4bada112f}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+18}}~(0x40000\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3798a3f505295be6ef5ac3d69110bd49}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+19}}~(0x80000\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd844d9bb3f81aeb0a66998bd880c1d0}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Msk}}~(0x\+FFFFFUL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f425cee1f82c1082295777f1867c16f}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd844d9bb3f81aeb0a66998bd880c1d0}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2eaeb1a88b51e1b785a0420a58115a}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+0}}~(0x00001\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd0b54b767025544ff7645ce1aaa50a}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+1}}~(0x00002\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ec5288a30f5ab50ffdd5c79863fcba1}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+2}}~(0x00004\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga398389af74f8095a18043723451a14f7}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+3}}~(0x00008\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7fd69e3369f1d13272927f8e2c2759b}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+4}}~(0x00010\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f261bac8f9c86242262860054913203}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+5}}~(0x00020\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27206fd77df1a23754dd3b2518c20dfc}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+6}}~(0x00040\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834268a915e0229c8179fc4ba93f6088}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+7}}~(0x00080\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff7cc8024909322977ed6679b8df1ba}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+8}}~(0x00100\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae00ffe8068b0b4b6f18917c523205190}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+9}}~(0x00200\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3232bc80445814d64ee9c5cb699768e}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+10}}~(0x00400\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2f5e1b9ac5ee675837c681e9f6652b0}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+11}}~(0x00800\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba46b34438edcef1c54312c4ef8a159}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+12}}~(0x01000\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39be3ac6fc0fb8842affc0ad6b678998}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+13}}~(0x02000\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga253efbdf46719ba8675acad710b9cef3}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+14}}~(0x04000\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92967f5d6f44e43793c64640cde44a2b}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+15}}~(0x08000\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6f016421b21840137b9886f062caf81}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+16}}~(0x10000\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc036ba777e7813b77f96f0c88675361}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+17}}~(0x20000\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ae1c5277d868cb92eb1cced7ed7b846}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+18}}~(0x40000\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0906dff4055d94c750e69f14823b3b7}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+19}}~(0x80000\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9120454095996094d3f0701b1bbdc56e}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf2aa49ef5e2e03a137e7d42fd1eae1}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9120454095996094d3f0701b1bbdc56e}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932a8aebb82a20d467d8b12b3e72781d}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+0}}~(0x001\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159578db6da1268f63b94f8a07c5ac30}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+1}}~(0x002\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bd7f26e0de08556dabfa25c54eef2b6}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+2}}~(0x004\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbdcfba4320c6174860080e3db340a47}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+3}}~(0x008\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga007a6cc2763d222cc020003f700635a7}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+4}}~(0x010\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae664b900c2418dbd3218d607fa9a378}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+5}}~(0x020\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43be120d3a9e72df2c10f295a2a7fa44}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+6}}~(0x040\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b282c232e9754497ed536087a0fbb40}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+7}}~(0x080\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90dbbbf9cc4d1cef193e2e460423b738}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+8}}~(0x100\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52f84bb3803d752aeef3088d70a93d87}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+9}}~(0x200\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d4fd295cf1b1eea283720473a364a16}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+10}}~(0x400\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bd70477ece587bd8201260434eaaf65}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2ee31087e62977a5e488d40edf7c057}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bd70477ece587bd8201260434eaaf65}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ec4921a37f4ed0651ec050fbe37f229}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+0}}~(0x001\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40dcda5498d6f21e17c0e2944f6121b}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+1}}~(0x002\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga671ddf6a4870847d36f555ca9e7b1351}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+2}}~(0x004\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga897d1455ac6f2fcbe8815f9b6ee7c867}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+3}}~(0x008\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe02daf2126d428bd2a86d9388b41d3e}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+4}}~(0x010\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b36b568f797f326cf01a1e51ca7a25}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+5}}~(0x020\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41084de6d3e108e3831c75316deff899}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+6}}~(0x040\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2336335bf15812245f05c3a413d0d6af}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+7}}~(0x080\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91db258562ee1707ac82484b2c42b5d7}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+8}}~(0x100\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad88f057a7293ce1cb29c01a9249f59ea}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+9}}~(0x200\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd3f0c7becbef76117a3fe64a8ab2b00}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+10}}~(0x400\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193c55ab44d258ed83f98209841089dd}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Msk}}~(0x3\+FFFFFFFUL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24a74e9ea204afb57bb735e3db8f44ab}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193c55ab44d258ed83f98209841089dd}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ba0f638bdb26bbc281a429766ed7c4}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+0}}~(0x00000001\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae091da6afdb52eedee9c55b2c58f7ab5}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+1}}~(0x00000002\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e09f1c058deb1819dd6a694084b1536}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+2}}~(0x00000004\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad1cb7b1cdd6fd68df8c3d805ff6bd90}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+3}}~(0x00000008\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756cabcf74afb5af6fd3c701343f03a9}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+4}}~(0x00000010\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17bff306bd6da2b412b45c5e0702c0f9}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+5}}~(0x00000020\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga538d12ea40c442b7601cca04652aed16}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+6}}~(0x00000040\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc186f57e9d678ade6e0e25d074abef7}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+7}}~(0x00000080\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fe07e0c8d638ca92d88aaa1f3651611}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+8}}~(0x00000100\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2e378f98680a47a1404b7359cebded8}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+9}}~(0x00000200\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bfdb2eb3085473bacbf1051a273e322}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+10}}~(0x00000400\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeb148055e436e2a16a0d089c1d4cf4a}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+11}}~(0x00000800\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f035e956db6f619633a3f70eaf5440}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+12}}~(0x00001000\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98b1f798493fc54b942b22e49851a1f4}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+13}}~(0x00002000\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7883853ce995c467a8e7ecc6cdd915b}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+14}}~(0x00004000\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedd9ea01c07a68b0fdc9544837ae2adb}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+15}}~(0x00008000\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff566d9c6cb156bb9238226515ff38a}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+16}}~(0x00010000\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed3c6a3f92564a543e8fec9f726b5b8}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+17}}~(0x00020000\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab1f73f31d71737dfaec2f88bef101be}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+18}}~(0x00040000\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e0b55e754071d941b387f733aa55c98}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+19}}~(0x00080000\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f0bdbb7e70b65585e1d0b7c5c684bdf}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+20}}~(0x00100000\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8224eb85ce0e5d828e57ab92001f3b2f}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+21}}~(0x00200000\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga952df4a36fe6a4a826dfaa1a8b3d1924}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+22}}~(0x00400000\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga986b1ad12d31103b55dc8993fd74a168}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+23}}~(0x00800000\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3e637188bee27a1e05ba86fbc474768}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+24}}~(0x01000000\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c2fc490c2d2055bb37e73128c4dfe26}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+25}}~(0x02000000\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f83d9a65e1b0e81f227946b79883a5}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+26}}~(0x04000000\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ecc966ca8a35c42357b2c67296643a}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+27}}~(0x08000000\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63fe400331e7df6cf3a55c93095ce807}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+28}}~(0x10000000\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab920a09c3ea1b0c11210e2f0905685f4}{ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+29}}~(0x20000000\+UL $<$$<$ ADC\+\_\+\+CALFACT2\+\_\+\+LINCALFACT\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+MST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga287bf640ff71b540f1ea2e0b3cc4b927}{ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga363c4baa77a2a55d75ab15825780f36b}{ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga287bf640ff71b540f1ea2e0b3cc4b927}{ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+MST\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef233cd2c50308531f23f1f9c46b913a}{ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c019742346d8471abf506b5d70a219e}{ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef233cd2c50308531f23f1f9c46b913a}{ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+MST\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c506151c3461f49b0fa3fb2cd5597fc}{ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacc674c57735123cbb2842fefff55671}{ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c506151c3461f49b0fa3fb2cd5597fc}{ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+MST\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga494e649237731d4628d676adb0b2d17f}{ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f6c1dc3e6f539d8278488b0ec564eb}{ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga494e649237731d4628d676adb0b2d17f}{ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+MST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga576bb24ca2143b1b423ebf95a3ec2f93}{ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5afddd4e5800a9fe49ed48d8e929db32}{ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga576bb24ca2143b1b423ebf95a3ec2f93}{ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+MST\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab51d3e6aa00952823429c6f750242656}{ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga307cef04f4e0e39a1d316bb79cfdb84c}{ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab51d3e6aa00952823429c6f750242656}{ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+MST\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57bce9a1c4ee661d87045444ce4a44ae}{ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38c32dd3da4503bb4882965e86d2fa77}{ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57bce9a1c4ee661d87045444ce4a44ae}{ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+MST\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90fd5294cf66a0cb265ac0738dd29dc4}{ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e760a89ee69a39b038237f9a252bde}{ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90fd5294cf66a0cb265ac0738dd29dc4}{ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+MST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d8336227c21d9e7a4d59aa9222b074a}{ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0979e63035a45186a9da27816a89f03}{ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d8336227c21d9e7a4d59aa9222b074a}{ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+MST\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d43ee034d6c30210b93c502c265d3fc}{ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace561ffa960b234da7f1bcdae7f24242}{ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d43ee034d6c30210b93c502c265d3fc}{ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+MST\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae79e467cb0438e4fac2df4cf526d335d}{ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53eb3decc04766dc174f0ab849dd8e2f}{ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae79e467cb0438e4fac2df4cf526d335d}{ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+SLV\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dc32c73e0374782a92838bf1906900}{ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0cbefbb00d6b3f888a0b46f360eb17b}{ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dc32c73e0374782a92838bf1906900}{ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+SLV\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1751dd3001a5a74d8c13ee3188094316}{ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7793a7543890e8292a35ca4c9720d185}{ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1751dd3001a5a74d8c13ee3188094316}{ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+SLV\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88a8a562974a619252e00957dce9d240}{ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16e61d9236080ff6992fe1fb95903a8}{ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88a8a562974a619252e00957dce9d240}{ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+SLV\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675f130eb27e11452c673327fe3130a6}{ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb74b0eb7fedb0dd6328adcc25ca538f}{ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675f130eb27e11452c673327fe3130a6}{ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+SLV\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4a599b34dbee34e65378b9e9e3fc79}{ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10e122204a63a8360084bb9fce845c9c}{ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4a599b34dbee34e65378b9e9e3fc79}{ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+SLV\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a4d95bb72664f52d2981e7adc996038}{ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf36a196799a84469ddea76fdb7a4b0ca}{ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a4d95bb72664f52d2981e7adc996038}{ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+SLV\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f5cdef39b42faceef4e6d3f5fe71b5}{ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga893cd39cdf68ecbe045ee0484d8495f7}{ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f5cdef39b42faceef4e6d3f5fe71b5}{ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+SLV\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac8856a5e862990cb9f64010144e0da0}{ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0531777f248f2d8a954afc78a23ccd44}{ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac8856a5e862990cb9f64010144e0da0}{ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+SLV\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4dfd003ca15655e1f2de9d1bc31997e}{ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f827ecc13461312054617bc5be7f9ca}{ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4dfd003ca15655e1f2de9d1bc31997e}{ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+SLV\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44055e48d99b5203edc608830483e64c}{ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9e4439f523dd2ff6ee0a547d798f81b}{ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44055e48d99b5203edc608830483e64c}{ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+SLV\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5187f6433dbadbf030e58785b50805ca}{ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a20199a4ccce037041f1f099a1f3c54}{ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5187f6433dbadbf030e58785b50805ca}{ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14a83522a85b5992ece3a2b0d609193}{ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2498e8e6e6fdd0d598969e9d34a29c0}{ADC\+\_\+\+CCR\+\_\+\+DUAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14a83522a85b5992ece3a2b0d609193}{ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97c936e953e3285762dd2a338902e60e}{ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9483aadf5a658cd8308c70be518bbaeb}{ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77840f131e71e865667a9ac051e37507}{ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81210f9d2a7b9a1a666a6726c746b512}{ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdcd77d1ecad36eedafc0079da769cee}{ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c1c63139684661c857ece4937a72415}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{ADC\+\_\+\+CCR\+\_\+\+DELAY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c1c63139684661c857ece4937a72415}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3}}~(0x8\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+DAMDF\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fcfc92c4f6e505e0d5dbf9426cd3145}{ADC\+\_\+\+CCR\+\_\+\+DAMDF\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DAMDF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa45caf14e3cd82a2fbadffa18fa1c67c}{ADC\+\_\+\+CCR\+\_\+\+DAMDF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fcfc92c4f6e505e0d5dbf9426cd3145}{ADC\+\_\+\+CCR\+\_\+\+DAMDF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed1bdce6e1af6816d99c6814488b557}{ADC\+\_\+\+CCR\+\_\+\+DAMDF\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DAMDF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7db9d077ba25458b1bf6a76c1a1f9da}{ADC\+\_\+\+CCR\+\_\+\+DAMDF\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DAMDF\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be59b7dba46480625743c8891dbc647}{ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06b41927167c714522bb04b6fff3820d}{ADC\+\_\+\+CCR\+\_\+\+CKMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be59b7dba46480625743c8891dbc647}{ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62319b4946a41b6f92be9abd551a3656}{ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2fdc82fb3e94b7fb69dd04da3bd31c8}{ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d02b14eeaed9f694205f120c02a101}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163968c55b1756d3880add05e08e452f}{ADC\+\_\+\+CCR\+\_\+\+PRESC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d02b14eeaed9f694205f120c02a101}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf99705967921bc72f3351ed71bc4404a}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac08cc8ad4ec45d16616ea43656faeca1}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab320da1879988808eea121ecfa8b709f}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33c0b142eb7a2ef638ecac34a7d59461}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+3}}~(0x8\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+VREFEN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a1002ffadbdbd09104840b4300c63c9}{ADC\+\_\+\+CCR\+\_\+\+VREFEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+VREFEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc47464aaa52f565d8daa9cf1a86054}{ADC\+\_\+\+CCR\+\_\+\+VREFEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a1002ffadbdbd09104840b4300c63c9}{ADC\+\_\+\+CCR\+\_\+\+VREFEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+TSEN\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8a6d7e4ca5663cbf6fb451279d7070}{ADC\+\_\+\+CCR\+\_\+\+TSEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+TSEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec05330012f52f35421531c72819fada}{ADC\+\_\+\+CCR\+\_\+\+TSEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8a6d7e4ca5663cbf6fb451279d7070}{ADC\+\_\+\+CCR\+\_\+\+TSEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+VBATEN\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba58395ea4e7d95827214a5463acb11}{ADC\+\_\+\+CCR\+\_\+\+VBATEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+VBATEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeefa6f00268db0df10fb97112a9f456}{ADC\+\_\+\+CCR\+\_\+\+VBATEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba58395ea4e7d95827214a5463acb11}{ADC\+\_\+\+CCR\+\_\+\+VBATEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc59ae1ae54289109d3c8b328c8d3a0f}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga588fd6c0f172ca0e7683bb54034564fe}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc59ae1ae54289109d3c8b328c8d3a0f}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3deedceb10f630d9ff204588499325}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad582026e4b62991d8281b51494902a33}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3deedceb10f630d9ff204588499325}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CDR2\+\_\+\+RDATA\+\_\+\+ALT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga309571b01f8cad33c6faf1d64a3b17b5}{ADC\+\_\+\+CDR2\+\_\+\+RDATA\+\_\+\+ALT\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ADC\+\_\+\+CDR2\+\_\+\+RDATA\+\_\+\+ALT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ed7deb64c1923a6a79a77a13a829f3}{ADC\+\_\+\+CDR2\+\_\+\+RDATA\+\_\+\+ALT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga309571b01f8cad33c6faf1d64a3b17b5}{ADC\+\_\+\+CDR2\+\_\+\+RDATA\+\_\+\+ALT\+\_\+\+Msk}}
\item 
\#define {\bfseries VREFBUF\+\_\+\+CSR\+\_\+\+ENVR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb01560c98053108bd6dcc46784a128d}{VREFBUF\+\_\+\+CSR\+\_\+\+ENVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ VREFBUF\+\_\+\+CSR\+\_\+\+ENVR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20bab4e4f333ddecff9bf922c7d93a02}{VREFBUF\+\_\+\+CSR\+\_\+\+ENVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb01560c98053108bd6dcc46784a128d}{VREFBUF\+\_\+\+CSR\+\_\+\+ENVR\+\_\+\+Msk}}
\item 
\#define {\bfseries VREFBUF\+\_\+\+CSR\+\_\+\+HIZ\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac554abd13f0d71d7aaa066a159e4c443}{VREFBUF\+\_\+\+CSR\+\_\+\+HIZ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ VREFBUF\+\_\+\+CSR\+\_\+\+HIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d4cf5943c63ae8ff694e1446266bcc}{VREFBUF\+\_\+\+CSR\+\_\+\+HIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac554abd13f0d71d7aaa066a159e4c443}{VREFBUF\+\_\+\+CSR\+\_\+\+HIZ\+\_\+\+Msk}}
\item 
\#define {\bfseries VREFBUF\+\_\+\+CSR\+\_\+\+VRR\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63d409c5a5d01f1646b672fd5ea18140}{VREFBUF\+\_\+\+CSR\+\_\+\+VRR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ VREFBUF\+\_\+\+CSR\+\_\+\+VRR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40ce35d91ad9aaedeaf6c3f3d618c33}{VREFBUF\+\_\+\+CSR\+\_\+\+VRR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63d409c5a5d01f1646b672fd5ea18140}{VREFBUF\+\_\+\+CSR\+\_\+\+VRR\+\_\+\+Msk}}
\item 
\#define {\bfseries VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70e2e51d50d09d6bb78999809b6c93a1}{VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4670ed4900a7abf116f8f13378ea6a8}{VREFBUF\+\_\+\+CSR\+\_\+\+VRS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70e2e51d50d09d6bb78999809b6c93a1}{VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ad31423f2b61a5e16259b480affcd4e}{VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+OUT1}}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+OUT2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a8e3122175e9d2e172ced1bf2e393df}{VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+OUT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+OUT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2196c2e62a5836321bd1fce4f8185147}{VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+OUT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a8e3122175e9d2e172ced1bf2e393df}{VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+OUT2\+\_\+\+Msk}}
\item 
\#define {\bfseries VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+OUT3\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0677e4733ad409212fc09fd3bac329fb}{VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+OUT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+OUT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0f11f1753f848b79db6997e52a60fc9}{VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+OUT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0677e4733ad409212fc09fd3bac329fb}{VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+OUT3\+\_\+\+Msk}}
\item 
\#define {\bfseries VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+OUT4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f09db49ca5a03e34ea6060315e0775}{VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+OUT4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+OUT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga853e123345f6fd43901bcd34f24a32af}{VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+OUT4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f09db49ca5a03e34ea6060315e0775}{VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+OUT4\+\_\+\+Msk}}
\item 
\#define {\bfseries VREFBUF\+\_\+\+CCR\+\_\+\+TRIM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993f0949dcde6dd6b1148750dfa1640e}{VREFBUF\+\_\+\+CCR\+\_\+\+TRIM\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ VREFBUF\+\_\+\+CCR\+\_\+\+TRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352e19b53b9986eb54de8fd79b27d052}{VREFBUF\+\_\+\+CCR\+\_\+\+TRIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993f0949dcde6dd6b1148750dfa1640e}{VREFBUF\+\_\+\+CCR\+\_\+\+TRIM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbcab37ec9341cff7c0fbc72c0ee04b1}{FDCAN\+\_\+\+CREL\+\_\+\+DAY\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ec28cb71c50f653c6acfef69726b60}{FDCAN\+\_\+\+CREL\+\_\+\+DAY\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbcab37ec9341cff7c0fbc72c0ee04b1}{FDCAN\+\_\+\+CREL\+\_\+\+DAY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga942eba41281720823ef202a5bf985654}{FDCAN\+\_\+\+CREL\+\_\+\+DAY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ec28cb71c50f653c6acfef69726b60}{FDCAN\+\_\+\+CREL\+\_\+\+DAY\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CREL\+\_\+\+MON\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab65e56a98884ba5d94d836433aced2bf}{FDCAN\+\_\+\+CREL\+\_\+\+MON\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FDCAN\+\_\+\+CREL\+\_\+\+MON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e37c0582be7393a5f261a1f08f2deb}{FDCAN\+\_\+\+CREL\+\_\+\+MON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab65e56a98884ba5d94d836433aced2bf}{FDCAN\+\_\+\+CREL\+\_\+\+MON\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CREL\+\_\+\+YEAR\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d352ec08e6ce056bcd0a10d769b546a}{FDCAN\+\_\+\+CREL\+\_\+\+YEAR\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+CREL\+\_\+\+YEAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa4b0d14097c66a9ae96897d4dcfd78b}{FDCAN\+\_\+\+CREL\+\_\+\+YEAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d352ec08e6ce056bcd0a10d769b546a}{FDCAN\+\_\+\+CREL\+\_\+\+YEAR\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CREL\+\_\+\+SUBSTEP\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8476d85404d4e165b7a8d3198ee4a4}{FDCAN\+\_\+\+CREL\+\_\+\+SUBSTEP\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+CREL\+\_\+\+SUBSTEP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bc3ff922a5c4b395332e63f5fef6748}{FDCAN\+\_\+\+CREL\+\_\+\+SUBSTEP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8476d85404d4e165b7a8d3198ee4a4}{FDCAN\+\_\+\+CREL\+\_\+\+SUBSTEP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CREL\+\_\+\+STEP\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7c48229189c779b634512a624f9ec2a}{FDCAN\+\_\+\+CREL\+\_\+\+STEP\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+CREL\+\_\+\+STEP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga205e9b4340fe3994be47ded88ea5383d}{FDCAN\+\_\+\+CREL\+\_\+\+STEP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7c48229189c779b634512a624f9ec2a}{FDCAN\+\_\+\+CREL\+\_\+\+STEP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CREL\+\_\+\+REL\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c639d4d8b93962f184ad62c1dede52c}{FDCAN\+\_\+\+CREL\+\_\+\+REL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+CREL\+\_\+\+REL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69ed8ccaa70f9826f4094c6485570d80}{FDCAN\+\_\+\+CREL\+\_\+\+REL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c639d4d8b93962f184ad62c1dede52c}{FDCAN\+\_\+\+CREL\+\_\+\+REL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ENDN\+\_\+\+ETV\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac90534f62599b973de69dff1f058c60b}{FDCAN\+\_\+\+ENDN\+\_\+\+ETV\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ FDCAN\+\_\+\+ENDN\+\_\+\+ETV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a2e07e6b1a4b6d406f3791aab7eb924}{FDCAN\+\_\+\+ENDN\+\_\+\+ETV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac90534f62599b973de69dff1f058c60b}{FDCAN\+\_\+\+ENDN\+\_\+\+ETV\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+DBTP\+\_\+\+DSJW\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb8db8b6596e34056b0bbe5f2d308b4d}{FDCAN\+\_\+\+DBTP\+\_\+\+DSJW\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+DBTP\+\_\+\+DSJW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafceac9d7904cdf247b5a0606ec39fc04}{FDCAN\+\_\+\+DBTP\+\_\+\+DSJW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb8db8b6596e34056b0bbe5f2d308b4d}{FDCAN\+\_\+\+DBTP\+\_\+\+DSJW\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22f77f099eebcc8ecb62c71042923ccf}{FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8761beefc4b80700c6093511c5ac5cda}{FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22f77f099eebcc8ecb62c71042923ccf}{FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG2\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fc02818a7162fd569299c454d519d73}{FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG1\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf52c6e018ebcec74d009b55aaf683515}{FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fc02818a7162fd569299c454d519d73}{FDCAN\+\_\+\+DBTP\+\_\+\+DTSEG1\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+DBTP\+\_\+\+DBRP\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad14b94ac657e2a0de34fd4f135dbd439}{FDCAN\+\_\+\+DBTP\+\_\+\+DBRP\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ FDCAN\+\_\+\+DBTP\+\_\+\+DBRP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99db0e1109ea478f0109268d0311894}{FDCAN\+\_\+\+DBTP\+\_\+\+DBRP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad14b94ac657e2a0de34fd4f135dbd439}{FDCAN\+\_\+\+DBTP\+\_\+\+DBRP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+DBTP\+\_\+\+TDC\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f176e568275b1b4fac05a9297064630}{FDCAN\+\_\+\+DBTP\+\_\+\+TDC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+DBTP\+\_\+\+TDC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a082490fbcfbab57e687f2595f835c8}{FDCAN\+\_\+\+DBTP\+\_\+\+TDC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f176e568275b1b4fac05a9297064630}{FDCAN\+\_\+\+DBTP\+\_\+\+TDC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TEST\+\_\+\+LBCK\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d6094b7b867da4b23ae3f31689bea9b}{FDCAN\+\_\+\+TEST\+\_\+\+LBCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TEST\+\_\+\+LBCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8c24a62b32ef44cfe059eb7cdb1323}{FDCAN\+\_\+\+TEST\+\_\+\+LBCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d6094b7b867da4b23ae3f31689bea9b}{FDCAN\+\_\+\+TEST\+\_\+\+LBCK\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TEST\+\_\+\+TX\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga459774e1a5f8a7f76969758d75285ed4}{FDCAN\+\_\+\+TEST\+\_\+\+TX\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+TEST\+\_\+\+TX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga691e7cf8de33362ca876a9309a354cf0}{FDCAN\+\_\+\+TEST\+\_\+\+TX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga459774e1a5f8a7f76969758d75285ed4}{FDCAN\+\_\+\+TEST\+\_\+\+TX\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TEST\+\_\+\+RX\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08da2ca2ffacdac33c29b9cd2954b876}{FDCAN\+\_\+\+TEST\+\_\+\+RX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TEST\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4830e91aebadd986ccb1ed647fe6ecc4}{FDCAN\+\_\+\+TEST\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08da2ca2ffacdac33c29b9cd2954b876}{FDCAN\+\_\+\+TEST\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RWD\+\_\+\+WDC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga043bfb8b2e4b3a22536c52f0c062e097}{FDCAN\+\_\+\+RWD\+\_\+\+WDC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FDCAN\+\_\+\+RWD\+\_\+\+WDC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga355931d9ee552a747d6dab900d1e1487}{FDCAN\+\_\+\+RWD\+\_\+\+WDC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga043bfb8b2e4b3a22536c52f0c062e097}{FDCAN\+\_\+\+RWD\+\_\+\+WDC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RWD\+\_\+\+WDV\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga864bde6595b7db29d75e5ba0f5c451f7}{FDCAN\+\_\+\+RWD\+\_\+\+WDV\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FDCAN\+\_\+\+RWD\+\_\+\+WDV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcfc165769f975287051aff69e614fdf}{FDCAN\+\_\+\+RWD\+\_\+\+WDV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga864bde6595b7db29d75e5ba0f5c451f7}{FDCAN\+\_\+\+RWD\+\_\+\+WDV\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CCCR\+\_\+\+INIT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8190575d4d8995cc69f8661c58359b4}{FDCAN\+\_\+\+CCCR\+\_\+\+INIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+INIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeade6d80e98b239f9e95a4bbec6ee4d3}{FDCAN\+\_\+\+CCCR\+\_\+\+INIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8190575d4d8995cc69f8661c58359b4}{FDCAN\+\_\+\+CCCR\+\_\+\+INIT\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CCCR\+\_\+\+CCE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga061b303673d00b658828f03a04a9da03}{FDCAN\+\_\+\+CCCR\+\_\+\+CCE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+CCE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad00d57a7bfb12e5585af3f2878fb74b5}{FDCAN\+\_\+\+CCCR\+\_\+\+CCE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga061b303673d00b658828f03a04a9da03}{FDCAN\+\_\+\+CCCR\+\_\+\+CCE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CCCR\+\_\+\+ASM\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c8b0829ca0ac4aa20764344f1b0c4d2}{FDCAN\+\_\+\+CCCR\+\_\+\+ASM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+ASM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga700df15e9d5d423061b4c573e4fd9242}{FDCAN\+\_\+\+CCCR\+\_\+\+ASM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c8b0829ca0ac4aa20764344f1b0c4d2}{FDCAN\+\_\+\+CCCR\+\_\+\+ASM\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CCCR\+\_\+\+CSA\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8cadc846e59751e65f189252a0ee2ce}{FDCAN\+\_\+\+CCCR\+\_\+\+CSA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+CSA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2587ddbcc836a078a0c473d701fcb632}{FDCAN\+\_\+\+CCCR\+\_\+\+CSA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8cadc846e59751e65f189252a0ee2ce}{FDCAN\+\_\+\+CCCR\+\_\+\+CSA\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CCCR\+\_\+\+CSR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85b59e4888c0e1166af4ed88aaa35975}{FDCAN\+\_\+\+CCCR\+\_\+\+CSR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+CSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46fca26a90e85642dbcf8efcb1eef683}{FDCAN\+\_\+\+CCCR\+\_\+\+CSR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85b59e4888c0e1166af4ed88aaa35975}{FDCAN\+\_\+\+CCCR\+\_\+\+CSR\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CCCR\+\_\+\+MON\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c7ddc2b93c78e0ba63fb027c9e56c6}{FDCAN\+\_\+\+CCCR\+\_\+\+MON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+MON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1123922b6065757abd2173b00fcb3d2f}{FDCAN\+\_\+\+CCCR\+\_\+\+MON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c7ddc2b93c78e0ba63fb027c9e56c6}{FDCAN\+\_\+\+CCCR\+\_\+\+MON\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CCCR\+\_\+\+DAR\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627545ac016fd5752c9dfef04add32ed}{FDCAN\+\_\+\+CCCR\+\_\+\+DAR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+DAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3235c51c43cbc04bbce7293d6ce0634}{FDCAN\+\_\+\+CCCR\+\_\+\+DAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627545ac016fd5752c9dfef04add32ed}{FDCAN\+\_\+\+CCCR\+\_\+\+DAR\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CCCR\+\_\+\+TEST\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930bd4082dc97b6ac2d08e3d2baa0467}{FDCAN\+\_\+\+CCCR\+\_\+\+TEST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+TEST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad473a357d553ca3a77202a3479002718}{FDCAN\+\_\+\+CCCR\+\_\+\+TEST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930bd4082dc97b6ac2d08e3d2baa0467}{FDCAN\+\_\+\+CCCR\+\_\+\+TEST\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CCCR\+\_\+\+FDOE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2feb3d7d76456a71af443a0fb074aac8}{FDCAN\+\_\+\+CCCR\+\_\+\+FDOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+FDOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5cc1a1588c0bdb162fa474a29b136a7}{FDCAN\+\_\+\+CCCR\+\_\+\+FDOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2feb3d7d76456a71af443a0fb074aac8}{FDCAN\+\_\+\+CCCR\+\_\+\+FDOE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CCCR\+\_\+\+BRSE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b81b4ba18283afe510b1ba76d98480d}{FDCAN\+\_\+\+CCCR\+\_\+\+BRSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+BRSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf190f325dbe1fbdf1d06bea68ade9d1}{FDCAN\+\_\+\+CCCR\+\_\+\+BRSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b81b4ba18283afe510b1ba76d98480d}{FDCAN\+\_\+\+CCCR\+\_\+\+BRSE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CCCR\+\_\+\+PXHD\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6621d6703f3e7eb4ea7d47a5bcb44723}{FDCAN\+\_\+\+CCCR\+\_\+\+PXHD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+PXHD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac52d8bce9510c6490106b01195f51294}{FDCAN\+\_\+\+CCCR\+\_\+\+PXHD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6621d6703f3e7eb4ea7d47a5bcb44723}{FDCAN\+\_\+\+CCCR\+\_\+\+PXHD\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CCCR\+\_\+\+EFBI\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac84ea65d1532b73f6b35643f1c23349d}{FDCAN\+\_\+\+CCCR\+\_\+\+EFBI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+EFBI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae280e199543f9f319b3b229fa95f8c87}{FDCAN\+\_\+\+CCCR\+\_\+\+EFBI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac84ea65d1532b73f6b35643f1c23349d}{FDCAN\+\_\+\+CCCR\+\_\+\+EFBI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CCCR\+\_\+\+TXP\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c2f1444b3527f6ff3f720d0bd776519}{FDCAN\+\_\+\+CCCR\+\_\+\+TXP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+TXP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7052d2db7bc6cab60c20d61f7bf5d7a5}{FDCAN\+\_\+\+CCCR\+\_\+\+TXP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c2f1444b3527f6ff3f720d0bd776519}{FDCAN\+\_\+\+CCCR\+\_\+\+TXP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+CCCR\+\_\+\+NISO\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e3382701b498532aa2fcc9d54bd0559}{FDCAN\+\_\+\+CCCR\+\_\+\+NISO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+CCCR\+\_\+\+NISO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cd74eec2b20848330849f30565e442b}{FDCAN\+\_\+\+CCCR\+\_\+\+NISO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e3382701b498532aa2fcc9d54bd0559}{FDCAN\+\_\+\+CCCR\+\_\+\+NISO\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff00b53305608b07defcf166f977a63}{FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG2\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8086f3f0053e20c85fc61fe0b0b1c561}{FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff00b53305608b07defcf166f977a63}{FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG2\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa18bcf7700e5101152fa9573e7e23459}{FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dd2e539307cd105544c057b4900d282}{FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa18bcf7700e5101152fa9573e7e23459}{FDCAN\+\_\+\+NBTP\+\_\+\+NTSEG1\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NBTP\+\_\+\+NBRP\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafac5b11236690d97b5eb3b3d88f82552}{FDCAN\+\_\+\+NBTP\+\_\+\+NBRP\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ FDCAN\+\_\+\+NBTP\+\_\+\+NBRP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1044d7f6c90feb028330a9e975ac2ad}{FDCAN\+\_\+\+NBTP\+\_\+\+NBRP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafac5b11236690d97b5eb3b3d88f82552}{FDCAN\+\_\+\+NBTP\+\_\+\+NBRP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NBTP\+\_\+\+NSJW\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ab2ac8a4f1d5ab87908b0cfb011b669}{FDCAN\+\_\+\+NBTP\+\_\+\+NSJW\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FDCAN\+\_\+\+NBTP\+\_\+\+NSJW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16065f72b556daac7817e6aa12ea078b}{FDCAN\+\_\+\+NBTP\+\_\+\+NSJW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ab2ac8a4f1d5ab87908b0cfb011b669}{FDCAN\+\_\+\+NBTP\+\_\+\+NSJW\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TSCC\+\_\+\+TSS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8827c6a61986003feda03e976cbdc7bb}{FDCAN\+\_\+\+TSCC\+\_\+\+TSS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+TSCC\+\_\+\+TSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1397e12cc63e65a22538cfb31a75da45}{FDCAN\+\_\+\+TSCC\+\_\+\+TSS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8827c6a61986003feda03e976cbdc7bb}{FDCAN\+\_\+\+TSCC\+\_\+\+TSS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TSCC\+\_\+\+TCP\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabac1d4e465e992ea650b9a9e9356888c}{FDCAN\+\_\+\+TSCC\+\_\+\+TCP\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+TSCC\+\_\+\+TCP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef9f62ba8ca0aa2f0ca73bebfbaf1960}{FDCAN\+\_\+\+TSCC\+\_\+\+TCP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabac1d4e465e992ea650b9a9e9356888c}{FDCAN\+\_\+\+TSCC\+\_\+\+TCP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TSCV\+\_\+\+TSC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef868ff508b912d5b8f951bd0761036}{FDCAN\+\_\+\+TSCV\+\_\+\+TSC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FDCAN\+\_\+\+TSCV\+\_\+\+TSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0f0339c8a02c1b9cd404e075ae1c855}{FDCAN\+\_\+\+TSCV\+\_\+\+TSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef868ff508b912d5b8f951bd0761036}{FDCAN\+\_\+\+TSCV\+\_\+\+TSC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TOCC\+\_\+\+ETOC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga764daee31666e63dd91258e90c1ed11a}{FDCAN\+\_\+\+TOCC\+\_\+\+ETOC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TOCC\+\_\+\+ETOC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf901d97175833f1217365677249fb4b6}{FDCAN\+\_\+\+TOCC\+\_\+\+ETOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga764daee31666e63dd91258e90c1ed11a}{FDCAN\+\_\+\+TOCC\+\_\+\+ETOC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TOCC\+\_\+\+TOS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f0963c6406d566620c1416d3574be95}{FDCAN\+\_\+\+TOCC\+\_\+\+TOS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+TOCC\+\_\+\+TOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf9502350da7f4026628a04513ec1921}{FDCAN\+\_\+\+TOCC\+\_\+\+TOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f0963c6406d566620c1416d3574be95}{FDCAN\+\_\+\+TOCC\+\_\+\+TOS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TOCC\+\_\+\+TOP\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f9abfa8ab35f6624765569af937d211}{FDCAN\+\_\+\+TOCC\+\_\+\+TOP\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FDCAN\+\_\+\+TOCC\+\_\+\+TOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12036d8787e32d1c87e699d70749ea2d}{FDCAN\+\_\+\+TOCC\+\_\+\+TOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f9abfa8ab35f6624765569af937d211}{FDCAN\+\_\+\+TOCC\+\_\+\+TOP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TOCV\+\_\+\+TOC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe53a6550149e393ea0f36d167b3e2d}{FDCAN\+\_\+\+TOCV\+\_\+\+TOC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FDCAN\+\_\+\+TOCV\+\_\+\+TOC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f201e1b1b394df1628323b9f1debdc6}{FDCAN\+\_\+\+TOCV\+\_\+\+TOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe53a6550149e393ea0f36d167b3e2d}{FDCAN\+\_\+\+TOCV\+\_\+\+TOC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ECR\+\_\+\+TEC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15cee922e17c348911acf94e695ed278}{FDCAN\+\_\+\+ECR\+\_\+\+TEC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FDCAN\+\_\+\+ECR\+\_\+\+TEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb5e046e47e37ee5025f73dff10d878f}{FDCAN\+\_\+\+ECR\+\_\+\+TEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15cee922e17c348911acf94e695ed278}{FDCAN\+\_\+\+ECR\+\_\+\+TEC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ECR\+\_\+\+REC\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1abe410a73ed2f5b1623fa54c000a963}{FDCAN\+\_\+\+ECR\+\_\+\+REC\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FDCAN\+\_\+\+ECR\+\_\+\+REC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2460fe4cded254c761a5468edb74875c}{FDCAN\+\_\+\+ECR\+\_\+\+REC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1abe410a73ed2f5b1623fa54c000a963}{FDCAN\+\_\+\+ECR\+\_\+\+REC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ECR\+\_\+\+RP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fd36d32e2e7a25b1d9e66f90636d75d}{FDCAN\+\_\+\+ECR\+\_\+\+RP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ECR\+\_\+\+RP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31f2059b5fed67580818fbe56b1977dd}{FDCAN\+\_\+\+ECR\+\_\+\+RP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fd36d32e2e7a25b1d9e66f90636d75d}{FDCAN\+\_\+\+ECR\+\_\+\+RP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ECR\+\_\+\+CEL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e61d9db4b2eadfbc2aaffc87c510bad}{FDCAN\+\_\+\+ECR\+\_\+\+CEL\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FDCAN\+\_\+\+ECR\+\_\+\+CEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea324ce5f3b233b43e015bc92c475d0}{FDCAN\+\_\+\+ECR\+\_\+\+CEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e61d9db4b2eadfbc2aaffc87c510bad}{FDCAN\+\_\+\+ECR\+\_\+\+CEL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+PSR\+\_\+\+LEC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0035de249e645a1f00df6b591ee38581}{FDCAN\+\_\+\+PSR\+\_\+\+LEC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+LEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c06600087d3f3136f9b5d65fae2fc0a}{FDCAN\+\_\+\+PSR\+\_\+\+LEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0035de249e645a1f00df6b591ee38581}{FDCAN\+\_\+\+PSR\+\_\+\+LEC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+PSR\+\_\+\+ACT\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf13d74d669701a30f52447c49d442c63}{FDCAN\+\_\+\+PSR\+\_\+\+ACT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+ACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5201853d8e9341f9cb6b87c3fd2b00fc}{FDCAN\+\_\+\+PSR\+\_\+\+ACT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf13d74d669701a30f52447c49d442c63}{FDCAN\+\_\+\+PSR\+\_\+\+ACT\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+PSR\+\_\+\+EP\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eab3ead3d925047da61391efa1d19ed}{FDCAN\+\_\+\+PSR\+\_\+\+EP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+EP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc671f4565aa589c2f14a7de672f0d0}{FDCAN\+\_\+\+PSR\+\_\+\+EP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eab3ead3d925047da61391efa1d19ed}{FDCAN\+\_\+\+PSR\+\_\+\+EP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+PSR\+\_\+\+EW\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80a6ae3dc8c5a3ff34b6e8121aaf462}{FDCAN\+\_\+\+PSR\+\_\+\+EW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+EW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e98126aa894edbbc5138db530d44091}{FDCAN\+\_\+\+PSR\+\_\+\+EW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80a6ae3dc8c5a3ff34b6e8121aaf462}{FDCAN\+\_\+\+PSR\+\_\+\+EW\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+PSR\+\_\+\+BO\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2503b57fa01c5d1733c6c9fac838a386}{FDCAN\+\_\+\+PSR\+\_\+\+BO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+BO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga529a57880b20709e6b7935d56d0ced2f}{FDCAN\+\_\+\+PSR\+\_\+\+BO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2503b57fa01c5d1733c6c9fac838a386}{FDCAN\+\_\+\+PSR\+\_\+\+BO\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+PSR\+\_\+\+DLEC\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1677b138fd389c0fec5290d39f63d17}{FDCAN\+\_\+\+PSR\+\_\+\+DLEC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+DLEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd1eadf7371b83bf492b5ad5f40eb1ab}{FDCAN\+\_\+\+PSR\+\_\+\+DLEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1677b138fd389c0fec5290d39f63d17}{FDCAN\+\_\+\+PSR\+\_\+\+DLEC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+PSR\+\_\+\+RESI\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090e8259e020c6569eb3aeda13a7cd82}{FDCAN\+\_\+\+PSR\+\_\+\+RESI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+RESI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffb8e6819b20a2b7591c601552a82d58}{FDCAN\+\_\+\+PSR\+\_\+\+RESI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090e8259e020c6569eb3aeda13a7cd82}{FDCAN\+\_\+\+PSR\+\_\+\+RESI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+PSR\+\_\+\+RBRS\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff43eb32a72d2cea0d5fef1573145300}{FDCAN\+\_\+\+PSR\+\_\+\+RBRS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+RBRS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcaf5cc26528e07816af77b89db480e6}{FDCAN\+\_\+\+PSR\+\_\+\+RBRS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff43eb32a72d2cea0d5fef1573145300}{FDCAN\+\_\+\+PSR\+\_\+\+RBRS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+PSR\+\_\+\+REDL\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5221632af1def12a954bb5b49e16a8}{FDCAN\+\_\+\+PSR\+\_\+\+REDL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+REDL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b5d94131afc71117901cd6cd6bb1aa}{FDCAN\+\_\+\+PSR\+\_\+\+REDL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5221632af1def12a954bb5b49e16a8}{FDCAN\+\_\+\+PSR\+\_\+\+REDL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+PSR\+\_\+\+PXE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3af80934009ba8c0ccbecc8919e4caa}{FDCAN\+\_\+\+PSR\+\_\+\+PXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+PXE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04ac470ebad86ce4025dad1844cef1ab}{FDCAN\+\_\+\+PSR\+\_\+\+PXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3af80934009ba8c0ccbecc8919e4caa}{FDCAN\+\_\+\+PSR\+\_\+\+PXE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+PSR\+\_\+\+TDCV\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7affb2a1eba9934850d46e3adb1d5b28}{FDCAN\+\_\+\+PSR\+\_\+\+TDCV\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FDCAN\+\_\+\+PSR\+\_\+\+TDCV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40144434ce756058d8d7ffa6ca81c80}{FDCAN\+\_\+\+PSR\+\_\+\+TDCV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7affb2a1eba9934850d46e3adb1d5b28}{FDCAN\+\_\+\+PSR\+\_\+\+TDCV\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TDCR\+\_\+\+TDCF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51a47e232c9fe47be89490088ccf34fd}{FDCAN\+\_\+\+TDCR\+\_\+\+TDCF\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FDCAN\+\_\+\+TDCR\+\_\+\+TDCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f9e0077357519563dafde8dad76306}{FDCAN\+\_\+\+TDCR\+\_\+\+TDCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51a47e232c9fe47be89490088ccf34fd}{FDCAN\+\_\+\+TDCR\+\_\+\+TDCF\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TDCR\+\_\+\+TDCO\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga578d8ea4e3060d7d99fe89436317d44f}{FDCAN\+\_\+\+TDCR\+\_\+\+TDCO\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FDCAN\+\_\+\+TDCR\+\_\+\+TDCO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e8018b7512c713191312f2e03f9984}{FDCAN\+\_\+\+TDCR\+\_\+\+TDCO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga578d8ea4e3060d7d99fe89436317d44f}{FDCAN\+\_\+\+TDCR\+\_\+\+TDCO\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+RF0\+N\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54a31adb1e071b619afc83663fb1df6d}{FDCAN\+\_\+\+IR\+\_\+\+RF0\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+RF0\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c5a660c4d606ee1fb06953b92d1cc61}{FDCAN\+\_\+\+IR\+\_\+\+RF0N}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54a31adb1e071b619afc83663fb1df6d}{FDCAN\+\_\+\+IR\+\_\+\+RF0\+N\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+RF0\+W\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga341b7f4fefd529cf9ff51085700b797c}{FDCAN\+\_\+\+IR\+\_\+\+RF0\+W\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+RF0\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f75d2a8748fe994eb657f312f0e8180}{FDCAN\+\_\+\+IR\+\_\+\+RF0W}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga341b7f4fefd529cf9ff51085700b797c}{FDCAN\+\_\+\+IR\+\_\+\+RF0\+W\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+RF0\+F\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf7f29c3b4b09d1b4bec160aa87b1e0b}{FDCAN\+\_\+\+IR\+\_\+\+RF0\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+RF0\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga111c632e9469edaceacbdcbdeb1234e3}{FDCAN\+\_\+\+IR\+\_\+\+RF0F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf7f29c3b4b09d1b4bec160aa87b1e0b}{FDCAN\+\_\+\+IR\+\_\+\+RF0\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+RF0\+L\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22dfdc4424d8e74bb8f2233ed76f4e41}{FDCAN\+\_\+\+IR\+\_\+\+RF0\+L\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+RF0\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39153fb13dc31aa5ecf9be76a3738f4a}{FDCAN\+\_\+\+IR\+\_\+\+RF0L}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22dfdc4424d8e74bb8f2233ed76f4e41}{FDCAN\+\_\+\+IR\+\_\+\+RF0\+L\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+RF1\+N\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c488812a90e5128492c8c56c6f226a8}{FDCAN\+\_\+\+IR\+\_\+\+RF1\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+RF1\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7e91f5d9a4af3e8d20589a6fbd4e63b}{FDCAN\+\_\+\+IR\+\_\+\+RF1N}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c488812a90e5128492c8c56c6f226a8}{FDCAN\+\_\+\+IR\+\_\+\+RF1\+N\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+RF1\+W\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab70745905c784531a1ecb3783bc0c553}{FDCAN\+\_\+\+IR\+\_\+\+RF1\+W\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+RF1\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28d78cf3829ab865f096ca142ba28a68}{FDCAN\+\_\+\+IR\+\_\+\+RF1W}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab70745905c784531a1ecb3783bc0c553}{FDCAN\+\_\+\+IR\+\_\+\+RF1\+W\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+RF1\+F\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga814b6f507557125a2832e306cfd69a0f}{FDCAN\+\_\+\+IR\+\_\+\+RF1\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+RF1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ae9116ccc20163d38b76af265fff087}{FDCAN\+\_\+\+IR\+\_\+\+RF1F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga814b6f507557125a2832e306cfd69a0f}{FDCAN\+\_\+\+IR\+\_\+\+RF1\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+RF1\+L\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c7048b69e4ae84792f623ad2adae3f7}{FDCAN\+\_\+\+IR\+\_\+\+RF1\+L\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+RF1\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga933674bca9b409d0796faf858a46fffa}{FDCAN\+\_\+\+IR\+\_\+\+RF1L}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c7048b69e4ae84792f623ad2adae3f7}{FDCAN\+\_\+\+IR\+\_\+\+RF1\+L\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+HPM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6370b6710d5580bfe650cbc08b4d6008}{FDCAN\+\_\+\+IR\+\_\+\+HPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+HPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf58ddf14d720a10ba6e27b672e1dddcc}{FDCAN\+\_\+\+IR\+\_\+\+HPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6370b6710d5580bfe650cbc08b4d6008}{FDCAN\+\_\+\+IR\+\_\+\+HPM\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+TC\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee38a89924be334ef8eb167762f4680c}{FDCAN\+\_\+\+IR\+\_\+\+TC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+TC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ffb2b7db2bc90da9242c938b322619b}{FDCAN\+\_\+\+IR\+\_\+\+TC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee38a89924be334ef8eb167762f4680c}{FDCAN\+\_\+\+IR\+\_\+\+TC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+TCF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8549f13304dff7c8ee1c67e1042a2b1e}{FDCAN\+\_\+\+IR\+\_\+\+TCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+TCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb80ab754cc4a13482cc50c4cdf7494c}{FDCAN\+\_\+\+IR\+\_\+\+TCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8549f13304dff7c8ee1c67e1042a2b1e}{FDCAN\+\_\+\+IR\+\_\+\+TCF\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+TFE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30a27a7a716db72eae778bee6d319a}{FDCAN\+\_\+\+IR\+\_\+\+TFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+TFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44667bb13b598a3a825f7f22ee738c5c}{FDCAN\+\_\+\+IR\+\_\+\+TFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30a27a7a716db72eae778bee6d319a}{FDCAN\+\_\+\+IR\+\_\+\+TFE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+TEFN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aeb088a064de8362540293af551db75}{FDCAN\+\_\+\+IR\+\_\+\+TEFN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+TEFN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3450cfec670fce37b5fc78b0bdf7070}{FDCAN\+\_\+\+IR\+\_\+\+TEFN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aeb088a064de8362540293af551db75}{FDCAN\+\_\+\+IR\+\_\+\+TEFN\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+TEFW\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b1655383cefabeb1dc7d140322df32c}{FDCAN\+\_\+\+IR\+\_\+\+TEFW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+TEFW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac19f68d4fc518c76906f1b75e807445b}{FDCAN\+\_\+\+IR\+\_\+\+TEFW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b1655383cefabeb1dc7d140322df32c}{FDCAN\+\_\+\+IR\+\_\+\+TEFW\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+TEFF\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d71201a76250037798d9b33f9e4aa9}{FDCAN\+\_\+\+IR\+\_\+\+TEFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+TEFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec9886c4a8c7fba9bd7f14f013c89310}{FDCAN\+\_\+\+IR\+\_\+\+TEFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d71201a76250037798d9b33f9e4aa9}{FDCAN\+\_\+\+IR\+\_\+\+TEFF\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+TEFL\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbd7fcb0d6600a3c1d13ccfe1251603e}{FDCAN\+\_\+\+IR\+\_\+\+TEFL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+TEFL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabc1ee31672684719185b18c99ceb59b}{FDCAN\+\_\+\+IR\+\_\+\+TEFL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbd7fcb0d6600a3c1d13ccfe1251603e}{FDCAN\+\_\+\+IR\+\_\+\+TEFL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+TSW\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga420251cd7c47812e9f53681ac8b2de4c}{FDCAN\+\_\+\+IR\+\_\+\+TSW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+TSW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad828d12f9fb7c1149c31bde76bcc02e2}{FDCAN\+\_\+\+IR\+\_\+\+TSW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga420251cd7c47812e9f53681ac8b2de4c}{FDCAN\+\_\+\+IR\+\_\+\+TSW\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+MRAF\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga645fd4f65c4bb08da1f11cfa76710d4d}{FDCAN\+\_\+\+IR\+\_\+\+MRAF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+MRAF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b963568750114955901acbdf4c2c4b}{FDCAN\+\_\+\+IR\+\_\+\+MRAF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga645fd4f65c4bb08da1f11cfa76710d4d}{FDCAN\+\_\+\+IR\+\_\+\+MRAF\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+TOO\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85cf0d4ef72fbcf2a32d31399993f394}{FDCAN\+\_\+\+IR\+\_\+\+TOO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+TOO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabebb06125907d9e7149acdb55a5596d7}{FDCAN\+\_\+\+IR\+\_\+\+TOO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85cf0d4ef72fbcf2a32d31399993f394}{FDCAN\+\_\+\+IR\+\_\+\+TOO\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+DRX\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34166de48b0bff9e91af6e08b95a0372}{FDCAN\+\_\+\+IR\+\_\+\+DRX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+DRX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8f0b80f2f1a4c271e26bc4bcefdd9e1}{FDCAN\+\_\+\+IR\+\_\+\+DRX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34166de48b0bff9e91af6e08b95a0372}{FDCAN\+\_\+\+IR\+\_\+\+DRX\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+ELO\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf90f7d72693ffd3f897641556f3cecbc}{FDCAN\+\_\+\+IR\+\_\+\+ELO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+ELO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf05abd995084bb6d07cb76e49bc2e78d}{FDCAN\+\_\+\+IR\+\_\+\+ELO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf90f7d72693ffd3f897641556f3cecbc}{FDCAN\+\_\+\+IR\+\_\+\+ELO\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+EP\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2a0bddb9d6f8db3f0c01be48ce3405}{FDCAN\+\_\+\+IR\+\_\+\+EP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+EP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf882aadf7e4ae4b2b7c2018e88fd694a}{FDCAN\+\_\+\+IR\+\_\+\+EP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2a0bddb9d6f8db3f0c01be48ce3405}{FDCAN\+\_\+\+IR\+\_\+\+EP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+EW\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga744b9c4ad096023ca2d7c95c31b6332c}{FDCAN\+\_\+\+IR\+\_\+\+EW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+EW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga281ca7111a03bdffc49fe79d0236ba70}{FDCAN\+\_\+\+IR\+\_\+\+EW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga744b9c4ad096023ca2d7c95c31b6332c}{FDCAN\+\_\+\+IR\+\_\+\+EW\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+BO\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045bca95c52481d2621d944e8e0c3bc5}{FDCAN\+\_\+\+IR\+\_\+\+BO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+BO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5804bebe59637846ab0da7676704a5cf}{FDCAN\+\_\+\+IR\+\_\+\+BO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045bca95c52481d2621d944e8e0c3bc5}{FDCAN\+\_\+\+IR\+\_\+\+BO\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+WDI\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4155b535f041ef4e376e1d1cc066ca7}{FDCAN\+\_\+\+IR\+\_\+\+WDI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+WDI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa405e31666414196e19303ad5d5d0dff}{FDCAN\+\_\+\+IR\+\_\+\+WDI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4155b535f041ef4e376e1d1cc066ca7}{FDCAN\+\_\+\+IR\+\_\+\+WDI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+PEA\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4295265176a54be4c163fe96bbd41cc5}{FDCAN\+\_\+\+IR\+\_\+\+PEA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+PEA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf46ee7beef1996fe2224a47e3b78fac}{FDCAN\+\_\+\+IR\+\_\+\+PEA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4295265176a54be4c163fe96bbd41cc5}{FDCAN\+\_\+\+IR\+\_\+\+PEA\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+PED\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84448b189fa7ab96d98815edff3834e3}{FDCAN\+\_\+\+IR\+\_\+\+PED\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+PED\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d9b59609e837e44568703e82a1862b}{FDCAN\+\_\+\+IR\+\_\+\+PED}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84448b189fa7ab96d98815edff3834e3}{FDCAN\+\_\+\+IR\+\_\+\+PED\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IR\+\_\+\+ARA\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f8778d266d9f02133f304ecedb64507}{FDCAN\+\_\+\+IR\+\_\+\+ARA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IR\+\_\+\+ARA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f7c2aad0660709975e5520ba73c97f4}{FDCAN\+\_\+\+IR\+\_\+\+ARA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f8778d266d9f02133f304ecedb64507}{FDCAN\+\_\+\+IR\+\_\+\+ARA\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+RF0\+NE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7728139dc8cacdd89dd7b0e78362da06}{FDCAN\+\_\+\+IE\+\_\+\+RF0\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+RF0\+NE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45abbe5520704c14e1e83dc220d8c1d7}{FDCAN\+\_\+\+IE\+\_\+\+RF0\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7728139dc8cacdd89dd7b0e78362da06}{FDCAN\+\_\+\+IE\+\_\+\+RF0\+NE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+RF0\+WE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ff091bb33289cd334594e3e7d2d077b}{FDCAN\+\_\+\+IE\+\_\+\+RF0\+WE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+RF0\+WE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2da399f36c3e9e16284a1556b26ff872}{FDCAN\+\_\+\+IE\+\_\+\+RF0\+WE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ff091bb33289cd334594e3e7d2d077b}{FDCAN\+\_\+\+IE\+\_\+\+RF0\+WE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+RF0\+FE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2201d6cfdfdac3ab91c0a6d42ac37b95}{FDCAN\+\_\+\+IE\+\_\+\+RF0\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+RF0\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27cb912c4e4bb301e208b8d992619a54}{FDCAN\+\_\+\+IE\+\_\+\+RF0\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2201d6cfdfdac3ab91c0a6d42ac37b95}{FDCAN\+\_\+\+IE\+\_\+\+RF0\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+RF0\+LE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82d13dec720bf1d6b8c10982a834a9fc}{FDCAN\+\_\+\+IE\+\_\+\+RF0\+LE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+RF0\+LE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70ce22701b75116cc3b3080c4c14927a}{FDCAN\+\_\+\+IE\+\_\+\+RF0\+LE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82d13dec720bf1d6b8c10982a834a9fc}{FDCAN\+\_\+\+IE\+\_\+\+RF0\+LE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+RF1\+NE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172cfc6efcca79c4d825747b7fc2a98d}{FDCAN\+\_\+\+IE\+\_\+\+RF1\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+RF1\+NE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f005d443a4e9a70f3db3d57b772216}{FDCAN\+\_\+\+IE\+\_\+\+RF1\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172cfc6efcca79c4d825747b7fc2a98d}{FDCAN\+\_\+\+IE\+\_\+\+RF1\+NE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+RF1\+WE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61cc9aebd1df6678506af591ee9dfafd}{FDCAN\+\_\+\+IE\+\_\+\+RF1\+WE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+RF1\+WE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6066a3ea694da3143aa5026d439e208d}{FDCAN\+\_\+\+IE\+\_\+\+RF1\+WE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61cc9aebd1df6678506af591ee9dfafd}{FDCAN\+\_\+\+IE\+\_\+\+RF1\+WE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+RF1\+FE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258288ba5138e6fdb42469aa33a6a38b}{FDCAN\+\_\+\+IE\+\_\+\+RF1\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+RF1\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga057480249180cc1f4154935cae0ba295}{FDCAN\+\_\+\+IE\+\_\+\+RF1\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258288ba5138e6fdb42469aa33a6a38b}{FDCAN\+\_\+\+IE\+\_\+\+RF1\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+RF1\+LE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec2dc866bc9b96dc95ff656e553abee5}{FDCAN\+\_\+\+IE\+\_\+\+RF1\+LE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+RF1\+LE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52ea15af4c8312361fb17bb0092416d4}{FDCAN\+\_\+\+IE\+\_\+\+RF1\+LE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec2dc866bc9b96dc95ff656e553abee5}{FDCAN\+\_\+\+IE\+\_\+\+RF1\+LE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+HPME\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b0196e52bd2f705e2293738d7c12334}{FDCAN\+\_\+\+IE\+\_\+\+HPME\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+HPME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15325966d03c8f3328e58198652450c6}{FDCAN\+\_\+\+IE\+\_\+\+HPME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b0196e52bd2f705e2293738d7c12334}{FDCAN\+\_\+\+IE\+\_\+\+HPME\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+TCE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7400e5573ab6cf0767101883f4a8560b}{FDCAN\+\_\+\+IE\+\_\+\+TCE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+TCE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77a595323d4025fbcc0364050c7583c1}{FDCAN\+\_\+\+IE\+\_\+\+TCE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7400e5573ab6cf0767101883f4a8560b}{FDCAN\+\_\+\+IE\+\_\+\+TCE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+TCFE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c076ec42f3e4369ff173cfbd6e8e448}{FDCAN\+\_\+\+IE\+\_\+\+TCFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+TCFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7dda7f5f43ad282cf19dfd7777ec79e}{FDCAN\+\_\+\+IE\+\_\+\+TCFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c076ec42f3e4369ff173cfbd6e8e448}{FDCAN\+\_\+\+IE\+\_\+\+TCFE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+TFEE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3e29c34ca303dbe057c9ca5ad6829e9}{FDCAN\+\_\+\+IE\+\_\+\+TFEE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+TFEE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68820fb930d7795b2d342466f3f7305e}{FDCAN\+\_\+\+IE\+\_\+\+TFEE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3e29c34ca303dbe057c9ca5ad6829e9}{FDCAN\+\_\+\+IE\+\_\+\+TFEE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+TEFNE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d29fe1e8de0a4a32953bbfd2365a2f}{FDCAN\+\_\+\+IE\+\_\+\+TEFNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+TEFNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf23c455bfbcd39b2712d1f2dcd2e631}{FDCAN\+\_\+\+IE\+\_\+\+TEFNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d29fe1e8de0a4a32953bbfd2365a2f}{FDCAN\+\_\+\+IE\+\_\+\+TEFNE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+TEFWE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9fe7d424b399c71fc396431eb733dd}{FDCAN\+\_\+\+IE\+\_\+\+TEFWE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+TEFWE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e6e9cc554e52e96d9f8ed50911cc01}{FDCAN\+\_\+\+IE\+\_\+\+TEFWE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9fe7d424b399c71fc396431eb733dd}{FDCAN\+\_\+\+IE\+\_\+\+TEFWE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+TEFFE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ca93f5a09fc472d5fea0b08ec6ffd52}{FDCAN\+\_\+\+IE\+\_\+\+TEFFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+TEFFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb96721359b121cc681e7a7349f347a4}{FDCAN\+\_\+\+IE\+\_\+\+TEFFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ca93f5a09fc472d5fea0b08ec6ffd52}{FDCAN\+\_\+\+IE\+\_\+\+TEFFE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+TEFLE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad029b09fe28bed53e9282142d9804f6}{FDCAN\+\_\+\+IE\+\_\+\+TEFLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+TEFLE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24248b18a105fa0c4edecc8c570ae593}{FDCAN\+\_\+\+IE\+\_\+\+TEFLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad029b09fe28bed53e9282142d9804f6}{FDCAN\+\_\+\+IE\+\_\+\+TEFLE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+TSWE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac48957fe5e12179051e30e3df6f3db8b}{FDCAN\+\_\+\+IE\+\_\+\+TSWE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+TSWE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe6fac48f59c071edc9f5a9159dd08e}{FDCAN\+\_\+\+IE\+\_\+\+TSWE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac48957fe5e12179051e30e3df6f3db8b}{FDCAN\+\_\+\+IE\+\_\+\+TSWE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+MRAFE\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc2e933a8d2f0f92a5e6267f535efc75}{FDCAN\+\_\+\+IE\+\_\+\+MRAFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+MRAFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e5141a46e9ea007b5af7e495b59bf81}{FDCAN\+\_\+\+IE\+\_\+\+MRAFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc2e933a8d2f0f92a5e6267f535efc75}{FDCAN\+\_\+\+IE\+\_\+\+MRAFE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+TOOE\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c5d7a464a166f93bb0f169a68e0997c}{FDCAN\+\_\+\+IE\+\_\+\+TOOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+TOOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61825988ce1e42213a2f0485cf01cda5}{FDCAN\+\_\+\+IE\+\_\+\+TOOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c5d7a464a166f93bb0f169a68e0997c}{FDCAN\+\_\+\+IE\+\_\+\+TOOE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+DRXE\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga535ccab1d75055afe7cde8d380109274}{FDCAN\+\_\+\+IE\+\_\+\+DRXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+DRXE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d9b1ef2118a8bab7895ea7337623c2f}{FDCAN\+\_\+\+IE\+\_\+\+DRXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga535ccab1d75055afe7cde8d380109274}{FDCAN\+\_\+\+IE\+\_\+\+DRXE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+BECE\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5156e14539e562f88aff8df82cd8ebb}{FDCAN\+\_\+\+IE\+\_\+\+BECE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+BECE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga271d2b852b6139c93983f0876c7669c2}{FDCAN\+\_\+\+IE\+\_\+\+BECE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5156e14539e562f88aff8df82cd8ebb}{FDCAN\+\_\+\+IE\+\_\+\+BECE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+BEUE\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9926562b7e8a538cf464d040a88f3ecf}{FDCAN\+\_\+\+IE\+\_\+\+BEUE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+BEUE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56b7607e381bd5d80e56bc266f9c70f7}{FDCAN\+\_\+\+IE\+\_\+\+BEUE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9926562b7e8a538cf464d040a88f3ecf}{FDCAN\+\_\+\+IE\+\_\+\+BEUE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+ELOE\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f65015b4366626cc6fe83005e3c6e24}{FDCAN\+\_\+\+IE\+\_\+\+ELOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+ELOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c966d64f4cf50751ff2ee35fb369cd8}{FDCAN\+\_\+\+IE\+\_\+\+ELOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f65015b4366626cc6fe83005e3c6e24}{FDCAN\+\_\+\+IE\+\_\+\+ELOE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+EPE\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9be17dd24bf60ed3bf5c132a05f1baa}{FDCAN\+\_\+\+IE\+\_\+\+EPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+EPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74620ccb030f51119ca1ff6ac21eea6d}{FDCAN\+\_\+\+IE\+\_\+\+EPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9be17dd24bf60ed3bf5c132a05f1baa}{FDCAN\+\_\+\+IE\+\_\+\+EPE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+EWE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab10c27331b6b1d84f9aea7f586e841ea}{FDCAN\+\_\+\+IE\+\_\+\+EWE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+EWE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5964dc3614cdfd621c1c313eda74e659}{FDCAN\+\_\+\+IE\+\_\+\+EWE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab10c27331b6b1d84f9aea7f586e841ea}{FDCAN\+\_\+\+IE\+\_\+\+EWE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+BOE\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aa1a6f8989a439c8e1ec1ea5290ca37}{FDCAN\+\_\+\+IE\+\_\+\+BOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+BOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71eb779406df134f037fd88bb67a0af4}{FDCAN\+\_\+\+IE\+\_\+\+BOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aa1a6f8989a439c8e1ec1ea5290ca37}{FDCAN\+\_\+\+IE\+\_\+\+BOE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+WDIE\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84d6acb6ad3374d632ea402d5512ea0d}{FDCAN\+\_\+\+IE\+\_\+\+WDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+WDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab60cf95bb84d031f1466d975ecc7282c}{FDCAN\+\_\+\+IE\+\_\+\+WDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84d6acb6ad3374d632ea402d5512ea0d}{FDCAN\+\_\+\+IE\+\_\+\+WDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+PEAE\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d26fbcae80c0f0e60a9a91e118b3c6}{FDCAN\+\_\+\+IE\+\_\+\+PEAE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+PEAE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c290b9a2675be31cb94aa3e7d486975}{FDCAN\+\_\+\+IE\+\_\+\+PEAE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d26fbcae80c0f0e60a9a91e118b3c6}{FDCAN\+\_\+\+IE\+\_\+\+PEAE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+PEDE\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33aa88027f12de7abb0c77ed5ca90a89}{FDCAN\+\_\+\+IE\+\_\+\+PEDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+PEDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fa86c549e144a6701d05c3515de4255}{FDCAN\+\_\+\+IE\+\_\+\+PEDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33aa88027f12de7abb0c77ed5ca90a89}{FDCAN\+\_\+\+IE\+\_\+\+PEDE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+IE\+\_\+\+ARAE\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga112b7d9db79558ea711823caaf46d41f}{FDCAN\+\_\+\+IE\+\_\+\+ARAE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+IE\+\_\+\+ARAE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfa248e6cba2cc4789de17289b77af8c}{FDCAN\+\_\+\+IE\+\_\+\+ARAE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga112b7d9db79558ea711823caaf46d41f}{FDCAN\+\_\+\+IE\+\_\+\+ARAE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+RF0\+NL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a922885cb73368cf867dcd376cbe8c}{FDCAN\+\_\+\+ILS\+\_\+\+RF0\+NL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+RF0\+NL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9238cf704995c90c1db8a90dd5c62a66}{FDCAN\+\_\+\+ILS\+\_\+\+RF0\+NL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a922885cb73368cf867dcd376cbe8c}{FDCAN\+\_\+\+ILS\+\_\+\+RF0\+NL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+RF0\+WL\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f594ca46f2f218053a9fb6e09f47e6}{FDCAN\+\_\+\+ILS\+\_\+\+RF0\+WL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+RF0\+WL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9296764eb3e696c9517ae7822da8afc3}{FDCAN\+\_\+\+ILS\+\_\+\+RF0\+WL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f594ca46f2f218053a9fb6e09f47e6}{FDCAN\+\_\+\+ILS\+\_\+\+RF0\+WL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+RF0\+FL\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b4807ec081fef47fab25f37d4bc423f}{FDCAN\+\_\+\+ILS\+\_\+\+RF0\+FL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+RF0\+FL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9143368c785750aded54b58862fd14fd}{FDCAN\+\_\+\+ILS\+\_\+\+RF0\+FL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b4807ec081fef47fab25f37d4bc423f}{FDCAN\+\_\+\+ILS\+\_\+\+RF0\+FL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+RF0\+LL\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26b8bb5f56fba5eae9869cf77931b78f}{FDCAN\+\_\+\+ILS\+\_\+\+RF0\+LL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+RF0\+LL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0db94e3f06eda83da1d85d740ee6ad}{FDCAN\+\_\+\+ILS\+\_\+\+RF0\+LL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26b8bb5f56fba5eae9869cf77931b78f}{FDCAN\+\_\+\+ILS\+\_\+\+RF0\+LL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+RF1\+NL\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f38026afa064fa41dfffb9c253e0091}{FDCAN\+\_\+\+ILS\+\_\+\+RF1\+NL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+RF1\+NL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf18fcb5076ef902dac6aa0b9181e335}{FDCAN\+\_\+\+ILS\+\_\+\+RF1\+NL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f38026afa064fa41dfffb9c253e0091}{FDCAN\+\_\+\+ILS\+\_\+\+RF1\+NL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+RF1\+WL\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3d9d3f6d2b0250ee0df55e3be0a6b86}{FDCAN\+\_\+\+ILS\+\_\+\+RF1\+WL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+RF1\+WL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aca66cb1aeb75ed3178adae4fe55b93}{FDCAN\+\_\+\+ILS\+\_\+\+RF1\+WL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3d9d3f6d2b0250ee0df55e3be0a6b86}{FDCAN\+\_\+\+ILS\+\_\+\+RF1\+WL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+RF1\+FL\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de62458dd167437f9d1e4ad973d1f6a}{FDCAN\+\_\+\+ILS\+\_\+\+RF1\+FL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+RF1\+FL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f91a5b9bf61f749ebb0f7456840bfc4}{FDCAN\+\_\+\+ILS\+\_\+\+RF1\+FL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de62458dd167437f9d1e4ad973d1f6a}{FDCAN\+\_\+\+ILS\+\_\+\+RF1\+FL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+RF1\+LL\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae317fbb34a8b67d3ff1dc1e9759b71fa}{FDCAN\+\_\+\+ILS\+\_\+\+RF1\+LL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+RF1\+LL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb5044fa64e2bd990837ef181f4b2873}{FDCAN\+\_\+\+ILS\+\_\+\+RF1\+LL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae317fbb34a8b67d3ff1dc1e9759b71fa}{FDCAN\+\_\+\+ILS\+\_\+\+RF1\+LL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+HPML\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga156e121cbaa02c0d50bf1496d5a12ef9}{FDCAN\+\_\+\+ILS\+\_\+\+HPML\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+HPML\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef1dfcbd385fdf824fa33acd0173b333}{FDCAN\+\_\+\+ILS\+\_\+\+HPML}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga156e121cbaa02c0d50bf1496d5a12ef9}{FDCAN\+\_\+\+ILS\+\_\+\+HPML\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+TCL\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7346dcd2b3090b98abbbffde862dc69}{FDCAN\+\_\+\+ILS\+\_\+\+TCL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+TCL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e42c9ae6ae9c4212ee62be2cae24f15}{FDCAN\+\_\+\+ILS\+\_\+\+TCL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7346dcd2b3090b98abbbffde862dc69}{FDCAN\+\_\+\+ILS\+\_\+\+TCL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+TCFL\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c6f2a4045aee31a4ee5aeded6ed2778}{FDCAN\+\_\+\+ILS\+\_\+\+TCFL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+TCFL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga633ac6ee7cab48c674d286fdb1d66c03}{FDCAN\+\_\+\+ILS\+\_\+\+TCFL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c6f2a4045aee31a4ee5aeded6ed2778}{FDCAN\+\_\+\+ILS\+\_\+\+TCFL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+TFEL\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d341bda0527dea7c9c9897a83d6a11d}{FDCAN\+\_\+\+ILS\+\_\+\+TFEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+TFEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d035dec02697d3e2e091c9e37d01816}{FDCAN\+\_\+\+ILS\+\_\+\+TFEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d341bda0527dea7c9c9897a83d6a11d}{FDCAN\+\_\+\+ILS\+\_\+\+TFEL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+TEFNL\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ceb44236808a23a888ebcff6d69d19e}{FDCAN\+\_\+\+ILS\+\_\+\+TEFNL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+TEFNL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ce11022f29a6757d086599dccc82890}{FDCAN\+\_\+\+ILS\+\_\+\+TEFNL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ceb44236808a23a888ebcff6d69d19e}{FDCAN\+\_\+\+ILS\+\_\+\+TEFNL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+TEFWL\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54007b847e6e31282f568e1fd3a87fdb}{FDCAN\+\_\+\+ILS\+\_\+\+TEFWL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+TEFWL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757f58b48773b39af385ae2358ec374a}{FDCAN\+\_\+\+ILS\+\_\+\+TEFWL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54007b847e6e31282f568e1fd3a87fdb}{FDCAN\+\_\+\+ILS\+\_\+\+TEFWL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+TEFFL\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f021aeed83f1bb7cac25e013480849f}{FDCAN\+\_\+\+ILS\+\_\+\+TEFFL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+TEFFL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga926ee8c15d7fbf9f6c39b6022f54af4b}{FDCAN\+\_\+\+ILS\+\_\+\+TEFFL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f021aeed83f1bb7cac25e013480849f}{FDCAN\+\_\+\+ILS\+\_\+\+TEFFL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+TEFLL\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20b969a68395b26b46ba52874c6d6bd0}{FDCAN\+\_\+\+ILS\+\_\+\+TEFLL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+TEFLL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga212259fa882ff27337847e1bdf11e5ea}{FDCAN\+\_\+\+ILS\+\_\+\+TEFLL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20b969a68395b26b46ba52874c6d6bd0}{FDCAN\+\_\+\+ILS\+\_\+\+TEFLL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+TSWL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfc578d4e7eea55a6d764d6c54b4574b}{FDCAN\+\_\+\+ILS\+\_\+\+TSWL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+TSWL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9928c6bb1227e938e3de9601b93ccccc}{FDCAN\+\_\+\+ILS\+\_\+\+TSWL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfc578d4e7eea55a6d764d6c54b4574b}{FDCAN\+\_\+\+ILS\+\_\+\+TSWL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+MRAFE\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd0f0f32e7fe977c0b6f4ff6a225886d}{FDCAN\+\_\+\+ILS\+\_\+\+MRAFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+MRAFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5de7e1736ec1be03d09e9339469709b4}{FDCAN\+\_\+\+ILS\+\_\+\+MRAFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd0f0f32e7fe977c0b6f4ff6a225886d}{FDCAN\+\_\+\+ILS\+\_\+\+MRAFE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+TOOE\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf785bd3afad9b5209137720aa37c9195}{FDCAN\+\_\+\+ILS\+\_\+\+TOOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+TOOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3e9a8224c97c2cdad96e4ae03064271}{FDCAN\+\_\+\+ILS\+\_\+\+TOOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf785bd3afad9b5209137720aa37c9195}{FDCAN\+\_\+\+ILS\+\_\+\+TOOE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+DRXE\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6d34c7e8ff867cb6691b7480cdb943a}{FDCAN\+\_\+\+ILS\+\_\+\+DRXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+DRXE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfc9f88c9b4c8cc953ab91a7a68dafab}{FDCAN\+\_\+\+ILS\+\_\+\+DRXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6d34c7e8ff867cb6691b7480cdb943a}{FDCAN\+\_\+\+ILS\+\_\+\+DRXE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+BECE\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga426442b820e99d77ec292125b8a3f5ef}{FDCAN\+\_\+\+ILS\+\_\+\+BECE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+BECE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57c855f2f2e7d2a7d0cd19f73741f620}{FDCAN\+\_\+\+ILS\+\_\+\+BECE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga426442b820e99d77ec292125b8a3f5ef}{FDCAN\+\_\+\+ILS\+\_\+\+BECE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+BEUE\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac50d5b38b3462f0e6088410ad188b58}{FDCAN\+\_\+\+ILS\+\_\+\+BEUE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+BEUE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453b6081014026e2d733528331df5c85}{FDCAN\+\_\+\+ILS\+\_\+\+BEUE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac50d5b38b3462f0e6088410ad188b58}{FDCAN\+\_\+\+ILS\+\_\+\+BEUE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+ELOE\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bfd5da579818a0bef45c83e704be097}{FDCAN\+\_\+\+ILS\+\_\+\+ELOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+ELOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681a54a722935bc5a9e1cf4a684f9ccd}{FDCAN\+\_\+\+ILS\+\_\+\+ELOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bfd5da579818a0bef45c83e704be097}{FDCAN\+\_\+\+ILS\+\_\+\+ELOE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+EPE\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a6c0314c1e853261151c712d23cd4fa}{FDCAN\+\_\+\+ILS\+\_\+\+EPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+EPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b68c0fc9925ce05adabfbc53bdd9f0}{FDCAN\+\_\+\+ILS\+\_\+\+EPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a6c0314c1e853261151c712d23cd4fa}{FDCAN\+\_\+\+ILS\+\_\+\+EPE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+EWE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b29029bf4e6c85f7439c4fcdf419f1f}{FDCAN\+\_\+\+ILS\+\_\+\+EWE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+EWE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56680787e84d19c265aa07d0a65c759b}{FDCAN\+\_\+\+ILS\+\_\+\+EWE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b29029bf4e6c85f7439c4fcdf419f1f}{FDCAN\+\_\+\+ILS\+\_\+\+EWE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+BOE\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27fd06b64fbad4dbd3ce81e84a68e21c}{FDCAN\+\_\+\+ILS\+\_\+\+BOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+BOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f40882ab5232a5d2da1f85bc85ec56}{FDCAN\+\_\+\+ILS\+\_\+\+BOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27fd06b64fbad4dbd3ce81e84a68e21c}{FDCAN\+\_\+\+ILS\+\_\+\+BOE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+WDIE\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b28f645f1513666bb152463044ab88d}{FDCAN\+\_\+\+ILS\+\_\+\+WDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+WDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c73d840aadb9fcacf4d8d7127dd99b3}{FDCAN\+\_\+\+ILS\+\_\+\+WDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b28f645f1513666bb152463044ab88d}{FDCAN\+\_\+\+ILS\+\_\+\+WDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+PEAE\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30efceb6d712563a4a08806a2fc1d061}{FDCAN\+\_\+\+ILS\+\_\+\+PEAE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+PEAE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47cca2846de6540ad589aa85c32c5563}{FDCAN\+\_\+\+ILS\+\_\+\+PEAE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30efceb6d712563a4a08806a2fc1d061}{FDCAN\+\_\+\+ILS\+\_\+\+PEAE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+PEDE\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c0520f8e73110d4802c0b0cc97084c}{FDCAN\+\_\+\+ILS\+\_\+\+PEDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+PEDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17440cdc85a8059a871c01dc58ba8c72}{FDCAN\+\_\+\+ILS\+\_\+\+PEDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c0520f8e73110d4802c0b0cc97084c}{FDCAN\+\_\+\+ILS\+\_\+\+PEDE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILS\+\_\+\+ARAE\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga480f34c2d774d40d129495012f830e38}{FDCAN\+\_\+\+ILS\+\_\+\+ARAE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILS\+\_\+\+ARAE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad28f0211aaaee5af77bf26542480fe42}{FDCAN\+\_\+\+ILS\+\_\+\+ARAE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga480f34c2d774d40d129495012f830e38}{FDCAN\+\_\+\+ILS\+\_\+\+ARAE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILE\+\_\+\+EINT0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7411cb352e02ed61f276d9364e407e3d}{FDCAN\+\_\+\+ILE\+\_\+\+EINT0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILE\+\_\+\+EINT0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4cbb107fea9e9699b2c7c08bd058bcf}{FDCAN\+\_\+\+ILE\+\_\+\+EINT0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7411cb352e02ed61f276d9364e407e3d}{FDCAN\+\_\+\+ILE\+\_\+\+EINT0\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+ILE\+\_\+\+EINT1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad445435647cf0e80f92d96ffa233e6e2}{FDCAN\+\_\+\+ILE\+\_\+\+EINT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+ILE\+\_\+\+EINT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7735fb131c2e841bd1768dcdc57e52d}{FDCAN\+\_\+\+ILE\+\_\+\+EINT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad445435647cf0e80f92d96ffa233e6e2}{FDCAN\+\_\+\+ILE\+\_\+\+EINT1\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+GFC\+\_\+\+RRFE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7fdaa6d14cb88f96a3415c2c300b0b1}{FDCAN\+\_\+\+GFC\+\_\+\+RRFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+GFC\+\_\+\+RRFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f2805abc6b7736b9914a9666b313e3}{FDCAN\+\_\+\+GFC\+\_\+\+RRFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7fdaa6d14cb88f96a3415c2c300b0b1}{FDCAN\+\_\+\+GFC\+\_\+\+RRFE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+GFC\+\_\+\+RRFS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0667aad7b522d15804aea97324a285b}{FDCAN\+\_\+\+GFC\+\_\+\+RRFS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+GFC\+\_\+\+RRFS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bcadd17d432d538156e195d9c659a9c}{FDCAN\+\_\+\+GFC\+\_\+\+RRFS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0667aad7b522d15804aea97324a285b}{FDCAN\+\_\+\+GFC\+\_\+\+RRFS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+GFC\+\_\+\+ANFE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7655a3abd34734acf579581842b7f98}{FDCAN\+\_\+\+GFC\+\_\+\+ANFE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+GFC\+\_\+\+ANFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd4bb1037e554f4366c55dcd95ea22c}{FDCAN\+\_\+\+GFC\+\_\+\+ANFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7655a3abd34734acf579581842b7f98}{FDCAN\+\_\+\+GFC\+\_\+\+ANFE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+GFC\+\_\+\+ANFS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02f1a70e7dca37bdc7ee3d0d2718326f}{FDCAN\+\_\+\+GFC\+\_\+\+ANFS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+GFC\+\_\+\+ANFS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395ca0156d090aa89b07ebd7de1c1074}{FDCAN\+\_\+\+GFC\+\_\+\+ANFS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02f1a70e7dca37bdc7ee3d0d2718326f}{FDCAN\+\_\+\+GFC\+\_\+\+ANFS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+SIDFC\+\_\+\+FLSSA\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga126d561281f1a08cf42388989af58a47}{FDCAN\+\_\+\+SIDFC\+\_\+\+FLSSA\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ FDCAN\+\_\+\+SIDFC\+\_\+\+FLSSA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f208b5d61aaa42ee15ad41300f6e548}{FDCAN\+\_\+\+SIDFC\+\_\+\+FLSSA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga126d561281f1a08cf42388989af58a47}{FDCAN\+\_\+\+SIDFC\+\_\+\+FLSSA\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+SIDFC\+\_\+\+LSS\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82b3e1ab1616daade17e902c6e1e83db}{FDCAN\+\_\+\+SIDFC\+\_\+\+LSS\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FDCAN\+\_\+\+SIDFC\+\_\+\+LSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20ed9ba31e76dd63cf7e3a5734de448d}{FDCAN\+\_\+\+SIDFC\+\_\+\+LSS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82b3e1ab1616daade17e902c6e1e83db}{FDCAN\+\_\+\+SIDFC\+\_\+\+LSS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+XIDFC\+\_\+\+FLESA\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4debb080a1a4e18ab8b6684e200348ec}{FDCAN\+\_\+\+XIDFC\+\_\+\+FLESA\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ FDCAN\+\_\+\+XIDFC\+\_\+\+FLESA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b680e931f87eda1bb11ca4232ce8c1b}{FDCAN\+\_\+\+XIDFC\+\_\+\+FLESA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4debb080a1a4e18ab8b6684e200348ec}{FDCAN\+\_\+\+XIDFC\+\_\+\+FLESA\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+XIDFC\+\_\+\+LSE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e0e439badf006c0a0fe10a5eea2ea6b}{FDCAN\+\_\+\+XIDFC\+\_\+\+LSE\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FDCAN\+\_\+\+XIDFC\+\_\+\+LSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga620e81547edffcc9673f16ddcb98a8b0}{FDCAN\+\_\+\+XIDFC\+\_\+\+LSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e0e439badf006c0a0fe10a5eea2ea6b}{FDCAN\+\_\+\+XIDFC\+\_\+\+LSE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+XIDAM\+\_\+\+EIDM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d229b0606970c4eef58992f89163d03}{FDCAN\+\_\+\+XIDAM\+\_\+\+EIDM\+\_\+\+Msk}}~(0x1\+FFFFFFFUL $<$$<$ FDCAN\+\_\+\+XIDAM\+\_\+\+EIDM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4820f95def28d481e55d7b50914269e6}{FDCAN\+\_\+\+XIDAM\+\_\+\+EIDM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d229b0606970c4eef58992f89163d03}{FDCAN\+\_\+\+XIDAM\+\_\+\+EIDM\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+HPMS\+\_\+\+BIDX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa045c7d7a41adf6610e84feec0eaa77c}{FDCAN\+\_\+\+HPMS\+\_\+\+BIDX\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ FDCAN\+\_\+\+HPMS\+\_\+\+BIDX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga245c6a798b8e0dd6c1cdccc679f3bf2b}{FDCAN\+\_\+\+HPMS\+\_\+\+BIDX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa045c7d7a41adf6610e84feec0eaa77c}{FDCAN\+\_\+\+HPMS\+\_\+\+BIDX\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+HPMS\+\_\+\+MSI\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga718b7b697abb3382da62c056a9a23d43}{FDCAN\+\_\+\+HPMS\+\_\+\+MSI\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+HPMS\+\_\+\+MSI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94a69f324c07911b7b87f4aa070ad5fd}{FDCAN\+\_\+\+HPMS\+\_\+\+MSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga718b7b697abb3382da62c056a9a23d43}{FDCAN\+\_\+\+HPMS\+\_\+\+MSI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+HPMS\+\_\+\+FIDX\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cb1122373ad5689437c260c79efe45f}{FDCAN\+\_\+\+HPMS\+\_\+\+FIDX\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FDCAN\+\_\+\+HPMS\+\_\+\+FIDX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga741552c0bfc666c771516dd73ebebd8c}{FDCAN\+\_\+\+HPMS\+\_\+\+FIDX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cb1122373ad5689437c260c79efe45f}{FDCAN\+\_\+\+HPMS\+\_\+\+FIDX\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+HPMS\+\_\+\+FLST\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b2a0191c70f4e93f00ad2cd15f436e}{FDCAN\+\_\+\+HPMS\+\_\+\+FLST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+HPMS\+\_\+\+FLST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91a75c19e43277cc1af689465b3968d7}{FDCAN\+\_\+\+HPMS\+\_\+\+FLST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b2a0191c70f4e93f00ad2cd15f436e}{FDCAN\+\_\+\+HPMS\+\_\+\+FLST\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d9b73681f2dd1595f4e8c8410053bb}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace65e07580e3948f3838651f0f7bace0}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d9b73681f2dd1595f4e8c8410053bb}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND0\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafed6e75858b0e4f2f072732c980b2efc}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dd4a4544c0acac7be49ab2d6d5c1ee9}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafed6e75858b0e4f2f072732c980b2efc}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND1\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9c2703ed17afd84b21bc7d44de779f5}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef9382a1097bfd7a589f272fe4893680}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9c2703ed17afd84b21bc7d44de779f5}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND2\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4051f199556b7675bbd8eefe0e9d5da9}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998c7794759f1883cd2cf71e7a5d872b}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4051f199556b7675bbd8eefe0e9d5da9}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND3\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5f92944ffc155f9ab551f8b2dc8bfe1}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga528762a16c9714f6ffe5b008e7829688}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5f92944ffc155f9ab551f8b2dc8bfe1}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND4\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32f2880cf887419918e7105f4d35e92c}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga211cff1a435f5469a196a19404140cb0}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32f2880cf887419918e7105f4d35e92c}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND5\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca99a1d59e67a294c782cebaa4402bf0}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e3b2b6a952dfdd3ee720c9600eabbb8}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca99a1d59e67a294c782cebaa4402bf0}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND6\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17dc0c6e1d8dc0a1ea2a0c3230163a1d}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6af40ba3850fe4fb5186b39f4b85e8}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17dc0c6e1d8dc0a1ea2a0c3230163a1d}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND7\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81b45fc88b38ee8788c0a00b26bc40cd}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f15ac5092d9e00036cdedd056270090}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81b45fc88b38ee8788c0a00b26bc40cd}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND8\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d867b3b5d552910df48f4aca864efe0}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8b4aefbf89c95764ccb76277ab679e}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d867b3b5d552910df48f4aca864efe0}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND9\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga907976cd3f641919a32542d989fa80c0}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00a88255babf0ddb02eaa90c7450591a}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga907976cd3f641919a32542d989fa80c0}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND10\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8af35ef4dbbe455fb86a4cfbb555837f}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9155a27f5e62d6bc08aaf9914d1a16}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8af35ef4dbbe455fb86a4cfbb555837f}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND11\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b5c8b7dfa873330cb9d772127d6d95}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833ca8e303c1849ecbb1e5acf08d5cb0}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b5c8b7dfa873330cb9d772127d6d95}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND12\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ec7c0a604ccc5bc2f81e4187e4be1c4}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga806d12a7c7b152cba07bb7da51fc7590}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ec7c0a604ccc5bc2f81e4187e4be1c4}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND13\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga920eb0331bf3e7cc6f2b8a971cd75254}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551f29ca9bef18db13f445c1786dee34}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga920eb0331bf3e7cc6f2b8a971cd75254}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND14\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1acae359274a19357c170a42d330d922}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6345bb7224110ab18c0384af1ba949b3}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1acae359274a19357c170a42d330d922}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND15\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e7f862573cc8a9d5683f064662e5a95}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7717d9c1db8b681a5e6c5c961aaa0063}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e7f862573cc8a9d5683f064662e5a95}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND16\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ac2ad3256e58e33de5e5e90c011d34d}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga576f7b0d06a00c920093bc88f7931515}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ac2ad3256e58e33de5e5e90c011d34d}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND17\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f92d0bddd50562b496246ad4c835018}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5089768af53d8ff72dd31459b627845f}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f92d0bddd50562b496246ad4c835018}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND18\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d06b7437861435bd303d0d10a55455a}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b0a55492053fcc9c85402074e62ac8}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d06b7437861435bd303d0d10a55455a}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND19\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cecc12246effce9b0acd0933b8ea8ed}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6d2997d5be91cb590cee55394fd563b}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cecc12246effce9b0acd0933b8ea8ed}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND20\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769dba2ec18c60d17c7bb0fc0eb92e87}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a65f81d1f5994e6a543c86720c5101e}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769dba2ec18c60d17c7bb0fc0eb92e87}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND21\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66c1bb4d2526fc6dc6010d645138ff3}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga585ed02a324932f7f96aedee4de79bf8}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66c1bb4d2526fc6dc6010d645138ff3}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND22\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga747d034d1a286d0365b464aee3e69281}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ccc201d55e5738444a8cd2722da6537}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga747d034d1a286d0365b464aee3e69281}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND23\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e5f6815471e533c2857b1832a4828d3}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga539b4c861650db9ff372e45bb54028af}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e5f6815471e533c2857b1832a4828d3}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND24\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga218fb9abadca703b628ff09eeb1caa93}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a3c1185a09b16d127ac97a22a469d5}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga218fb9abadca703b628ff09eeb1caa93}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND25\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1d210f1f706eef88f50d171a066b60}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0974b38f5fc35817d9d57d2c31b0b10}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1d210f1f706eef88f50d171a066b60}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND26\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa83bf618908eb31e37e1c8f54c576926}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05fbc6452352add842728f59454d2cd1}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa83bf618908eb31e37e1c8f54c576926}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND27\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c037905b5494aee41910f102b0edf39}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5540cd87b3f206cf61dd57643c2238}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c037905b5494aee41910f102b0edf39}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND28\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1140ef8d4f29ba4cdb5bc3636646c7c7}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c93daea35aaf7ae7018e389c2a348a8}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1140ef8d4f29ba4cdb5bc3636646c7c7}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND29\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee791149d86b8e4f99d5acc72b5ead37}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab79935b44285307df27cba5ef0958bd}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee791149d86b8e4f99d5acc72b5ead37}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND30\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT1\+\_\+\+ND31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc254504dacbead3f0efef4f44b1732}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT1\+\_\+\+ND31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae234c8d7c69b158c9c08546b5673f2b0}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc254504dacbead3f0efef4f44b1732}{FDCAN\+\_\+\+NDAT1\+\_\+\+ND31\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND32\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37980114a9c4664b357b40ca7fc4d6f2}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND32\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND32\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea7c3ef1dc26eccdb75091911799f51}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND32}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37980114a9c4664b357b40ca7fc4d6f2}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND32\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND33\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf63ef7b2f59930d249cb9ecce9a48eb6}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND33\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND33\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa654f15906efe3fbd795949045f535}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND33}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf63ef7b2f59930d249cb9ecce9a48eb6}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND33\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND34\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5815ea8b38c85c081998fb5c96eef6c}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND34\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND34\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac8d82c04c8e3925fb2fa1cfc06c0bc5}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND34}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5815ea8b38c85c081998fb5c96eef6c}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND34\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND35\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaad82259c1baec54a0597695a69339b0}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND35\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND35\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccaa791fa0ee01778f5223f8d012a123}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND35}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaad82259c1baec54a0597695a69339b0}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND35\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND36\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7282dfda90f2f7789af0d7eb58016bca}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND36\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND36\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae005a3576903b4a9366974cd5426ec27}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND36}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7282dfda90f2f7789af0d7eb58016bca}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND36\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND37\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01c3806d216572bc89fd01731ee2ba73}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND37\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND37\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a4a833f4fbb745fa25e0a50382fdac6}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND37}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01c3806d216572bc89fd01731ee2ba73}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND37\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND38\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd08a98ee7fa9ab7d67a15a6029e23c4}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND38\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND38\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8e58002db36406dda02c04796f95c7f}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND38}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd08a98ee7fa9ab7d67a15a6029e23c4}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND38\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND39\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a0c9d63a1c66b5f1fbeb9c0d69c0797}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND39\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND39\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba41e55e9bb09559c26adfdbc5df17af}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND39}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a0c9d63a1c66b5f1fbeb9c0d69c0797}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND39\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND40\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec7a503df36e65bed879198083028c2}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND40\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND40\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70bc184ceefa67c255e2e504ceaef119}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND40}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec7a503df36e65bed879198083028c2}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND40\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND41\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c9c6128833b8180967841edf8c8c300}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND41\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND41\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab94a4adb22c8a3720de1e43f18798704}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND41}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c9c6128833b8180967841edf8c8c300}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND41\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND42\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e99c29de24ff4943581175047c51418}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND42\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND42\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08110c3a97cc718c6faa404fbb194f1d}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND42}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e99c29de24ff4943581175047c51418}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND42\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND43\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81f0ded90e768fcc58dbfcffd535d052}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND43\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND43\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43251cdc0b8de82b0cb6b0edcc176e9b}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND43}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81f0ded90e768fcc58dbfcffd535d052}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND43\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND44\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc45d729438ed4381707b40e6126161b}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND44\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND44\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10e35f976a2c4eb54e8fff202d2c4b31}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND44}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc45d729438ed4381707b40e6126161b}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND44\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND45\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd6918f76c02dc256e6b24453384b173}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND45\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND45\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b2f7fc10ff64db8bd1d9f6200d8a0b2}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND45}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd6918f76c02dc256e6b24453384b173}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND45\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND46\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dffdc1aee5e1879a76c183ef14472df}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND46\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND46\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b9e41d460fed4279e95900b150d39c4}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND46}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dffdc1aee5e1879a76c183ef14472df}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND46\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND47\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39430f3799f7a77cf8c70eda470a5352}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND47\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND47\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa7a07daf86572f4742a5eac9507d137}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND47}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39430f3799f7a77cf8c70eda470a5352}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND47\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND48\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad47817d90ce4cae7c8657f21df8841c4}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND48\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND48\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafd0b5c0d2c910c99594cf3c5160f572}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND48}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad47817d90ce4cae7c8657f21df8841c4}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND48\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND49\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4903e84a845f0f603d83cf223c1ff85c}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND49\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND49\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfdd5a8e214a35c9f415f9b0694811b8}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND49}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4903e84a845f0f603d83cf223c1ff85c}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND49\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND50\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae504fadcd6709168455f7ab610bfd99d}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND50\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND50\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b9868e133892866e1500185a9809f6}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND50}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae504fadcd6709168455f7ab610bfd99d}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND50\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND51\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc82ea1ddea21a6a5e1fd76c84e37838}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND51\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND51\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaddd1da2c0d64c60646ef9d416c574d}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND51}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc82ea1ddea21a6a5e1fd76c84e37838}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND51\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND52\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4aa2c759dce5d718e925d317075220f}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND52\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND52\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72ed77ee43c6bbac12c6f0a609832841}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND52}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4aa2c759dce5d718e925d317075220f}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND52\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND53\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacda7863ed11e3dd19c7fa1877391bd4f}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND53\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND53\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c82142ed1db1047c8e6d47338feffa4}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND53}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacda7863ed11e3dd19c7fa1877391bd4f}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND53\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND54\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e41251053087beb1557b163bc5f84b5}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND54\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND54\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1abf96dd68dfb16952b0fa1a0b7c1276}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND54}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e41251053087beb1557b163bc5f84b5}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND54\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND55\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga442399d9e50597cea1cef9c4a587232c}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND55\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND55\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84f92faa150f1769fe7831031b62796d}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND55}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga442399d9e50597cea1cef9c4a587232c}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND55\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND56\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28177861c778c3b5e818d9b2769a058a}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND56\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND56\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4cf18d8092dd2a317690ae1a846daba}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND56}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28177861c778c3b5e818d9b2769a058a}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND56\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND57\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga283f29b5e6b8caffb1d386ec18fd9fb8}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND57\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND57\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05a3f32e708361a1d13891e122d32cf8}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND57}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga283f29b5e6b8caffb1d386ec18fd9fb8}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND57\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND58\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1407c940ccaf678e7589eda8dbd484af}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND58\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND58\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5750ea2565d6e808670d2235a8c0290c}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND58}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1407c940ccaf678e7589eda8dbd484af}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND58\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND59\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbfca2c53e6bc526f9a5dfb835dea1cc}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND59\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND59\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42037419dc10943b19ca67a28b7373ae}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND59}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbfca2c53e6bc526f9a5dfb835dea1cc}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND59\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND60\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga285dd5ac583ce1087609ff1389628c69}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND60\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND60\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a657c2e29aea5700b7ffea917db8fb}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND60}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga285dd5ac583ce1087609ff1389628c69}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND60\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND61\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14bd810fa0a03b8a73b880cfb62b7e18}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND61\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND61\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31e568c75e40da9db1d3a32806581fdf}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND61}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14bd810fa0a03b8a73b880cfb62b7e18}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND61\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND62\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae14b23916290776609ade4ef835ac505}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND62\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND62\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa617faf708c293ed3d048bcd2e0a130c}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND62}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae14b23916290776609ade4ef835ac505}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND62\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+NDAT2\+\_\+\+ND63\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e9c5e5dde44bf8f4e32115717dfccb3}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND63\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+NDAT2\+\_\+\+ND63\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecb31b294c1b2597e25ae2e25bfe019d}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND63}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e9c5e5dde44bf8f4e32115717dfccb3}{FDCAN\+\_\+\+NDAT2\+\_\+\+ND63\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF0\+C\+\_\+\+F0\+SA\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57bca50ca0d9be82ac5111df42d6b698}{FDCAN\+\_\+\+RXF0\+C\+\_\+\+F0\+SA\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ FDCAN\+\_\+\+RXF0\+C\+\_\+\+F0\+SA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f321aa65fca2971cb3938de0832730c}{FDCAN\+\_\+\+RXF0\+C\+\_\+\+F0\+SA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57bca50ca0d9be82ac5111df42d6b698}{FDCAN\+\_\+\+RXF0\+C\+\_\+\+F0\+SA\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF0\+C\+\_\+\+F0\+S\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3511d69f5fd75e2230a28dfb4788b419}{FDCAN\+\_\+\+RXF0\+C\+\_\+\+F0\+S\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FDCAN\+\_\+\+RXF0\+C\+\_\+\+F0\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eb7b2af3a480506f0546408e0832678}{FDCAN\+\_\+\+RXF0\+C\+\_\+\+F0S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3511d69f5fd75e2230a28dfb4788b419}{FDCAN\+\_\+\+RXF0\+C\+\_\+\+F0\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF0\+C\+\_\+\+F0\+WM\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf32d6a4a0e35a29515ac4beb2d81b54d}{FDCAN\+\_\+\+RXF0\+C\+\_\+\+F0\+WM\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FDCAN\+\_\+\+RXF0\+C\+\_\+\+F0\+WM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae138fdd2839ce82c8de9d9fd8686d8a}{FDCAN\+\_\+\+RXF0\+C\+\_\+\+F0\+WM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf32d6a4a0e35a29515ac4beb2d81b54d}{FDCAN\+\_\+\+RXF0\+C\+\_\+\+F0\+WM\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF0\+C\+\_\+\+F0\+OM\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a44a64280ae9ff9441a4c3da730adb8}{FDCAN\+\_\+\+RXF0\+C\+\_\+\+F0\+OM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+RXF0\+C\+\_\+\+F0\+OM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69c84a751a9b177f6acbca0ab60ec9d5}{FDCAN\+\_\+\+RXF0\+C\+\_\+\+F0\+OM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a44a64280ae9ff9441a4c3da730adb8}{FDCAN\+\_\+\+RXF0\+C\+\_\+\+F0\+OM\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+FL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50bd4d696a17f9113754fb4a9bf424c8}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+FL\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+FL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c8072ad16b1da755e1b36046891515d}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+FL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50bd4d696a17f9113754fb4a9bf424c8}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+FL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+GI\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bcd45c249410737cfb224fb37b199b5}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+GI\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+GI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad11a7b45b0f3f8f46d8eace959c9de3}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+GI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bcd45c249410737cfb224fb37b199b5}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+GI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+PI\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e66d7e615e7989ef791c7f9b4904cad}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+PI\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+PI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a1c5f888c1a474bbc7d79da4acd5f37}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+PI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e66d7e615e7989ef791c7f9b4904cad}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+PI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+F\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa56c2f3dec94b2466847b623d44c71f9}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0b8437b131b61476abfc884f5da4611}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa56c2f3dec94b2466847b623d44c71f9}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+F0\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF0\+S\+\_\+\+RF0\+L\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f8c92d64cf831973829481c8384639}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+RF0\+L\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+RXF0\+S\+\_\+\+RF0\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e81ba38c98fb74a0f567fb2912c977e}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+RF0L}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f8c92d64cf831973829481c8384639}{FDCAN\+\_\+\+RXF0\+S\+\_\+\+RF0\+L\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF0\+A\+\_\+\+F0\+AI\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14e478735bedf43d1bb0efe788906f06}{FDCAN\+\_\+\+RXF0\+A\+\_\+\+F0\+AI\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ FDCAN\+\_\+\+RXF0\+A\+\_\+\+F0\+AI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972d743dae653ae55e53872e352a21f7}{FDCAN\+\_\+\+RXF0\+A\+\_\+\+F0\+AI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14e478735bedf43d1bb0efe788906f06}{FDCAN\+\_\+\+RXF0\+A\+\_\+\+F0\+AI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXBC\+\_\+\+RBSA\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017cacdf03c98c0502244e291dfd0094}{FDCAN\+\_\+\+RXBC\+\_\+\+RBSA\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ FDCAN\+\_\+\+RXBC\+\_\+\+RBSA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68769e492ce85fbce36a072095138d47}{FDCAN\+\_\+\+RXBC\+\_\+\+RBSA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017cacdf03c98c0502244e291dfd0094}{FDCAN\+\_\+\+RXBC\+\_\+\+RBSA\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF1\+C\+\_\+\+F1\+SA\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc425b35b121b5478d6ebc13ac04704e}{FDCAN\+\_\+\+RXF1\+C\+\_\+\+F1\+SA\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ FDCAN\+\_\+\+RXF1\+C\+\_\+\+F1\+SA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga278bb0fc501bbde80de4dae9577b44c5}{FDCAN\+\_\+\+RXF1\+C\+\_\+\+F1\+SA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc425b35b121b5478d6ebc13ac04704e}{FDCAN\+\_\+\+RXF1\+C\+\_\+\+F1\+SA\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF1\+C\+\_\+\+F1\+S\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c557baae6d77d2f6166b0ccd44015c1}{FDCAN\+\_\+\+RXF1\+C\+\_\+\+F1\+S\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FDCAN\+\_\+\+RXF1\+C\+\_\+\+F1\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae98b190d33d9739d314892b58b037d5b}{FDCAN\+\_\+\+RXF1\+C\+\_\+\+F1S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c557baae6d77d2f6166b0ccd44015c1}{FDCAN\+\_\+\+RXF1\+C\+\_\+\+F1\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF1\+C\+\_\+\+F1\+WM\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35fc56fe431dcbf79128567cd4c9453d}{FDCAN\+\_\+\+RXF1\+C\+\_\+\+F1\+WM\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FDCAN\+\_\+\+RXF1\+C\+\_\+\+F1\+WM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a81a50be454c572be63e3e2b2391234}{FDCAN\+\_\+\+RXF1\+C\+\_\+\+F1\+WM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35fc56fe431dcbf79128567cd4c9453d}{FDCAN\+\_\+\+RXF1\+C\+\_\+\+F1\+WM\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF1\+C\+\_\+\+F1\+OM\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4be42258864cc01719cc63018dfa105}{FDCAN\+\_\+\+RXF1\+C\+\_\+\+F1\+OM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+RXF1\+C\+\_\+\+F1\+OM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d6b0055ac691468afcbb82a422953c}{FDCAN\+\_\+\+RXF1\+C\+\_\+\+F1\+OM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4be42258864cc01719cc63018dfa105}{FDCAN\+\_\+\+RXF1\+C\+\_\+\+F1\+OM\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+FL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6785164c30512920ac1788d06023ea38}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+FL\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+FL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9161aa1d7f7d51c6f950c56297231e9c}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+FL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6785164c30512920ac1788d06023ea38}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+FL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+GI\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddec5dbf31331ab6915a066366bf4175}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+GI\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+GI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1fcf4dcb96b0740394c694f697cc7a}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+GI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddec5dbf31331ab6915a066366bf4175}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+GI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+PI\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca5ee1ebc562d24e42b374b72c2c5fe}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+PI\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+PI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7cbeda3b6ab4f6d7fc3caef51a9a88e}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+PI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca5ee1ebc562d24e42b374b72c2c5fe}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+PI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+F\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe4eb8a978f86ac076000d4af18a8468}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb56b2b0511db888561d1e55f30b1737}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe4eb8a978f86ac076000d4af18a8468}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+F1\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF1\+S\+\_\+\+RF1\+L\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab779c6a85ce212d92179bd79c5f610fa}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+RF1\+L\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+RXF1\+S\+\_\+\+RF1\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga619f581f5d60addaec10b199369142c1}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+RF1L}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab779c6a85ce212d92179bd79c5f610fa}{FDCAN\+\_\+\+RXF1\+S\+\_\+\+RF1\+L\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXF1\+A\+\_\+\+F1\+AI\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb269cfa9eaeba08f4303c1267515b6e}{FDCAN\+\_\+\+RXF1\+A\+\_\+\+F1\+AI\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ FDCAN\+\_\+\+RXF1\+A\+\_\+\+F1\+AI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga661fb29e16745bbe6b09e53cfa6a007f}{FDCAN\+\_\+\+RXF1\+A\+\_\+\+F1\+AI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb269cfa9eaeba08f4303c1267515b6e}{FDCAN\+\_\+\+RXF1\+A\+\_\+\+F1\+AI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXESC\+\_\+\+F0\+DS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81574790695b6e05093842a01b2841c1}{FDCAN\+\_\+\+RXESC\+\_\+\+F0\+DS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+RXESC\+\_\+\+F0\+DS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed3a1ba4b048d21476cdb749420bb28d}{FDCAN\+\_\+\+RXESC\+\_\+\+F0\+DS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81574790695b6e05093842a01b2841c1}{FDCAN\+\_\+\+RXESC\+\_\+\+F0\+DS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXESC\+\_\+\+F1\+DS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64afe8d9ad87bd8a53e61c8cd1d73ef9}{FDCAN\+\_\+\+RXESC\+\_\+\+F1\+DS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+RXESC\+\_\+\+F1\+DS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c80a8b77cb0bf927472a0c2597ce6f0}{FDCAN\+\_\+\+RXESC\+\_\+\+F1\+DS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64afe8d9ad87bd8a53e61c8cd1d73ef9}{FDCAN\+\_\+\+RXESC\+\_\+\+F1\+DS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+RXESC\+\_\+\+RBDS\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2c9e777bd454d090758aaee616e9e10}{FDCAN\+\_\+\+RXESC\+\_\+\+RBDS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+RXESC\+\_\+\+RBDS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2faff1529f7eec7fbd9538156ad9bf3a}{FDCAN\+\_\+\+RXESC\+\_\+\+RBDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2c9e777bd454d090758aaee616e9e10}{FDCAN\+\_\+\+RXESC\+\_\+\+RBDS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXBC\+\_\+\+TBSA\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73711be6dcc3be4d16840193fa8c1b70}{FDCAN\+\_\+\+TXBC\+\_\+\+TBSA\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ FDCAN\+\_\+\+TXBC\+\_\+\+TBSA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6dbb998c4cd331fc8d1ec98d5a73429}{FDCAN\+\_\+\+TXBC\+\_\+\+TBSA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73711be6dcc3be4d16840193fa8c1b70}{FDCAN\+\_\+\+TXBC\+\_\+\+TBSA\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXBC\+\_\+\+NDTB\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga310ee493b48dad5aeaa861947db17a8a}{FDCAN\+\_\+\+TXBC\+\_\+\+NDTB\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ FDCAN\+\_\+\+TXBC\+\_\+\+NDTB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f21c4e43ffc4c2cbf2345b7026f36a1}{FDCAN\+\_\+\+TXBC\+\_\+\+NDTB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga310ee493b48dad5aeaa861947db17a8a}{FDCAN\+\_\+\+TXBC\+\_\+\+NDTB\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXBC\+\_\+\+TFQS\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2d26add53469346187212349c13db4f}{FDCAN\+\_\+\+TXBC\+\_\+\+TFQS\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ FDCAN\+\_\+\+TXBC\+\_\+\+TFQS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e3418dbe4d9d5566918cb3a84fb248a}{FDCAN\+\_\+\+TXBC\+\_\+\+TFQS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2d26add53469346187212349c13db4f}{FDCAN\+\_\+\+TXBC\+\_\+\+TFQS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXBC\+\_\+\+TFQM\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac559ee7d7e796b4c6f740cc894a85176}{FDCAN\+\_\+\+TXBC\+\_\+\+TFQM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TXBC\+\_\+\+TFQM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab69e97b45f0a0e6a18fc496985e212a4}{FDCAN\+\_\+\+TXBC\+\_\+\+TFQM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac559ee7d7e796b4c6f740cc894a85176}{FDCAN\+\_\+\+TXBC\+\_\+\+TFQM\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXFQS\+\_\+\+TFFL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf167066eacbbced765a7ba21cebf80b8}{FDCAN\+\_\+\+TXFQS\+\_\+\+TFFL\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ FDCAN\+\_\+\+TXFQS\+\_\+\+TFFL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae532daf0987b1f2e2dc89e91b2fa6cf1}{FDCAN\+\_\+\+TXFQS\+\_\+\+TFFL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf167066eacbbced765a7ba21cebf80b8}{FDCAN\+\_\+\+TXFQS\+\_\+\+TFFL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXFQS\+\_\+\+TFGI\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fede3c55259623028821db9373b62f8}{FDCAN\+\_\+\+TXFQS\+\_\+\+TFGI\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ FDCAN\+\_\+\+TXFQS\+\_\+\+TFGI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44122627ea688419dd7e2a1861ee0dbb}{FDCAN\+\_\+\+TXFQS\+\_\+\+TFGI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fede3c55259623028821db9373b62f8}{FDCAN\+\_\+\+TXFQS\+\_\+\+TFGI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXFQS\+\_\+\+TFQPI\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6df86aa440877278670222f25db27e11}{FDCAN\+\_\+\+TXFQS\+\_\+\+TFQPI\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ FDCAN\+\_\+\+TXFQS\+\_\+\+TFQPI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73aad7c3b64ea0cb6973ebadf4c8b0c7}{FDCAN\+\_\+\+TXFQS\+\_\+\+TFQPI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6df86aa440877278670222f25db27e11}{FDCAN\+\_\+\+TXFQS\+\_\+\+TFQPI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXFQS\+\_\+\+TFQF\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2f19920037e0b1c4da41d55e12a2963}{FDCAN\+\_\+\+TXFQS\+\_\+\+TFQF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TXFQS\+\_\+\+TFQF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga273d0bcf1f2458ac982229cba20f35a1}{FDCAN\+\_\+\+TXFQS\+\_\+\+TFQF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2f19920037e0b1c4da41d55e12a2963}{FDCAN\+\_\+\+TXFQS\+\_\+\+TFQF\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXESC\+\_\+\+TBDS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbe5ebe9cb73117b03073d1d3b867c9c}{FDCAN\+\_\+\+TXESC\+\_\+\+TBDS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+TXESC\+\_\+\+TBDS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29bce1b01c1e33dc26a949e08988ad40}{FDCAN\+\_\+\+TXESC\+\_\+\+TBDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbe5ebe9cb73117b03073d1d3b867c9c}{FDCAN\+\_\+\+TXESC\+\_\+\+TBDS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXBRP\+\_\+\+TRP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5ebb7e4ab94a3b57f1cbe1644e8f9d}{FDCAN\+\_\+\+TXBRP\+\_\+\+TRP\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ FDCAN\+\_\+\+TXBRP\+\_\+\+TRP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga618c8533921fb97c75e9f756040ce922}{FDCAN\+\_\+\+TXBRP\+\_\+\+TRP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5ebb7e4ab94a3b57f1cbe1644e8f9d}{FDCAN\+\_\+\+TXBRP\+\_\+\+TRP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXBAR\+\_\+\+AR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f3bfbf8d29299ba9d9e4ab016a8a4b4}{FDCAN\+\_\+\+TXBAR\+\_\+\+AR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ FDCAN\+\_\+\+TXBAR\+\_\+\+AR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e463fd9bbc49faab40557637ca51128}{FDCAN\+\_\+\+TXBAR\+\_\+\+AR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f3bfbf8d29299ba9d9e4ab016a8a4b4}{FDCAN\+\_\+\+TXBAR\+\_\+\+AR\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXBCR\+\_\+\+CR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad87dbdeb57cd06133c90f97a695632bf}{FDCAN\+\_\+\+TXBCR\+\_\+\+CR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ FDCAN\+\_\+\+TXBCR\+\_\+\+CR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2dcf1a0b39c07ddd49e4366dfa2c8f}{FDCAN\+\_\+\+TXBCR\+\_\+\+CR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad87dbdeb57cd06133c90f97a695632bf}{FDCAN\+\_\+\+TXBCR\+\_\+\+CR\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXBTO\+\_\+\+TO\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac10942f1561b81d4c4c551b33aa30dac}{FDCAN\+\_\+\+TXBTO\+\_\+\+TO\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ FDCAN\+\_\+\+TXBTO\+\_\+\+TO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef8009ebd2d7caee2d9d0cea97c1e61e}{FDCAN\+\_\+\+TXBTO\+\_\+\+TO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac10942f1561b81d4c4c551b33aa30dac}{FDCAN\+\_\+\+TXBTO\+\_\+\+TO\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXBCF\+\_\+\+CF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeef3b36c1e28bcfd5b388101b05fe8aa}{FDCAN\+\_\+\+TXBCF\+\_\+\+CF\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ FDCAN\+\_\+\+TXBCF\+\_\+\+CF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d72398468c701f64ecad0ee7c9da271}{FDCAN\+\_\+\+TXBCF\+\_\+\+CF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeef3b36c1e28bcfd5b388101b05fe8aa}{FDCAN\+\_\+\+TXBCF\+\_\+\+CF\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXBTIE\+\_\+\+TIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b6248e75ca970cb364f4584dcdc829}{FDCAN\+\_\+\+TXBTIE\+\_\+\+TIE\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ FDCAN\+\_\+\+TXBTIE\+\_\+\+TIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga322f0bf64559f6e226f64d2671b383d4}{FDCAN\+\_\+\+TXBTIE\+\_\+\+TIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b6248e75ca970cb364f4584dcdc829}{FDCAN\+\_\+\+TXBTIE\+\_\+\+TIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXBCIE\+\_\+\+CFIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb7fba271283477ced5c4b7e1f4247fd}{FDCAN\+\_\+\+TXBCIE\+\_\+\+CFIE\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ FDCAN\+\_\+\+TXBCIE\+\_\+\+CFIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48a40273db9c98bc72e738d6c7a0d1b6}{FDCAN\+\_\+\+TXBCIE\+\_\+\+CFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb7fba271283477ced5c4b7e1f4247fd}{FDCAN\+\_\+\+TXBCIE\+\_\+\+CFIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXEFC\+\_\+\+EFSA\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0341cfa2dcb1da3f22202462d2d59f97}{FDCAN\+\_\+\+TXEFC\+\_\+\+EFSA\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ FDCAN\+\_\+\+TXEFC\+\_\+\+EFSA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72d8471b960772cf31f377eb86db050}{FDCAN\+\_\+\+TXEFC\+\_\+\+EFSA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0341cfa2dcb1da3f22202462d2d59f97}{FDCAN\+\_\+\+TXEFC\+\_\+\+EFSA\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXEFC\+\_\+\+EFS\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d486eb09f52756101b9170c3794c85}{FDCAN\+\_\+\+TXEFC\+\_\+\+EFS\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ FDCAN\+\_\+\+TXEFC\+\_\+\+EFS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e2c124f123d9de083c9ddd645af6855}{FDCAN\+\_\+\+TXEFC\+\_\+\+EFS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d486eb09f52756101b9170c3794c85}{FDCAN\+\_\+\+TXEFC\+\_\+\+EFS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXEFC\+\_\+\+EFWM\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae90bf93b260d9dbd8d6b712ded527420}{FDCAN\+\_\+\+TXEFC\+\_\+\+EFWM\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ FDCAN\+\_\+\+TXEFC\+\_\+\+EFWM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b7bed7a64b0b5331f9206d6d3eb6dc3}{FDCAN\+\_\+\+TXEFC\+\_\+\+EFWM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae90bf93b260d9dbd8d6b712ded527420}{FDCAN\+\_\+\+TXEFC\+\_\+\+EFWM\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXEFS\+\_\+\+EFFL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9ddced5acfafa6e8a5031b632687926}{FDCAN\+\_\+\+TXEFS\+\_\+\+EFFL\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ FDCAN\+\_\+\+TXEFS\+\_\+\+EFFL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ccc302c24b1301341e8f97bb4ea3a4e}{FDCAN\+\_\+\+TXEFS\+\_\+\+EFFL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9ddced5acfafa6e8a5031b632687926}{FDCAN\+\_\+\+TXEFS\+\_\+\+EFFL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXEFS\+\_\+\+EFGI\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2b03f1e5776f3a28e87f1c40b25d54b}{FDCAN\+\_\+\+TXEFS\+\_\+\+EFGI\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ FDCAN\+\_\+\+TXEFS\+\_\+\+EFGI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f319dafdf46d4e3c75e0827c9a34f6}{FDCAN\+\_\+\+TXEFS\+\_\+\+EFGI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2b03f1e5776f3a28e87f1c40b25d54b}{FDCAN\+\_\+\+TXEFS\+\_\+\+EFGI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXEFS\+\_\+\+EFPI\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42ff24a6f10b8756ecd3e5cede471ba9}{FDCAN\+\_\+\+TXEFS\+\_\+\+EFPI\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ FDCAN\+\_\+\+TXEFS\+\_\+\+EFPI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6a994dd9f6250016a31cf3800b2ea09}{FDCAN\+\_\+\+TXEFS\+\_\+\+EFPI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42ff24a6f10b8756ecd3e5cede471ba9}{FDCAN\+\_\+\+TXEFS\+\_\+\+EFPI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXEFS\+\_\+\+EFF\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf176de1d326e650ff8638889c6f7ebd9}{FDCAN\+\_\+\+TXEFS\+\_\+\+EFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TXEFS\+\_\+\+EFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa32facfe230cdb892ba8edc1159b0fc5}{FDCAN\+\_\+\+TXEFS\+\_\+\+EFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf176de1d326e650ff8638889c6f7ebd9}{FDCAN\+\_\+\+TXEFS\+\_\+\+EFF\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXEFS\+\_\+\+TEFL\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ff23321486077ee817f170ad0ed69a3}{FDCAN\+\_\+\+TXEFS\+\_\+\+TEFL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TXEFS\+\_\+\+TEFL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b6406869a9b471d9f8719644ab969d3}{FDCAN\+\_\+\+TXEFS\+\_\+\+TEFL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ff23321486077ee817f170ad0ed69a3}{FDCAN\+\_\+\+TXEFS\+\_\+\+TEFL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TXEFA\+\_\+\+EFAI\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca790921c96157de60d7583dc4c7104b}{FDCAN\+\_\+\+TXEFA\+\_\+\+EFAI\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ FDCAN\+\_\+\+TXEFA\+\_\+\+EFAI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga121ce350a1d55ce08aea672a8901d4d5}{FDCAN\+\_\+\+TXEFA\+\_\+\+EFAI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca790921c96157de60d7583dc4c7104b}{FDCAN\+\_\+\+TXEFA\+\_\+\+EFAI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTTMC\+\_\+\+TMSA\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga023041b350d66c5771842a3c7308b52b}{FDCAN\+\_\+\+TTTMC\+\_\+\+TMSA\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ FDCAN\+\_\+\+TTTMC\+\_\+\+TMSA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad85d554b01620661f45712e0a5f4b98d}{FDCAN\+\_\+\+TTTMC\+\_\+\+TMSA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga023041b350d66c5771842a3c7308b52b}{FDCAN\+\_\+\+TTTMC\+\_\+\+TMSA\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTTMC\+\_\+\+TME\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51ed96f64070b6e63add358e9eca764c}{FDCAN\+\_\+\+TTTMC\+\_\+\+TME\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FDCAN\+\_\+\+TTTMC\+\_\+\+TME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3f1931c9fcf4f3061067369ee29b0f2}{FDCAN\+\_\+\+TTTMC\+\_\+\+TME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51ed96f64070b6e63add358e9eca764c}{FDCAN\+\_\+\+TTTMC\+\_\+\+TME\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTRMC\+\_\+\+RID\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce4884ddb312496e4ddbd671e0919bb}{FDCAN\+\_\+\+TTRMC\+\_\+\+RID\+\_\+\+Msk}}~(0x1\+FFFFFFFUL $<$$<$ FDCAN\+\_\+\+TTRMC\+\_\+\+RID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d8297814ac269a4702ebac40a291c91}{FDCAN\+\_\+\+TTRMC\+\_\+\+RID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce4884ddb312496e4ddbd671e0919bb}{FDCAN\+\_\+\+TTRMC\+\_\+\+RID\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTRMC\+\_\+\+XTD\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab52b397b97b8152baad52f43eba3fbf5}{FDCAN\+\_\+\+TTRMC\+\_\+\+XTD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTRMC\+\_\+\+XTD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga629748278cbb9fee45f39d32745ad468}{FDCAN\+\_\+\+TTRMC\+\_\+\+XTD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab52b397b97b8152baad52f43eba3fbf5}{FDCAN\+\_\+\+TTRMC\+\_\+\+XTD\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTRMC\+\_\+\+RMPS\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga564f0791d77db23c255ff97b93ea73f9}{FDCAN\+\_\+\+TTRMC\+\_\+\+RMPS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTRMC\+\_\+\+RMPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b4e307a8bb4a81415b903e2b785efa}{FDCAN\+\_\+\+TTRMC\+\_\+\+RMPS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga564f0791d77db23c255ff97b93ea73f9}{FDCAN\+\_\+\+TTRMC\+\_\+\+RMPS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOCF\+\_\+\+OM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaedc3594b62866575d73480d9a07fe9}{FDCAN\+\_\+\+TTOCF\+\_\+\+OM\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+TTOCF\+\_\+\+OM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a0c7dcab97ed8a2990f91ce19ba0e83}{FDCAN\+\_\+\+TTOCF\+\_\+\+OM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaedc3594b62866575d73480d9a07fe9}{FDCAN\+\_\+\+TTOCF\+\_\+\+OM\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOCF\+\_\+\+GEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61db89a6c6a6ec33472994424d690f91}{FDCAN\+\_\+\+TTOCF\+\_\+\+GEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTOCF\+\_\+\+GEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6c38c78587ca2d9ff8d869899e7d68c}{FDCAN\+\_\+\+TTOCF\+\_\+\+GEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61db89a6c6a6ec33472994424d690f91}{FDCAN\+\_\+\+TTOCF\+\_\+\+GEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOCF\+\_\+\+TM\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc0678321a575bffff6b7245c8baf8ae}{FDCAN\+\_\+\+TTOCF\+\_\+\+TM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTOCF\+\_\+\+TM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5c2343d105b9ca8732707adcd74b2a2}{FDCAN\+\_\+\+TTOCF\+\_\+\+TM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc0678321a575bffff6b7245c8baf8ae}{FDCAN\+\_\+\+TTOCF\+\_\+\+TM\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOCF\+\_\+\+LDSDL\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1cb40649b920d56ffb6c9554265a251}{FDCAN\+\_\+\+TTOCF\+\_\+\+LDSDL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+TTOCF\+\_\+\+LDSDL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaf1053dfb3b7e952caa24db3e9737af}{FDCAN\+\_\+\+TTOCF\+\_\+\+LDSDL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1cb40649b920d56ffb6c9554265a251}{FDCAN\+\_\+\+TTOCF\+\_\+\+LDSDL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOCF\+\_\+\+IRTO\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ab6e8090db2013a00b1d07d2a250553}{FDCAN\+\_\+\+TTOCF\+\_\+\+IRTO\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FDCAN\+\_\+\+TTOCF\+\_\+\+IRTO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b97958d9192f48632d9a9d12dd38a08}{FDCAN\+\_\+\+TTOCF\+\_\+\+IRTO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ab6e8090db2013a00b1d07d2a250553}{FDCAN\+\_\+\+TTOCF\+\_\+\+IRTO\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOCF\+\_\+\+EECS\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e867b39ba9c38f9113db263603d9d7}{FDCAN\+\_\+\+TTOCF\+\_\+\+EECS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTOCF\+\_\+\+EECS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b5b1358b93990be10770e536c01ddc5}{FDCAN\+\_\+\+TTOCF\+\_\+\+EECS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e867b39ba9c38f9113db263603d9d7}{FDCAN\+\_\+\+TTOCF\+\_\+\+EECS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOCF\+\_\+\+AWL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b0bc3b71e3882db56407cb9efa0daee}{FDCAN\+\_\+\+TTOCF\+\_\+\+AWL\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FDCAN\+\_\+\+TTOCF\+\_\+\+AWL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad6d9d19998d4bb4f29c8007e0c602b9}{FDCAN\+\_\+\+TTOCF\+\_\+\+AWL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b0bc3b71e3882db56407cb9efa0daee}{FDCAN\+\_\+\+TTOCF\+\_\+\+AWL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOCF\+\_\+\+EGTF\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba0bb55eedcc9d10f60c872a59770891}{FDCAN\+\_\+\+TTOCF\+\_\+\+EGTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTOCF\+\_\+\+EGTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d5b35eaabdcc8984ea71ae38775ad06}{FDCAN\+\_\+\+TTOCF\+\_\+\+EGTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba0bb55eedcc9d10f60c872a59770891}{FDCAN\+\_\+\+TTOCF\+\_\+\+EGTF\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOCF\+\_\+\+ECC\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a2f08c88a6486b5d901b57de4910e36}{FDCAN\+\_\+\+TTOCF\+\_\+\+ECC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTOCF\+\_\+\+ECC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54dc7ad147bdfe1696c9ead39a6fc920}{FDCAN\+\_\+\+TTOCF\+\_\+\+ECC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a2f08c88a6486b5d901b57de4910e36}{FDCAN\+\_\+\+TTOCF\+\_\+\+ECC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOCF\+\_\+\+EVTP\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dfb00272415b46c8cae9d8b9448b33}{FDCAN\+\_\+\+TTOCF\+\_\+\+EVTP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTOCF\+\_\+\+EVTP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6075ac9793902a73e56510e51417080e}{FDCAN\+\_\+\+TTOCF\+\_\+\+EVTP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dfb00272415b46c8cae9d8b9448b33}{FDCAN\+\_\+\+TTOCF\+\_\+\+EVTP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTMLM\+\_\+\+CCM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2c94facc7dc8f84763eaaa6d140d0e9}{FDCAN\+\_\+\+TTMLM\+\_\+\+CCM\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ FDCAN\+\_\+\+TTMLM\+\_\+\+CCM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c19674b6a9e238b25c1ed2733dc64ab}{FDCAN\+\_\+\+TTMLM\+\_\+\+CCM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2c94facc7dc8f84763eaaa6d140d0e9}{FDCAN\+\_\+\+TTMLM\+\_\+\+CCM\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTMLM\+\_\+\+CSS\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655f168b68ac16730f54bdc836a416d4}{FDCAN\+\_\+\+TTMLM\+\_\+\+CSS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+TTMLM\+\_\+\+CSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f611db8eb6c8e4f42dac872544f4fed}{FDCAN\+\_\+\+TTMLM\+\_\+\+CSS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655f168b68ac16730f54bdc836a416d4}{FDCAN\+\_\+\+TTMLM\+\_\+\+CSS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTMLM\+\_\+\+TXEW\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6377977a24da37e1a91abaabe925b8fe}{FDCAN\+\_\+\+TTMLM\+\_\+\+TXEW\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FDCAN\+\_\+\+TTMLM\+\_\+\+TXEW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49735edbf5bfd38c0d6e1120c19e5124}{FDCAN\+\_\+\+TTMLM\+\_\+\+TXEW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6377977a24da37e1a91abaabe925b8fe}{FDCAN\+\_\+\+TTMLM\+\_\+\+TXEW\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTMLM\+\_\+\+ENTT\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga661267e7557ae2c0ccff0ac896b9bc2e}{FDCAN\+\_\+\+TTMLM\+\_\+\+ENTT\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ FDCAN\+\_\+\+TTMLM\+\_\+\+ENTT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d11abd2eccc3d07789d79ab42743f43}{FDCAN\+\_\+\+TTMLM\+\_\+\+ENTT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga661267e7557ae2c0ccff0ac896b9bc2e}{FDCAN\+\_\+\+TTMLM\+\_\+\+ENTT\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TURCF\+\_\+\+NCL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e94ca5fe61bd511e0919f8db08efd89}{FDCAN\+\_\+\+TURCF\+\_\+\+NCL\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FDCAN\+\_\+\+TURCF\+\_\+\+NCL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga025f4ac4115ec45d2687baa36354c6c1}{FDCAN\+\_\+\+TURCF\+\_\+\+NCL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e94ca5fe61bd511e0919f8db08efd89}{FDCAN\+\_\+\+TURCF\+\_\+\+NCL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TURCF\+\_\+\+DC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc3a13e8a6408df9f4c0b758e9d2f316}{FDCAN\+\_\+\+TURCF\+\_\+\+DC\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ FDCAN\+\_\+\+TURCF\+\_\+\+DC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae00ab2a8c080995fcee029ff0895f16f}{FDCAN\+\_\+\+TURCF\+\_\+\+DC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc3a13e8a6408df9f4c0b758e9d2f316}{FDCAN\+\_\+\+TURCF\+\_\+\+DC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TURCF\+\_\+\+ELT\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f57df5063a5faf489fb27ac7993997f}{FDCAN\+\_\+\+TURCF\+\_\+\+ELT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TURCF\+\_\+\+ELT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9277a99a3c99191706b7bd43e41ada}{FDCAN\+\_\+\+TURCF\+\_\+\+ELT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f57df5063a5faf489fb27ac7993997f}{FDCAN\+\_\+\+TURCF\+\_\+\+ELT\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOCN\+\_\+\+SGT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf851ef344c496ec89ce45a832d3e0af}{FDCAN\+\_\+\+TTOCN\+\_\+\+SGT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTOCN\+\_\+\+SGT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacebffc14897950119b49556d840c72bf}{FDCAN\+\_\+\+TTOCN\+\_\+\+SGT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf851ef344c496ec89ce45a832d3e0af}{FDCAN\+\_\+\+TTOCN\+\_\+\+SGT\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOCN\+\_\+\+ECS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4eb9c7591885c687a93f99b964cd26d}{FDCAN\+\_\+\+TTOCN\+\_\+\+ECS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTOCN\+\_\+\+ECS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60a9e21aff85321b3ac5fcb87018f7b3}{FDCAN\+\_\+\+TTOCN\+\_\+\+ECS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4eb9c7591885c687a93f99b964cd26d}{FDCAN\+\_\+\+TTOCN\+\_\+\+ECS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOCN\+\_\+\+SWP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9256c60ca63bd9f272af1a194cc6d847}{FDCAN\+\_\+\+TTOCN\+\_\+\+SWP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTOCN\+\_\+\+SWP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed6f6a2cb8c4ad941512af61231106d9}{FDCAN\+\_\+\+TTOCN\+\_\+\+SWP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9256c60ca63bd9f272af1a194cc6d847}{FDCAN\+\_\+\+TTOCN\+\_\+\+SWP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOCN\+\_\+\+SWS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0351d3be34e39a201074ad8c645cde2a}{FDCAN\+\_\+\+TTOCN\+\_\+\+SWS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+TTOCN\+\_\+\+SWS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5883bd9e4d985c57954df01ada691234}{FDCAN\+\_\+\+TTOCN\+\_\+\+SWS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0351d3be34e39a201074ad8c645cde2a}{FDCAN\+\_\+\+TTOCN\+\_\+\+SWS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOCN\+\_\+\+RTIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45851b1ac3a3fd8f985456e2c6fa0755}{FDCAN\+\_\+\+TTOCN\+\_\+\+RTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTOCN\+\_\+\+RTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dda846e225d3f83d9af8a0c79b8ab8c}{FDCAN\+\_\+\+TTOCN\+\_\+\+RTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45851b1ac3a3fd8f985456e2c6fa0755}{FDCAN\+\_\+\+TTOCN\+\_\+\+RTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOCN\+\_\+\+TMC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bfccc8c1eb3cc052f8d1512347a17c}{FDCAN\+\_\+\+TTOCN\+\_\+\+TMC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+TTOCN\+\_\+\+TMC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50c2aed5cf239b8cd10d6f7b787af455}{FDCAN\+\_\+\+TTOCN\+\_\+\+TMC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bfccc8c1eb3cc052f8d1512347a17c}{FDCAN\+\_\+\+TTOCN\+\_\+\+TMC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOCN\+\_\+\+TTIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac881ff8e65576d7784f7bf8d4b366eb8}{FDCAN\+\_\+\+TTOCN\+\_\+\+TTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTOCN\+\_\+\+TTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc5abd19d7aad87e7dd3771b63583be3}{FDCAN\+\_\+\+TTOCN\+\_\+\+TTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac881ff8e65576d7784f7bf8d4b366eb8}{FDCAN\+\_\+\+TTOCN\+\_\+\+TTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOCN\+\_\+\+GCS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe2c3ebacc022bfb32fa5524c4b55ccc}{FDCAN\+\_\+\+TTOCN\+\_\+\+GCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTOCN\+\_\+\+GCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ecd0f3df7e7ac1e71e4bdf1b60e9910}{FDCAN\+\_\+\+TTOCN\+\_\+\+GCS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe2c3ebacc022bfb32fa5524c4b55ccc}{FDCAN\+\_\+\+TTOCN\+\_\+\+GCS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOCN\+\_\+\+FGP\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00cf63245d979c61af1dc7f6b10662f}{FDCAN\+\_\+\+TTOCN\+\_\+\+FGP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTOCN\+\_\+\+FGP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae63771811eb765bf7b5a56caefc3c449}{FDCAN\+\_\+\+TTOCN\+\_\+\+FGP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00cf63245d979c61af1dc7f6b10662f}{FDCAN\+\_\+\+TTOCN\+\_\+\+FGP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOCN\+\_\+\+TMG\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3acf151dbf7d6cfd99733df7ed9acb3f}{FDCAN\+\_\+\+TTOCN\+\_\+\+TMG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTOCN\+\_\+\+TMG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafac6693d3427f5eaa23a22520bcbd61b}{FDCAN\+\_\+\+TTOCN\+\_\+\+TMG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3acf151dbf7d6cfd99733df7ed9acb3f}{FDCAN\+\_\+\+TTOCN\+\_\+\+TMG\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOCN\+\_\+\+NIG\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640049aa2b7c08db61e76fbc2c82eb19}{FDCAN\+\_\+\+TTOCN\+\_\+\+NIG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTOCN\+\_\+\+NIG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b5dd044d5585f1b4c403a08bf6dd0bb}{FDCAN\+\_\+\+TTOCN\+\_\+\+NIG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640049aa2b7c08db61e76fbc2c82eb19}{FDCAN\+\_\+\+TTOCN\+\_\+\+NIG\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOCN\+\_\+\+ESCN\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b01dc30a7bf27d4c4ec0628ed9de6ce}{FDCAN\+\_\+\+TTOCN\+\_\+\+ESCN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTOCN\+\_\+\+ESCN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5130ae9e845dc31caada7247d734914d}{FDCAN\+\_\+\+TTOCN\+\_\+\+ESCN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b01dc30a7bf27d4c4ec0628ed9de6ce}{FDCAN\+\_\+\+TTOCN\+\_\+\+ESCN\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOCN\+\_\+\+LCKC\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8c27dade28f5613d7c8a0e6dbd0d3b}{FDCAN\+\_\+\+TTOCN\+\_\+\+LCKC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTOCN\+\_\+\+LCKC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21b9dc6b75f41cc68baebc0fbaa495a1}{FDCAN\+\_\+\+TTOCN\+\_\+\+LCKC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8c27dade28f5613d7c8a0e6dbd0d3b}{FDCAN\+\_\+\+TTOCN\+\_\+\+LCKC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTGTP\+\_\+\+TP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e5bccf5e33db3811d2ce2d03f5cefe5}{FDCAN\+\_\+\+TTGTP\+\_\+\+TP\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FDCAN\+\_\+\+TTGTP\+\_\+\+TP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b62f0506c23632b562a757054aaf66e}{FDCAN\+\_\+\+TTGTP\+\_\+\+TP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e5bccf5e33db3811d2ce2d03f5cefe5}{FDCAN\+\_\+\+TTGTP\+\_\+\+TP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTGTP\+\_\+\+CTP\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae93671ff0aac452f9c6067817cf23a52}{FDCAN\+\_\+\+TTGTP\+\_\+\+CTP\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FDCAN\+\_\+\+TTGTP\+\_\+\+CTP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga748c093fabbe900722299ad647321624}{FDCAN\+\_\+\+TTGTP\+\_\+\+CTP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae93671ff0aac452f9c6067817cf23a52}{FDCAN\+\_\+\+TTGTP\+\_\+\+CTP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTTMK\+\_\+\+TM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25b2a352808b896aa82352249601675f}{FDCAN\+\_\+\+TTTMK\+\_\+\+TM\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FDCAN\+\_\+\+TTTMK\+\_\+\+TM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24799b665fdfa199094923472e479ac9}{FDCAN\+\_\+\+TTTMK\+\_\+\+TM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25b2a352808b896aa82352249601675f}{FDCAN\+\_\+\+TTTMK\+\_\+\+TM\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTTMK\+\_\+\+TICC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafebd41e406734adcb75432cac468e948}{FDCAN\+\_\+\+TTTMK\+\_\+\+TICC\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FDCAN\+\_\+\+TTTMK\+\_\+\+TICC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55e9effc39e8728640bc01af9d2e8518}{FDCAN\+\_\+\+TTTMK\+\_\+\+TICC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafebd41e406734adcb75432cac468e948}{FDCAN\+\_\+\+TTTMK\+\_\+\+TICC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTTMK\+\_\+\+LCKM\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3786062992f1cd8b40d0ad690097aa}{FDCAN\+\_\+\+TTTMK\+\_\+\+LCKM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTTMK\+\_\+\+LCKM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be961df335821875fb17bd090afecf4}{FDCAN\+\_\+\+TTTMK\+\_\+\+LCKM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3786062992f1cd8b40d0ad690097aa}{FDCAN\+\_\+\+TTTMK\+\_\+\+LCKM\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIR\+\_\+\+SBC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d9413b0911b5ba64e688018688256a0}{FDCAN\+\_\+\+TTIR\+\_\+\+SBC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIR\+\_\+\+SBC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10667010a04ed19dd21fa59bee3c4563}{FDCAN\+\_\+\+TTIR\+\_\+\+SBC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d9413b0911b5ba64e688018688256a0}{FDCAN\+\_\+\+TTIR\+\_\+\+SBC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIR\+\_\+\+SMC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48ce3f7b0a1347594fca5e39548969dc}{FDCAN\+\_\+\+TTIR\+\_\+\+SMC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIR\+\_\+\+SMC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae48355b9407bc89db2c0a6fca7485456}{FDCAN\+\_\+\+TTIR\+\_\+\+SMC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48ce3f7b0a1347594fca5e39548969dc}{FDCAN\+\_\+\+TTIR\+\_\+\+SMC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIR\+\_\+\+CSM\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae60b4cb389b8c98b25644495107aa78f}{FDCAN\+\_\+\+TTIR\+\_\+\+CSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIR\+\_\+\+CSM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga413c9d067543e832b160afe5a43bb9e6}{FDCAN\+\_\+\+TTIR\+\_\+\+CSM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae60b4cb389b8c98b25644495107aa78f}{FDCAN\+\_\+\+TTIR\+\_\+\+CSM\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIR\+\_\+\+SOG\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559efda9db597902674a0456aa3f3f77}{FDCAN\+\_\+\+TTIR\+\_\+\+SOG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIR\+\_\+\+SOG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ba32271c983b6f6f14e3254aad4901}{FDCAN\+\_\+\+TTIR\+\_\+\+SOG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559efda9db597902674a0456aa3f3f77}{FDCAN\+\_\+\+TTIR\+\_\+\+SOG\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIR\+\_\+\+RTMI\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d263ccaded5dc5115aef8f59a80216}{FDCAN\+\_\+\+TTIR\+\_\+\+RTMI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIR\+\_\+\+RTMI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a0f3c497a81cb0d90d533c5ad1c144f}{FDCAN\+\_\+\+TTIR\+\_\+\+RTMI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d263ccaded5dc5115aef8f59a80216}{FDCAN\+\_\+\+TTIR\+\_\+\+RTMI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIR\+\_\+\+TTMI\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68678ea5283a4ade7b299f14ed3da6fb}{FDCAN\+\_\+\+TTIR\+\_\+\+TTMI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIR\+\_\+\+TTMI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f415136b0d2333d7989dd17a13bacce}{FDCAN\+\_\+\+TTIR\+\_\+\+TTMI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68678ea5283a4ade7b299f14ed3da6fb}{FDCAN\+\_\+\+TTIR\+\_\+\+TTMI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIR\+\_\+\+SWE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb1b3ede391c0ce151310bd02d7f78d7}{FDCAN\+\_\+\+TTIR\+\_\+\+SWE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIR\+\_\+\+SWE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87474288d27102f51c6d4c6749eb0b6f}{FDCAN\+\_\+\+TTIR\+\_\+\+SWE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb1b3ede391c0ce151310bd02d7f78d7}{FDCAN\+\_\+\+TTIR\+\_\+\+SWE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIR\+\_\+\+GTW\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaca2988a617a9b7803926016086b48e}{FDCAN\+\_\+\+TTIR\+\_\+\+GTW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIR\+\_\+\+GTW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0164efda05c926373627c6eba90a43b}{FDCAN\+\_\+\+TTIR\+\_\+\+GTW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaca2988a617a9b7803926016086b48e}{FDCAN\+\_\+\+TTIR\+\_\+\+GTW\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIR\+\_\+\+GTD\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1ca16a00011a180993d6a6f78677989}{FDCAN\+\_\+\+TTIR\+\_\+\+GTD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIR\+\_\+\+GTD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2ba5a0a4053a5652532048aa63e9027}{FDCAN\+\_\+\+TTIR\+\_\+\+GTD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1ca16a00011a180993d6a6f78677989}{FDCAN\+\_\+\+TTIR\+\_\+\+GTD\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIR\+\_\+\+GTE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab743d6c929fb0b6030627a65d76ec875}{FDCAN\+\_\+\+TTIR\+\_\+\+GTE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIR\+\_\+\+GTE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43ed58d06e8d2b3474a05ec520b3907d}{FDCAN\+\_\+\+TTIR\+\_\+\+GTE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab743d6c929fb0b6030627a65d76ec875}{FDCAN\+\_\+\+TTIR\+\_\+\+GTE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIR\+\_\+\+TXU\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60bef59c392ee8e873bbb419ba61a3ea}{FDCAN\+\_\+\+TTIR\+\_\+\+TXU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIR\+\_\+\+TXU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8b1f6477376a7fca21e997ff9e0c514}{FDCAN\+\_\+\+TTIR\+\_\+\+TXU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60bef59c392ee8e873bbb419ba61a3ea}{FDCAN\+\_\+\+TTIR\+\_\+\+TXU\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIR\+\_\+\+TXO\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bd584a5078d522199ff104864637f7a}{FDCAN\+\_\+\+TTIR\+\_\+\+TXO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIR\+\_\+\+TXO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46469605ae1d964f2ec60b749ecc56dd}{FDCAN\+\_\+\+TTIR\+\_\+\+TXO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bd584a5078d522199ff104864637f7a}{FDCAN\+\_\+\+TTIR\+\_\+\+TXO\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIR\+\_\+\+SE1\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc667ba7062232240a40efa19d4060c0}{FDCAN\+\_\+\+TTIR\+\_\+\+SE1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIR\+\_\+\+SE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga322e6ee570949d64eb95187dabcda6bf}{FDCAN\+\_\+\+TTIR\+\_\+\+SE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc667ba7062232240a40efa19d4060c0}{FDCAN\+\_\+\+TTIR\+\_\+\+SE1\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIR\+\_\+\+SE2\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef12822b120a5e0c1678bb71b303b701}{FDCAN\+\_\+\+TTIR\+\_\+\+SE2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIR\+\_\+\+SE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab82ad6c63dabda04527adacbae484360}{FDCAN\+\_\+\+TTIR\+\_\+\+SE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef12822b120a5e0c1678bb71b303b701}{FDCAN\+\_\+\+TTIR\+\_\+\+SE2\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIR\+\_\+\+ELC\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914b0745e06d322abf4a57198be6071d}{FDCAN\+\_\+\+TTIR\+\_\+\+ELC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIR\+\_\+\+ELC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee130a5ca66d52ef40d7616c8930205f}{FDCAN\+\_\+\+TTIR\+\_\+\+ELC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914b0745e06d322abf4a57198be6071d}{FDCAN\+\_\+\+TTIR\+\_\+\+ELC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIR\+\_\+\+IWT\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66f7b4d758358f9a71c40258e04fc669}{FDCAN\+\_\+\+TTIR\+\_\+\+IWT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIR\+\_\+\+IWT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga189b18ed68b4baddb55fb926b4259731}{FDCAN\+\_\+\+TTIR\+\_\+\+IWT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66f7b4d758358f9a71c40258e04fc669}{FDCAN\+\_\+\+TTIR\+\_\+\+IWT\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIR\+\_\+\+WT\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga179007fd5526072fa2f1832a263a3c38}{FDCAN\+\_\+\+TTIR\+\_\+\+WT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIR\+\_\+\+WT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95d9ec4f5483b79999e0317a300eabe2}{FDCAN\+\_\+\+TTIR\+\_\+\+WT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga179007fd5526072fa2f1832a263a3c38}{FDCAN\+\_\+\+TTIR\+\_\+\+WT\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIR\+\_\+\+AW\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa74e5ba0fd8ef25c769d4f3955c0f4da}{FDCAN\+\_\+\+TTIR\+\_\+\+AW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIR\+\_\+\+AW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65baec8cda56271422d8ec23a5ca20cd}{FDCAN\+\_\+\+TTIR\+\_\+\+AW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa74e5ba0fd8ef25c769d4f3955c0f4da}{FDCAN\+\_\+\+TTIR\+\_\+\+AW\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIR\+\_\+\+CER\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0de22bca35c42519e90134be7a0749}{FDCAN\+\_\+\+TTIR\+\_\+\+CER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIR\+\_\+\+CER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a11260eed4e567e03ceb439a467a72f}{FDCAN\+\_\+\+TTIR\+\_\+\+CER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0de22bca35c42519e90134be7a0749}{FDCAN\+\_\+\+TTIR\+\_\+\+CER\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIE\+\_\+\+SBCE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2945486188dc42caabbae9aacbf2de}{FDCAN\+\_\+\+TTIE\+\_\+\+SBCE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIE\+\_\+\+SBCE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b1915f444befce08c6a526a5ddea884}{FDCAN\+\_\+\+TTIE\+\_\+\+SBCE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2945486188dc42caabbae9aacbf2de}{FDCAN\+\_\+\+TTIE\+\_\+\+SBCE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIE\+\_\+\+SMCE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653bbb3c23229d25c62ae309b563d977}{FDCAN\+\_\+\+TTIE\+\_\+\+SMCE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIE\+\_\+\+SMCE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30f83b330b178d6b10d14b27d86c909d}{FDCAN\+\_\+\+TTIE\+\_\+\+SMCE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653bbb3c23229d25c62ae309b563d977}{FDCAN\+\_\+\+TTIE\+\_\+\+SMCE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIE\+\_\+\+CSME\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73865f5f0b759ccb4750d1292f4ebe3b}{FDCAN\+\_\+\+TTIE\+\_\+\+CSME\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIE\+\_\+\+CSME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d0395e669323b074e8bf50813365a9}{FDCAN\+\_\+\+TTIE\+\_\+\+CSME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73865f5f0b759ccb4750d1292f4ebe3b}{FDCAN\+\_\+\+TTIE\+\_\+\+CSME\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIE\+\_\+\+SOGE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5a71d279479b4239c7850676168940}{FDCAN\+\_\+\+TTIE\+\_\+\+SOGE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIE\+\_\+\+SOGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2781b24e7606f894ccc40923be268ab1}{FDCAN\+\_\+\+TTIE\+\_\+\+SOGE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5a71d279479b4239c7850676168940}{FDCAN\+\_\+\+TTIE\+\_\+\+SOGE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIE\+\_\+\+RTMIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54c88ef4cd23cf7777cb30d2eb8a59bc}{FDCAN\+\_\+\+TTIE\+\_\+\+RTMIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIE\+\_\+\+RTMIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27706c7d76a563946c3e6e8dd85d034d}{FDCAN\+\_\+\+TTIE\+\_\+\+RTMIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54c88ef4cd23cf7777cb30d2eb8a59bc}{FDCAN\+\_\+\+TTIE\+\_\+\+RTMIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIE\+\_\+\+TTMIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59208c3b7e97907a49fa5a223f727412}{FDCAN\+\_\+\+TTIE\+\_\+\+TTMIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIE\+\_\+\+TTMIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cee979d749e0257c99bacbbd647a928}{FDCAN\+\_\+\+TTIE\+\_\+\+TTMIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59208c3b7e97907a49fa5a223f727412}{FDCAN\+\_\+\+TTIE\+\_\+\+TTMIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIE\+\_\+\+SWEE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80e0dddb455956f25e1d985796cd487f}{FDCAN\+\_\+\+TTIE\+\_\+\+SWEE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIE\+\_\+\+SWEE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf353ae304f7040320b94abb838bce3be}{FDCAN\+\_\+\+TTIE\+\_\+\+SWEE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80e0dddb455956f25e1d985796cd487f}{FDCAN\+\_\+\+TTIE\+\_\+\+SWEE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIE\+\_\+\+GTWE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac21e03640053ac2484c54e10e2924f9b}{FDCAN\+\_\+\+TTIE\+\_\+\+GTWE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIE\+\_\+\+GTWE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad0e7766e39a0e4823d7f33457f7b610}{FDCAN\+\_\+\+TTIE\+\_\+\+GTWE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac21e03640053ac2484c54e10e2924f9b}{FDCAN\+\_\+\+TTIE\+\_\+\+GTWE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIE\+\_\+\+GTDE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7eeded07e17d1c4e8d3e77cd76cbdf9}{FDCAN\+\_\+\+TTIE\+\_\+\+GTDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIE\+\_\+\+GTDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a3edad92cd048769772f4a31fbf12c5}{FDCAN\+\_\+\+TTIE\+\_\+\+GTDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7eeded07e17d1c4e8d3e77cd76cbdf9}{FDCAN\+\_\+\+TTIE\+\_\+\+GTDE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIE\+\_\+\+GTEE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0332e4fdd9b6211672d11f8fcee0b96}{FDCAN\+\_\+\+TTIE\+\_\+\+GTEE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIE\+\_\+\+GTEE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb245f59e6c4ec028d26bf92da8c6376}{FDCAN\+\_\+\+TTIE\+\_\+\+GTEE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0332e4fdd9b6211672d11f8fcee0b96}{FDCAN\+\_\+\+TTIE\+\_\+\+GTEE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIE\+\_\+\+TXUE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b51552bd159ffb9474560a92b43ecc}{FDCAN\+\_\+\+TTIE\+\_\+\+TXUE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIE\+\_\+\+TXUE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga794fcdc9750289a76e16aa880be6f569}{FDCAN\+\_\+\+TTIE\+\_\+\+TXUE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b51552bd159ffb9474560a92b43ecc}{FDCAN\+\_\+\+TTIE\+\_\+\+TXUE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIE\+\_\+\+TXOE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c899edd03908b3b53694e6fcff794f6}{FDCAN\+\_\+\+TTIE\+\_\+\+TXOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIE\+\_\+\+TXOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49c5f796a111fdf04a76ec6f2fc358ed}{FDCAN\+\_\+\+TTIE\+\_\+\+TXOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c899edd03908b3b53694e6fcff794f6}{FDCAN\+\_\+\+TTIE\+\_\+\+TXOE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIE\+\_\+\+SE1\+E\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4df35c76934ccc6122c1dd85b2a020b1}{FDCAN\+\_\+\+TTIE\+\_\+\+SE1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIE\+\_\+\+SE1\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82debbcd308c5ccedbe0d84a1699e63f}{FDCAN\+\_\+\+TTIE\+\_\+\+SE1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4df35c76934ccc6122c1dd85b2a020b1}{FDCAN\+\_\+\+TTIE\+\_\+\+SE1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIE\+\_\+\+SE2\+E\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4f71d23c8d0024a6394a8e933368c1}{FDCAN\+\_\+\+TTIE\+\_\+\+SE2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIE\+\_\+\+SE2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae97329ea20c145124b79d9bde0d3442e}{FDCAN\+\_\+\+TTIE\+\_\+\+SE2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4f71d23c8d0024a6394a8e933368c1}{FDCAN\+\_\+\+TTIE\+\_\+\+SE2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIE\+\_\+\+ELCE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba6e49155cca54ebb3fb231db07c3ed}{FDCAN\+\_\+\+TTIE\+\_\+\+ELCE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIE\+\_\+\+ELCE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga042baff985b4b0426f6e91d1a7ee8841}{FDCAN\+\_\+\+TTIE\+\_\+\+ELCE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba6e49155cca54ebb3fb231db07c3ed}{FDCAN\+\_\+\+TTIE\+\_\+\+ELCE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIE\+\_\+\+IWTE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga537127aaf59657432000eede34f7576c}{FDCAN\+\_\+\+TTIE\+\_\+\+IWTE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIE\+\_\+\+IWTE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9a4ea3f1126d427cf5c23444aca7ef1}{FDCAN\+\_\+\+TTIE\+\_\+\+IWTE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga537127aaf59657432000eede34f7576c}{FDCAN\+\_\+\+TTIE\+\_\+\+IWTE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIE\+\_\+\+WTE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40db8c29eadbf15045683a1cc4292ef5}{FDCAN\+\_\+\+TTIE\+\_\+\+WTE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIE\+\_\+\+WTE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c234c6036a1f194f36a83af222e653}{FDCAN\+\_\+\+TTIE\+\_\+\+WTE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40db8c29eadbf15045683a1cc4292ef5}{FDCAN\+\_\+\+TTIE\+\_\+\+WTE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIE\+\_\+\+AWE\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b84efee98f3734c1698ebb8103dda0}{FDCAN\+\_\+\+TTIE\+\_\+\+AWE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIE\+\_\+\+AWE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c5ad4b884f0250b886b2ed902d04f5}{FDCAN\+\_\+\+TTIE\+\_\+\+AWE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b84efee98f3734c1698ebb8103dda0}{FDCAN\+\_\+\+TTIE\+\_\+\+AWE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTIE\+\_\+\+CERE\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5c6ccd9f9f9eb1ddf12d4907d23364a}{FDCAN\+\_\+\+TTIE\+\_\+\+CERE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTIE\+\_\+\+CERE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd082de5234e1d5a5065acb87404dea}{FDCAN\+\_\+\+TTIE\+\_\+\+CERE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5c6ccd9f9f9eb1ddf12d4907d23364a}{FDCAN\+\_\+\+TTIE\+\_\+\+CERE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTILS\+\_\+\+SBCS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6341f943413535338b4aef472176b6f7}{FDCAN\+\_\+\+TTILS\+\_\+\+SBCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTILS\+\_\+\+SBCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada8fc95bf44698b0cfd35071c2c814ee}{FDCAN\+\_\+\+TTILS\+\_\+\+SBCS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6341f943413535338b4aef472176b6f7}{FDCAN\+\_\+\+TTILS\+\_\+\+SBCS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTILS\+\_\+\+SMCS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e303e50b302f0534388f8a55644a10b}{FDCAN\+\_\+\+TTILS\+\_\+\+SMCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTILS\+\_\+\+SMCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf43d5ed2787dcec227cc9ba58a3d9f}{FDCAN\+\_\+\+TTILS\+\_\+\+SMCS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e303e50b302f0534388f8a55644a10b}{FDCAN\+\_\+\+TTILS\+\_\+\+SMCS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTILS\+\_\+\+CSMS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91d97d83e369c4ade44d09a2086b217f}{FDCAN\+\_\+\+TTILS\+\_\+\+CSMS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTILS\+\_\+\+CSMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37745cc65e533c51aaffa3f5c0336ebe}{FDCAN\+\_\+\+TTILS\+\_\+\+CSMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91d97d83e369c4ade44d09a2086b217f}{FDCAN\+\_\+\+TTILS\+\_\+\+CSMS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTILS\+\_\+\+SOGS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45d7eb908f74557f4bf8dde8806a5133}{FDCAN\+\_\+\+TTILS\+\_\+\+SOGS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTILS\+\_\+\+SOGS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aff58d5ad9a574759da1812a05e3f07}{FDCAN\+\_\+\+TTILS\+\_\+\+SOGS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45d7eb908f74557f4bf8dde8806a5133}{FDCAN\+\_\+\+TTILS\+\_\+\+SOGS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTILS\+\_\+\+RTMIS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea0b69eb9f3d55fa8adcee4d1aa031a}{FDCAN\+\_\+\+TTILS\+\_\+\+RTMIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTILS\+\_\+\+RTMIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac10d93016c15d59b01be6d6bd9ba0f0c}{FDCAN\+\_\+\+TTILS\+\_\+\+RTMIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea0b69eb9f3d55fa8adcee4d1aa031a}{FDCAN\+\_\+\+TTILS\+\_\+\+RTMIS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTILS\+\_\+\+TTMIS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfcd628b60872f859c4c44f4f82322ae}{FDCAN\+\_\+\+TTILS\+\_\+\+TTMIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTILS\+\_\+\+TTMIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfdfc5fc9694e45957f06a1eaca1cddf}{FDCAN\+\_\+\+TTILS\+\_\+\+TTMIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfcd628b60872f859c4c44f4f82322ae}{FDCAN\+\_\+\+TTILS\+\_\+\+TTMIS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTILS\+\_\+\+SWES\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f3a4e85470ddc9b65508f1e683f7f9}{FDCAN\+\_\+\+TTILS\+\_\+\+SWES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTILS\+\_\+\+SWES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac799a3ef25809f79a2c1b73fdd99e986}{FDCAN\+\_\+\+TTILS\+\_\+\+SWES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f3a4e85470ddc9b65508f1e683f7f9}{FDCAN\+\_\+\+TTILS\+\_\+\+SWES\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTILS\+\_\+\+GTWS\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdd1db4033289de1c2a700bc89c1ebf3}{FDCAN\+\_\+\+TTILS\+\_\+\+GTWS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTILS\+\_\+\+GTWS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ce5f5cb99e8fec6a7e4eddb3a7c019}{FDCAN\+\_\+\+TTILS\+\_\+\+GTWS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdd1db4033289de1c2a700bc89c1ebf3}{FDCAN\+\_\+\+TTILS\+\_\+\+GTWS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTILS\+\_\+\+GTDS\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga485bbe88b35b51779a8360642ad4d242}{FDCAN\+\_\+\+TTILS\+\_\+\+GTDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTILS\+\_\+\+GTDS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41fb9a49205cfc1df56ee0092ae4da3e}{FDCAN\+\_\+\+TTILS\+\_\+\+GTDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga485bbe88b35b51779a8360642ad4d242}{FDCAN\+\_\+\+TTILS\+\_\+\+GTDS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTILS\+\_\+\+GTES\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f2992f9d8d6aa71579760f25b0ea0b}{FDCAN\+\_\+\+TTILS\+\_\+\+GTES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTILS\+\_\+\+GTES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc82404502d6720e644cb55c1eeee176}{FDCAN\+\_\+\+TTILS\+\_\+\+GTES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f2992f9d8d6aa71579760f25b0ea0b}{FDCAN\+\_\+\+TTILS\+\_\+\+GTES\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTILS\+\_\+\+TXUS\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbe1145a135e29e4a0fb0fbe29389520}{FDCAN\+\_\+\+TTILS\+\_\+\+TXUS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTILS\+\_\+\+TXUS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1403796de5a7692c6fc9853dc85b3ab3}{FDCAN\+\_\+\+TTILS\+\_\+\+TXUS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbe1145a135e29e4a0fb0fbe29389520}{FDCAN\+\_\+\+TTILS\+\_\+\+TXUS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTILS\+\_\+\+TXOS\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e4561f79581bb04fcd2e6351abcee3}{FDCAN\+\_\+\+TTILS\+\_\+\+TXOS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTILS\+\_\+\+TXOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab16b7d93899a5054357a4f62846765c1}{FDCAN\+\_\+\+TTILS\+\_\+\+TXOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e4561f79581bb04fcd2e6351abcee3}{FDCAN\+\_\+\+TTILS\+\_\+\+TXOS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTILS\+\_\+\+SE1\+S\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad880a1dbffc06dff1cdecd3ae8bf662e}{FDCAN\+\_\+\+TTILS\+\_\+\+SE1\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTILS\+\_\+\+SE1\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb4c4bea186f4dc68b355126d791c911}{FDCAN\+\_\+\+TTILS\+\_\+\+SE1S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad880a1dbffc06dff1cdecd3ae8bf662e}{FDCAN\+\_\+\+TTILS\+\_\+\+SE1\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTILS\+\_\+\+SE2\+S\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3724dcb7fc450fb1553ac942751844e}{FDCAN\+\_\+\+TTILS\+\_\+\+SE2\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTILS\+\_\+\+SE2\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc37eee8f8c08d7c67a066d1fd3d7c0}{FDCAN\+\_\+\+TTILS\+\_\+\+SE2S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3724dcb7fc450fb1553ac942751844e}{FDCAN\+\_\+\+TTILS\+\_\+\+SE2\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTILS\+\_\+\+ELCS\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabadf5829ab3c466fba3c43a97d49b66b}{FDCAN\+\_\+\+TTILS\+\_\+\+ELCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTILS\+\_\+\+ELCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1d18e8f6edd7d01de1c2b3e271790f}{FDCAN\+\_\+\+TTILS\+\_\+\+ELCS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabadf5829ab3c466fba3c43a97d49b66b}{FDCAN\+\_\+\+TTILS\+\_\+\+ELCS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTILS\+\_\+\+IWTS\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87b23f7489c8e8c85426378c71017f1f}{FDCAN\+\_\+\+TTILS\+\_\+\+IWTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTILS\+\_\+\+IWTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7de20fe08dbc10d5aa5770e3370ad5c9}{FDCAN\+\_\+\+TTILS\+\_\+\+IWTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87b23f7489c8e8c85426378c71017f1f}{FDCAN\+\_\+\+TTILS\+\_\+\+IWTS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTILS\+\_\+\+WTS\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf98e4b460b4d06ba29c335c7d542a86c}{FDCAN\+\_\+\+TTILS\+\_\+\+WTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTILS\+\_\+\+WTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f92a1443785bba12496627f6495dfd7}{FDCAN\+\_\+\+TTILS\+\_\+\+WTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf98e4b460b4d06ba29c335c7d542a86c}{FDCAN\+\_\+\+TTILS\+\_\+\+WTS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTILS\+\_\+\+AWS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cb2a536506e1832956ffa437c137e14}{FDCAN\+\_\+\+TTILS\+\_\+\+AWS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTILS\+\_\+\+AWS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7093190e550b13d390b5510480b8541}{FDCAN\+\_\+\+TTILS\+\_\+\+AWS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cb2a536506e1832956ffa437c137e14}{FDCAN\+\_\+\+TTILS\+\_\+\+AWS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTILS\+\_\+\+CERS\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac199dc4ab73dc5c16df060e1570eff3e}{FDCAN\+\_\+\+TTILS\+\_\+\+CERS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTILS\+\_\+\+CERS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga430fd0a66329c0a4e3f1ee7e83e19064}{FDCAN\+\_\+\+TTILS\+\_\+\+CERS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac199dc4ab73dc5c16df060e1570eff3e}{FDCAN\+\_\+\+TTILS\+\_\+\+CERS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOST\+\_\+\+EL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga577995b6ff9c1f873cee5e6b9412c97e}{FDCAN\+\_\+\+TTOST\+\_\+\+EL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+TTOST\+\_\+\+EL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf01fafe792981cc572df320a43dadc3d}{FDCAN\+\_\+\+TTOST\+\_\+\+EL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga577995b6ff9c1f873cee5e6b9412c97e}{FDCAN\+\_\+\+TTOST\+\_\+\+EL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOST\+\_\+\+MS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8ba69db8b280c65cfb510e2ca30c87}{FDCAN\+\_\+\+TTOST\+\_\+\+MS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+TTOST\+\_\+\+MS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f6640890e0f7b69452681ad156d05c7}{FDCAN\+\_\+\+TTOST\+\_\+\+MS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8ba69db8b280c65cfb510e2ca30c87}{FDCAN\+\_\+\+TTOST\+\_\+\+MS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOST\+\_\+\+SYS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ee444beb14122c439bb7d21db6f482}{FDCAN\+\_\+\+TTOST\+\_\+\+SYS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+TTOST\+\_\+\+SYS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaea21f03646d3168708aa1687138038}{FDCAN\+\_\+\+TTOST\+\_\+\+SYS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ee444beb14122c439bb7d21db6f482}{FDCAN\+\_\+\+TTOST\+\_\+\+SYS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOST\+\_\+\+QGTP\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00034254b8c94fc7525b03bb6cba779a}{FDCAN\+\_\+\+TTOST\+\_\+\+QGTP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTOST\+\_\+\+QGTP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410d7e41b5ab0abf41c4694b5e934d66}{FDCAN\+\_\+\+TTOST\+\_\+\+QGTP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00034254b8c94fc7525b03bb6cba779a}{FDCAN\+\_\+\+TTOST\+\_\+\+QGTP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOST\+\_\+\+QCS\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b4092d2cd8afe04b9c872161a62aaa}{FDCAN\+\_\+\+TTOST\+\_\+\+QCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTOST\+\_\+\+QCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2708c5f40de9ac1540a69ada76457bb}{FDCAN\+\_\+\+TTOST\+\_\+\+QCS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b4092d2cd8afe04b9c872161a62aaa}{FDCAN\+\_\+\+TTOST\+\_\+\+QCS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOST\+\_\+\+RTO\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1a09861ab5e1455400e6e088592ef69}{FDCAN\+\_\+\+TTOST\+\_\+\+RTO\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FDCAN\+\_\+\+TTOST\+\_\+\+RTO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85e56cf55e54c0208bf74f6cdf789427}{FDCAN\+\_\+\+TTOST\+\_\+\+RTO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1a09861ab5e1455400e6e088592ef69}{FDCAN\+\_\+\+TTOST\+\_\+\+RTO\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOST\+\_\+\+WGTD\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24464f1d30b1d7ba6bbd9e429752083c}{FDCAN\+\_\+\+TTOST\+\_\+\+WGTD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTOST\+\_\+\+WGTD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87496734d53c4cf107ea084aee28135c}{FDCAN\+\_\+\+TTOST\+\_\+\+WGTD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24464f1d30b1d7ba6bbd9e429752083c}{FDCAN\+\_\+\+TTOST\+\_\+\+WGTD\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOST\+\_\+\+GFI\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f724690e9130d8ae6f5d0ceee9c6899}{FDCAN\+\_\+\+TTOST\+\_\+\+GFI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTOST\+\_\+\+GFI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d1a7e1e44cd304190bf2a6f4cd92a4f}{FDCAN\+\_\+\+TTOST\+\_\+\+GFI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f724690e9130d8ae6f5d0ceee9c6899}{FDCAN\+\_\+\+TTOST\+\_\+\+GFI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOST\+\_\+\+TMP\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e0c7f7b8051f9084e89dc3237c18790}{FDCAN\+\_\+\+TTOST\+\_\+\+TMP\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FDCAN\+\_\+\+TTOST\+\_\+\+TMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c35e19bf3718ea064bbcd9e2b717a3}{FDCAN\+\_\+\+TTOST\+\_\+\+TMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e0c7f7b8051f9084e89dc3237c18790}{FDCAN\+\_\+\+TTOST\+\_\+\+TMP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOST\+\_\+\+GSI\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73dde0fecb6357fa74fa8ec7534342eb}{FDCAN\+\_\+\+TTOST\+\_\+\+GSI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTOST\+\_\+\+GSI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c420279f208d1c1b530a3045921b40e}{FDCAN\+\_\+\+TTOST\+\_\+\+GSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73dde0fecb6357fa74fa8ec7534342eb}{FDCAN\+\_\+\+TTOST\+\_\+\+GSI\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOST\+\_\+\+WFE\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6f5908250f6afbdcf5839680b86de66}{FDCAN\+\_\+\+TTOST\+\_\+\+WFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTOST\+\_\+\+WFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0781521e92f8a31d28f32325d9802c70}{FDCAN\+\_\+\+TTOST\+\_\+\+WFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6f5908250f6afbdcf5839680b86de66}{FDCAN\+\_\+\+TTOST\+\_\+\+WFE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOST\+\_\+\+AWE\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5224cf08495873525dbe7511893d685}{FDCAN\+\_\+\+TTOST\+\_\+\+AWE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTOST\+\_\+\+AWE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad717f3616ac505237817b3177acc7386}{FDCAN\+\_\+\+TTOST\+\_\+\+AWE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5224cf08495873525dbe7511893d685}{FDCAN\+\_\+\+TTOST\+\_\+\+AWE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOST\+\_\+\+WECS\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14f6da12514ca8a4944cb95e7c51d35}{FDCAN\+\_\+\+TTOST\+\_\+\+WECS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTOST\+\_\+\+WECS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a0bec989d34ff865e0f2d1e4081f592}{FDCAN\+\_\+\+TTOST\+\_\+\+WECS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14f6da12514ca8a4944cb95e7c51d35}{FDCAN\+\_\+\+TTOST\+\_\+\+WECS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTOST\+\_\+\+SPL\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga853d46772f0cf1fb13e66ba30e300b06}{FDCAN\+\_\+\+TTOST\+\_\+\+SPL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCAN\+\_\+\+TTOST\+\_\+\+SPL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac72343c96e6f5147af749e1a494db5fa}{FDCAN\+\_\+\+TTOST\+\_\+\+SPL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga853d46772f0cf1fb13e66ba30e300b06}{FDCAN\+\_\+\+TTOST\+\_\+\+SPL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TURNA\+\_\+\+NAV\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae86cdf8a17a8e273d22b5963fb06aaa4}{FDCAN\+\_\+\+TURNA\+\_\+\+NAV\+\_\+\+Msk}}~(0x3\+FFFFUL $<$$<$ FDCAN\+\_\+\+TURNA\+\_\+\+NAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449cb106260dbf8e34e3be7045dd89a4}{FDCAN\+\_\+\+TURNA\+\_\+\+NAV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae86cdf8a17a8e273d22b5963fb06aaa4}{FDCAN\+\_\+\+TURNA\+\_\+\+NAV\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTLGT\+\_\+\+LT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34fafebc4b1ccbb3282a1cde9282e8da}{FDCAN\+\_\+\+TTLGT\+\_\+\+LT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FDCAN\+\_\+\+TTLGT\+\_\+\+LT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa980560e0fe5f776df5ee6c83742245}{FDCAN\+\_\+\+TTLGT\+\_\+\+LT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34fafebc4b1ccbb3282a1cde9282e8da}{FDCAN\+\_\+\+TTLGT\+\_\+\+LT\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTLGT\+\_\+\+GT\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75963268756cb72bd0be385ca0a95fa1}{FDCAN\+\_\+\+TTLGT\+\_\+\+GT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FDCAN\+\_\+\+TTLGT\+\_\+\+GT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cb83273a58b6359ce5e0c30d887b785}{FDCAN\+\_\+\+TTLGT\+\_\+\+GT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75963268756cb72bd0be385ca0a95fa1}{FDCAN\+\_\+\+TTLGT\+\_\+\+GT\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTCTC\+\_\+\+CT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54b1a588f888ca33ec206c5b442fd334}{FDCAN\+\_\+\+TTCTC\+\_\+\+CT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FDCAN\+\_\+\+TTCTC\+\_\+\+CT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ae4c1842ebefcf9f317804c9f21a359}{FDCAN\+\_\+\+TTCTC\+\_\+\+CT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54b1a588f888ca33ec206c5b442fd334}{FDCAN\+\_\+\+TTCTC\+\_\+\+CT\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTCTC\+\_\+\+CC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga984a04a01fd356ae7bc3bf372f226e86}{FDCAN\+\_\+\+TTCTC\+\_\+\+CC\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ FDCAN\+\_\+\+TTCTC\+\_\+\+CC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0434704ca3f258d92c7bd5cb1e41d2d7}{FDCAN\+\_\+\+TTCTC\+\_\+\+CC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga984a04a01fd356ae7bc3bf372f226e86}{FDCAN\+\_\+\+TTCTC\+\_\+\+CC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTCPT\+\_\+\+CCV\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc5ded0540196b003d7884ab28bec8c}{FDCAN\+\_\+\+TTCPT\+\_\+\+CCV\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ FDCAN\+\_\+\+TTCPT\+\_\+\+CCV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab534e4e13398624eee373cc40a266793}{FDCAN\+\_\+\+TTCPT\+\_\+\+CCV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc5ded0540196b003d7884ab28bec8c}{FDCAN\+\_\+\+TTCPT\+\_\+\+CCV\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTCPT\+\_\+\+SWV\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab51521778e390737e6a36f3e187b2e87}{FDCAN\+\_\+\+TTCPT\+\_\+\+SWV\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FDCAN\+\_\+\+TTCPT\+\_\+\+SWV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae75cc3d968506098add475131584814b}{FDCAN\+\_\+\+TTCPT\+\_\+\+SWV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab51521778e390737e6a36f3e187b2e87}{FDCAN\+\_\+\+TTCPT\+\_\+\+SWV\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTCSM\+\_\+\+CSM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74757892f605c779b0d20a9748ce5ecf}{FDCAN\+\_\+\+TTCSM\+\_\+\+CSM\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FDCAN\+\_\+\+TTCSM\+\_\+\+CSM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9353bf3d13a6729893fd22d826ccb001}{FDCAN\+\_\+\+TTCSM\+\_\+\+CSM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74757892f605c779b0d20a9748ce5ecf}{FDCAN\+\_\+\+TTCSM\+\_\+\+CSM\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTTS\+\_\+\+SWTSEL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f3db3e4b2c8bfd1967f16f627ddeddc}{FDCAN\+\_\+\+TTTS\+\_\+\+SWTSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+TTTS\+\_\+\+SWTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6b536cf8cc72ccb406c85cc150e30fe}{FDCAN\+\_\+\+TTTS\+\_\+\+SWTSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f3db3e4b2c8bfd1967f16f627ddeddc}{FDCAN\+\_\+\+TTTS\+\_\+\+SWTSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCAN\+\_\+\+TTTS\+\_\+\+EVTSEL\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga896614b06efba470c9f5c5fbceb3069d}{FDCAN\+\_\+\+TTTS\+\_\+\+EVTSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCAN\+\_\+\+TTTS\+\_\+\+EVTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf089638805d3bf4cba626a3ed3bd38c6}{FDCAN\+\_\+\+TTTS\+\_\+\+EVTSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga896614b06efba470c9f5c5fbceb3069d}{FDCAN\+\_\+\+TTTS\+\_\+\+EVTSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCANCCU\+\_\+\+CREL\+\_\+\+DAY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff6c4ded29fe0ce966f3368a9525c0ec}{FDCANCCU\+\_\+\+CREL\+\_\+\+DAY\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FDCANCCU\+\_\+\+CREL\+\_\+\+DAY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a74df26630aeae2b89bf34b796087b9}{FDCANCCU\+\_\+\+CREL\+\_\+\+DAY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff6c4ded29fe0ce966f3368a9525c0ec}{FDCANCCU\+\_\+\+CREL\+\_\+\+DAY\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCANCCU\+\_\+\+CREL\+\_\+\+MON\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e1b615e7629c44946c04fd6ae31b70f}{FDCANCCU\+\_\+\+CREL\+\_\+\+MON\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FDCANCCU\+\_\+\+CREL\+\_\+\+MON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a555f79c20974937db0032cf3dd85bb}{FDCANCCU\+\_\+\+CREL\+\_\+\+MON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e1b615e7629c44946c04fd6ae31b70f}{FDCANCCU\+\_\+\+CREL\+\_\+\+MON\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCANCCU\+\_\+\+CREL\+\_\+\+YEAR\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ceffb10002ccebc2980f9ac848368fa}{FDCANCCU\+\_\+\+CREL\+\_\+\+YEAR\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FDCANCCU\+\_\+\+CREL\+\_\+\+YEAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22a46ff704fd8df8230ec8fb51e99c5d}{FDCANCCU\+\_\+\+CREL\+\_\+\+YEAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ceffb10002ccebc2980f9ac848368fa}{FDCANCCU\+\_\+\+CREL\+\_\+\+YEAR\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCANCCU\+\_\+\+CREL\+\_\+\+SUBSTEP\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcd86963691a055d92ab83bb007d6fe9}{FDCANCCU\+\_\+\+CREL\+\_\+\+SUBSTEP\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FDCANCCU\+\_\+\+CREL\+\_\+\+SUBSTEP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cf8aef48662dbe05f0f14961dfdbd38}{FDCANCCU\+\_\+\+CREL\+\_\+\+SUBSTEP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcd86963691a055d92ab83bb007d6fe9}{FDCANCCU\+\_\+\+CREL\+\_\+\+SUBSTEP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCANCCU\+\_\+\+CREL\+\_\+\+STEP\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fc00dd598c460c184d432c935555031}{FDCANCCU\+\_\+\+CREL\+\_\+\+STEP\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FDCANCCU\+\_\+\+CREL\+\_\+\+STEP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ca102b9f2b9deac8050a93e85d45d6e}{FDCANCCU\+\_\+\+CREL\+\_\+\+STEP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fc00dd598c460c184d432c935555031}{FDCANCCU\+\_\+\+CREL\+\_\+\+STEP\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCANCCU\+\_\+\+CREL\+\_\+\+REL\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94ef2da95f3b0052a4d7efb0be0b35ff}{FDCANCCU\+\_\+\+CREL\+\_\+\+REL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FDCANCCU\+\_\+\+CREL\+\_\+\+REL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa66587ef9b00cb457779467cec15f2ab}{FDCANCCU\+\_\+\+CREL\+\_\+\+REL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94ef2da95f3b0052a4d7efb0be0b35ff}{FDCANCCU\+\_\+\+CREL\+\_\+\+REL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCANCCU\+\_\+\+CCFG\+\_\+\+TQBT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa18f9aeeb002300211fe307fcd4e8447}{FDCANCCU\+\_\+\+CCFG\+\_\+\+TQBT\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ FDCANCCU\+\_\+\+CCFG\+\_\+\+TQBT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13cd2209a1cb6f9339e6b8da48c0fecc}{FDCANCCU\+\_\+\+CCFG\+\_\+\+TQBT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa18f9aeeb002300211fe307fcd4e8447}{FDCANCCU\+\_\+\+CCFG\+\_\+\+TQBT\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCANCCU\+\_\+\+CCFG\+\_\+\+BCC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab08746bc0572a3ab77998de2ba7b3fd6}{FDCANCCU\+\_\+\+CCFG\+\_\+\+BCC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCANCCU\+\_\+\+CCFG\+\_\+\+BCC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf057fd01f11f0a0359cecff495fae368}{FDCANCCU\+\_\+\+CCFG\+\_\+\+BCC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab08746bc0572a3ab77998de2ba7b3fd6}{FDCANCCU\+\_\+\+CCFG\+\_\+\+BCC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCANCCU\+\_\+\+CCFG\+\_\+\+CFL\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a80ede7dc340109977fd3ade21a78b}{FDCANCCU\+\_\+\+CCFG\+\_\+\+CFL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCANCCU\+\_\+\+CCFG\+\_\+\+CFL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94dadf78bd82cecaadf42ebef82c3792}{FDCANCCU\+\_\+\+CCFG\+\_\+\+CFL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a80ede7dc340109977fd3ade21a78b}{FDCANCCU\+\_\+\+CCFG\+\_\+\+CFL\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCANCCU\+\_\+\+CCFG\+\_\+\+OCPM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fa72094a1205883a6cb7e21666a1e41}{FDCANCCU\+\_\+\+CCFG\+\_\+\+OCPM\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FDCANCCU\+\_\+\+CCFG\+\_\+\+OCPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ab3a3e018720da6bd85a7547fb87f6c}{FDCANCCU\+\_\+\+CCFG\+\_\+\+OCPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fa72094a1205883a6cb7e21666a1e41}{FDCANCCU\+\_\+\+CCFG\+\_\+\+OCPM\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCANCCU\+\_\+\+CCFG\+\_\+\+CDIV\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be8c025b53d9b2af4d499aab81ab864}{FDCANCCU\+\_\+\+CCFG\+\_\+\+CDIV\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FDCANCCU\+\_\+\+CCFG\+\_\+\+CDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6273b41765b6635bf1827958b82d252}{FDCANCCU\+\_\+\+CCFG\+\_\+\+CDIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be8c025b53d9b2af4d499aab81ab864}{FDCANCCU\+\_\+\+CCFG\+\_\+\+CDIV\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCANCCU\+\_\+\+CCFG\+\_\+\+SWR\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33a7fb7e791aa2fb0275a005397c8f0b}{FDCANCCU\+\_\+\+CCFG\+\_\+\+SWR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCANCCU\+\_\+\+CCFG\+\_\+\+SWR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f5a6c04ded408d617979b6dc08d4ab3}{FDCANCCU\+\_\+\+CCFG\+\_\+\+SWR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33a7fb7e791aa2fb0275a005397c8f0b}{FDCANCCU\+\_\+\+CCFG\+\_\+\+SWR\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCANCCU\+\_\+\+CSTAT\+\_\+\+OCPC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb31755ce3d89e85c0904a4bfd538fe8}{FDCANCCU\+\_\+\+CSTAT\+\_\+\+OCPC\+\_\+\+Msk}}~(0x3\+FFFFUL $<$$<$ FDCANCCU\+\_\+\+CSTAT\+\_\+\+OCPC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a22cabf235e7d9badadc9dfd33793aa}{FDCANCCU\+\_\+\+CSTAT\+\_\+\+OCPC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb31755ce3d89e85c0904a4bfd538fe8}{FDCANCCU\+\_\+\+CSTAT\+\_\+\+OCPC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCANCCU\+\_\+\+CSTAT\+\_\+\+TQC\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad4b5c14071081fe4a69153c06d1f03e}{FDCANCCU\+\_\+\+CSTAT\+\_\+\+TQC\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ FDCANCCU\+\_\+\+CSTAT\+\_\+\+TQC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee91fa6fb5807e02ac0d846f0801a1c7}{FDCANCCU\+\_\+\+CSTAT\+\_\+\+TQC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad4b5c14071081fe4a69153c06d1f03e}{FDCANCCU\+\_\+\+CSTAT\+\_\+\+TQC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCANCCU\+\_\+\+CSTAT\+\_\+\+CALS\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf398c835fa76d9f77d16e7822a0c01ed}{FDCANCCU\+\_\+\+CSTAT\+\_\+\+CALS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FDCANCCU\+\_\+\+CSTAT\+\_\+\+CALS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eab87257f8b2bed5a068c76345bcd07}{FDCANCCU\+\_\+\+CSTAT\+\_\+\+CALS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf398c835fa76d9f77d16e7822a0c01ed}{FDCANCCU\+\_\+\+CSTAT\+\_\+\+CALS\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCANCCU\+\_\+\+CWD\+\_\+\+WDC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ec1aa79186102eadb2b82fcfd95d06}{FDCANCCU\+\_\+\+CWD\+\_\+\+WDC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FDCANCCU\+\_\+\+CWD\+\_\+\+WDC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93b10b2635f7851a5aee6eed6e70d12}{FDCANCCU\+\_\+\+CWD\+\_\+\+WDC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ec1aa79186102eadb2b82fcfd95d06}{FDCANCCU\+\_\+\+CWD\+\_\+\+WDC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCANCCU\+\_\+\+CWD\+\_\+\+WDV\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacbf81ac770453add7ec3ea3ac53d4d5}{FDCANCCU\+\_\+\+CWD\+\_\+\+WDV\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FDCANCCU\+\_\+\+CWD\+\_\+\+WDV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ccf280a616e911069a76b8bed99bb85}{FDCANCCU\+\_\+\+CWD\+\_\+\+WDV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacbf81ac770453add7ec3ea3ac53d4d5}{FDCANCCU\+\_\+\+CWD\+\_\+\+WDV\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCANCCU\+\_\+\+IR\+\_\+\+CWE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c3ffa994e362c106ec301b49caa807e}{FDCANCCU\+\_\+\+IR\+\_\+\+CWE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCANCCU\+\_\+\+IR\+\_\+\+CWE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga794ddda59c8c7aa1d001c13561ac95ed}{FDCANCCU\+\_\+\+IR\+\_\+\+CWE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c3ffa994e362c106ec301b49caa807e}{FDCANCCU\+\_\+\+IR\+\_\+\+CWE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCANCCU\+\_\+\+IR\+\_\+\+CSC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f84edf7040260f7f60967e56f5f1664}{FDCANCCU\+\_\+\+IR\+\_\+\+CSC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCANCCU\+\_\+\+IR\+\_\+\+CSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a30e309da1b1ad33a0cf8138c2c683c}{FDCANCCU\+\_\+\+IR\+\_\+\+CSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f84edf7040260f7f60967e56f5f1664}{FDCANCCU\+\_\+\+IR\+\_\+\+CSC\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCANCCU\+\_\+\+IE\+\_\+\+CWEE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b93f3ed2e3b77e5d3bd963caa0390fa}{FDCANCCU\+\_\+\+IE\+\_\+\+CWEE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCANCCU\+\_\+\+IE\+\_\+\+CWEE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c3f9ca6eac0b3560f4860ca4ea03586}{FDCANCCU\+\_\+\+IE\+\_\+\+CWEE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b93f3ed2e3b77e5d3bd963caa0390fa}{FDCANCCU\+\_\+\+IE\+\_\+\+CWEE\+\_\+\+Msk}}
\item 
\#define {\bfseries FDCANCCU\+\_\+\+IE\+\_\+\+CSCE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dd822892b7de32f3c3c5108610c9f24}{FDCANCCU\+\_\+\+IE\+\_\+\+CSCE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FDCANCCU\+\_\+\+IE\+\_\+\+CSCE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ba00d7715ff4d04c772933ea0e47a2e}{FDCANCCU\+\_\+\+IE\+\_\+\+CSCE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dd822892b7de32f3c3c5108610c9f24}{FDCANCCU\+\_\+\+IE\+\_\+\+CSCE\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+CR\+\_\+\+CECEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5c6f0a41cc8bed81f36cd4048a88700}{CEC\+\_\+\+CR\+\_\+\+CECEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+CR\+\_\+\+CECEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07454cc787f44ad132784c9b582a687}{CEC\+\_\+\+CR\+\_\+\+CECEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5c6f0a41cc8bed81f36cd4048a88700}{CEC\+\_\+\+CR\+\_\+\+CECEN\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+CR\+\_\+\+TXSOM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57051628e08f7a1969ab5d1b919fd0a0}{CEC\+\_\+\+CR\+\_\+\+TXSOM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+CR\+\_\+\+TXSOM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac82eb7571b7a6c4b08ec2eb6be00d992}{CEC\+\_\+\+CR\+\_\+\+TXSOM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57051628e08f7a1969ab5d1b919fd0a0}{CEC\+\_\+\+CR\+\_\+\+TXSOM\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+CR\+\_\+\+TXEOM\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94faa1f84695d3a936b790d0bd8d9974}{CEC\+\_\+\+CR\+\_\+\+TXEOM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+CR\+\_\+\+TXEOM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9dc5e4a7c6d8e980a05e17e1da39ea9}{CEC\+\_\+\+CR\+\_\+\+TXEOM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94faa1f84695d3a936b790d0bd8d9974}{CEC\+\_\+\+CR\+\_\+\+TXEOM\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+CFGR\+\_\+\+SFT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf77ded006e0a076e9dfc277ce9be1b}{CEC\+\_\+\+CFGR\+\_\+\+SFT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ CEC\+\_\+\+CFGR\+\_\+\+SFT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fda3c859ea19941be7995dc9c737e4b}{CEC\+\_\+\+CFGR\+\_\+\+SFT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf77ded006e0a076e9dfc277ce9be1b}{CEC\+\_\+\+CFGR\+\_\+\+SFT\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+CFGR\+\_\+\+RXTOL\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0ba5555ba8bb3c41312916bd57dc40}{CEC\+\_\+\+CFGR\+\_\+\+RXTOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+CFGR\+\_\+\+RXTOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f2ff713a7f2fc5a4113b1bdb275db3}{CEC\+\_\+\+CFGR\+\_\+\+RXTOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0ba5555ba8bb3c41312916bd57dc40}{CEC\+\_\+\+CFGR\+\_\+\+RXTOL\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+CFGR\+\_\+\+BRESTP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ea765eaafdd9498246853d91b9e24fe}{CEC\+\_\+\+CFGR\+\_\+\+BRESTP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+CFGR\+\_\+\+BRESTP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cab9c1757c7f27e80d5cd60542c6242}{CEC\+\_\+\+CFGR\+\_\+\+BRESTP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ea765eaafdd9498246853d91b9e24fe}{CEC\+\_\+\+CFGR\+\_\+\+BRESTP\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+CFGR\+\_\+\+BREGEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga122479c98984db6e0704045bcc6a62b7}{CEC\+\_\+\+CFGR\+\_\+\+BREGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+CFGR\+\_\+\+BREGEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc75911736a14a5af35c1972e38c0630}{CEC\+\_\+\+CFGR\+\_\+\+BREGEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga122479c98984db6e0704045bcc6a62b7}{CEC\+\_\+\+CFGR\+\_\+\+BREGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+CFGR\+\_\+\+LBPEGEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949403bdb8ddcc8ab939d5a2b02dff13}{CEC\+\_\+\+CFGR\+\_\+\+LBPEGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+CFGR\+\_\+\+LBPEGEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea85d990bdd635458bbd7aee3504db0}{CEC\+\_\+\+CFGR\+\_\+\+LBPEGEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949403bdb8ddcc8ab939d5a2b02dff13}{CEC\+\_\+\+CFGR\+\_\+\+LBPEGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+CFGR\+\_\+\+SFTOPT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9ca4a22ee183df479dbb7963f0f54ec}{CEC\+\_\+\+CFGR\+\_\+\+SFTOPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+CFGR\+\_\+\+SFTOPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeede6a98c5742dec1da00c5a0f0e2eef}{CEC\+\_\+\+CFGR\+\_\+\+SFTOPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9ca4a22ee183df479dbb7963f0f54ec}{CEC\+\_\+\+CFGR\+\_\+\+SFTOPT\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+CFGR\+\_\+\+BRDNOGEN\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga448c7866d6e535fff872134dbf40283f}{CEC\+\_\+\+CFGR\+\_\+\+BRDNOGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+CFGR\+\_\+\+BRDNOGEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a6dc5400356ca22bfbcf50976ae7c6}{CEC\+\_\+\+CFGR\+\_\+\+BRDNOGEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga448c7866d6e535fff872134dbf40283f}{CEC\+\_\+\+CFGR\+\_\+\+BRDNOGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+CFGR\+\_\+\+OAR\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07736cde7a34835fe41ed272640905ac}{CEC\+\_\+\+CFGR\+\_\+\+OAR\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ CEC\+\_\+\+CFGR\+\_\+\+OAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga213f76c79bba2ae209f80e4a27bfe714}{CEC\+\_\+\+CFGR\+\_\+\+OAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07736cde7a34835fe41ed272640905ac}{CEC\+\_\+\+CFGR\+\_\+\+OAR\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+CFGR\+\_\+\+LSTN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64d6abeef15e65eaf4b93beaa4c5c36}{CEC\+\_\+\+CFGR\+\_\+\+LSTN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+CFGR\+\_\+\+LSTN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga864552964e386a7c563f836ed426c339}{CEC\+\_\+\+CFGR\+\_\+\+LSTN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64d6abeef15e65eaf4b93beaa4c5c36}{CEC\+\_\+\+CFGR\+\_\+\+LSTN\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+TXDR\+\_\+\+TXD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e2e5a30bf560e94a404f22e4d33b3cb}{CEC\+\_\+\+TXDR\+\_\+\+TXD\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CEC\+\_\+\+TXDR\+\_\+\+TXD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaee6937031ef2aac70af5c6ead1fe64}{CEC\+\_\+\+TXDR\+\_\+\+TXD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e2e5a30bf560e94a404f22e4d33b3cb}{CEC\+\_\+\+TXDR\+\_\+\+TXD\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+RXDR\+\_\+\+RXD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea5454c84f14991dbbd3209b5922d25}{CEC\+\_\+\+RXDR\+\_\+\+RXD\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CEC\+\_\+\+RXDR\+\_\+\+RXD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga689a3ba372d859757eb94b9cd579310c}{CEC\+\_\+\+RXDR\+\_\+\+RXD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea5454c84f14991dbbd3209b5922d25}{CEC\+\_\+\+RXDR\+\_\+\+RXD\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+ISR\+\_\+\+RXBR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bc172ab7b97430c5771cff2e35570c4}{CEC\+\_\+\+ISR\+\_\+\+RXBR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+ISR\+\_\+\+RXBR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8392ffce27c7e83421cbf020935ceefb}{CEC\+\_\+\+ISR\+\_\+\+RXBR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bc172ab7b97430c5771cff2e35570c4}{CEC\+\_\+\+ISR\+\_\+\+RXBR\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+ISR\+\_\+\+RXEND\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807eda1da7d1098201dd21ac9f7ccdaa}{CEC\+\_\+\+ISR\+\_\+\+RXEND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+ISR\+\_\+\+RXEND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea7f53b864b19a3205bd19917bd3037}{CEC\+\_\+\+ISR\+\_\+\+RXEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807eda1da7d1098201dd21ac9f7ccdaa}{CEC\+\_\+\+ISR\+\_\+\+RXEND\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+ISR\+\_\+\+RXOVR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751ac222b85a6633601c8f4a7b632b91}{CEC\+\_\+\+ISR\+\_\+\+RXOVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+ISR\+\_\+\+RXOVR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87abe06cd76beefee3da896c063813d4}{CEC\+\_\+\+ISR\+\_\+\+RXOVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751ac222b85a6633601c8f4a7b632b91}{CEC\+\_\+\+ISR\+\_\+\+RXOVR\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+ISR\+\_\+\+BRE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c04113fcaa66499b12b846765ed1d51}{CEC\+\_\+\+ISR\+\_\+\+BRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+ISR\+\_\+\+BRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfcf0cdc619594d308868633a9bb34cc}{CEC\+\_\+\+ISR\+\_\+\+BRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c04113fcaa66499b12b846765ed1d51}{CEC\+\_\+\+ISR\+\_\+\+BRE\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+ISR\+\_\+\+SBPE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb35cf0a82dbf68d6aca1c36d93b56c9}{CEC\+\_\+\+ISR\+\_\+\+SBPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+ISR\+\_\+\+SBPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf8878e81f0b2d9bafc030902c14aa5}{CEC\+\_\+\+ISR\+\_\+\+SBPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb35cf0a82dbf68d6aca1c36d93b56c9}{CEC\+\_\+\+ISR\+\_\+\+SBPE\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+ISR\+\_\+\+LBPE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc39a4d39eb86251dc639c345a8de61d}{CEC\+\_\+\+ISR\+\_\+\+LBPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+ISR\+\_\+\+LBPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a7f8deb9ed20b386b08d2c4356fd857}{CEC\+\_\+\+ISR\+\_\+\+LBPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc39a4d39eb86251dc639c345a8de61d}{CEC\+\_\+\+ISR\+\_\+\+LBPE\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+ISR\+\_\+\+RXACKE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga533d66155ce2bb828f110237d08e5891}{CEC\+\_\+\+ISR\+\_\+\+RXACKE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+ISR\+\_\+\+RXACKE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bbf3902511d8e44ce5b68e6dea017f3}{CEC\+\_\+\+ISR\+\_\+\+RXACKE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga533d66155ce2bb828f110237d08e5891}{CEC\+\_\+\+ISR\+\_\+\+RXACKE\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+ISR\+\_\+\+ARBLST\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafca4d1b6e92a4ff9b10eff39539c9f99}{CEC\+\_\+\+ISR\+\_\+\+ARBLST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+ISR\+\_\+\+ARBLST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeb233d5135afbab6a46bba0dbfeeef4}{CEC\+\_\+\+ISR\+\_\+\+ARBLST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafca4d1b6e92a4ff9b10eff39539c9f99}{CEC\+\_\+\+ISR\+\_\+\+ARBLST\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+ISR\+\_\+\+TXBR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaef326ff82b8f40f9aa8cde8e2fab0bf}{CEC\+\_\+\+ISR\+\_\+\+TXBR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+ISR\+\_\+\+TXBR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8732e4e9aa818b694f9b65e13d9ccc62}{CEC\+\_\+\+ISR\+\_\+\+TXBR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaef326ff82b8f40f9aa8cde8e2fab0bf}{CEC\+\_\+\+ISR\+\_\+\+TXBR\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+ISR\+\_\+\+TXEND\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65260b3392c7f88de9bb9e717da6df57}{CEC\+\_\+\+ISR\+\_\+\+TXEND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+ISR\+\_\+\+TXEND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga371572b0aa30cb782f5cc84357370222}{CEC\+\_\+\+ISR\+\_\+\+TXEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65260b3392c7f88de9bb9e717da6df57}{CEC\+\_\+\+ISR\+\_\+\+TXEND\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+ISR\+\_\+\+TXUDR\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad936aa7e22e479c7e611b95f6d510ce4}{CEC\+\_\+\+ISR\+\_\+\+TXUDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+ISR\+\_\+\+TXUDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf66fd9ec42869f8a61d1515a3551a7}{CEC\+\_\+\+ISR\+\_\+\+TXUDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad936aa7e22e479c7e611b95f6d510ce4}{CEC\+\_\+\+ISR\+\_\+\+TXUDR\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+ISR\+\_\+\+TXERR\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c27cefd71a3abe1ead2f77a086576f3}{CEC\+\_\+\+ISR\+\_\+\+TXERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+ISR\+\_\+\+TXERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae66a06121fc545cb8ec5a1c2ada0a138}{CEC\+\_\+\+ISR\+\_\+\+TXERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c27cefd71a3abe1ead2f77a086576f3}{CEC\+\_\+\+ISR\+\_\+\+TXERR\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+ISR\+\_\+\+TXACKE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd50f3c32a7ecf04a2c510ae00f615a}{CEC\+\_\+\+ISR\+\_\+\+TXACKE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+ISR\+\_\+\+TXACKE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c198764299a5b22c5cb41cbc16e9b5}{CEC\+\_\+\+ISR\+\_\+\+TXACKE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd50f3c32a7ecf04a2c510ae00f615a}{CEC\+\_\+\+ISR\+\_\+\+TXACKE\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+IER\+\_\+\+RXBRIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5021cd808b6130663fb2036809003fef}{CEC\+\_\+\+IER\+\_\+\+RXBRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+IER\+\_\+\+RXBRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9813cba2c5a4b58b07f9bbf6551ea00}{CEC\+\_\+\+IER\+\_\+\+RXBRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5021cd808b6130663fb2036809003fef}{CEC\+\_\+\+IER\+\_\+\+RXBRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+IER\+\_\+\+RXENDIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb7a3ea51018932381e0a07049b89999}{CEC\+\_\+\+IER\+\_\+\+RXENDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+IER\+\_\+\+RXENDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c76604ef22d67a6ed9209ad2989070}{CEC\+\_\+\+IER\+\_\+\+RXENDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb7a3ea51018932381e0a07049b89999}{CEC\+\_\+\+IER\+\_\+\+RXENDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+IER\+\_\+\+RXOVRIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1605f77e73ffc79f67c8f49a1738a2ce}{CEC\+\_\+\+IER\+\_\+\+RXOVRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+IER\+\_\+\+RXOVRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d7437e3b41768abceaa3b17bb1ed3c0}{CEC\+\_\+\+IER\+\_\+\+RXOVRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1605f77e73ffc79f67c8f49a1738a2ce}{CEC\+\_\+\+IER\+\_\+\+RXOVRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+IER\+\_\+\+BREIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf98a0b6552138fcd703a785e3414e7a}{CEC\+\_\+\+IER\+\_\+\+BREIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+IER\+\_\+\+BREIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae86672dd7838e6a272ac7b90ee7a6f63}{CEC\+\_\+\+IER\+\_\+\+BREIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf98a0b6552138fcd703a785e3414e7a}{CEC\+\_\+\+IER\+\_\+\+BREIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+IER\+\_\+\+SBPEIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68b3c95cc98f7bfe4c6eb5b474870035}{CEC\+\_\+\+IER\+\_\+\+SBPEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+IER\+\_\+\+SBPEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37a690355b9ad58c6450aa1b074a9e00}{CEC\+\_\+\+IER\+\_\+\+SBPEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68b3c95cc98f7bfe4c6eb5b474870035}{CEC\+\_\+\+IER\+\_\+\+SBPEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+IER\+\_\+\+LBPEIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaf86b68306a7594d4fc30b17494175b}{CEC\+\_\+\+IER\+\_\+\+LBPEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+IER\+\_\+\+LBPEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad062f53e7de36f1d36629edbe6a0ac0a}{CEC\+\_\+\+IER\+\_\+\+LBPEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaf86b68306a7594d4fc30b17494175b}{CEC\+\_\+\+IER\+\_\+\+LBPEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+IER\+\_\+\+RXACKEIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6af5dfc5532b8c689c114ad00d74465a}{CEC\+\_\+\+IER\+\_\+\+RXACKEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+IER\+\_\+\+RXACKEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3a47896655d7b828d14c2e02b1166cd}{CEC\+\_\+\+IER\+\_\+\+RXACKEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6af5dfc5532b8c689c114ad00d74465a}{CEC\+\_\+\+IER\+\_\+\+RXACKEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+IER\+\_\+\+ARBLSTIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32931d10f52fe31842711ca64ee268f1}{CEC\+\_\+\+IER\+\_\+\+ARBLSTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+IER\+\_\+\+ARBLSTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8be887f1e0529b2500342302ce6fa9ab}{CEC\+\_\+\+IER\+\_\+\+ARBLSTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32931d10f52fe31842711ca64ee268f1}{CEC\+\_\+\+IER\+\_\+\+ARBLSTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+IER\+\_\+\+TXBRIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e28dd5cb8ff1d0d897bd8d0e38c8dd7}{CEC\+\_\+\+IER\+\_\+\+TXBRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+IER\+\_\+\+TXBRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57e187c65212322673ccf7c4a221f7db}{CEC\+\_\+\+IER\+\_\+\+TXBRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e28dd5cb8ff1d0d897bd8d0e38c8dd7}{CEC\+\_\+\+IER\+\_\+\+TXBRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+IER\+\_\+\+TXENDIE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6388cbdeef240c2639e6228ea7a690}{CEC\+\_\+\+IER\+\_\+\+TXENDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+IER\+\_\+\+TXENDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e04209a3863d7dbab0f06f76bf282fd}{CEC\+\_\+\+IER\+\_\+\+TXENDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6388cbdeef240c2639e6228ea7a690}{CEC\+\_\+\+IER\+\_\+\+TXENDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+IER\+\_\+\+TXUDRIE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01a038babf843c635c4e405c2353eecd}{CEC\+\_\+\+IER\+\_\+\+TXUDRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+IER\+\_\+\+TXUDRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga997c4e3dafb4f37953f060590b17e4ef}{CEC\+\_\+\+IER\+\_\+\+TXUDRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01a038babf843c635c4e405c2353eecd}{CEC\+\_\+\+IER\+\_\+\+TXUDRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+IER\+\_\+\+TXERRIE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53eebddfb2c47381eeebbc8b680f9e2c}{CEC\+\_\+\+IER\+\_\+\+TXERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+IER\+\_\+\+TXERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga422be1fb8f29baf93ecdc5d2466f0592}{CEC\+\_\+\+IER\+\_\+\+TXERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53eebddfb2c47381eeebbc8b680f9e2c}{CEC\+\_\+\+IER\+\_\+\+TXERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CEC\+\_\+\+IER\+\_\+\+TXACKEIE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga920d146577ef2a3fdc0b9e6ae40d1c5b}{CEC\+\_\+\+IER\+\_\+\+TXACKEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CEC\+\_\+\+IER\+\_\+\+TXACKEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7999bc46c6dbd508261b3975803e799}{CEC\+\_\+\+IER\+\_\+\+TXACKEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga920d146577ef2a3fdc0b9e6ae40d1c5b}{CEC\+\_\+\+IER\+\_\+\+TXACKEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61657af95d1c3c3b699d9fd310da2347}{CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5f34800c89c36af45afe990e2e25c8c}{CORDIC\+\_\+\+CSR\+\_\+\+FUNC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61657af95d1c3c3b699d9fd310da2347}{CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e6ff34be41c70113590628245ac1e38}{CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+0}}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803acc04131b2171e0afa42d90a543ab}{CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+1}}~(0x2\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fdc8378b8ea57e19afe25827e9b640a}{CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+2}}~(0x4\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga781b9ce4c99088b832dbe4f7066f9927}{CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+3}}~(0x8\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define {\bfseries CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f63149509c9db74e15b531e1a128ca4}{CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+\+Msk}}~(0x\+FUL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c36a883f2a07f97ebd3593fff7521e5}{CORDIC\+\_\+\+CSR\+\_\+\+PRECISION}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f63149509c9db74e15b531e1a128ca4}{CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c0f8c40054d4d8cba638d1ba568459b}{CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+0}}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa40837109d0a88c49d3c3207122d1fba}{CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+1}}~(0x2\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5df7adde5514bb7eadcf69ad608a8693}{CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+2}}~(0x4\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6797dc5cd4c3bc0803ae04281631febc}{CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+3}}~(0x8\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+PRECISION\+\_\+\+Pos)
\item 
\#define {\bfseries CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf635c4c0b395a8e3c84f1e424cb7b8c}{CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87fc72a51d1c5e6482f74b3d10499ba3}{CORDIC\+\_\+\+CSR\+\_\+\+SCALE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf635c4c0b395a8e3c84f1e424cb7b8c}{CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cb6051f3a9f7a9b3b55240312b670be}{CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+0}}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c272f4fe8198bf3c266073a508469ab}{CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+1}}~(0x2\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdbeee863f7644744ed400cabe276841}{CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+2}}~(0x4\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+SCALE\+\_\+\+Pos)
\item 
\#define {\bfseries CORDIC\+\_\+\+CSR\+\_\+\+IEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55979ad961c92e1fb32b20565cf6703c}{CORDIC\+\_\+\+CSR\+\_\+\+IEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+IEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f12573c7be930ea5c502a1cb3eb6cd4}{CORDIC\+\_\+\+CSR\+\_\+\+IEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55979ad961c92e1fb32b20565cf6703c}{CORDIC\+\_\+\+CSR\+\_\+\+IEN\+\_\+\+Msk}}
\item 
\#define {\bfseries CORDIC\+\_\+\+CSR\+\_\+\+DMAREN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga838b1d83e66a80bcb2a86ebfe6229e30}{CORDIC\+\_\+\+CSR\+\_\+\+DMAREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+DMAREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b78445efff5c5e7a33d3322e0f5322d}{CORDIC\+\_\+\+CSR\+\_\+\+DMAREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga838b1d83e66a80bcb2a86ebfe6229e30}{CORDIC\+\_\+\+CSR\+\_\+\+DMAREN\+\_\+\+Msk}}
\item 
\#define {\bfseries CORDIC\+\_\+\+CSR\+\_\+\+DMAWEN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72f7c5929456ff6f38bffc47639df89}{CORDIC\+\_\+\+CSR\+\_\+\+DMAWEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+DMAWEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e21eb269ee4bcb4e818ea1aab081074}{CORDIC\+\_\+\+CSR\+\_\+\+DMAWEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72f7c5929456ff6f38bffc47639df89}{CORDIC\+\_\+\+CSR\+\_\+\+DMAWEN\+\_\+\+Msk}}
\item 
\#define {\bfseries CORDIC\+\_\+\+CSR\+\_\+\+NRES\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995a5294013d7b90a7d95130be8db337}{CORDIC\+\_\+\+CSR\+\_\+\+NRES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+NRES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf69ead0c9e537903b0bec68ffa80a909}{CORDIC\+\_\+\+CSR\+\_\+\+NRES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995a5294013d7b90a7d95130be8db337}{CORDIC\+\_\+\+CSR\+\_\+\+NRES\+\_\+\+Msk}}
\item 
\#define {\bfseries CORDIC\+\_\+\+CSR\+\_\+\+NARGS\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a2a7a033e4c88e2fce40c75a6055c1}{CORDIC\+\_\+\+CSR\+\_\+\+NARGS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+NARGS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f0a9ac94f088369068f79df0a504444}{CORDIC\+\_\+\+CSR\+\_\+\+NARGS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a2a7a033e4c88e2fce40c75a6055c1}{CORDIC\+\_\+\+CSR\+\_\+\+NARGS\+\_\+\+Msk}}
\item 
\#define {\bfseries CORDIC\+\_\+\+CSR\+\_\+\+RESSIZE\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7136db2aafc58fa305643cfbc40759ec}{CORDIC\+\_\+\+CSR\+\_\+\+RESSIZE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+RESSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb7fee9548bae12953f248b4c5f1a9a0}{CORDIC\+\_\+\+CSR\+\_\+\+RESSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7136db2aafc58fa305643cfbc40759ec}{CORDIC\+\_\+\+CSR\+\_\+\+RESSIZE\+\_\+\+Msk}}
\item 
\#define {\bfseries CORDIC\+\_\+\+CSR\+\_\+\+ARGSIZE\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad7c4887cd8deb3b6dc54dfe6612bcd}{CORDIC\+\_\+\+CSR\+\_\+\+ARGSIZE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+ARGSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74aae0c81dc3217921b2d62b0823bede}{CORDIC\+\_\+\+CSR\+\_\+\+ARGSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad7c4887cd8deb3b6dc54dfe6612bcd}{CORDIC\+\_\+\+CSR\+\_\+\+ARGSIZE\+\_\+\+Msk}}
\item 
\#define {\bfseries CORDIC\+\_\+\+CSR\+\_\+\+RRDY\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a057953a7be018f6efe75d4afed7b9b}{CORDIC\+\_\+\+CSR\+\_\+\+RRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CORDIC\+\_\+\+CSR\+\_\+\+RRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f0e54f0c434fe9fc08c4bd0ff601977}{CORDIC\+\_\+\+CSR\+\_\+\+RRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a057953a7be018f6efe75d4afed7b9b}{CORDIC\+\_\+\+CSR\+\_\+\+RRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries CORDIC\+\_\+\+WDATA\+\_\+\+ARG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404b934409905c89d322f52bf42235c4}{CORDIC\+\_\+\+WDATA\+\_\+\+ARG\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ CORDIC\+\_\+\+WDATA\+\_\+\+ARG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8845284da29fcc8927ee000fdb745f11}{CORDIC\+\_\+\+WDATA\+\_\+\+ARG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404b934409905c89d322f52bf42235c4}{CORDIC\+\_\+\+WDATA\+\_\+\+ARG\+\_\+\+Msk}}
\item 
\#define {\bfseries CORDIC\+\_\+\+RDATA\+\_\+\+RES\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2df8dfa5a32a7eb819ac1ed689de5e2}{CORDIC\+\_\+\+RDATA\+\_\+\+RES\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ CORDIC\+\_\+\+RDATA\+\_\+\+RES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae18a7dacb8d2ac4487bb3ab9713a6b2f}{CORDIC\+\_\+\+RDATA\+\_\+\+RES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2df8dfa5a32a7eb819ac1ed689de5e2}{CORDIC\+\_\+\+RDATA\+\_\+\+RES\+\_\+\+Msk}}
\item 
\#define {\bfseries CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd43c14689d281daa4e9a32bf8ec89e1}{CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf4701d3b15924e657942ce3caa4105}{CRC\+\_\+\+DR\+\_\+\+DR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd43c14689d281daa4e9a32bf8ec89e1}{CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}
\item 
\#define {\bfseries CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306789258d5416a44e545aa2ad6b2f7a}{CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a0feb3cf1d8c5871e663ca4a174cc0}{CRC\+\_\+\+IDR\+\_\+\+IDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306789258d5416a44e545aa2ad6b2f7a}{CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Msk}}
\item 
\#define {\bfseries CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d46dadb6b31660c4ef0af2b00053f5}{CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7}{CRC\+\_\+\+CR\+\_\+\+RESET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d46dadb6b31660c4ef0af2b00053f5}{CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}}
\item 
\#define {\bfseries CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac936837464e128d0a454320353e96857}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa59a490e24d6d3775e71cf03e347ff03}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac936837464e128d0a454320353e96857}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga684388729236be158fa8d084003d92ce}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+0}}~(0x1\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375d58bc44bffc8aac3da25e6f7287e5}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+1}}~(0x2\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf06f0d41ead26a009a4dd09129f2fd5f}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c5a6e8ab7464ff35f1e5f424b76c15a}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf06f0d41ead26a009a4dd09129f2fd5f}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92fda6ff4d3290ee41e59a13e2e8037b}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+0}}~(0x1\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffd71a81205713ba49123a7c4e7a7ef}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+1}}~(0x2\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Pos)
\item 
\#define {\bfseries CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2af78df77ce172d08e399e34c5ded959}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d72fcad54fe50ab75d2895d6e155f7}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2af78df77ce172d08e399e34c5ded959}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT\+\_\+\+Msk}}
\item 
\#define {\bfseries CRC\+\_\+\+INIT\+\_\+\+INIT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ebf0e8c81cc54aeb79c3489b5ebf542}{CRC\+\_\+\+INIT\+\_\+\+INIT\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ CRC\+\_\+\+INIT\+\_\+\+INIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35e084536ff8919f5cd2a88ea86d8b2}{CRC\+\_\+\+INIT\+\_\+\+INIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ebf0e8c81cc54aeb79c3489b5ebf542}{CRC\+\_\+\+INIT\+\_\+\+INIT\+\_\+\+Msk}}
\item 
\#define {\bfseries CRC\+\_\+\+POL\+\_\+\+POL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fa75e2e967960b9fbbd5b8d12f9c97c}{CRC\+\_\+\+POL\+\_\+\+POL\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ CRC\+\_\+\+POL\+\_\+\+POL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83c2b37901e5bf6a4b2bf599337c8c9f}{CRC\+\_\+\+POL\+\_\+\+POL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fa75e2e967960b9fbbd5b8d12f9c97c}{CRC\+\_\+\+POL\+\_\+\+POL\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+CR\+\_\+\+SYNCOKIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6687d2235aee6208ee83ec71f1bdf30}{CRS\+\_\+\+CR\+\_\+\+SYNCOKIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+CR\+\_\+\+SYNCOKIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga246a4b3d840b5b9a18f6ea414fc48297}{CRS\+\_\+\+CR\+\_\+\+SYNCOKIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6687d2235aee6208ee83ec71f1bdf30}{CRS\+\_\+\+CR\+\_\+\+SYNCOKIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+CR\+\_\+\+SYNCWARNIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ab86637ea9a46d23663912bc2e71283}{CRS\+\_\+\+CR\+\_\+\+SYNCWARNIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+CR\+\_\+\+SYNCWARNIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac27fb8e1741d3b5c19a527955eb00bad}{CRS\+\_\+\+CR\+\_\+\+SYNCWARNIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ab86637ea9a46d23663912bc2e71283}{CRS\+\_\+\+CR\+\_\+\+SYNCWARNIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3643f34d2c8309aa12a16eb328eacf8}{CRS\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac616bbfe903ec7cc2be289db5fba0fe5}{CRS\+\_\+\+CR\+\_\+\+ERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3643f34d2c8309aa12a16eb328eacf8}{CRS\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+CR\+\_\+\+ESYNCIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7020a241ff6a9373ce1ac6659d3e51f}{CRS\+\_\+\+CR\+\_\+\+ESYNCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+CR\+\_\+\+ESYNCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3831818c762e279f698faf27f4e7db4a}{CRS\+\_\+\+CR\+\_\+\+ESYNCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7020a241ff6a9373ce1ac6659d3e51f}{CRS\+\_\+\+CR\+\_\+\+ESYNCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+CR\+\_\+\+CEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98f433acb2c50755b1d533a1d0f931f1}{CRS\+\_\+\+CR\+\_\+\+CEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+CR\+\_\+\+CEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace21476d647129c935f84daf84d91699}{CRS\+\_\+\+CR\+\_\+\+CEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98f433acb2c50755b1d533a1d0f931f1}{CRS\+\_\+\+CR\+\_\+\+CEN\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+CR\+\_\+\+AUTOTRIMEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd1304e43307ea1f0340ad3a48ab18d}{CRS\+\_\+\+CR\+\_\+\+AUTOTRIMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+CR\+\_\+\+AUTOTRIMEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa48432b942f1896e05a2eff91178edd}{CRS\+\_\+\+CR\+\_\+\+AUTOTRIMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd1304e43307ea1f0340ad3a48ab18d}{CRS\+\_\+\+CR\+\_\+\+AUTOTRIMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+CR\+\_\+\+SWSYNC\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1a66457a1fdc77dd7839847ed240edd}{CRS\+\_\+\+CR\+\_\+\+SWSYNC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+CR\+\_\+\+SWSYNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d79706214ba4ee9310e4b678d67e44}{CRS\+\_\+\+CR\+\_\+\+SWSYNC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1a66457a1fdc77dd7839847ed240edd}{CRS\+\_\+\+CR\+\_\+\+SWSYNC\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+CR\+\_\+\+TRIM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d20d27668870ca66125aa3de5b18dfb}{CRS\+\_\+\+CR\+\_\+\+TRIM\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ CRS\+\_\+\+CR\+\_\+\+TRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga755d695431db14c1b3b15a48ede61c13}{CRS\+\_\+\+CR\+\_\+\+TRIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d20d27668870ca66125aa3de5b18dfb}{CRS\+\_\+\+CR\+\_\+\+TRIM\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+CFGR\+\_\+\+RELOAD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c32c7f8486233dce5d3822e151a0735}{CRS\+\_\+\+CFGR\+\_\+\+RELOAD\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+RELOAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e54b011ada0eeb4b6ed9cdd24d517f9}{CRS\+\_\+\+CFGR\+\_\+\+RELOAD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c32c7f8486233dce5d3822e151a0735}{CRS\+\_\+\+CFGR\+\_\+\+RELOAD\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+CFGR\+\_\+\+FELIM\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e52d17a9bd1633cb72269a9a76f1d9}{CRS\+\_\+\+CFGR\+\_\+\+FELIM\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+FELIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48c70ae21b6a35ed520a2b30df2c4852}{CRS\+\_\+\+CFGR\+\_\+\+FELIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e52d17a9bd1633cb72269a9a76f1d9}{CRS\+\_\+\+CFGR\+\_\+\+FELIM\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3eb9195dc02a8cfbeb1d7ea2e09e8d9}{CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+\+Msk}}~(0x7\+UL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0b3ee2ab042802997e57d788c640647}{CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3eb9195dc02a8cfbeb1d7ea2e09e8d9}{CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386136633d2d7330e0ac5ca183c292de}{CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+0}}~(0x1\+UL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae595c852cabc78e8bc9055625d68ca54}{CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+1}}~(0x2\+UL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a4d4b65dbf3623f93cf14ed953fd42}{CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+2}}~(0x4\+UL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+\+Pos)
\item 
\#define {\bfseries CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3dabb857d6e68374c542d1d2abe7ba6}{CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga441881d5e657b04236e440918fe63d20}{CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3dabb857d6e68374c542d1d2abe7ba6}{CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85cd0182bf6bbb7088991ff04c612e20}{CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+0}}~(0x1\+UL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d2f4200ea8754386aab5947b40721d}{CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+1}}~(0x2\+UL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+SYNCSRC\+\_\+\+Pos)
\item 
\#define {\bfseries CRS\+\_\+\+CFGR\+\_\+\+SYNCPOL\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga669fff4b2146c481e612c641f9b7d157}{CRS\+\_\+\+CFGR\+\_\+\+SYNCPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+CFGR\+\_\+\+SYNCPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab28395cefb0927f2118a9a840a2e2d71}{CRS\+\_\+\+CFGR\+\_\+\+SYNCPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga669fff4b2146c481e612c641f9b7d157}{CRS\+\_\+\+CFGR\+\_\+\+SYNCPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+ISR\+\_\+\+SYNCOKF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1700d1d21e42d6e2c1ccebaaa532fd4}{CRS\+\_\+\+ISR\+\_\+\+SYNCOKF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+ISR\+\_\+\+SYNCOKF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a9b5f8992ead0ad76fbb08a5e32419}{CRS\+\_\+\+ISR\+\_\+\+SYNCOKF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1700d1d21e42d6e2c1ccebaaa532fd4}{CRS\+\_\+\+ISR\+\_\+\+SYNCOKF\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+ISR\+\_\+\+SYNCWARNF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5bab4a943dd56436fa284f16eae065}{CRS\+\_\+\+ISR\+\_\+\+SYNCWARNF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+ISR\+\_\+\+SYNCWARNF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f33a79fec47400ab363bbf5b4b9f2b5}{CRS\+\_\+\+ISR\+\_\+\+SYNCWARNF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5bab4a943dd56436fa284f16eae065}{CRS\+\_\+\+ISR\+\_\+\+SYNCWARNF\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+ISR\+\_\+\+ERRF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaa9ecbd7d32798d79ec221f7d434b2f}{CRS\+\_\+\+ISR\+\_\+\+ERRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+ISR\+\_\+\+ERRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga963b451a4ca8890ee3d323304f0b9298}{CRS\+\_\+\+ISR\+\_\+\+ERRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaa9ecbd7d32798d79ec221f7d434b2f}{CRS\+\_\+\+ISR\+\_\+\+ERRF\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+ISR\+\_\+\+ESYNCF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac003c4f10cbcb01a21b5b74d2a0a2747}{CRS\+\_\+\+ISR\+\_\+\+ESYNCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+ISR\+\_\+\+ESYNCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4d424be7915f9660ecb19c234a8f}{CRS\+\_\+\+ISR\+\_\+\+ESYNCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac003c4f10cbcb01a21b5b74d2a0a2747}{CRS\+\_\+\+ISR\+\_\+\+ESYNCF\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+ISR\+\_\+\+SYNCERR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc683b5b8bbad43929bea1de7cf5e2de}{CRS\+\_\+\+ISR\+\_\+\+SYNCERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+ISR\+\_\+\+SYNCERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80d05ae1142788a65444c0463a26bcfb}{CRS\+\_\+\+ISR\+\_\+\+SYNCERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc683b5b8bbad43929bea1de7cf5e2de}{CRS\+\_\+\+ISR\+\_\+\+SYNCERR\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+ISR\+\_\+\+SYNCMISS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab843d7aa1168df9df83d1c2ec43ada98}{CRS\+\_\+\+ISR\+\_\+\+SYNCMISS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+ISR\+\_\+\+SYNCMISS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f2241bd51b436f7b381ad410124aec5}{CRS\+\_\+\+ISR\+\_\+\+SYNCMISS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab843d7aa1168df9df83d1c2ec43ada98}{CRS\+\_\+\+ISR\+\_\+\+SYNCMISS\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+ISR\+\_\+\+TRIMOVF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3bf95f5466540ed9b60bb2673bbfd98}{CRS\+\_\+\+ISR\+\_\+\+TRIMOVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+ISR\+\_\+\+TRIMOVF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3852f10eb46159b7888c71e6d9cec3b}{CRS\+\_\+\+ISR\+\_\+\+TRIMOVF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3bf95f5466540ed9b60bb2673bbfd98}{CRS\+\_\+\+ISR\+\_\+\+TRIMOVF\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+ISR\+\_\+\+FEDIR\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98392380324f255298ef5a0a37ddde80}{CRS\+\_\+\+ISR\+\_\+\+FEDIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+ISR\+\_\+\+FEDIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91196b059d8ff52c4f28bc964c8a446a}{CRS\+\_\+\+ISR\+\_\+\+FEDIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98392380324f255298ef5a0a37ddde80}{CRS\+\_\+\+ISR\+\_\+\+FEDIR\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+ISR\+\_\+\+FECAP\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dbafe96eb97cd10ee5df017a3958b73}{CRS\+\_\+\+ISR\+\_\+\+FECAP\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ CRS\+\_\+\+ISR\+\_\+\+FECAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b8a9757678f28814b1a0c1baca63e2}{CRS\+\_\+\+ISR\+\_\+\+FECAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dbafe96eb97cd10ee5df017a3958b73}{CRS\+\_\+\+ISR\+\_\+\+FECAP\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+ICR\+\_\+\+SYNCOKC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53745cc683c8b0e1e296e0eb5629a0ff}{CRS\+\_\+\+ICR\+\_\+\+SYNCOKC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+ICR\+\_\+\+SYNCOKC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa42110e626aeef3ca9d76c8bda1f08d6}{CRS\+\_\+\+ICR\+\_\+\+SYNCOKC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53745cc683c8b0e1e296e0eb5629a0ff}{CRS\+\_\+\+ICR\+\_\+\+SYNCOKC\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+ICR\+\_\+\+SYNCWARNC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb26aae877992c6c09ead21145fd08d5}{CRS\+\_\+\+ICR\+\_\+\+SYNCWARNC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+ICR\+\_\+\+SYNCWARNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab772d21f8bc42ad5761a270d663be1ce}{CRS\+\_\+\+ICR\+\_\+\+SYNCWARNC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb26aae877992c6c09ead21145fd08d5}{CRS\+\_\+\+ICR\+\_\+\+SYNCWARNC\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+ICR\+\_\+\+ERRC\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4def6621c455b0a5b3353cd4e3af021}{CRS\+\_\+\+ICR\+\_\+\+ERRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+ICR\+\_\+\+ERRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67dc4a9e576468b0c322902c7c47793}{CRS\+\_\+\+ICR\+\_\+\+ERRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4def6621c455b0a5b3353cd4e3af021}{CRS\+\_\+\+ICR\+\_\+\+ERRC\+\_\+\+Msk}}
\item 
\#define {\bfseries CRS\+\_\+\+ICR\+\_\+\+ESYNCC\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddcb111c81613365f15ba3fb1974d2c5}{CRS\+\_\+\+ICR\+\_\+\+ESYNCC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRS\+\_\+\+ICR\+\_\+\+ESYNCC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfaa0b3004143ca5b1a7fe5ed23daccf}{CRS\+\_\+\+ICR\+\_\+\+ESYNCC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddcb111c81613365f15ba3fb1974d2c5}{CRS\+\_\+\+ICR\+\_\+\+ESYNCC\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4462abe77801be4a752c73aa2ff9a70}{DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd8cedbb3dda03d56ac0ba92d2d9cefd}{DAC\+\_\+\+CR\+\_\+\+EN1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4462abe77801be4a752c73aa2ff9a70}{DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be7eb4a830047b463d611c2c813f437}{DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998aa4fd791ea2f4626df6ddc8fc7109}{DAC\+\_\+\+CR\+\_\+\+TEN1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be7eb4a830047b463d611c2c813f437}{DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca56925c2b1f9c7662c850146bec7bd}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf951c1a57a1a19e356df57d908f09c6c}{DAC\+\_\+\+CR\+\_\+\+TSEL1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca56925c2b1f9c7662c850146bec7bd}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dfa13ec123c583136e24b7890add45b}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265e32c4fc43310acdf3ebea01376766}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa625d7638422e90a616ac93edd4bf408}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2b3dabd915eca885a86edf41c2c8f89}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+3}}~(0x8\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d85e9d75f265088a37b911f573e7dd3}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90491f31219d07175629eecdcdc9271e}{DAC\+\_\+\+CR\+\_\+\+WAVE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d85e9d75f265088a37b911f573e7dd3}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0871e6466e3a7378103c431832ae525a}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e167ae02d2ad5bc9fd30c2f8ea5b37}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4fc31ff760aaa38ad85da8c4f1918a}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bcf611b2f0b975513325895bf16e085}{DAC\+\_\+\+CR\+\_\+\+MAMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4fc31ff760aaa38ad85da8c4f1918a}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4225dcce22b440fcd3a8ad96c5f2baec}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc15817842cb7992d449c448684f68d}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fefef1d798a2685b03e44bd9fdac06b}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc83b4feb742c632ba66f55d102432b}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+3}}~(0x8\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6509ff097fb987e9f1c592d6d5869356}{DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995c19d8c8de9ee09057ec6151154e17}{DAC\+\_\+\+CR\+\_\+\+DMAEN1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6509ff097fb987e9f1c592d6d5869356}{DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad8aa68545055eac63ab43cc5d3da91}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbb0585e1053abf18cd129ad76a66bea}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad8aa68545055eac63ab43cc5d3da91}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+CEN1\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d4e84b0b68c51df7a31150f62c73406}{DAC\+\_\+\+CR\+\_\+\+CEN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+CEN1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a32a17d51b856044c8e085f8ed0c940}{DAC\+\_\+\+CR\+\_\+\+CEN1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d4e84b0b68c51df7a31150f62c73406}{DAC\+\_\+\+CR\+\_\+\+CEN1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+EN2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b276403310ffa2407b8c57996456e7}{DAC\+\_\+\+CR\+\_\+\+EN2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+EN2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa65db2420e02fc6813842f57134d898f}{DAC\+\_\+\+CR\+\_\+\+EN2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b276403310ffa2407b8c57996456e7}{DAC\+\_\+\+CR\+\_\+\+EN2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+TEN2\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16d129b7793ddcfef47bd642478d1df}{DAC\+\_\+\+CR\+\_\+\+TEN2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TEN2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8fc527f6ddb787123da09d2085b772f}{DAC\+\_\+\+CR\+\_\+\+TEN2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16d129b7793ddcfef47bd642478d1df}{DAC\+\_\+\+CR\+\_\+\+TEN2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c9339a1dc175b09378d1168ab514333}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73b4d0ccff78f7c3862903e7b0e66302}{DAC\+\_\+\+CR\+\_\+\+TSEL2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c9339a1dc175b09378d1168ab514333}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9753b87f31e7106ecf77b2f01a99b237}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac79323a6c81bfa5c8239b23cd3db737a}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ad3da8a9c5fe9566d8ffe38916caaff}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e0d879b871c582706e0d7f859c37a4}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+3}}~(0x8\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0420dd10713d50b05ab6c477ab502893}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf24e48cf288db4a4643057dd09e3a7b}{DAC\+\_\+\+CR\+\_\+\+WAVE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0420dd10713d50b05ab6c477ab502893}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d97d8bcbfdd72d5aeb9e9fbc0d592d}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4798bf254010b442b4ac4288c2f1b65f}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1bce6cad4004ab884396a1d73a1725}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf03fe2359cb0f11c33f793c2e92bdd}{DAC\+\_\+\+CR\+\_\+\+MAMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1bce6cad4004ab884396a1d73a1725}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8d952192721dbdcea8d707d43096454}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga860032e8196838cd36a655c1749139d6}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2147ffa3282e9ff22475e5d6040f269e}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fe77a2029873111cbe723a5cba9c57}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+3}}~(0x8\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+DMAEN2\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85027944d9eddc64c42ee2ed98611f4}{DAC\+\_\+\+CR\+\_\+\+DMAEN2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+DMAEN2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f905c2ac89f976df6c4beffdde58b53}{DAC\+\_\+\+CR\+\_\+\+DMAEN2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85027944d9eddc64c42ee2ed98611f4}{DAC\+\_\+\+CR\+\_\+\+DMAEN2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239ab4f68c1a74d0e9423bbf6c98c5da}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803e3bae78ced744b93aa76615303e15}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239ab4f68c1a74d0e9423bbf6c98c5da}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+CEN2\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22af867ef3f1cad485aee0da8c74b7ba}{DAC\+\_\+\+CR\+\_\+\+CEN2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+CEN2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ccfa330c76c4dd4129e385b895552e}{DAC\+\_\+\+CR\+\_\+\+CEN2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22af867ef3f1cad485aee0da8c74b7ba}{DAC\+\_\+\+CR\+\_\+\+CEN2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819696c72cca7dd861aa7a3d9081e425}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970ef02dffaceb35ff1dd7aceb67acdd}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819696c72cca7dd861aa7a3d9081e425}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107859f1c6bd2dc30bf632941121bb05}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0e53585b505d21f5c457476bd5a18f8}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107859f1c6bd2dc30bf632941121bb05}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203fee3fe672b7468231c91ce8a55e4b}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5295b5cb7f5d71ed2e8a310deb00013d}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203fee3fe672b7468231c91ce8a55e4b}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga065dab2c8181ab7e3ff6cb43a86400c4}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d34667f8f4b753689c8c936c28471c5}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga065dab2c8181ab7e3ff6cb43a86400c4}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde0062be02bb512e2bdc5ee84b4f17f}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1fc9f022fe4a08f67c51646177b26cb}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde0062be02bb512e2bdc5ee84b4f17f}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf4f31c9248dc74d00b813c1f2b2e0}{DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7506e369b37d55826042b540b10e44c7}{DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf4f31c9248dc74d00b813c1f2b2e0}{DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a67db51971c777b7ee75c4da5bc8e8}{DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f66bd794202221e1a55547673b7abab}{DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a67db51971c777b7ee75c4da5bc8e8}{DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3e9e86edc54f83e02d2a0d3f486658}{DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7da94dc053e6637efb9ccb57b7ae481c}{DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3e9e86edc54f83e02d2a0d3f486658}{DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf050c1d3f7c651b461b463c8ae659e}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca45719f3d365c9495bdcf6364ae59f8}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf050c1d3f7c651b461b463c8ae659e}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ae28d5d855fd8fe53de3d5fc2ee437}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3edd68db1697af93027e05f6b764c540}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ae28d5d855fd8fe53de3d5fc2ee437}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf9e7bb591e9c954f648ce36f5f9f90}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203db656bfef6fedee17b99fb77b1bdd}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf9e7bb591e9c954f648ce36f5f9f90}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c6a0375af61a42378851c55436f0e23}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8421d613b182aab8d6c58592bcda6c17}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c6a0375af61a42378851c55436f0e23}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b85c14a79ef230c7771336ab683678}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aee01ad181fa5b541864ed62907d70d}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b85c14a79ef230c7771336ab683678}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3520456f0013e51d3d2c3694d86488b6}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31631eaac76ebecb059918c351ef3c9}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3520456f0013e51d3d2c3694d86488b6}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae11b4b811ab6ba4e981ee60318f7d1a4}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b4192938e039dc25a7df8fcc5f3932a}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae11b4b811ab6ba4e981ee60318f7d1a4}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a6d4d4b3b48221d195a3acb51ad6fbe}{DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaaa39c1e82279918918b072fd56db04}{DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a6d4d4b3b48221d195a3acb51ad6fbe}{DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SR\+\_\+\+DMAUDR1\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ded00bd7866ed6e38c52beb4854d64}{DAC\+\_\+\+SR\+\_\+\+DMAUDR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+DMAUDR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d2048d6b521fb0946dc8c4e577a49c0}{DAC\+\_\+\+SR\+\_\+\+DMAUDR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ded00bd7866ed6e38c52beb4854d64}{DAC\+\_\+\+SR\+\_\+\+DMAUDR1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG1\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11f12c0c3ad12a1df216b909e183a5e}{DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a28933728ad7218c1a35a28f369f237}{DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11f12c0c3ad12a1df216b909e183a5e}{DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SR\+\_\+\+BWST1\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6f1dcf843c40e189f723b6cf0ccd1f}{DAC\+\_\+\+SR\+\_\+\+BWST1\+\_\+\+Msk}}~(0x4001\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+BWST1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4bb7ec09f274673a0bc638e628a48eb}{DAC\+\_\+\+SR\+\_\+\+BWST1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6f1dcf843c40e189f723b6cf0ccd1f}{DAC\+\_\+\+SR\+\_\+\+BWST1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SR\+\_\+\+DMAUDR2\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccadc59668f44b530b866ebcce6f0c74}{DAC\+\_\+\+SR\+\_\+\+DMAUDR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+DMAUDR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16e48ab85d9261c5b599c56b14aea5d}{DAC\+\_\+\+SR\+\_\+\+DMAUDR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccadc59668f44b530b866ebcce6f0c74}{DAC\+\_\+\+SR\+\_\+\+DMAUDR2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG2\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98e69300cee9ea99e6a4efbe90ad8650}{DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8625d64b52916aecec4ad1af2151611}{DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98e69300cee9ea99e6a4efbe90ad8650}{DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SR\+\_\+\+BWST2\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e5d6c95247cc576dc6079a1fee4921b}{DAC\+\_\+\+SR\+\_\+\+BWST2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+BWST2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e3b39075eab930b643022442c28cc4}{DAC\+\_\+\+SR\+\_\+\+BWST2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e5d6c95247cc576dc6079a1fee4921b}{DAC\+\_\+\+SR\+\_\+\+BWST2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CCR\+\_\+\+OTRIM1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68d2bd7ed83bfa562b100be5125c1ac}{DAC\+\_\+\+CCR\+\_\+\+OTRIM1\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ DAC\+\_\+\+CCR\+\_\+\+OTRIM1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b249a9e80c32dfe3cdcf6965a8ab5e5}{DAC\+\_\+\+CCR\+\_\+\+OTRIM1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68d2bd7ed83bfa562b100be5125c1ac}{DAC\+\_\+\+CCR\+\_\+\+OTRIM1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CCR\+\_\+\+OTRIM2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57760c458a22d9a8aaa3acca319d6023}{DAC\+\_\+\+CCR\+\_\+\+OTRIM2\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ DAC\+\_\+\+CCR\+\_\+\+OTRIM2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf8fbda0c44d5861b07aa5c41ca8951c}{DAC\+\_\+\+CCR\+\_\+\+OTRIM2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57760c458a22d9a8aaa3acca319d6023}{DAC\+\_\+\+CCR\+\_\+\+OTRIM2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01bf0067ef0566b80d64f72bc4049a0a}{DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e19ac9791c5f2d43bfa773d73e7cce9}{DAC\+\_\+\+MCR\+\_\+\+MODE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01bf0067ef0566b80d64f72bc4049a0a}{DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea553823e38bb50c5ff2e39e147b3f25}{DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0521d00c2a858985fae3690b53c90d78}{DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0900c5706930ec452f3b53507755b9e}{DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a70ff5f0e0024c1cc8f021f6cac404}{DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga838e39ec4ee55b31228f2e9bba8ef16a}{DAC\+\_\+\+MCR\+\_\+\+MODE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a70ff5f0e0024c1cc8f021f6cac404}{DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dfc664918a2b4807e06ca22cb7aa3cf}{DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b2d83718521b0a334ecdcc2995d30d1}{DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f2a5c85e16c4bc3bf18973851af6fbe}{DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+SHSR1\+\_\+\+TSAMPLE1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7de216bb4a7ca4a346e906f7fbe0efd1}{DAC\+\_\+\+SHSR1\+\_\+\+TSAMPLE1\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ DAC\+\_\+\+SHSR1\+\_\+\+TSAMPLE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa92ad9b7f256f60de753a805d0406b66}{DAC\+\_\+\+SHSR1\+\_\+\+TSAMPLE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7de216bb4a7ca4a346e906f7fbe0efd1}{DAC\+\_\+\+SHSR1\+\_\+\+TSAMPLE1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SHSR2\+\_\+\+TSAMPLE2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117e1085c39769e751a8a487fe667c0d}{DAC\+\_\+\+SHSR2\+\_\+\+TSAMPLE2\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ DAC\+\_\+\+SHSR2\+\_\+\+TSAMPLE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1789069a20befec8ba351561c675a88}{DAC\+\_\+\+SHSR2\+\_\+\+TSAMPLE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117e1085c39769e751a8a487fe667c0d}{DAC\+\_\+\+SHSR2\+\_\+\+TSAMPLE2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SHHR\+\_\+\+THOLD1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee0bdb9d126ca8efe3e79e7df8a8175}{DAC\+\_\+\+SHHR\+\_\+\+THOLD1\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ DAC\+\_\+\+SHHR\+\_\+\+THOLD1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d74eeffe6401b619b9a98a4c1ea39c1}{DAC\+\_\+\+SHHR\+\_\+\+THOLD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee0bdb9d126ca8efe3e79e7df8a8175}{DAC\+\_\+\+SHHR\+\_\+\+THOLD1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SHHR\+\_\+\+THOLD2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab848ec898eaad60b545dea7fda7c8f08}{DAC\+\_\+\+SHHR\+\_\+\+THOLD2\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ DAC\+\_\+\+SHHR\+\_\+\+THOLD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab068ca42052be65caf0fd598e7b29287}{DAC\+\_\+\+SHHR\+\_\+\+THOLD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab848ec898eaad60b545dea7fda7c8f08}{DAC\+\_\+\+SHHR\+\_\+\+THOLD2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SHRR\+\_\+\+TREFRESH1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc55aac5a00d288a3b850bb3524abd61}{DAC\+\_\+\+SHRR\+\_\+\+TREFRESH1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DAC\+\_\+\+SHRR\+\_\+\+TREFRESH1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0109eb0ed545d5cd473389a8af1f618e}{DAC\+\_\+\+SHRR\+\_\+\+TREFRESH1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc55aac5a00d288a3b850bb3524abd61}{DAC\+\_\+\+SHRR\+\_\+\+TREFRESH1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SHRR\+\_\+\+TREFRESH2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8b52d49b6a1389f7c9e46ce0e0fee2f}{DAC\+\_\+\+SHRR\+\_\+\+TREFRESH2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DAC\+\_\+\+SHRR\+\_\+\+TREFRESH2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fea504a1cb1688942e4b121eb2173d3}{DAC\+\_\+\+SHRR\+\_\+\+TREFRESH2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8b52d49b6a1389f7c9e46ce0e0fee2f}{DAC\+\_\+\+SHRR\+\_\+\+TREFRESH2\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+CAPTURE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15f2c325d001c3d3d5a1939106584fb3}{DCMI\+\_\+\+CR\+\_\+\+CAPTURE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+CR\+\_\+\+CAPTURE\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+CAPTURE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15f2c325d001c3d3d5a1939106584fb3}{DCMI\+\_\+\+CR\+\_\+\+CAPTURE\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+CM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9213d50a3270e1e2df73b73a97300b0}{DCMI\+\_\+\+CR\+\_\+\+CM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+CR\+\_\+\+CM\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+CM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9213d50a3270e1e2df73b73a97300b0}{DCMI\+\_\+\+CR\+\_\+\+CM\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+CROP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45cccbefdbcefa8f1b4effbd30e4fd57}{DCMI\+\_\+\+CR\+\_\+\+CROP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+CR\+\_\+\+CROP\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+CROP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45cccbefdbcefa8f1b4effbd30e4fd57}{DCMI\+\_\+\+CR\+\_\+\+CROP\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+JPEG\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4bc80edc936ebf381a4c2149a9aa9c}{DCMI\+\_\+\+CR\+\_\+\+JPEG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+CR\+\_\+\+JPEG\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+JPEG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4bc80edc936ebf381a4c2149a9aa9c}{DCMI\+\_\+\+CR\+\_\+\+JPEG\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+ESS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd4f4d68488cc78decac4e7fe8838655}{DCMI\+\_\+\+CR\+\_\+\+ESS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+CR\+\_\+\+ESS\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+ESS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd4f4d68488cc78decac4e7fe8838655}{DCMI\+\_\+\+CR\+\_\+\+ESS\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+PCKPOL\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ec8d81a49c61ae9fd02cc5de658f8c}{DCMI\+\_\+\+CR\+\_\+\+PCKPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+CR\+\_\+\+PCKPOL\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+PCKPOL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ec8d81a49c61ae9fd02cc5de658f8c}{DCMI\+\_\+\+CR\+\_\+\+PCKPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+HSPOL\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c027a03833f80bfddbf2205d092769e}{DCMI\+\_\+\+CR\+\_\+\+HSPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+CR\+\_\+\+HSPOL\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+HSPOL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c027a03833f80bfddbf2205d092769e}{DCMI\+\_\+\+CR\+\_\+\+HSPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+VSPOL\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ac7d448956eaddaa8f416598662089}{DCMI\+\_\+\+CR\+\_\+\+VSPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+CR\+\_\+\+VSPOL\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+VSPOL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ac7d448956eaddaa8f416598662089}{DCMI\+\_\+\+CR\+\_\+\+VSPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+FCRC\+\_\+0}~((uint32\+\_\+t)0x00000100U)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+FCRC\+\_\+1}~((uint32\+\_\+t)0x00000200U)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+EDM\+\_\+0}~((uint32\+\_\+t)0x00000400U)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+EDM\+\_\+1}~((uint32\+\_\+t)0x00000800U)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+CRE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3810273d9f0eeae0f5b8e3d3b5a14b3a}{DCMI\+\_\+\+CR\+\_\+\+CRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+CR\+\_\+\+CRE\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+CRE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3810273d9f0eeae0f5b8e3d3b5a14b3a}{DCMI\+\_\+\+CR\+\_\+\+CRE\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38f1b2217a7ae182f5cb6739fd28c0cc}{DCMI\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+ENABLE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38f1b2217a7ae182f5cb6739fd28c0cc}{DCMI\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+BSM\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559363733adcd5a1a36b4f75735f2067}{DCMI\+\_\+\+CR\+\_\+\+BSM\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DCMI\+\_\+\+CR\+\_\+\+BSM\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+BSM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559363733adcd5a1a36b4f75735f2067}{DCMI\+\_\+\+CR\+\_\+\+BSM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d49328194824f8d002b790efce1cac7}{DCMI\+\_\+\+CR\+\_\+\+BSM\+\_\+0}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+CR\+\_\+\+BSM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2780ec4ddfd88aa2b40f28854191cb67}{DCMI\+\_\+\+CR\+\_\+\+BSM\+\_\+1}}~(0x2\+UL $<$$<$ DCMI\+\_\+\+CR\+\_\+\+BSM\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+OEBS\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dffdcf0055d8eeebdc200dabd401042}{DCMI\+\_\+\+CR\+\_\+\+OEBS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+CR\+\_\+\+OEBS\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+OEBS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dffdcf0055d8eeebdc200dabd401042}{DCMI\+\_\+\+CR\+\_\+\+OEBS\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+LSM\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eee9b9fbd700f7ab6988a764de7c474}{DCMI\+\_\+\+CR\+\_\+\+LSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+CR\+\_\+\+LSM\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+LSM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eee9b9fbd700f7ab6988a764de7c474}{DCMI\+\_\+\+CR\+\_\+\+LSM\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+OELS\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6cac11b09a259c69791677f4332afdc}{DCMI\+\_\+\+CR\+\_\+\+OELS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+CR\+\_\+\+OELS\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+OELS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6cac11b09a259c69791677f4332afdc}{DCMI\+\_\+\+CR\+\_\+\+OELS\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+SR\+\_\+\+HSYNC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a8a170e5bc418b043e712c65852121}{DCMI\+\_\+\+SR\+\_\+\+HSYNC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+SR\+\_\+\+HSYNC\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+SR\+\_\+\+HSYNC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a8a170e5bc418b043e712c65852121}{DCMI\+\_\+\+SR\+\_\+\+HSYNC\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+SR\+\_\+\+VSYNC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae563614237e37f375f3a0cea5d01d272}{DCMI\+\_\+\+SR\+\_\+\+VSYNC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+SR\+\_\+\+VSYNC\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+SR\+\_\+\+VSYNC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae563614237e37f375f3a0cea5d01d272}{DCMI\+\_\+\+SR\+\_\+\+VSYNC\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+SR\+\_\+\+FNE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad19357d2286c9647ce0fce32c8b0578c}{DCMI\+\_\+\+SR\+\_\+\+FNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+SR\+\_\+\+FNE\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+SR\+\_\+\+FNE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad19357d2286c9647ce0fce32c8b0578c}{DCMI\+\_\+\+SR\+\_\+\+FNE\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+RIS\+\_\+\+FRAME\+\_\+\+RIS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28f7059f0838e9089197abd09dbb1773}{DCMI\+\_\+\+RIS\+\_\+\+FRAME\+\_\+\+RIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+RIS\+\_\+\+FRAME\+\_\+\+RIS\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+RIS\+\_\+\+FRAME\+\_\+\+RIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28f7059f0838e9089197abd09dbb1773}{DCMI\+\_\+\+RIS\+\_\+\+FRAME\+\_\+\+RIS\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+RIS\+\_\+\+OVR\+\_\+\+RIS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bf3ee23039b601106d1d91e9acced53}{DCMI\+\_\+\+RIS\+\_\+\+OVR\+\_\+\+RIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+RIS\+\_\+\+OVR\+\_\+\+RIS\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+RIS\+\_\+\+OVR\+\_\+\+RIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bf3ee23039b601106d1d91e9acced53}{DCMI\+\_\+\+RIS\+\_\+\+OVR\+\_\+\+RIS\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+RIS\+\_\+\+ERR\+\_\+\+RIS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92f212d4ebfc932e28a9a190f96e1861}{DCMI\+\_\+\+RIS\+\_\+\+ERR\+\_\+\+RIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+RIS\+\_\+\+ERR\+\_\+\+RIS\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+RIS\+\_\+\+ERR\+\_\+\+RIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92f212d4ebfc932e28a9a190f96e1861}{DCMI\+\_\+\+RIS\+\_\+\+ERR\+\_\+\+RIS\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+RIS\+\_\+\+VSYNC\+\_\+\+RIS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf2902c19b9063c83d8e269f83428a6d}{DCMI\+\_\+\+RIS\+\_\+\+VSYNC\+\_\+\+RIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+RIS\+\_\+\+VSYNC\+\_\+\+RIS\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+RIS\+\_\+\+VSYNC\+\_\+\+RIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf2902c19b9063c83d8e269f83428a6d}{DCMI\+\_\+\+RIS\+\_\+\+VSYNC\+\_\+\+RIS\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+RIS\+\_\+\+LINE\+\_\+\+RIS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga143c2c95deb861fb392953a15b99c174}{DCMI\+\_\+\+RIS\+\_\+\+LINE\+\_\+\+RIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+RIS\+\_\+\+LINE\+\_\+\+RIS\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+RIS\+\_\+\+LINE\+\_\+\+RIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga143c2c95deb861fb392953a15b99c174}{DCMI\+\_\+\+RIS\+\_\+\+LINE\+\_\+\+RIS\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+IER\+\_\+\+FRAME\+\_\+\+IE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f620e3f5ac8a334cda95e761e7e410b}{DCMI\+\_\+\+IER\+\_\+\+FRAME\+\_\+\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+IER\+\_\+\+FRAME\+\_\+\+IE\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+IER\+\_\+\+FRAME\+\_\+\+IE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f620e3f5ac8a334cda95e761e7e410b}{DCMI\+\_\+\+IER\+\_\+\+FRAME\+\_\+\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+IER\+\_\+\+OVR\+\_\+\+IE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b10a920924f2a6b2fbc3a29e1dfab62}{DCMI\+\_\+\+IER\+\_\+\+OVR\+\_\+\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+IER\+\_\+\+OVR\+\_\+\+IE\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+IER\+\_\+\+OVR\+\_\+\+IE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b10a920924f2a6b2fbc3a29e1dfab62}{DCMI\+\_\+\+IER\+\_\+\+OVR\+\_\+\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+IER\+\_\+\+ERR\+\_\+\+IE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fdbc46256c696cc52602dbb3c275090}{DCMI\+\_\+\+IER\+\_\+\+ERR\+\_\+\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+IER\+\_\+\+ERR\+\_\+\+IE\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+IER\+\_\+\+ERR\+\_\+\+IE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fdbc46256c696cc52602dbb3c275090}{DCMI\+\_\+\+IER\+\_\+\+ERR\+\_\+\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+IER\+\_\+\+VSYNC\+\_\+\+IE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8df43e41d5ffd5f74e8ab0e892a5eb9}{DCMI\+\_\+\+IER\+\_\+\+VSYNC\+\_\+\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+IER\+\_\+\+VSYNC\+\_\+\+IE\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+IER\+\_\+\+VSYNC\+\_\+\+IE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8df43e41d5ffd5f74e8ab0e892a5eb9}{DCMI\+\_\+\+IER\+\_\+\+VSYNC\+\_\+\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+IER\+\_\+\+LINE\+\_\+\+IE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b024ef7c45524af9a733769c453ee4}{DCMI\+\_\+\+IER\+\_\+\+LINE\+\_\+\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+IER\+\_\+\+LINE\+\_\+\+IE\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+IER\+\_\+\+LINE\+\_\+\+IE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b024ef7c45524af9a733769c453ee4}{DCMI\+\_\+\+IER\+\_\+\+LINE\+\_\+\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+MIS\+\_\+\+FRAME\+\_\+\+MIS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bccb72ae32d9e1af338767329728ecf}{DCMI\+\_\+\+MIS\+\_\+\+FRAME\+\_\+\+MIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+MIS\+\_\+\+FRAME\+\_\+\+MIS\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+MIS\+\_\+\+FRAME\+\_\+\+MIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bccb72ae32d9e1af338767329728ecf}{DCMI\+\_\+\+MIS\+\_\+\+FRAME\+\_\+\+MIS\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+MIS\+\_\+\+OVR\+\_\+\+MIS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56960bc01ad1ed046aab7db0fc2d0a5e}{DCMI\+\_\+\+MIS\+\_\+\+OVR\+\_\+\+MIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+MIS\+\_\+\+OVR\+\_\+\+MIS\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+MIS\+\_\+\+OVR\+\_\+\+MIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56960bc01ad1ed046aab7db0fc2d0a5e}{DCMI\+\_\+\+MIS\+\_\+\+OVR\+\_\+\+MIS\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+MIS\+\_\+\+ERR\+\_\+\+MIS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae49e11fcd9d6e779c0f03fb206ba50dd}{DCMI\+\_\+\+MIS\+\_\+\+ERR\+\_\+\+MIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+MIS\+\_\+\+ERR\+\_\+\+MIS\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+MIS\+\_\+\+ERR\+\_\+\+MIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae49e11fcd9d6e779c0f03fb206ba50dd}{DCMI\+\_\+\+MIS\+\_\+\+ERR\+\_\+\+MIS\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+MIS\+\_\+\+VSYNC\+\_\+\+MIS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4ff5663b22aac5464b75cb3514f262e}{DCMI\+\_\+\+MIS\+\_\+\+VSYNC\+\_\+\+MIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+MIS\+\_\+\+VSYNC\+\_\+\+MIS\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+MIS\+\_\+\+VSYNC\+\_\+\+MIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4ff5663b22aac5464b75cb3514f262e}{DCMI\+\_\+\+MIS\+\_\+\+VSYNC\+\_\+\+MIS\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+MIS\+\_\+\+LINE\+\_\+\+MIS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06dbeaf099a326aa55f1ea65dd821af4}{DCMI\+\_\+\+MIS\+\_\+\+LINE\+\_\+\+MIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+MIS\+\_\+\+LINE\+\_\+\+MIS\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+MIS\+\_\+\+LINE\+\_\+\+MIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06dbeaf099a326aa55f1ea65dd821af4}{DCMI\+\_\+\+MIS\+\_\+\+LINE\+\_\+\+MIS\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+ICR\+\_\+\+FRAME\+\_\+\+ISC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc8bd2a6b5de3b723915ab6fbfc9603}{DCMI\+\_\+\+ICR\+\_\+\+FRAME\+\_\+\+ISC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+ICR\+\_\+\+FRAME\+\_\+\+ISC\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+ICR\+\_\+\+FRAME\+\_\+\+ISC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc8bd2a6b5de3b723915ab6fbfc9603}{DCMI\+\_\+\+ICR\+\_\+\+FRAME\+\_\+\+ISC\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+ICR\+\_\+\+OVR\+\_\+\+ISC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63ef3349d85e073e5a212e523ad1ac50}{DCMI\+\_\+\+ICR\+\_\+\+OVR\+\_\+\+ISC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+ICR\+\_\+\+OVR\+\_\+\+ISC\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+ICR\+\_\+\+OVR\+\_\+\+ISC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63ef3349d85e073e5a212e523ad1ac50}{DCMI\+\_\+\+ICR\+\_\+\+OVR\+\_\+\+ISC\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+ICR\+\_\+\+ERR\+\_\+\+ISC\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab819f4eb028d0bce638a7fc5aac68e1e}{DCMI\+\_\+\+ICR\+\_\+\+ERR\+\_\+\+ISC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+ICR\+\_\+\+ERR\+\_\+\+ISC\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+ICR\+\_\+\+ERR\+\_\+\+ISC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab819f4eb028d0bce638a7fc5aac68e1e}{DCMI\+\_\+\+ICR\+\_\+\+ERR\+\_\+\+ISC\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+ICR\+\_\+\+VSYNC\+\_\+\+ISC\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f7f889d6c3a2e1f6300618333b54b78}{DCMI\+\_\+\+ICR\+\_\+\+VSYNC\+\_\+\+ISC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+ICR\+\_\+\+VSYNC\+\_\+\+ISC\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+ICR\+\_\+\+VSYNC\+\_\+\+ISC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f7f889d6c3a2e1f6300618333b54b78}{DCMI\+\_\+\+ICR\+\_\+\+VSYNC\+\_\+\+ISC\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+ICR\+\_\+\+LINE\+\_\+\+ISC\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdca5913b4eae2aeb02469e77434d557}{DCMI\+\_\+\+ICR\+\_\+\+LINE\+\_\+\+ISC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+ICR\+\_\+\+LINE\+\_\+\+ISC\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+ICR\+\_\+\+LINE\+\_\+\+ISC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdca5913b4eae2aeb02469e77434d557}{DCMI\+\_\+\+ICR\+\_\+\+LINE\+\_\+\+ISC\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+ESCR\+\_\+\+FSC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ce58bb8ea8ca57dc51016be5eadb2d6}{DCMI\+\_\+\+ESCR\+\_\+\+FSC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DCMI\+\_\+\+ESCR\+\_\+\+FSC\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+ESCR\+\_\+\+FSC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ce58bb8ea8ca57dc51016be5eadb2d6}{DCMI\+\_\+\+ESCR\+\_\+\+FSC\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+ESCR\+\_\+\+LSC\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70700ed96c539f193ff3dde57c41e414}{DCMI\+\_\+\+ESCR\+\_\+\+LSC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DCMI\+\_\+\+ESCR\+\_\+\+LSC\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+ESCR\+\_\+\+LSC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70700ed96c539f193ff3dde57c41e414}{DCMI\+\_\+\+ESCR\+\_\+\+LSC\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+ESCR\+\_\+\+LEC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab48737db683e9eb6c654fb009eccd7be}{DCMI\+\_\+\+ESCR\+\_\+\+LEC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DCMI\+\_\+\+ESCR\+\_\+\+LEC\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+ESCR\+\_\+\+LEC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab48737db683e9eb6c654fb009eccd7be}{DCMI\+\_\+\+ESCR\+\_\+\+LEC\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+ESCR\+\_\+\+FEC\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ae393fc1fb2182bdf482cc4a1f5ff3}{DCMI\+\_\+\+ESCR\+\_\+\+FEC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DCMI\+\_\+\+ESCR\+\_\+\+FEC\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+ESCR\+\_\+\+FEC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ae393fc1fb2182bdf482cc4a1f5ff3}{DCMI\+\_\+\+ESCR\+\_\+\+FEC\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+ESUR\+\_\+\+FSU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga036205fd064f7ac796af221a5c01d719}{DCMI\+\_\+\+ESUR\+\_\+\+FSU\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DCMI\+\_\+\+ESUR\+\_\+\+FSU\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+ESUR\+\_\+\+FSU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga036205fd064f7ac796af221a5c01d719}{DCMI\+\_\+\+ESUR\+\_\+\+FSU\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+ESUR\+\_\+\+LSU\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28f623ee4d63d33aa7ffba98e4eb56d2}{DCMI\+\_\+\+ESUR\+\_\+\+LSU\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DCMI\+\_\+\+ESUR\+\_\+\+LSU\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+ESUR\+\_\+\+LSU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28f623ee4d63d33aa7ffba98e4eb56d2}{DCMI\+\_\+\+ESUR\+\_\+\+LSU\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+ESUR\+\_\+\+LEU\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa57fa1027141af3c9cbca28d364bfff6}{DCMI\+\_\+\+ESUR\+\_\+\+LEU\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DCMI\+\_\+\+ESUR\+\_\+\+LEU\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+ESUR\+\_\+\+LEU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa57fa1027141af3c9cbca28d364bfff6}{DCMI\+\_\+\+ESUR\+\_\+\+LEU\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+ESUR\+\_\+\+FEU\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9324fdd6bc3877df9bc3bdc2adecb6c}{DCMI\+\_\+\+ESUR\+\_\+\+FEU\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DCMI\+\_\+\+ESUR\+\_\+\+FEU\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+ESUR\+\_\+\+FEU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9324fdd6bc3877df9bc3bdc2adecb6c}{DCMI\+\_\+\+ESUR\+\_\+\+FEU\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CWSTRT\+\_\+\+HOFFCNT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0fae460ad5a360aada91b734fa3ba57}{DCMI\+\_\+\+CWSTRT\+\_\+\+HOFFCNT\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ DCMI\+\_\+\+CWSTRT\+\_\+\+HOFFCNT\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CWSTRT\+\_\+\+HOFFCNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0fae460ad5a360aada91b734fa3ba57}{DCMI\+\_\+\+CWSTRT\+\_\+\+HOFFCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CWSTRT\+\_\+\+VST\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1652ad176cc9fbdcec26e5ee24e1f90}{DCMI\+\_\+\+CWSTRT\+\_\+\+VST\+\_\+\+Msk}}~(0x1\+FFFUL $<$$<$ DCMI\+\_\+\+CWSTRT\+\_\+\+VST\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CWSTRT\+\_\+\+VST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1652ad176cc9fbdcec26e5ee24e1f90}{DCMI\+\_\+\+CWSTRT\+\_\+\+VST\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CWSIZE\+\_\+\+CAPCNT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad530930a69892f9cd7ad4ff52a92b133}{DCMI\+\_\+\+CWSIZE\+\_\+\+CAPCNT\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ DCMI\+\_\+\+CWSIZE\+\_\+\+CAPCNT\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CWSIZE\+\_\+\+CAPCNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad530930a69892f9cd7ad4ff52a92b133}{DCMI\+\_\+\+CWSIZE\+\_\+\+CAPCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CWSIZE\+\_\+\+VLINE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga628637bf9713da908eca5a53e0f42d4b}{DCMI\+\_\+\+CWSIZE\+\_\+\+VLINE\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ DCMI\+\_\+\+CWSIZE\+\_\+\+VLINE\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CWSIZE\+\_\+\+VLINE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga628637bf9713da908eca5a53e0f42d4b}{DCMI\+\_\+\+CWSIZE\+\_\+\+VLINE\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+DR\+\_\+\+BYTE0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07c270f5e6d112768db06c11b2cc6e56}{DCMI\+\_\+\+DR\+\_\+\+BYTE0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DCMI\+\_\+\+DR\+\_\+\+BYTE0\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+DR\+\_\+\+BYTE0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07c270f5e6d112768db06c11b2cc6e56}{DCMI\+\_\+\+DR\+\_\+\+BYTE0\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+DR\+\_\+\+BYTE1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab17364d3900caed76aecc643774c54bc}{DCMI\+\_\+\+DR\+\_\+\+BYTE1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DCMI\+\_\+\+DR\+\_\+\+BYTE1\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+DR\+\_\+\+BYTE1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab17364d3900caed76aecc643774c54bc}{DCMI\+\_\+\+DR\+\_\+\+BYTE1\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+DR\+\_\+\+BYTE2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee34bf9dabcdca52c0cbf44f25d9c5a}{DCMI\+\_\+\+DR\+\_\+\+BYTE2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DCMI\+\_\+\+DR\+\_\+\+BYTE2\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+DR\+\_\+\+BYTE2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee34bf9dabcdca52c0cbf44f25d9c5a}{DCMI\+\_\+\+DR\+\_\+\+BYTE2\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+DR\+\_\+\+BYTE3\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa294b6ac2643ebf5c1492257ad79f45d}{DCMI\+\_\+\+DR\+\_\+\+BYTE3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DCMI\+\_\+\+DR\+\_\+\+BYTE3\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+DR\+\_\+\+BYTE3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa294b6ac2643ebf5c1492257ad79f45d}{DCMI\+\_\+\+DR\+\_\+\+BYTE3\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHCFGR1\+\_\+\+DFSDMEN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a4393cab2cd3af86cbb75ee16569db3}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+DFSDMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+DFSDMEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad01643e1b9fdae24a6e4a21200a123e6}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+DFSDMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a4393cab2cd3af86cbb75ee16569db3}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+DFSDMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKOUTSRC\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b96fa379b4037a2b656bba6784e9ca9}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKOUTSRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKOUTSRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d9ddb99bfc5103f56ebd76b7003c0b}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKOUTSRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b96fa379b4037a2b656bba6784e9ca9}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKOUTSRC\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKOUTDIV\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac49b1279f48d77d3693501de9f47a996}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKOUTDIV\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKOUTDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf06aaca33a4f9803b8f4a0715ad3a400}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKOUTDIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac49b1279f48d77d3693501de9f47a996}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKOUTDIV\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATPACK\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92b86e43c242a559555d2c919e0d0378}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATPACK\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATPACK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaceec63c5f0918035568b8382bbe3b69}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATPACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92b86e43c242a559555d2c919e0d0378}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATPACK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72594a0b7fa5bba4708544faab5d63aa}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATPACK\+\_\+1}}~(0x2\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATPACK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d437e63b9045a12c8d6cc4e7569a25d}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATPACK\+\_\+0}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATPACK\+\_\+\+Pos)
\item 
\#define {\bfseries DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATMPX\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c5fef176a6ac3e8bc6cd9bdad521f54}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATMPX\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATMPX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddaae3662409a67c8afed0579489c332}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATMPX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c5fef176a6ac3e8bc6cd9bdad521f54}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATMPX\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73beb77478ce011631a5c6a8e4aac694}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATMPX\+\_\+1}}~(0x2\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATMPX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ab9eaa035906ed0db6e805fd15cc82c}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATMPX\+\_\+0}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATMPX\+\_\+\+Pos)
\item 
\#define {\bfseries DFSDM\+\_\+\+CHCFGR1\+\_\+\+CHINSEL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45a6101222f605dedabd22cc6d0a0f6b}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CHINSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+CHINSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5f1e1631f818f4fc1bc9a8d46194e8}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CHINSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45a6101222f605dedabd22cc6d0a0f6b}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CHINSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHCFGR1\+\_\+\+CHEN\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29d969f6218af4751ecb3ccbb39001f9}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CHEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+CHEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaced1f34e12333509a41e0420e11f47c3}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CHEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29d969f6218af4751ecb3ccbb39001f9}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CHEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKABEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4468e80d9b6285457d0c5b8d68f6ed}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKABEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKABEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73dd15825afa4601a44a52a76db4b609}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKABEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4468e80d9b6285457d0c5b8d68f6ed}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKABEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHCFGR1\+\_\+\+SCDEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb307788aff36efdb0aab3df08fb2304}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+SCDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+SCDEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae1e26bd51dcf6a84368c2ab13ec146}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+SCDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb307788aff36efdb0aab3df08fb2304}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+SCDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHCFGR1\+\_\+\+SPICKSEL\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11667420c4a0426b902060a51bf934ce}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+SPICKSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+SPICKSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafda8d5f5f6edfb7b82bdc0f81ca4770}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+SPICKSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11667420c4a0426b902060a51bf934ce}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+SPICKSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7e3ef13cbb13f469828ca44fec4b0b2}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+SPICKSEL\+\_\+1}}~(0x2\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+SPICKSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3976592ef1c4da4d90f27909c739ea2}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+SPICKSEL\+\_\+0}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+SPICKSEL\+\_\+\+Pos)
\item 
\#define {\bfseries DFSDM\+\_\+\+CHCFGR1\+\_\+\+SITP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71dfb63f608b21a342b3023e208ac2f1}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+SITP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+SITP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd51ddd93fce6cd6882930ee01336a2d}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+SITP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71dfb63f608b21a342b3023e208ac2f1}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+SITP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f9f748cfec9d7387461e9a4f97b9b04}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+SITP\+\_\+1}}~(0x2\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+SITP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7933bb2955416be37aee87784d8654c}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+SITP\+\_\+0}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+SITP\+\_\+\+Pos)
\item 
\#define {\bfseries DFSDM\+\_\+\+CHCFGR2\+\_\+\+OFFSET\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1872cbd502b25e73ab6fa50769e83bb7}{DFSDM\+\_\+\+CHCFGR2\+\_\+\+OFFSET\+\_\+\+Msk}}~(0x\+FFFFFFUL $<$$<$ DFSDM\+\_\+\+CHCFGR2\+\_\+\+OFFSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5a863edf94aab965cadfb5efb41e83}{DFSDM\+\_\+\+CHCFGR2\+\_\+\+OFFSET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1872cbd502b25e73ab6fa50769e83bb7}{DFSDM\+\_\+\+CHCFGR2\+\_\+\+OFFSET\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHCFGR2\+\_\+\+DTRBS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb263be3ad36fd3613fa3ce7250c2e6}{DFSDM\+\_\+\+CHCFGR2\+\_\+\+DTRBS\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ DFSDM\+\_\+\+CHCFGR2\+\_\+\+DTRBS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63ce7c4229cb5c8593ecdb946e241960}{DFSDM\+\_\+\+CHCFGR2\+\_\+\+DTRBS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb263be3ad36fd3613fa3ce7250c2e6}{DFSDM\+\_\+\+CHCFGR2\+\_\+\+DTRBS\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHAWSCDR\+\_\+\+AWFORD\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab33d71735b6d52fa148e47ed479d4b05}{DFSDM\+\_\+\+CHAWSCDR\+\_\+\+AWFORD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DFSDM\+\_\+\+CHAWSCDR\+\_\+\+AWFORD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc422e62db991d6b8a9e85a60c13d869}{DFSDM\+\_\+\+CHAWSCDR\+\_\+\+AWFORD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab33d71735b6d52fa148e47ed479d4b05}{DFSDM\+\_\+\+CHAWSCDR\+\_\+\+AWFORD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3f65079f14f0285ce310d4f790af31}{DFSDM\+\_\+\+CHAWSCDR\+\_\+\+AWFORD\+\_\+1}}~(0x2\+UL $<$$<$ DFSDM\+\_\+\+CHAWSCDR\+\_\+\+AWFORD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada87005ab384a75acde342c8f36c4a64}{DFSDM\+\_\+\+CHAWSCDR\+\_\+\+AWFORD\+\_\+0}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+CHAWSCDR\+\_\+\+AWFORD\+\_\+\+Pos)
\item 
\#define {\bfseries DFSDM\+\_\+\+CHAWSCDR\+\_\+\+AWFOSR\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5d154fbf91f736fb978a9a96a1c8c8}{DFSDM\+\_\+\+CHAWSCDR\+\_\+\+AWFOSR\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ DFSDM\+\_\+\+CHAWSCDR\+\_\+\+AWFOSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4189ea28ed783a22d4479308380e3fa8}{DFSDM\+\_\+\+CHAWSCDR\+\_\+\+AWFOSR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5d154fbf91f736fb978a9a96a1c8c8}{DFSDM\+\_\+\+CHAWSCDR\+\_\+\+AWFOSR\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHAWSCDR\+\_\+\+BKSCD\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga079a368143564a17ed57bcb763bc77e6}{DFSDM\+\_\+\+CHAWSCDR\+\_\+\+BKSCD\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DFSDM\+\_\+\+CHAWSCDR\+\_\+\+BKSCD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df2260c99dfca1da5577fbc7deb45b8}{DFSDM\+\_\+\+CHAWSCDR\+\_\+\+BKSCD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga079a368143564a17ed57bcb763bc77e6}{DFSDM\+\_\+\+CHAWSCDR\+\_\+\+BKSCD\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHAWSCDR\+\_\+\+SCDT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabac41269108063d22b8f08d108a2e189}{DFSDM\+\_\+\+CHAWSCDR\+\_\+\+SCDT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DFSDM\+\_\+\+CHAWSCDR\+\_\+\+SCDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b5bd00a908d74debd89428f0959bd03}{DFSDM\+\_\+\+CHAWSCDR\+\_\+\+SCDT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabac41269108063d22b8f08d108a2e189}{DFSDM\+\_\+\+CHAWSCDR\+\_\+\+SCDT\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHWDATR\+\_\+\+WDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea9c44d7ad2e338b3ab4cd7f5fcf0c3b}{DFSDM\+\_\+\+CHWDATR\+\_\+\+WDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DFSDM\+\_\+\+CHWDATR\+\_\+\+WDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d4c3e69b19e7720e91296726126500d}{DFSDM\+\_\+\+CHWDATR\+\_\+\+WDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea9c44d7ad2e338b3ab4cd7f5fcf0c3b}{DFSDM\+\_\+\+CHWDATR\+\_\+\+WDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHDATINR\+\_\+\+INDAT0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5bac2dc1aaef77e074ebb6234a82672}{DFSDM\+\_\+\+CHDATINR\+\_\+\+INDAT0\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DFSDM\+\_\+\+CHDATINR\+\_\+\+INDAT0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab924bfb56de163df51c169055a1e697f}{DFSDM\+\_\+\+CHDATINR\+\_\+\+INDAT0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5bac2dc1aaef77e074ebb6234a82672}{DFSDM\+\_\+\+CHDATINR\+\_\+\+INDAT0\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHDATINR\+\_\+\+INDAT1\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga956b25a514f660c4400d4198990ad5d8}{DFSDM\+\_\+\+CHDATINR\+\_\+\+INDAT1\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DFSDM\+\_\+\+CHDATINR\+\_\+\+INDAT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b4f2a5fb81740ac4dcd996c1deb7b37}{DFSDM\+\_\+\+CHDATINR\+\_\+\+INDAT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga956b25a514f660c4400d4198990ad5d8}{DFSDM\+\_\+\+CHDATINR\+\_\+\+INDAT1\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR1\+\_\+\+AWFSEL\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed3428ba9375d7397f8755b3154706bc}{DFSDM\+\_\+\+FLTCR1\+\_\+\+AWFSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+AWFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafdd462a56f4759072952dcf6fdd0a0c}{DFSDM\+\_\+\+FLTCR1\+\_\+\+AWFSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed3428ba9375d7397f8755b3154706bc}{DFSDM\+\_\+\+FLTCR1\+\_\+\+AWFSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR1\+\_\+\+FAST\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf334d08f7d4c888aa5e6467d885ffb7}{DFSDM\+\_\+\+FLTCR1\+\_\+\+FAST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+FAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b26a11d686215c40b86124618c4e1d6}{DFSDM\+\_\+\+FLTCR1\+\_\+\+FAST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf334d08f7d4c888aa5e6467d885ffb7}{DFSDM\+\_\+\+FLTCR1\+\_\+\+FAST\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR1\+\_\+\+RCH\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb0c493d5a18e07e3054b77d678d62ed}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RCH\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+RCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a337800ee02a94301bff8989f867c9b}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb0c493d5a18e07e3054b77d678d62ed}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RCH\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR1\+\_\+\+RDMAEN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82d9073328aafd32e6d13ed03d7d02a2}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+RDMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b896809b8973be7d72fce31769f5be0}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82d9073328aafd32e6d13ed03d7d02a2}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RDMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR1\+\_\+\+RSYNC\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad88832b2c01a18cda86c59fb934fb1a0}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RSYNC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+RSYNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga444f7086b0d5aed04d1786e6e01509f3}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RSYNC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad88832b2c01a18cda86c59fb934fb1a0}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RSYNC\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR1\+\_\+\+RCONT\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b958221dc97ba4e189a55d9d7c3eecb}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RCONT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+RCONT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7443f54c7b9002fa10bec57635baae0}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RCONT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b958221dc97ba4e189a55d9d7c3eecb}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RCONT\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR1\+\_\+\+RSWSTART\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5986e657ec998cb3804c63b9c0da362d}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RSWSTART\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+RSWSTART\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9380339b702b5de8ba81b8e5a35f4ce}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RSWSTART}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5986e657ec998cb3804c63b9c0da362d}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RSWSTART\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTEN\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06649bc711e3583c30a01bbbbb7601d1}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga790186025b6086595574861cbb4a7be6}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06649bc711e3583c30a01bbbbb7601d1}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89e8554da2e4bf0f5038050718add647}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTEN\+\_\+1}}~(0x2\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a4218d7b4b428d7c8691e90d36620e}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTEN\+\_\+0}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTEN\+\_\+\+Pos)
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTSEL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecafe57f60aafd9b4ade4e67548936a5}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTSEL\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58de73c06e689135c3645bc5fbd7f1bf}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecafe57f60aafd9b4ade4e67548936a5}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5b3e6ff0fc7daa7f22c8fd5edfa0fb2}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTSEL\+\_\+0}}~(0x01\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d560e4921ea3f15f5bc41d71cfa617}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTSEL\+\_\+1}}~(0x02\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ac3399e765498c905f2ed3366fca39}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTSEL\+\_\+2}}~(0x04\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ce0c19cfee57aa5994f7be47af59c54}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTSEL\+\_\+3}}~(0x08\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e43ac90ae5d8f799a317cbd96db9093}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTSEL\+\_\+4}}~(0x10\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR1\+\_\+\+JDMAEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d5140a48f524c840ca666342d9d270}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+JDMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe0de7b362971df2a458926ee30b50b}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d5140a48f524c840ca666342d9d270}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JDMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR1\+\_\+\+JSCAN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79d1a837356edbee1f0d075606d07ce9}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JSCAN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+JSCAN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga529b30384947f752a33dcad4c42996b4}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JSCAN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79d1a837356edbee1f0d075606d07ce9}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JSCAN\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR1\+\_\+\+JSYNC\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ae5368be16cea855331a4541dfcc22}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JSYNC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+JSYNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16dd2807004f72158df0ab76f5d71cdf}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JSYNC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ae5368be16cea855331a4541dfcc22}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JSYNC\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR1\+\_\+\+JSWSTART\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7c92e2c43767e53c9c45edba3e9e98c}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JSWSTART\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+JSWSTART\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4fbc194f6878cb1810b86848c53d588}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JSWSTART}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7c92e2c43767e53c9c45edba3e9e98c}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JSWSTART\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR1\+\_\+\+DFEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed4988da987e65a2314ce9a7f95a7ac7}{DFSDM\+\_\+\+FLTCR1\+\_\+\+DFEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+DFEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423ecc4eddc6b34c15fa994850bf708d}{DFSDM\+\_\+\+FLTCR1\+\_\+\+DFEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed4988da987e65a2314ce9a7f95a7ac7}{DFSDM\+\_\+\+FLTCR1\+\_\+\+DFEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR2\+\_\+\+AWDCH\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab099045c40ceecfbbe6fa3a31de32790}{DFSDM\+\_\+\+FLTCR2\+\_\+\+AWDCH\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DFSDM\+\_\+\+FLTCR2\+\_\+\+AWDCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19bd17ef9448e6495d84f898a9b8f90f}{DFSDM\+\_\+\+FLTCR2\+\_\+\+AWDCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab099045c40ceecfbbe6fa3a31de32790}{DFSDM\+\_\+\+FLTCR2\+\_\+\+AWDCH\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR2\+\_\+\+EXCH\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea4b3c8a112169536933a97ef529722}{DFSDM\+\_\+\+FLTCR2\+\_\+\+EXCH\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DFSDM\+\_\+\+FLTCR2\+\_\+\+EXCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1a13644cd06762ad4451c2dd29923d}{DFSDM\+\_\+\+FLTCR2\+\_\+\+EXCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea4b3c8a112169536933a97ef529722}{DFSDM\+\_\+\+FLTCR2\+\_\+\+EXCH\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR2\+\_\+\+CKABIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38913e9158c00e8d168777371d075ec4}{DFSDM\+\_\+\+FLTCR2\+\_\+\+CKABIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR2\+\_\+\+CKABIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga670875be1c00d4cc34b2871252b7b35e}{DFSDM\+\_\+\+FLTCR2\+\_\+\+CKABIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38913e9158c00e8d168777371d075ec4}{DFSDM\+\_\+\+FLTCR2\+\_\+\+CKABIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR2\+\_\+\+SCDIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90042cba77b08238648c789edfdf333d}{DFSDM\+\_\+\+FLTCR2\+\_\+\+SCDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR2\+\_\+\+SCDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca2bef8aaed0842cd1ebf7254cd0c021}{DFSDM\+\_\+\+FLTCR2\+\_\+\+SCDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90042cba77b08238648c789edfdf333d}{DFSDM\+\_\+\+FLTCR2\+\_\+\+SCDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR2\+\_\+\+AWDIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb4770eb86834213eb9d4fd64d9c2101}{DFSDM\+\_\+\+FLTCR2\+\_\+\+AWDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR2\+\_\+\+AWDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade1e86493b61d14fae73457b1eae7b9d}{DFSDM\+\_\+\+FLTCR2\+\_\+\+AWDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb4770eb86834213eb9d4fd64d9c2101}{DFSDM\+\_\+\+FLTCR2\+\_\+\+AWDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR2\+\_\+\+ROVRIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1098fdec7931a6d5889925aa8e9470}{DFSDM\+\_\+\+FLTCR2\+\_\+\+ROVRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR2\+\_\+\+ROVRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad44298bb6ea8ed2251517165c4363797}{DFSDM\+\_\+\+FLTCR2\+\_\+\+ROVRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1098fdec7931a6d5889925aa8e9470}{DFSDM\+\_\+\+FLTCR2\+\_\+\+ROVRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR2\+\_\+\+JOVRIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa50fe556d31e2afa646c7913e8166d96}{DFSDM\+\_\+\+FLTCR2\+\_\+\+JOVRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR2\+\_\+\+JOVRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41d725e8f2c98f510955a1894cd3396c}{DFSDM\+\_\+\+FLTCR2\+\_\+\+JOVRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa50fe556d31e2afa646c7913e8166d96}{DFSDM\+\_\+\+FLTCR2\+\_\+\+JOVRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR2\+\_\+\+REOCIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4156eef7e8ca48df70a57202028b4eea}{DFSDM\+\_\+\+FLTCR2\+\_\+\+REOCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR2\+\_\+\+REOCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827fa1c77ef1817ffaa6994ae337502c}{DFSDM\+\_\+\+FLTCR2\+\_\+\+REOCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4156eef7e8ca48df70a57202028b4eea}{DFSDM\+\_\+\+FLTCR2\+\_\+\+REOCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR2\+\_\+\+JEOCIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b79b86dea1a88ce476e6e7b521f0a6}{DFSDM\+\_\+\+FLTCR2\+\_\+\+JEOCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR2\+\_\+\+JEOCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6598008195ecf24e5d1bea4a254c0a2}{DFSDM\+\_\+\+FLTCR2\+\_\+\+JEOCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b79b86dea1a88ce476e6e7b521f0a6}{DFSDM\+\_\+\+FLTCR2\+\_\+\+JEOCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTISR\+\_\+\+SCDF\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga282795a46389ab06287548500833ec70}{DFSDM\+\_\+\+FLTISR\+\_\+\+SCDF\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DFSDM\+\_\+\+FLTISR\+\_\+\+SCDF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b220f1486225a65cbae55901f0bfb03}{DFSDM\+\_\+\+FLTISR\+\_\+\+SCDF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga282795a46389ab06287548500833ec70}{DFSDM\+\_\+\+FLTISR\+\_\+\+SCDF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTISR\+\_\+\+CKABF\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b131638efdc63d0e235229daaf965e}{DFSDM\+\_\+\+FLTISR\+\_\+\+CKABF\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DFSDM\+\_\+\+FLTISR\+\_\+\+CKABF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabcf9b44ec742a2d0ab08eb665e6b382}{DFSDM\+\_\+\+FLTISR\+\_\+\+CKABF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b131638efdc63d0e235229daaf965e}{DFSDM\+\_\+\+FLTISR\+\_\+\+CKABF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTISR\+\_\+\+RCIP\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebe174d6f5aefd7f52466042b5ba921}{DFSDM\+\_\+\+FLTISR\+\_\+\+RCIP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTISR\+\_\+\+RCIP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ff907ddcf8d00cd88f3a3fe79ff8105}{DFSDM\+\_\+\+FLTISR\+\_\+\+RCIP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebe174d6f5aefd7f52466042b5ba921}{DFSDM\+\_\+\+FLTISR\+\_\+\+RCIP\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTISR\+\_\+\+JCIP\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga975fa050c0613c221eced735fc897795}{DFSDM\+\_\+\+FLTISR\+\_\+\+JCIP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTISR\+\_\+\+JCIP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24b0a726264f800cf6741a998944b5ab}{DFSDM\+\_\+\+FLTISR\+\_\+\+JCIP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga975fa050c0613c221eced735fc897795}{DFSDM\+\_\+\+FLTISR\+\_\+\+JCIP\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTISR\+\_\+\+AWDF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d012c2b581041ee5d28e8e4bcb6a1cb}{DFSDM\+\_\+\+FLTISR\+\_\+\+AWDF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTISR\+\_\+\+AWDF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga157092712e166161c3f56799cff7b8f7}{DFSDM\+\_\+\+FLTISR\+\_\+\+AWDF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d012c2b581041ee5d28e8e4bcb6a1cb}{DFSDM\+\_\+\+FLTISR\+\_\+\+AWDF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTISR\+\_\+\+ROVRF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906a56058311832712a05a5d32d333d5}{DFSDM\+\_\+\+FLTISR\+\_\+\+ROVRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTISR\+\_\+\+ROVRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2df1657fd8272295989e2eaabc641aaa}{DFSDM\+\_\+\+FLTISR\+\_\+\+ROVRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906a56058311832712a05a5d32d333d5}{DFSDM\+\_\+\+FLTISR\+\_\+\+ROVRF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTISR\+\_\+\+JOVRF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92aefa70d5a99ee5862610107cf66d31}{DFSDM\+\_\+\+FLTISR\+\_\+\+JOVRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTISR\+\_\+\+JOVRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae30cffa9451c3ab16ad15ed9cb23e7}{DFSDM\+\_\+\+FLTISR\+\_\+\+JOVRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92aefa70d5a99ee5862610107cf66d31}{DFSDM\+\_\+\+FLTISR\+\_\+\+JOVRF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTISR\+\_\+\+REOCF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9de68177135a808c33c38b7e0fba5cd1}{DFSDM\+\_\+\+FLTISR\+\_\+\+REOCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTISR\+\_\+\+REOCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91c8ad1d385ff6f8874eefee32245627}{DFSDM\+\_\+\+FLTISR\+\_\+\+REOCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9de68177135a808c33c38b7e0fba5cd1}{DFSDM\+\_\+\+FLTISR\+\_\+\+REOCF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTISR\+\_\+\+JEOCF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9002e97feebc89726201d3c8d764e2bc}{DFSDM\+\_\+\+FLTISR\+\_\+\+JEOCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTISR\+\_\+\+JEOCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ef1e6dc513e78d71a1e0e3d10dee0dd}{DFSDM\+\_\+\+FLTISR\+\_\+\+JEOCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9002e97feebc89726201d3c8d764e2bc}{DFSDM\+\_\+\+FLTISR\+\_\+\+JEOCF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTICR\+\_\+\+CLRSCDF\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1675bc9cda1220b0f2cb8104f9ef0700}{DFSDM\+\_\+\+FLTICR\+\_\+\+CLRSCDF\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DFSDM\+\_\+\+FLTICR\+\_\+\+CLRSCDF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4970c7ba01778dd924106232eca6d26}{DFSDM\+\_\+\+FLTICR\+\_\+\+CLRSCDF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1675bc9cda1220b0f2cb8104f9ef0700}{DFSDM\+\_\+\+FLTICR\+\_\+\+CLRSCDF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTICR\+\_\+\+CLRCKABF\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887f2cf6bb774c327faede33a30245ec}{DFSDM\+\_\+\+FLTICR\+\_\+\+CLRCKABF\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DFSDM\+\_\+\+FLTICR\+\_\+\+CLRCKABF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga708aeeb25ba642e772c59095c80d2c18}{DFSDM\+\_\+\+FLTICR\+\_\+\+CLRCKABF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887f2cf6bb774c327faede33a30245ec}{DFSDM\+\_\+\+FLTICR\+\_\+\+CLRCKABF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTICR\+\_\+\+CLRROVRF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdcbbc6822865a201d20f524405707d2}{DFSDM\+\_\+\+FLTICR\+\_\+\+CLRROVRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTICR\+\_\+\+CLRROVRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8466d67e9efb261a8a1dfa50238ee0ec}{DFSDM\+\_\+\+FLTICR\+\_\+\+CLRROVRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdcbbc6822865a201d20f524405707d2}{DFSDM\+\_\+\+FLTICR\+\_\+\+CLRROVRF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTICR\+\_\+\+CLRJOVRF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09f3063195d6928c3a4f7704615acdc4}{DFSDM\+\_\+\+FLTICR\+\_\+\+CLRJOVRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTICR\+\_\+\+CLRJOVRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga671d4ade002807420d4f07ad3d1a82d3}{DFSDM\+\_\+\+FLTICR\+\_\+\+CLRJOVRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09f3063195d6928c3a4f7704615acdc4}{DFSDM\+\_\+\+FLTICR\+\_\+\+CLRJOVRF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTJCHGR\+\_\+\+JCHG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18f46d5dc5dce99ffa561ddbc425550}{DFSDM\+\_\+\+FLTJCHGR\+\_\+\+JCHG\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DFSDM\+\_\+\+FLTJCHGR\+\_\+\+JCHG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf4b96059d73144172cf2340b6619dd7}{DFSDM\+\_\+\+FLTJCHGR\+\_\+\+JCHG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18f46d5dc5dce99ffa561ddbc425550}{DFSDM\+\_\+\+FLTJCHGR\+\_\+\+JCHG\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTFCR\+\_\+\+FORD\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efdc1f9f4286f87ca6cdf2e1c10db93}{DFSDM\+\_\+\+FLTFCR\+\_\+\+FORD\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DFSDM\+\_\+\+FLTFCR\+\_\+\+FORD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91433a380778edd3d7ea1d051e81a62a}{DFSDM\+\_\+\+FLTFCR\+\_\+\+FORD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efdc1f9f4286f87ca6cdf2e1c10db93}{DFSDM\+\_\+\+FLTFCR\+\_\+\+FORD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f9adcd54c6ca0808b83d99d1cfd5185}{DFSDM\+\_\+\+FLTFCR\+\_\+\+FORD\+\_\+2}}~(0x4\+UL $<$$<$ DFSDM\+\_\+\+FLTFCR\+\_\+\+FORD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab67197a4a282b8fea2f7538cc3f1ea1f}{DFSDM\+\_\+\+FLTFCR\+\_\+\+FORD\+\_\+1}}~(0x2\+UL $<$$<$ DFSDM\+\_\+\+FLTFCR\+\_\+\+FORD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c8da4224aef759de753f06831872c84}{DFSDM\+\_\+\+FLTFCR\+\_\+\+FORD\+\_\+0}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTFCR\+\_\+\+FORD\+\_\+\+Pos)
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTFCR\+\_\+\+FOSR\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1097debba7bfe6d969853ccc4d01032}{DFSDM\+\_\+\+FLTFCR\+\_\+\+FOSR\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ DFSDM\+\_\+\+FLTFCR\+\_\+\+FOSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f06d2770c0ebe51576fa82820483454}{DFSDM\+\_\+\+FLTFCR\+\_\+\+FOSR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1097debba7bfe6d969853ccc4d01032}{DFSDM\+\_\+\+FLTFCR\+\_\+\+FOSR\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTFCR\+\_\+\+IOSR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb3a2e770f10ace8864c51c6b5467bb}{DFSDM\+\_\+\+FLTFCR\+\_\+\+IOSR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DFSDM\+\_\+\+FLTFCR\+\_\+\+IOSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8128b32ae58ba065c9edb1d9e9531c6f}{DFSDM\+\_\+\+FLTFCR\+\_\+\+IOSR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb3a2e770f10ace8864c51c6b5467bb}{DFSDM\+\_\+\+FLTFCR\+\_\+\+IOSR\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTJDATAR\+\_\+\+JDATA\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf49b4507f745ac5d8aeea8a80c551ebe}{DFSDM\+\_\+\+FLTJDATAR\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFFFUL $<$$<$ DFSDM\+\_\+\+FLTJDATAR\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a36a61fd972100bc59a763ed2f33904}{DFSDM\+\_\+\+FLTJDATAR\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf49b4507f745ac5d8aeea8a80c551ebe}{DFSDM\+\_\+\+FLTJDATAR\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTJDATAR\+\_\+\+JDATACH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58109f73b527417d5e63273a70282f1c}{DFSDM\+\_\+\+FLTJDATAR\+\_\+\+JDATACH\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DFSDM\+\_\+\+FLTJDATAR\+\_\+\+JDATACH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cb962b42a9e2c8755471999a7f6e69b}{DFSDM\+\_\+\+FLTJDATAR\+\_\+\+JDATACH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58109f73b527417d5e63273a70282f1c}{DFSDM\+\_\+\+FLTJDATAR\+\_\+\+JDATACH\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RDATA\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d2ead7bf41049288bb75b080d34131}{DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RDATA\+\_\+\+Msk}}~(0x\+FFFFFFUL $<$$<$ DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee28fc90dfb6656fc39d7947300e619d}{DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d2ead7bf41049288bb75b080d34131}{DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RPEND\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5396905f91bcadbff8b916a402455213}{DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RPEND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RPEND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7942e51fce347d2d933a2fcbad01f4c}{DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RPEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5396905f91bcadbff8b916a402455213}{DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RPEND\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RDATACH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cfcbbb6741b7e57537a3d6568bc5a84}{DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RDATACH\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RDATACH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff35e147c720b6add837974fcc3bbf09}{DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RDATACH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cfcbbb6741b7e57537a3d6568bc5a84}{DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RDATACH\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTAWHTR\+\_\+\+AWHT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6e16bd86870f8ec9d6463e5e476ee22}{DFSDM\+\_\+\+FLTAWHTR\+\_\+\+AWHT\+\_\+\+Msk}}~(0x\+FFFFFFUL $<$$<$ DFSDM\+\_\+\+FLTAWHTR\+\_\+\+AWHT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c544e94da40907dc8a12f31fef5127d}{DFSDM\+\_\+\+FLTAWHTR\+\_\+\+AWHT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6e16bd86870f8ec9d6463e5e476ee22}{DFSDM\+\_\+\+FLTAWHTR\+\_\+\+AWHT\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTAWHTR\+\_\+\+BKAWH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9cbc51dc3180ee8f155052f0f0f678b}{DFSDM\+\_\+\+FLTAWHTR\+\_\+\+BKAWH\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DFSDM\+\_\+\+FLTAWHTR\+\_\+\+BKAWH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5407027129a700d61b1928163e60d027}{DFSDM\+\_\+\+FLTAWHTR\+\_\+\+BKAWH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9cbc51dc3180ee8f155052f0f0f678b}{DFSDM\+\_\+\+FLTAWHTR\+\_\+\+BKAWH\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTAWLTR\+\_\+\+AWLT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635f584fae30936c62136b0d0dec90fe}{DFSDM\+\_\+\+FLTAWLTR\+\_\+\+AWLT\+\_\+\+Msk}}~(0x\+FFFFFFUL $<$$<$ DFSDM\+\_\+\+FLTAWLTR\+\_\+\+AWLT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb2ee6dffc9b12b173b4e7e8f7e3e931}{DFSDM\+\_\+\+FLTAWLTR\+\_\+\+AWLT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635f584fae30936c62136b0d0dec90fe}{DFSDM\+\_\+\+FLTAWLTR\+\_\+\+AWLT\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTAWLTR\+\_\+\+BKAWL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37b133b830234547f7d4b484770566aa}{DFSDM\+\_\+\+FLTAWLTR\+\_\+\+BKAWL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DFSDM\+\_\+\+FLTAWLTR\+\_\+\+BKAWL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga167cde3da03aa0e79ac5dd7a97956ebf}{DFSDM\+\_\+\+FLTAWLTR\+\_\+\+BKAWL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37b133b830234547f7d4b484770566aa}{DFSDM\+\_\+\+FLTAWLTR\+\_\+\+BKAWL\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTAWSR\+\_\+\+AWHTF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fb3eebf92ee6a2c854d7399c79bab8f}{DFSDM\+\_\+\+FLTAWSR\+\_\+\+AWHTF\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DFSDM\+\_\+\+FLTAWSR\+\_\+\+AWHTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61d739fd7df7251e6acf32636e8664a9}{DFSDM\+\_\+\+FLTAWSR\+\_\+\+AWHTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fb3eebf92ee6a2c854d7399c79bab8f}{DFSDM\+\_\+\+FLTAWSR\+\_\+\+AWHTF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTAWSR\+\_\+\+AWLTF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e5308d127d1d44b268a3344a9ef1e5a}{DFSDM\+\_\+\+FLTAWSR\+\_\+\+AWLTF\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DFSDM\+\_\+\+FLTAWSR\+\_\+\+AWLTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd4a07ca25156e5cc903cdd6d8b94de9}{DFSDM\+\_\+\+FLTAWSR\+\_\+\+AWLTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e5308d127d1d44b268a3344a9ef1e5a}{DFSDM\+\_\+\+FLTAWSR\+\_\+\+AWLTF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTAWCFR\+\_\+\+CLRAWHTF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde1606cd1a83f43f73e7423ea03c4f1}{DFSDM\+\_\+\+FLTAWCFR\+\_\+\+CLRAWHTF\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DFSDM\+\_\+\+FLTAWCFR\+\_\+\+CLRAWHTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ae85655dfb066469073cf652fb85284}{DFSDM\+\_\+\+FLTAWCFR\+\_\+\+CLRAWHTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde1606cd1a83f43f73e7423ea03c4f1}{DFSDM\+\_\+\+FLTAWCFR\+\_\+\+CLRAWHTF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTAWCFR\+\_\+\+CLRAWLTF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc42fc5ec7f6c7dfff7c09a875704b2}{DFSDM\+\_\+\+FLTAWCFR\+\_\+\+CLRAWLTF\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DFSDM\+\_\+\+FLTAWCFR\+\_\+\+CLRAWLTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc761f0ff79dc3659db1ec4d9920fba3}{DFSDM\+\_\+\+FLTAWCFR\+\_\+\+CLRAWLTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc42fc5ec7f6c7dfff7c09a875704b2}{DFSDM\+\_\+\+FLTAWCFR\+\_\+\+CLRAWLTF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTEXMAX\+\_\+\+EXMAX\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf334d99e08d8beb9a8388b27ab70ac}{DFSDM\+\_\+\+FLTEXMAX\+\_\+\+EXMAX\+\_\+\+Msk}}~(0x\+FFFFFFUL $<$$<$ DFSDM\+\_\+\+FLTEXMAX\+\_\+\+EXMAX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9189c2aeb0cbc28231f67b991bd127d9}{DFSDM\+\_\+\+FLTEXMAX\+\_\+\+EXMAX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf334d99e08d8beb9a8388b27ab70ac}{DFSDM\+\_\+\+FLTEXMAX\+\_\+\+EXMAX\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTEXMAX\+\_\+\+EXMAXCH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d0d6d6374ad0c894ea7eb38faa1d6d}{DFSDM\+\_\+\+FLTEXMAX\+\_\+\+EXMAXCH\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DFSDM\+\_\+\+FLTEXMAX\+\_\+\+EXMAXCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd2a135d52cd00623d77280160610107}{DFSDM\+\_\+\+FLTEXMAX\+\_\+\+EXMAXCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d0d6d6374ad0c894ea7eb38faa1d6d}{DFSDM\+\_\+\+FLTEXMAX\+\_\+\+EXMAXCH\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTEXMIN\+\_\+\+EXMIN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafed95eaf8fcaaefaddbeebf32c87997b}{DFSDM\+\_\+\+FLTEXMIN\+\_\+\+EXMIN\+\_\+\+Msk}}~(0x\+FFFFFFUL $<$$<$ DFSDM\+\_\+\+FLTEXMIN\+\_\+\+EXMIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a839013d37fce60c0c151c7a3317ca4}{DFSDM\+\_\+\+FLTEXMIN\+\_\+\+EXMIN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafed95eaf8fcaaefaddbeebf32c87997b}{DFSDM\+\_\+\+FLTEXMIN\+\_\+\+EXMIN\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTEXMIN\+\_\+\+EXMINCH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e712596e897de2f42e438797a0348fa}{DFSDM\+\_\+\+FLTEXMIN\+\_\+\+EXMINCH\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DFSDM\+\_\+\+FLTEXMIN\+\_\+\+EXMINCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf588faa4a8fa60c29431030ccfd4f601}{DFSDM\+\_\+\+FLTEXMIN\+\_\+\+EXMINCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e712596e897de2f42e438797a0348fa}{DFSDM\+\_\+\+FLTEXMIN\+\_\+\+EXMINCH\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCNVTIMR\+\_\+\+CNVCNT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085406bf896ecf5c0b52cbde5ffcfa9b}{DFSDM\+\_\+\+FLTCNVTIMR\+\_\+\+CNVCNT\+\_\+\+Msk}}~(0x\+FFFFFFFUL $<$$<$ DFSDM\+\_\+\+FLTCNVTIMR\+\_\+\+CNVCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3925ad7c3718a33374e66e2e203de2c}{DFSDM\+\_\+\+FLTCNVTIMR\+\_\+\+CNVCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085406bf896ecf5c0b52cbde5ffcfa9b}{DFSDM\+\_\+\+FLTCNVTIMR\+\_\+\+CNVCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+GIF0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad39e8056d8f809c85f04f39f869b0b64}{BDMA\+\_\+\+ISR\+\_\+\+GIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+GIF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1cca96f3a10bfed45e2f705d25b87c}{BDMA\+\_\+\+ISR\+\_\+\+GIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad39e8056d8f809c85f04f39f869b0b64}{BDMA\+\_\+\+ISR\+\_\+\+GIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+TCIF0\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9d7add4bdc50d93044ad15682af9d76}{BDMA\+\_\+\+ISR\+\_\+\+TCIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+TCIF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48578a30f5e8c3abf4a864ac00a25b32}{BDMA\+\_\+\+ISR\+\_\+\+TCIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9d7add4bdc50d93044ad15682af9d76}{BDMA\+\_\+\+ISR\+\_\+\+TCIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+HTIF0\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57c4283380cb0dbd5c5101ebfe504cea}{BDMA\+\_\+\+ISR\+\_\+\+HTIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+HTIF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga659ca60eeacdba32482186d6e71c8c23}{BDMA\+\_\+\+ISR\+\_\+\+HTIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57c4283380cb0dbd5c5101ebfe504cea}{BDMA\+\_\+\+ISR\+\_\+\+HTIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+TEIF0\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38e082b06e5d7d27e02cbccd560e6a21}{BDMA\+\_\+\+ISR\+\_\+\+TEIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+TEIF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57105f599fd3aee6c381cc3ff52cf810}{BDMA\+\_\+\+ISR\+\_\+\+TEIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38e082b06e5d7d27e02cbccd560e6a21}{BDMA\+\_\+\+ISR\+\_\+\+TEIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga671e77d148202802b825b6ffbc7da28d}{BDMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad521e81de9add44f5871ff74b39103b6}{BDMA\+\_\+\+ISR\+\_\+\+GIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga671e77d148202802b825b6ffbc7da28d}{BDMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aaac66b4bdccdb6919db3b60bcbcf9d}{BDMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga364abb7fca52034e84a455cff3526806}{BDMA\+\_\+\+ISR\+\_\+\+TCIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aaac66b4bdccdb6919db3b60bcbcf9d}{BDMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3363596d51456bee528d5c02c899c7c}{BDMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0030e6ef2120c9c105968433924030b4}{BDMA\+\_\+\+ISR\+\_\+\+HTIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3363596d51456bee528d5c02c899c7c}{BDMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6255f7d391a0735789fd4b4e52dac7bb}{BDMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5cdb639b1a7bb64ffff3eec57e887b0}{BDMA\+\_\+\+ISR\+\_\+\+TEIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6255f7d391a0735789fd4b4e52dac7bb}{BDMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga610d37cc588e270e8a79616cb68dd5d4}{BDMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01919ef840f83f1d173d22d8c408cac6}{BDMA\+\_\+\+ISR\+\_\+\+GIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga610d37cc588e270e8a79616cb68dd5d4}{BDMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafd60bd4a50213bb8286d7df9568597b}{BDMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5e6420d66a14abeea51b193f7001c1}{BDMA\+\_\+\+ISR\+\_\+\+TCIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafd60bd4a50213bb8286d7df9568597b}{BDMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3589669db2999cbe263b9436777d05af}{BDMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d8d480daeac4f48d5ea8e90ec19d9f8}{BDMA\+\_\+\+ISR\+\_\+\+HTIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3589669db2999cbe263b9436777d05af}{BDMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e406ec706d4ee6222353c31167bf0e5}{BDMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8bbcd6490788c709537d21a48d0001f}{BDMA\+\_\+\+ISR\+\_\+\+TEIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e406ec706d4ee6222353c31167bf0e5}{BDMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1877620f20dc9c66067126e6c3c126b8}{BDMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcad475de62a1e7886ddf2d50d7d943f}{BDMA\+\_\+\+ISR\+\_\+\+GIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1877620f20dc9c66067126e6c3c126b8}{BDMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga851fba4058bee9658ada4f07421a99a2}{BDMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8a9539ebe8e510361bed217d54377f7}{BDMA\+\_\+\+ISR\+\_\+\+TCIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga851fba4058bee9658ada4f07421a99a2}{BDMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga495ca956e898ae60cef6002fe03ba0de}{BDMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcc665c94fdb81b76ca9ce0646d458ea}{BDMA\+\_\+\+ISR\+\_\+\+HTIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga495ca956e898ae60cef6002fe03ba0de}{BDMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01beed4f3d02c360e1974c1bc0839fc}{BDMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a9321b335dcffb939dcf0c6b090ed60}{BDMA\+\_\+\+ISR\+\_\+\+TEIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01beed4f3d02c360e1974c1bc0839fc}{BDMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab75b5a1123b8ec3e36a6d7f1c31fa703}{BDMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1fff1b89dcabcecaef8585a1a4d442e}{BDMA\+\_\+\+ISR\+\_\+\+GIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab75b5a1123b8ec3e36a6d7f1c31fa703}{BDMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea7c2046a20317b1b76c81166983cc9}{BDMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f0b7550c0b6dfce78bbfce441950bc3}{BDMA\+\_\+\+ISR\+\_\+\+TCIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea7c2046a20317b1b76c81166983cc9}{BDMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e0af1cb2c31270c95c33f2b273c8ec3}{BDMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad10153eb91b83c8b6f43a5b95dcab95c}{BDMA\+\_\+\+ISR\+\_\+\+HTIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e0af1cb2c31270c95c33f2b273c8ec3}{BDMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7064a0bf975c178d20ace0ce28effd0}{BDMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga877faf401588724f32990141e5eb7aba}{BDMA\+\_\+\+ISR\+\_\+\+TEIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7064a0bf975c178d20ace0ce28effd0}{BDMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35a0fcc0f888ac5146ae287e30783339}{BDMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54501a1f7450bf220d14f83a72b16fe}{BDMA\+\_\+\+ISR\+\_\+\+GIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35a0fcc0f888ac5146ae287e30783339}{BDMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade9b15d33d656e9e397beceb16008d40}{BDMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa95b2daf25dce7476cfe99f5bde718c4}{BDMA\+\_\+\+ISR\+\_\+\+TCIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade9b15d33d656e9e397beceb16008d40}{BDMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a64eeecabee0a0f75c7e1d34e805034}{BDMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0037c2aaadfd3b23932cba91e93059df}{BDMA\+\_\+\+ISR\+\_\+\+HTIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a64eeecabee0a0f75c7e1d34e805034}{BDMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad000174e9f602bb7662041f14ac3263f}{BDMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fc8c0868988351b174eaa4b76b8dbfb}{BDMA\+\_\+\+ISR\+\_\+\+TEIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad000174e9f602bb7662041f14ac3263f}{BDMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfca2c7bd2fafb44ebf16a8914261bf1}{BDMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3721d586718d8e475c7c50ed45e6fbab}{BDMA\+\_\+\+ISR\+\_\+\+GIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfca2c7bd2fafb44ebf16a8914261bf1}{BDMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c3e3d621e307cbefc52d13749317a30}{BDMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4713ef3bd1893fbbbe11a75642495790}{BDMA\+\_\+\+ISR\+\_\+\+TCIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c3e3d621e307cbefc52d13749317a30}{BDMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga462b0afc4e2cf914fc1d7d109abc8052}{BDMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf97ebe1e915f696af2d10c416b624c}{BDMA\+\_\+\+ISR\+\_\+\+HTIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga462b0afc4e2cf914fc1d7d109abc8052}{BDMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c6fe950c896ea99c535567b9ffe1118}{BDMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf627cea4d0b26336a5923ac7955e10d5}{BDMA\+\_\+\+ISR\+\_\+\+TEIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c6fe950c896ea99c535567b9ffe1118}{BDMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e72beac552c5b9ed66a5687a3a9b897}{BDMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9b4ca2423db8bcf9035e67a4988fb1d}{BDMA\+\_\+\+ISR\+\_\+\+GIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e72beac552c5b9ed66a5687a3a9b897}{BDMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb29456fc988631c0e2098e4ddbfa7dc}{BDMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc6f60b816e957aa3ff9504a3db33467}{BDMA\+\_\+\+ISR\+\_\+\+TCIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb29456fc988631c0e2098e4ddbfa7dc}{BDMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72734da62f6ea98a9f89f3c2bc250869}{BDMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc0c1233a790deb9ac3ee86dbc87326c}{BDMA\+\_\+\+ISR\+\_\+\+HTIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72734da62f6ea98a9f89f3c2bc250869}{BDMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97aec70f4913dafe85c2a2832997527a}{BDMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5161dc9dcae34e6bb9bbdabdd8a65a35}{BDMA\+\_\+\+ISR\+\_\+\+TEIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97aec70f4913dafe85c2a2832997527a}{BDMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CGIF0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7214afd1d8c7a896a7332b274327767d}{BDMA\+\_\+\+IFCR\+\_\+\+CGIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CGIF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a491fb1718d1810abfc51d224d9eb85}{BDMA\+\_\+\+IFCR\+\_\+\+CGIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7214afd1d8c7a896a7332b274327767d}{BDMA\+\_\+\+IFCR\+\_\+\+CGIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CTCIF0\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50e34ffcdd8308a26247b1903c033467}{BDMA\+\_\+\+IFCR\+\_\+\+CTCIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CTCIF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32039dcf4ee3e4580e51cb105e7945f4}{BDMA\+\_\+\+IFCR\+\_\+\+CTCIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50e34ffcdd8308a26247b1903c033467}{BDMA\+\_\+\+IFCR\+\_\+\+CTCIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CHTIF0\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cf88549d38629c512353e3c8d62eb87}{BDMA\+\_\+\+IFCR\+\_\+\+CHTIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CHTIF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d7a7f5d53dbe8dd37db444202e24934}{BDMA\+\_\+\+IFCR\+\_\+\+CHTIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cf88549d38629c512353e3c8d62eb87}{BDMA\+\_\+\+IFCR\+\_\+\+CHTIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CTEIF0\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08e5ef65b7e1a4f13c20e18927280fa}{BDMA\+\_\+\+IFCR\+\_\+\+CTEIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CTEIF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba91f29ee2b3f3ddac01f5277ef22bbc}{BDMA\+\_\+\+IFCR\+\_\+\+CTEIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08e5ef65b7e1a4f13c20e18927280fa}{BDMA\+\_\+\+IFCR\+\_\+\+CTEIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387405cfcc6b826d4ee59b382bbebba2}{BDMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa39863b50fc6334537c5fd2fa61984f0}{BDMA\+\_\+\+IFCR\+\_\+\+CGIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387405cfcc6b826d4ee59b382bbebba2}{BDMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac25643107e2b60d21197637b07e5441a}{BDMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga589263c6e50daf309970730bfc137f7a}{BDMA\+\_\+\+IFCR\+\_\+\+CTCIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac25643107e2b60d21197637b07e5441a}{BDMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae81939a04637eb449d59872870694fc1}{BDMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddcd122168a6f3ae0ae0e72aeb3dd950}{BDMA\+\_\+\+IFCR\+\_\+\+CHTIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae81939a04637eb449d59872870694fc1}{BDMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa5ac2eda1a49c539421d53e480dd12f}{BDMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad36e6ecb8d037cbf4eeec3b9c22a6833}{BDMA\+\_\+\+IFCR\+\_\+\+CTEIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa5ac2eda1a49c539421d53e480dd12f}{BDMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1eb4d7f0f643f42e8694346811af9b9}{BDMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757020a749638740fbfe89d8c6d4c5e6}{BDMA\+\_\+\+IFCR\+\_\+\+CGIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1eb4d7f0f643f42e8694346811af9b9}{BDMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa0869426f2074cba323b56b0d93c0a}{BDMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb4bbd6535cbf7b5b7c36180e122568c}{BDMA\+\_\+\+IFCR\+\_\+\+CTCIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa0869426f2074cba323b56b0d93c0a}{BDMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf540c2f43b0fba1d1092314848c1182a}{BDMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb368c719a666362d3a7606da41bab65}{BDMA\+\_\+\+IFCR\+\_\+\+CHTIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf540c2f43b0fba1d1092314848c1182a}{BDMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5cf9e01716d4b225e331d02bb9288bd}{BDMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05f07576f28368e1ad40fe1c7dded6ba}{BDMA\+\_\+\+IFCR\+\_\+\+CTEIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5cf9e01716d4b225e331d02bb9288bd}{BDMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2229981f823c2982ae2435a1aeafd707}{BDMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8354b9805dffadf34e1d54ddffd9e14}{BDMA\+\_\+\+IFCR\+\_\+\+CGIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2229981f823c2982ae2435a1aeafd707}{BDMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2509e5f8b77eaa2ee7e74e869dd295d3}{BDMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff4f579a3c38a40db154d329c543894}{BDMA\+\_\+\+IFCR\+\_\+\+CTCIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2509e5f8b77eaa2ee7e74e869dd295d3}{BDMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ecb9f4d9d8967fd68075355116fe52}{BDMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37bcf08a06b5f2d95aab48286b01308f}{BDMA\+\_\+\+IFCR\+\_\+\+CHTIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ecb9f4d9d8967fd68075355116fe52}{BDMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb30b2a0b19b8510b52795604154f9dc}{BDMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82c2dd1a5e9183e4da0b1e365d0fccf1}{BDMA\+\_\+\+IFCR\+\_\+\+CTEIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb30b2a0b19b8510b52795604154f9dc}{BDMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga561cffd7047e55964e7a2af5d16f1346}{BDMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5dbb60f00471824367037878d8f23d6}{BDMA\+\_\+\+IFCR\+\_\+\+CGIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga561cffd7047e55964e7a2af5d16f1346}{BDMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74be333b17467e6886534b435933e1a3}{BDMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c62a516e06f8b224cdb64db33d7a3e9}{BDMA\+\_\+\+IFCR\+\_\+\+CTCIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74be333b17467e6886534b435933e1a3}{BDMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8de0aaaab0d5adf920165df4dd51c067}{BDMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga672bcd28b28469bbe634716ad6da2233}{BDMA\+\_\+\+IFCR\+\_\+\+CHTIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8de0aaaab0d5adf920165df4dd51c067}{BDMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebb26ddfb10ae6e517606f51fe725240}{BDMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bb52f10dcc0dd8d54b75c505edc2ba2}{BDMA\+\_\+\+IFCR\+\_\+\+CTEIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebb26ddfb10ae6e517606f51fe725240}{BDMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60219462dc9e3ee20ce5bd9e107961d7}{BDMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf60c63044d85e2d11fce78d44cd019ad}{BDMA\+\_\+\+IFCR\+\_\+\+CGIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60219462dc9e3ee20ce5bd9e107961d7}{BDMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ca1c9b96061f981826f97e3e67ee75c}{BDMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74bc34976d05c2613d300250adbbad0a}{BDMA\+\_\+\+IFCR\+\_\+\+CTCIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ca1c9b96061f981826f97e3e67ee75c}{BDMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46903c83bee7fef7eddfcdfd12ab92fb}{BDMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc06ba24f11bde46b7ba7e4d6ff89461}{BDMA\+\_\+\+IFCR\+\_\+\+CHTIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46903c83bee7fef7eddfcdfd12ab92fb}{BDMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74370cb51d1bf28f8cdb88bc8bb1fcdd}{BDMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c44d8b74d7df0bc346a881070f058b4}{BDMA\+\_\+\+IFCR\+\_\+\+CTEIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74370cb51d1bf28f8cdb88bc8bb1fcdd}{BDMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga704446268a03b2ec7357ca41f72f2219}{BDMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga063d693334a129a4fe0e1bc0df2a75a5}{BDMA\+\_\+\+IFCR\+\_\+\+CGIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga704446268a03b2ec7357ca41f72f2219}{BDMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa62edbb945fcac9c311a24112f14fe1}{BDMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119a7cb3b1d8efaddcedd19481c9faa0}{BDMA\+\_\+\+IFCR\+\_\+\+CTCIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa62edbb945fcac9c311a24112f14fe1}{BDMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8863cdf74acc63369d475c6e1572f5d9}{BDMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7be1b60ad3076d64a2d436435670f46}{BDMA\+\_\+\+IFCR\+\_\+\+CHTIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8863cdf74acc63369d475c6e1572f5d9}{BDMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c0c110c4dc6c6b4000fc8d6874faf4}{BDMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47437dd11dccb9cb1a952d8cb874f69a}{BDMA\+\_\+\+IFCR\+\_\+\+CTEIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c0c110c4dc6c6b4000fc8d6874faf4}{BDMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b6c014a8673daa3f92c8206681b9947}{BDMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb8cb3597ec4fff352d362e48e745163}{BDMA\+\_\+\+IFCR\+\_\+\+CGIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b6c014a8673daa3f92c8206681b9947}{BDMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fb42939f30d2e73a09ed80dc2c1007e}{BDMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae464af309f263978b66926ce9ccff3cf}{BDMA\+\_\+\+IFCR\+\_\+\+CTCIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fb42939f30d2e73a09ed80dc2c1007e}{BDMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d88820dc3a7b997e7dcbe658e7f9ef}{BDMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabda5f6e847a6d7249881f60417b681b2}{BDMA\+\_\+\+IFCR\+\_\+\+CHTIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d88820dc3a7b997e7dcbe658e7f9ef}{BDMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aea5e8a5c9840b27ec98e385d183a20}{BDMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad63d0555f99afcce80e05780504006a8}{BDMA\+\_\+\+IFCR\+\_\+\+CTEIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aea5e8a5c9840b27ec98e385d183a20}{BDMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabece2a42a2f0047edb5fd863c81945b9}{BDMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34ff479471bbc8eea0ca2b91431c3dd7}{BDMA\+\_\+\+CCR\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabece2a42a2f0047edb5fd863c81945b9}{BDMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga152418369ef453774a34aa40327ed4a0}{BDMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f37526514f1bcdf92475260f06c4159}{BDMA\+\_\+\+CCR\+\_\+\+TCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga152418369ef453774a34aa40327ed4a0}{BDMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a61f2de3f8cde731edc127f7b65fb8}{BDMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903d3c2250a0f84af9a6b0497caf5a57}{BDMA\+\_\+\+CCR\+\_\+\+HTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a61f2de3f8cde731edc127f7b65fb8}{BDMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff8c15a81c1cdd27c1c0cb95fe3dd7c}{BDMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf81d00a5b8d3633f47b41cd27c3e3702}{BDMA\+\_\+\+CCR\+\_\+\+TEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff8c15a81c1cdd27c1c0cb95fe3dd7c}{BDMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d0f3a239c9a6a4691492d8cf916f9e}{BDMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea4392733de24b7b64d6366690dd5d9a}{BDMA\+\_\+\+CCR\+\_\+\+DIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d0f3a239c9a6a4691492d8cf916f9e}{BDMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccba1d260731df0eb512270cbb9ec1f3}{BDMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa4a1e79d5dff98b5dca5ebf913daa32}{BDMA\+\_\+\+CCR\+\_\+\+CIRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccba1d260731df0eb512270cbb9ec1f3}{BDMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f64540887348eec46aaa5a6b3e3c9d}{BDMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac17f0d5eee39ab1ee92cdcd61e16323d}{BDMA\+\_\+\+CCR\+\_\+\+PINC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f64540887348eec46aaa5a6b3e3c9d}{BDMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d8ddecafafc2dc5987988828e010bf}{BDMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206ac51f111b2d0c69aae6dc0e550413}{BDMA\+\_\+\+CCR\+\_\+\+MINC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d8ddecafafc2dc5987988828e010bf}{BDMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8f5b29a7f75fac3c858ffea98bf012}{BDMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ BDMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae42d344a0f3c78135c07616b7bf6f20a}{BDMA\+\_\+\+CCR\+\_\+\+PSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8f5b29a7f75fac3c858ffea98bf012}{BDMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e9a662d7fba79f1de9c2031606cbebc}{BDMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+0}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaf5f880d77bd9d619833dba24102588}{BDMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+1}}~(0x2\+UL $<$$<$ BDMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries BDMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac41a07426bef6a56501fcd261649474f}{BDMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ BDMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a1a333b374f70807320fef22a9249e}{BDMA\+\_\+\+CCR\+\_\+\+MSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac41a07426bef6a56501fcd261649474f}{BDMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa86c23a51464872b4d59edded1378e11}{BDMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+0}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54a7ba895420410c9b718fd0a884a170}{BDMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+1}}~(0x2\+UL $<$$<$ BDMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries BDMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf638c15a6379176a5d97e0460671d1b}{BDMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ BDMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2146323e47ce5d610800586de753b843}{BDMA\+\_\+\+CCR\+\_\+\+PL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf638c15a6379176a5d97e0460671d1b}{BDMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fd53fa7e2d50b2156d6a3b7d543a58f}{BDMA\+\_\+\+CCR\+\_\+\+PL\+\_\+0}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa92d792d1bc643a18d2787aa88077a1d}{BDMA\+\_\+\+CCR\+\_\+\+PL\+\_\+1}}~(0x2\+UL $<$$<$ BDMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos)
\item 
\#define {\bfseries BDMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a98d80fe5b4079031bddc89a6df1b76}{BDMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18622cb4f56c67876454a5fe1df645a4}{BDMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a98d80fe5b4079031bddc89a6df1b76}{BDMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+CCR\+\_\+\+DBM\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d99390998ae1de01543dba911ad0187}{BDMA\+\_\+\+CCR\+\_\+\+DBM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+CCR\+\_\+\+DBM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa369159ec43ce4ec2d4daf16e07af6c2}{BDMA\+\_\+\+CCR\+\_\+\+DBM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d99390998ae1de01543dba911ad0187}{BDMA\+\_\+\+CCR\+\_\+\+DBM\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+CCR\+\_\+\+CT\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b4fcf05339aae031e5e1d7eba836222}{BDMA\+\_\+\+CCR\+\_\+\+CT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BDMA\+\_\+\+CCR\+\_\+\+CT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd1e3e318cf30826b865c8b5beccfe5}{BDMA\+\_\+\+CCR\+\_\+\+CT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b4fcf05339aae031e5e1d7eba836222}{BDMA\+\_\+\+CCR\+\_\+\+CT\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a84a26b17ea30c8a4a73be788fa4211}{BDMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BDMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d4b3babcdf5eebed3bdc6a91801dbc4}{BDMA\+\_\+\+CNDTR\+\_\+\+NDT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a84a26b17ea30c8a4a73be788fa4211}{BDMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b13f132543ecf57b44d391fce405e82}{BDMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ BDMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga118709c38846a03cd3d991dd72cf47e6}{BDMA\+\_\+\+CPAR\+\_\+\+PA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b13f132543ecf57b44d391fce405e82}{BDMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+CM0\+AR\+\_\+\+MA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga951dbceed5ea31135e2d3f4d9914badb}{BDMA\+\_\+\+CM0\+AR\+\_\+\+MA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ BDMA\+\_\+\+CM0\+AR\+\_\+\+MA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab24d214f28bfc0e94d9abc9807b5937b}{BDMA\+\_\+\+CM0\+AR\+\_\+\+MA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga951dbceed5ea31135e2d3f4d9914badb}{BDMA\+\_\+\+CM0\+AR\+\_\+\+MA\+\_\+\+Msk}}
\item 
\#define {\bfseries BDMA\+\_\+\+CM1\+AR\+\_\+\+MA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcce0ca55ebd863dc5c9ee7fd891c425}{BDMA\+\_\+\+CM1\+AR\+\_\+\+MA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ BDMA\+\_\+\+CM1\+AR\+\_\+\+MA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f9a8d4bcf1fde64758dd0336e201983}{BDMA\+\_\+\+CM1\+AR\+\_\+\+MA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcce0ca55ebd863dc5c9ee7fd891c425}{BDMA\+\_\+\+CM1\+AR\+\_\+\+MA\+\_\+\+Msk}}
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+ARP\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbd48b75a83b8f0ef81867c033472e2}{ETH\+\_\+\+MACCR\+\_\+\+ARP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+ARP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+ARP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbd48b75a83b8f0ef81867c033472e2}{ETH\+\_\+\+MACCR\+\_\+\+ARP\+\_\+\+Msk}}        /$\ast$ ARP Offload Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+SARC\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga937296dbfa8d0867a9fe0a51e39d7d04}{ETH\+\_\+\+MACCR\+\_\+\+SARC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+SARC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+SARC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga937296dbfa8d0867a9fe0a51e39d7d04}{ETH\+\_\+\+MACCR\+\_\+\+SARC\+\_\+\+Msk}}       /$\ast$ Source Address Insertion or Replacement Control $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+SARC\+\_\+\+MTIATI}~((uint32\+\_\+t)0x00000000)   /$\ast$ The mti\+\_\+sa\+\_\+ctrl\+\_\+i and ati\+\_\+sa\+\_\+ctrl\+\_\+i input signals control the SA field generation. $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+SARC\+\_\+\+INSADDR0\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfab70cd4a9866c34bc267c20829ba08}{ETH\+\_\+\+MACCR\+\_\+\+SARC\+\_\+\+INSADDR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+SARC\+\_\+\+INSADDR0\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+SARC\+\_\+\+INSADDR0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfab70cd4a9866c34bc267c20829ba08}{ETH\+\_\+\+MACCR\+\_\+\+SARC\+\_\+\+INSADDR0\+\_\+\+Msk}} /$\ast$ Insert MAC Address0 in the SA field of all transmitted packets. $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+SARC\+\_\+\+INSADDR1\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18d8b08d76b1c304f9be5ac29d33fea6}{ETH\+\_\+\+MACCR\+\_\+\+SARC\+\_\+\+INSADDR1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+SARC\+\_\+\+INSADDR1\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+SARC\+\_\+\+INSADDR1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18d8b08d76b1c304f9be5ac29d33fea6}{ETH\+\_\+\+MACCR\+\_\+\+SARC\+\_\+\+INSADDR1\+\_\+\+Msk}} /$\ast$ Insert MAC Address1 in the SA field of all transmitted packets. $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+SARC\+\_\+\+REPADDR0\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d2ef526baf126536b66f214f9689072}{ETH\+\_\+\+MACCR\+\_\+\+SARC\+\_\+\+REPADDR0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+SARC\+\_\+\+REPADDR0\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+SARC\+\_\+\+REPADDR0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d2ef526baf126536b66f214f9689072}{ETH\+\_\+\+MACCR\+\_\+\+SARC\+\_\+\+REPADDR0\+\_\+\+Msk}} /$\ast$ Replace MAC Address0 in the SA field of all transmitted packets. $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+SARC\+\_\+\+REPADDR1\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39e507827b9089fd9f0ff2c4e01c3973}{ETH\+\_\+\+MACCR\+\_\+\+SARC\+\_\+\+REPADDR1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+SARC\+\_\+\+REPADDR1\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+SARC\+\_\+\+REPADDR1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39e507827b9089fd9f0ff2c4e01c3973}{ETH\+\_\+\+MACCR\+\_\+\+SARC\+\_\+\+REPADDR1\+\_\+\+Msk}} /$\ast$ Replace MAC Address1 in the SA field of all transmitted packets. $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IPC\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5547b29b6030c819816f92e5593fa1c3}{ETH\+\_\+\+MACCR\+\_\+\+IPC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+IPC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IPC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5547b29b6030c819816f92e5593fa1c3}{ETH\+\_\+\+MACCR\+\_\+\+IPC\+\_\+\+Msk}}        /$\ast$ Checksum Offload $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IPG\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4440993e2feaa54f4847758042a14426}{ETH\+\_\+\+MACCR\+\_\+\+IPG\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+IPG\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IPG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4440993e2feaa54f4847758042a14426}{ETH\+\_\+\+MACCR\+\_\+\+IPG\+\_\+\+Msk}}        /$\ast$ Inter-\/Packet Gap $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IPG\+\_\+96\+BIT}~((uint32\+\_\+t)0x00000000)   /$\ast$ Minimum IFG between Packets during transmission is 96Bit $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IPG\+\_\+88\+BIT}~((uint32\+\_\+t)0x01000000)   /$\ast$ Minimum IFG between Packets during transmission is 88Bit $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IPG\+\_\+80\+BIT}~((uint32\+\_\+t)0x02000000)   /$\ast$ Minimum IFG between Packets during transmission is 80\+Bit $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IPG\+\_\+72\+BIT}~((uint32\+\_\+t)0x03000000)   /$\ast$ Minimum IFG between Packets during transmission is 72Bit $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IPG\+\_\+64\+BIT}~((uint32\+\_\+t)0x04000000)   /$\ast$ Minimum IFG between Packets during transmission is 64Bit $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IPG\+\_\+56\+BIT}~((uint32\+\_\+t)0x05000000)   /$\ast$ Minimum IFG between Packets during transmission is 56Bit $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IPG\+\_\+48\+BIT}~((uint32\+\_\+t)0x06000000)   /$\ast$ Minimum IFG between Packets during transmission is 48Bit $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IPG\+\_\+40\+BIT}~((uint32\+\_\+t)0x07000000)   /$\ast$ Minimum IFG between Packets during transmission is 40\+Bit $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+GPSLCE\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9a8d2b4be71271ff0f43f1ac07c15c6}{ETH\+\_\+\+MACCR\+\_\+\+GPSLCE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+GPSLCE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+GPSLCE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9a8d2b4be71271ff0f43f1ac07c15c6}{ETH\+\_\+\+MACCR\+\_\+\+GPSLCE\+\_\+\+Msk}}     /$\ast$ Giant Packet Size Limit Control Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+S2\+KP\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8521b044e22812be3a3cd225c788b4ef}{ETH\+\_\+\+MACCR\+\_\+\+S2\+KP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+S2\+KP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+S2\+KP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8521b044e22812be3a3cd225c788b4ef}{ETH\+\_\+\+MACCR\+\_\+\+S2\+KP\+\_\+\+Msk}}       /$\ast$ IEEE 802.\+3as Support for 2K Packets $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+CST\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1386ca2fbf8e5e3da2439837a623c504}{ETH\+\_\+\+MACCR\+\_\+\+CST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+CST\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+CST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1386ca2fbf8e5e3da2439837a623c504}{ETH\+\_\+\+MACCR\+\_\+\+CST\+\_\+\+Msk}}        /$\ast$ CRC stripping for Type packets $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+ACS\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga908b6d263de215d3f5cdddcfb4d8be57}{ETH\+\_\+\+MACCR\+\_\+\+ACS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+ACS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+ACS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga908b6d263de215d3f5cdddcfb4d8be57}{ETH\+\_\+\+MACCR\+\_\+\+ACS\+\_\+\+Msk}}        /$\ast$ Automatic Pad or CRC Stripping $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+WD\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dbb23089a2b3d19fd5deb5009a527f3}{ETH\+\_\+\+MACCR\+\_\+\+WD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+WD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+WD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dbb23089a2b3d19fd5deb5009a527f3}{ETH\+\_\+\+MACCR\+\_\+\+WD\+\_\+\+Msk}}         /$\ast$ Watchdog disable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+JD\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab36b8e9295e605680052d61f262843fc}{ETH\+\_\+\+MACCR\+\_\+\+JD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+JD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+JD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab36b8e9295e605680052d61f262843fc}{ETH\+\_\+\+MACCR\+\_\+\+JD\+\_\+\+Msk}}         /$\ast$ Jabber disable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+JE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f1ec1ca68c0cdb10440c8adb88a102}{ETH\+\_\+\+MACCR\+\_\+\+JE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+JE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+JE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f1ec1ca68c0cdb10440c8adb88a102}{ETH\+\_\+\+MACCR\+\_\+\+JE\+\_\+\+Msk}}         /$\ast$ Jumbo Packet Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+FES\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f5dd4cb0742fd13187a8c200bb1f041}{ETH\+\_\+\+MACCR\+\_\+\+FES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+FES\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+FES}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f5dd4cb0742fd13187a8c200bb1f041}{ETH\+\_\+\+MACCR\+\_\+\+FES\+\_\+\+Msk}}        /$\ast$ Fast ethernet speed $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+DM\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a3d885827efdd8dff930201dfee8cb}{ETH\+\_\+\+MACCR\+\_\+\+DM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+DM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+DM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a3d885827efdd8dff930201dfee8cb}{ETH\+\_\+\+MACCR\+\_\+\+DM\+\_\+\+Msk}}         /$\ast$ Duplex mode $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+LM\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8a68cc960648c12120c8b374bdd8716}{ETH\+\_\+\+MACCR\+\_\+\+LM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+LM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+LM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8a68cc960648c12120c8b374bdd8716}{ETH\+\_\+\+MACCR\+\_\+\+LM\+\_\+\+Msk}}         /$\ast$ loopback mode $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+ECRSFD\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf03b05de6b79ed6041a0e0f6afe0c4ae}{ETH\+\_\+\+MACCR\+\_\+\+ECRSFD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+ECRSFD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+ECRSFD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf03b05de6b79ed6041a0e0f6afe0c4ae}{ETH\+\_\+\+MACCR\+\_\+\+ECRSFD\+\_\+\+Msk}}     /$\ast$ Enable Carrier Sense Before Transmission in Full-\/Duplex Mode $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+DO\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9013dfb0d324d214bfa9fba0dacf1a}{ETH\+\_\+\+MACCR\+\_\+\+DO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+DO\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+DO}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9013dfb0d324d214bfa9fba0dacf1a}{ETH\+\_\+\+MACCR\+\_\+\+DO\+\_\+\+Msk}}         /$\ast$ Disable Receive own  $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+DCRS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed94e4e87e1c65855428a8c05bb909c4}{ETH\+\_\+\+MACCR\+\_\+\+DCRS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+DCRS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+DCRS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed94e4e87e1c65855428a8c05bb909c4}{ETH\+\_\+\+MACCR\+\_\+\+DCRS\+\_\+\+Msk}}       /$\ast$ Disable Carrier Sense During Transmission $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+DR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2a0f97bce324ef57aa3f5ac7a2ec6be}{ETH\+\_\+\+MACCR\+\_\+\+DR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+DR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+DR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2a0f97bce324ef57aa3f5ac7a2ec6be}{ETH\+\_\+\+MACCR\+\_\+\+DR\+\_\+\+Msk}}         /$\ast$ Disable Retry $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ec3ac5f3f2541425180e8a899d3501f}{ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+BL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ec3ac5f3f2541425180e8a899d3501f}{ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+\+Msk}}         /$\ast$ Back-\/off limit mask $\ast$/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bc0bcf13d6a51de76a67299ba40561f}{ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+10}}~(0x0\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga135a78ac267e35d598ed17aa776a1505}{ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+8}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d5f35dc63a68792a4abfaf9d11a2feb}{ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+4}}~(0x2\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf4db303c5f5822875770938f7cfb7c5}{ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+1}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+DC\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga725e7bba118c5f2780295c555a3ba916}{ETH\+\_\+\+MACCR\+\_\+\+DC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+DC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+DC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga725e7bba118c5f2780295c555a3ba916}{ETH\+\_\+\+MACCR\+\_\+\+DC\+\_\+\+Msk}}         /$\ast$ Defferal check $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+PRELEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa761703bdc770ac7ea278cc3921b1ec}{ETH\+\_\+\+MACCR\+\_\+\+PRELEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+PRELEN\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+PRELEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa761703bdc770ac7ea278cc3921b1ec}{ETH\+\_\+\+MACCR\+\_\+\+PRELEN\+\_\+\+Msk}}     /$\ast$ Preamble Length for Transmit packets $\ast$/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1d7d684f68bc08d90e4d10bf3080e6f}{ETH\+\_\+\+MACCR\+\_\+\+PRELEN\+\_\+7}}~(0x0\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+PRELEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0fc008bbc28a7d9c10c8a7304034b0e}{ETH\+\_\+\+MACCR\+\_\+\+PRELEN\+\_\+5}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+PRELEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a3ef796a824345ec6b42ee066323c6b}{ETH\+\_\+\+MACCR\+\_\+\+PRELEN\+\_\+3}}~(0x2\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+PRELEN\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+TE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddcad0319763dc5cdb282dda26a50634}{ETH\+\_\+\+MACCR\+\_\+\+TE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+TE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+TE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddcad0319763dc5cdb282dda26a50634}{ETH\+\_\+\+MACCR\+\_\+\+TE\+\_\+\+Msk}}         /$\ast$ Transmitter enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+RE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga074212b9bb2b4d5991e91277fdd6b18a}{ETH\+\_\+\+MACCR\+\_\+\+RE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+RE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+RE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga074212b9bb2b4d5991e91277fdd6b18a}{ETH\+\_\+\+MACCR\+\_\+\+RE\+\_\+\+Msk}}         /$\ast$ Receiver enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACECR\+\_\+\+EIPG\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae43d93d238bc24eb90be351effb291fd}{ETH\+\_\+\+MACECR\+\_\+\+EIPG\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ETH\+\_\+\+MACECR\+\_\+\+EIPG\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACECR\+\_\+\+EIPG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae43d93d238bc24eb90be351effb291fd}{ETH\+\_\+\+MACECR\+\_\+\+EIPG\+\_\+\+Msk}}      /$\ast$ Extended Inter-\/Packet Gap $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACECR\+\_\+\+EIPGEN\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90b2a2ecf7f247175935e51a71ad56df}{ETH\+\_\+\+MACECR\+\_\+\+EIPGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACECR\+\_\+\+EIPGEN\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACECR\+\_\+\+EIPGEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90b2a2ecf7f247175935e51a71ad56df}{ETH\+\_\+\+MACECR\+\_\+\+EIPGEN\+\_\+\+Msk}}    /$\ast$ Extended Inter-\/Packet Gap Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACECR\+\_\+\+USP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1294c9971af27c1034cec083ca06a70d}{ETH\+\_\+\+MACECR\+\_\+\+USP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACECR\+\_\+\+USP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACECR\+\_\+\+USP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1294c9971af27c1034cec083ca06a70d}{ETH\+\_\+\+MACECR\+\_\+\+USP\+\_\+\+Msk}}       /$\ast$ Unicast Slow Protocol Packet Detect $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACECR\+\_\+\+SPEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac7c258cc3b70f419eefa666f55f20f4}{ETH\+\_\+\+MACECR\+\_\+\+SPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACECR\+\_\+\+SPEN\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACECR\+\_\+\+SPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac7c258cc3b70f419eefa666f55f20f4}{ETH\+\_\+\+MACECR\+\_\+\+SPEN\+\_\+\+Msk}}      /$\ast$ Slow Protocol Detection Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACECR\+\_\+\+DCRCC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f248e533801b8a565a56ee218d1643}{ETH\+\_\+\+MACECR\+\_\+\+DCRCC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACECR\+\_\+\+DCRCC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACECR\+\_\+\+DCRCC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f248e533801b8a565a56ee218d1643}{ETH\+\_\+\+MACECR\+\_\+\+DCRCC\+\_\+\+Msk}}     /$\ast$ Disable CRC Checking for Received Packets $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACECR\+\_\+\+GPSL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c0303ca7a5cd1ab6a3a5fe913f6c8ff}{ETH\+\_\+\+MACECR\+\_\+\+GPSL\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ ETH\+\_\+\+MACECR\+\_\+\+GPSL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACECR\+\_\+\+GPSL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c0303ca7a5cd1ab6a3a5fe913f6c8ff}{ETH\+\_\+\+MACECR\+\_\+\+GPSL\+\_\+\+Msk}}      /$\ast$ Giant Packet Size Limit $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+RA\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga198a762a78efc125b5c64a7276cfa646}{ETH\+\_\+\+MACPFR\+\_\+\+RA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPFR\+\_\+\+RA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+RA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga198a762a78efc125b5c64a7276cfa646}{ETH\+\_\+\+MACPFR\+\_\+\+RA\+\_\+\+Msk}}        /$\ast$ Receive all $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+DNTU\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73655695ebdbaa63b21f1fbbb10fc365}{ETH\+\_\+\+MACPFR\+\_\+\+DNTU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPFR\+\_\+\+DNTU\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+DNTU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73655695ebdbaa63b21f1fbbb10fc365}{ETH\+\_\+\+MACPFR\+\_\+\+DNTU\+\_\+\+Msk}}      /$\ast$ Drop Non-\/TCP/UDP over IP Packets $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+IPFE\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56bf580fb880206864eee6148a291bba}{ETH\+\_\+\+MACPFR\+\_\+\+IPFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPFR\+\_\+\+IPFE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+IPFE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56bf580fb880206864eee6148a291bba}{ETH\+\_\+\+MACPFR\+\_\+\+IPFE\+\_\+\+Msk}}      /$\ast$ Layer 3 and Layer 4 Filter Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+VTFE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf7ddd1529fdf8e394b2b43abc7a284}{ETH\+\_\+\+MACPFR\+\_\+\+VTFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPFR\+\_\+\+VTFE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+VTFE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf7ddd1529fdf8e394b2b43abc7a284}{ETH\+\_\+\+MACPFR\+\_\+\+VTFE\+\_\+\+Msk}}      /$\ast$ VLAN Tag Filter Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+HPF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf290371c84989f6199b88a6e52dd91}{ETH\+\_\+\+MACPFR\+\_\+\+HPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPFR\+\_\+\+HPF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+HPF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf290371c84989f6199b88a6e52dd91}{ETH\+\_\+\+MACPFR\+\_\+\+HPF\+\_\+\+Msk}}       /$\ast$ Hash or perfect filter $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+SAF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa66310056ee422496984ff0b2e5e885a}{ETH\+\_\+\+MACPFR\+\_\+\+SAF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPFR\+\_\+\+SAF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+SAF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa66310056ee422496984ff0b2e5e885a}{ETH\+\_\+\+MACPFR\+\_\+\+SAF\+\_\+\+Msk}}       /$\ast$ Source address filter enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+SAIF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f712b5d8a29e76b46dce950db81b276}{ETH\+\_\+\+MACPFR\+\_\+\+SAIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPFR\+\_\+\+SAIF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+SAIF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f712b5d8a29e76b46dce950db81b276}{ETH\+\_\+\+MACPFR\+\_\+\+SAIF\+\_\+\+Msk}}      /$\ast$ SA inverse filtering $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+PCF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5555e99edb40ac39a738a4a150fedd84}{ETH\+\_\+\+MACPFR\+\_\+\+PCF\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACPFR\+\_\+\+PCF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+PCF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5555e99edb40ac39a738a4a150fedd84}{ETH\+\_\+\+MACPFR\+\_\+\+PCF\+\_\+\+Msk}}       /$\ast$ Pass control frames\+: 4 cases $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+PCF\+\_\+\+BLOCKALL}~((uint32\+\_\+t)0x00000000)   /$\ast$ MAC filters all control frames from reaching the application $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+PCF\+\_\+\+FORWARDALLEXCEPTPA\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab24d93afaf3ec55e50703902f0305bab}{ETH\+\_\+\+MACPFR\+\_\+\+PCF\+\_\+\+FORWARDALLEXCEPTPA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPFR\+\_\+\+PCF\+\_\+\+FORWARDALLEXCEPTPA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+PCF\+\_\+\+FORWARDALLEXCEPTPA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab24d93afaf3ec55e50703902f0305bab}{ETH\+\_\+\+MACPFR\+\_\+\+PCF\+\_\+\+FORWARDALLEXCEPTPA\+\_\+\+Msk}} /$\ast$ MAC forwards all control frames except Pause packets to application even if they fail the Address Filter $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+PCF\+\_\+\+FORWARDALL\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed502319972e409a988c59d77865e765}{ETH\+\_\+\+MACPFR\+\_\+\+PCF\+\_\+\+FORWARDALL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPFR\+\_\+\+PCF\+\_\+\+FORWARDALL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+PCF\+\_\+\+FORWARDALL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed502319972e409a988c59d77865e765}{ETH\+\_\+\+MACPFR\+\_\+\+PCF\+\_\+\+FORWARDALL\+\_\+\+Msk}} /$\ast$ MAC forwards all control frames to application even if they fail the Address Filter $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+PCF\+\_\+\+FORWARDPASSEDADDRFILTER\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd5145b9a09b77c472c68f67d9908aaf}{ETH\+\_\+\+MACPFR\+\_\+\+PCF\+\_\+\+FORWARDPASSEDADDRFILTER\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACPFR\+\_\+\+PCF\+\_\+\+FORWARDPASSEDADDRFILTER\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+PCF\+\_\+\+FORWARDPASSEDADDRFILTER}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd5145b9a09b77c472c68f67d9908aaf}{ETH\+\_\+\+MACPFR\+\_\+\+PCF\+\_\+\+FORWARDPASSEDADDRFILTER\+\_\+\+Msk}} /$\ast$ MAC forwards control frames that pass the Address Filter. $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+DBF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378ea546cb6890c3e60a054d31007cae}{ETH\+\_\+\+MACPFR\+\_\+\+DBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPFR\+\_\+\+DBF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+DBF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378ea546cb6890c3e60a054d31007cae}{ETH\+\_\+\+MACPFR\+\_\+\+DBF\+\_\+\+Msk}}       /$\ast$ Disable Broadcast Packets $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+PM\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e47946f599713a0d2633dac000a07fd}{ETH\+\_\+\+MACPFR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPFR\+\_\+\+PM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+PM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e47946f599713a0d2633dac000a07fd}{ETH\+\_\+\+MACPFR\+\_\+\+PM\+\_\+\+Msk}}        /$\ast$ Pass all mutlicast $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+DAIF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fe223a12000dee0a6aedae25ad70e40}{ETH\+\_\+\+MACPFR\+\_\+\+DAIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPFR\+\_\+\+DAIF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+DAIF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fe223a12000dee0a6aedae25ad70e40}{ETH\+\_\+\+MACPFR\+\_\+\+DAIF\+\_\+\+Msk}}      /$\ast$ DA Inverse filtering $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+HMC\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7836747d08f1df6116a759246509d7b6}{ETH\+\_\+\+MACPFR\+\_\+\+HMC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPFR\+\_\+\+HMC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+HMC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7836747d08f1df6116a759246509d7b6}{ETH\+\_\+\+MACPFR\+\_\+\+HMC\+\_\+\+Msk}}       /$\ast$ Hash multicast $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+HUC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeae41df6829aa16ce93b7fb70abf5047}{ETH\+\_\+\+MACPFR\+\_\+\+HUC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPFR\+\_\+\+HUC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+HUC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeae41df6829aa16ce93b7fb70abf5047}{ETH\+\_\+\+MACPFR\+\_\+\+HUC\+\_\+\+Msk}}       /$\ast$ Hash unicast $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+PR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c8c1a1cb66b02ac50e19b7f50a23d6b}{ETH\+\_\+\+MACPFR\+\_\+\+PR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPFR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPFR\+\_\+\+PR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c8c1a1cb66b02ac50e19b7f50a23d6b}{ETH\+\_\+\+MACPFR\+\_\+\+PR\+\_\+\+Msk}}        /$\ast$ Promiscuous mode $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACWTR\+\_\+\+PWE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga703d1103e504228ae0e03956f9e93534}{ETH\+\_\+\+MACWTR\+\_\+\+PWE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACWTR\+\_\+\+PWE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACWTR\+\_\+\+PWE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga703d1103e504228ae0e03956f9e93534}{ETH\+\_\+\+MACWTR\+\_\+\+PWE\+\_\+\+Msk}}       /$\ast$ Programmable Watchdog Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACWTR\+\_\+\+WTO\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga188a387e9c913765a95f35babcffc39d}{ETH\+\_\+\+MACWTR\+\_\+\+WTO\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ETH\+\_\+\+MACWTR\+\_\+\+WTO\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACWTR\+\_\+\+WTO}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga188a387e9c913765a95f35babcffc39d}{ETH\+\_\+\+MACWTR\+\_\+\+WTO\+\_\+\+Msk}}       /$\ast$ Watchdog Timeout $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACWTR\+\_\+\+WTO\+\_\+2\+KB}~((uint32\+\_\+t)0x00000000)   /$\ast$ Maximum received packet length 2KB$\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACWTR\+\_\+\+WTO\+\_\+3\+KB}~((uint32\+\_\+t)0x00000001)   /$\ast$ Maximum received packet length 3KB $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACWTR\+\_\+\+WTO\+\_\+4\+KB}~((uint32\+\_\+t)0x00000002)   /$\ast$ Maximum received packet length 4KB $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACWTR\+\_\+\+WTO\+\_\+5\+KB}~((uint32\+\_\+t)0x00000003)   /$\ast$ Maximum received packet length 5KB $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACWTR\+\_\+\+WTO\+\_\+6\+KB}~((uint32\+\_\+t)0x00000004)   /$\ast$ Maximum received packet length 6KB $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACWTR\+\_\+\+WTO\+\_\+7\+KB}~((uint32\+\_\+t)0x00000005)   /$\ast$ Maximum received packet length 7KB $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACWTR\+\_\+\+WTO\+\_\+8\+KB}~((uint32\+\_\+t)0x00000006)   /$\ast$ Maximum received packet length 8KB $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACWTR\+\_\+\+WTO\+\_\+9\+KB}~((uint32\+\_\+t)0x00000007)   /$\ast$ Maximum received packet length 9KB $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACWTR\+\_\+\+WTO\+\_\+10\+KB}~((uint32\+\_\+t)0x00000008)   /$\ast$ Maximum received packet length 10\+KB $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACWTR\+\_\+\+WTO\+\_\+11\+KB}~((uint32\+\_\+t)0x00000009)   /$\ast$ Maximum received packet length 11KB $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACWTR\+\_\+\+WTO\+\_\+12\+KB}~((uint32\+\_\+t)0x0000000A)   /$\ast$ Maximum received packet length 12KB $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACWTR\+\_\+\+WTO\+\_\+13\+KB}~((uint32\+\_\+t)0x0000000B)   /$\ast$ Maximum received packet length 13KB $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACWTR\+\_\+\+WTO\+\_\+14\+KB}~((uint32\+\_\+t)0x0000000C)   /$\ast$ Maximum received packet length 14KB $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACWTR\+\_\+\+WTO\+\_\+15\+KB}~((uint32\+\_\+t)0x0000000D)   /$\ast$ Maximum received packet length 15KB $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACWTR\+\_\+\+WTO\+\_\+16\+KB}~((uint32\+\_\+t)0x0000000E)   /$\ast$ Maximum received packet length 16KB $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHTHR\+\_\+\+HTH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18191f472ac5fce293cc159e03ecf323}{ETH\+\_\+\+MACHTHR\+\_\+\+HTH\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACHTHR\+\_\+\+HTH\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHTHR\+\_\+\+HTH}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18191f472ac5fce293cc159e03ecf323}{ETH\+\_\+\+MACHTHR\+\_\+\+HTH\+\_\+\+Msk}}      /$\ast$ Hash table high $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHTLR\+\_\+\+HTL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga263c1c48202e6c9c8ce639ef13a8ed85}{ETH\+\_\+\+MACHTLR\+\_\+\+HTL\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACHTLR\+\_\+\+HTL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHTLR\+\_\+\+HTL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga263c1c48202e6c9c8ce639ef13a8ed85}{ETH\+\_\+\+MACHTLR\+\_\+\+HTL\+\_\+\+Msk}}      /$\ast$ Hash table low $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+EIVLRXS\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e220e7e2b428f792d68fd0d0127428d}{ETH\+\_\+\+MACVTR\+\_\+\+EIVLRXS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACVTR\+\_\+\+EIVLRXS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+EIVLRXS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e220e7e2b428f792d68fd0d0127428d}{ETH\+\_\+\+MACVTR\+\_\+\+EIVLRXS\+\_\+\+Msk}}   /$\ast$ Enable Inner VLAN Tag in Rx Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+EIVLS\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8beb5d6961ab2a2dd3d9c24f9d6df8c4}{ETH\+\_\+\+MACVTR\+\_\+\+EIVLS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACVTR\+\_\+\+EIVLS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+EIVLS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8beb5d6961ab2a2dd3d9c24f9d6df8c4}{ETH\+\_\+\+MACVTR\+\_\+\+EIVLS\+\_\+\+Msk}}     /$\ast$ Enable Inner VLAN Tag Stripping on Receive $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+EIVLS\+\_\+\+DONOTSTRIP}~((uint32\+\_\+t)0x00000000)   /$\ast$ Do not strip $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+EIVLS\+\_\+\+STRIPIFPASS\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae423d8238fd1974ca38d346fd6f7f195}{ETH\+\_\+\+MACVTR\+\_\+\+EIVLS\+\_\+\+STRIPIFPASS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACVTR\+\_\+\+EIVLS\+\_\+\+STRIPIFPASS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+EIVLS\+\_\+\+STRIPIFPASS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae423d8238fd1974ca38d346fd6f7f195}{ETH\+\_\+\+MACVTR\+\_\+\+EIVLS\+\_\+\+STRIPIFPASS\+\_\+\+Msk}} /$\ast$ Strip if VLAN filter passes $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+EIVLS\+\_\+\+STRIPIFFAILS\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c1d8e31c5c763c08c2e824539caaf4}{ETH\+\_\+\+MACVTR\+\_\+\+EIVLS\+\_\+\+STRIPIFFAILS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACVTR\+\_\+\+EIVLS\+\_\+\+STRIPIFFAILS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+EIVLS\+\_\+\+STRIPIFFAILS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c1d8e31c5c763c08c2e824539caaf4}{ETH\+\_\+\+MACVTR\+\_\+\+EIVLS\+\_\+\+STRIPIFFAILS\+\_\+\+Msk}} /$\ast$ Strip if VLAN filter fails $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+EIVLS\+\_\+\+ALWAYSSTRIP\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02940b67f4fcc31bccf071e9758c4c2c}{ETH\+\_\+\+MACVTR\+\_\+\+EIVLS\+\_\+\+ALWAYSSTRIP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACVTR\+\_\+\+EIVLS\+\_\+\+ALWAYSSTRIP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+EIVLS\+\_\+\+ALWAYSSTRIP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02940b67f4fcc31bccf071e9758c4c2c}{ETH\+\_\+\+MACVTR\+\_\+\+EIVLS\+\_\+\+ALWAYSSTRIP\+\_\+\+Msk}} /$\ast$ Always strip $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+ERIVLT\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0062d5ee579356c7754c1eb50669063f}{ETH\+\_\+\+MACVTR\+\_\+\+ERIVLT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACVTR\+\_\+\+ERIVLT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+ERIVLT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0062d5ee579356c7754c1eb50669063f}{ETH\+\_\+\+MACVTR\+\_\+\+ERIVLT\+\_\+\+Msk}}    /$\ast$ Enable Inner VLAN Tag $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+EDVLP\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga711f9b3a579a47939f3296631879c144}{ETH\+\_\+\+MACVTR\+\_\+\+EDVLP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACVTR\+\_\+\+EDVLP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+EDVLP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga711f9b3a579a47939f3296631879c144}{ETH\+\_\+\+MACVTR\+\_\+\+EDVLP\+\_\+\+Msk}}     /$\ast$ Enable Double VLAN Processing $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+VTHM\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa75625667c519ab4b17d9eaf85529d1b}{ETH\+\_\+\+MACVTR\+\_\+\+VTHM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACVTR\+\_\+\+VTHM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+VTHM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa75625667c519ab4b17d9eaf85529d1b}{ETH\+\_\+\+MACVTR\+\_\+\+VTHM\+\_\+\+Msk}}      /$\ast$ VLAN Tag Hash Table Match Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+EVLRXS\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fb9b59e5e5c287bfc35662c35292a42}{ETH\+\_\+\+MACVTR\+\_\+\+EVLRXS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACVTR\+\_\+\+EVLRXS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+EVLRXS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fb9b59e5e5c287bfc35662c35292a42}{ETH\+\_\+\+MACVTR\+\_\+\+EVLRXS\+\_\+\+Msk}}    /$\ast$ Enable VLAN Tag in Rx status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+EVLS\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab002ca211ec7857e26109897ab941069}{ETH\+\_\+\+MACVTR\+\_\+\+EVLS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACVTR\+\_\+\+EVLS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+EVLS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab002ca211ec7857e26109897ab941069}{ETH\+\_\+\+MACVTR\+\_\+\+EVLS\+\_\+\+Msk}}      /$\ast$ Enable VLAN Tag Stripping on Receive $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+EVLS\+\_\+\+DONOTSTRIP}~((uint32\+\_\+t)0x00000000)   /$\ast$ Do not strip $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+EVLS\+\_\+\+STRIPIFPASS\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d5024be2494530438a26f9e145b405b}{ETH\+\_\+\+MACVTR\+\_\+\+EVLS\+\_\+\+STRIPIFPASS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACVTR\+\_\+\+EVLS\+\_\+\+STRIPIFPASS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+EVLS\+\_\+\+STRIPIFPASS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d5024be2494530438a26f9e145b405b}{ETH\+\_\+\+MACVTR\+\_\+\+EVLS\+\_\+\+STRIPIFPASS\+\_\+\+Msk}} /$\ast$ Strip if VLAN filter passes $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+EVLS\+\_\+\+STRIPIFFAILS\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga134dc8521d1689de25fc45116344fcb5}{ETH\+\_\+\+MACVTR\+\_\+\+EVLS\+\_\+\+STRIPIFFAILS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACVTR\+\_\+\+EVLS\+\_\+\+STRIPIFFAILS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+EVLS\+\_\+\+STRIPIFFAILS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga134dc8521d1689de25fc45116344fcb5}{ETH\+\_\+\+MACVTR\+\_\+\+EVLS\+\_\+\+STRIPIFFAILS\+\_\+\+Msk}} /$\ast$ Strip if VLAN filter fails $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+EVLS\+\_\+\+ALWAYSSTRIP\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881bc7df872c88e5caa128f17b3c1b5c}{ETH\+\_\+\+MACVTR\+\_\+\+EVLS\+\_\+\+ALWAYSSTRIP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACVTR\+\_\+\+EVLS\+\_\+\+ALWAYSSTRIP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+EVLS\+\_\+\+ALWAYSSTRIP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881bc7df872c88e5caa128f17b3c1b5c}{ETH\+\_\+\+MACVTR\+\_\+\+EVLS\+\_\+\+ALWAYSSTRIP\+\_\+\+Msk}} /$\ast$ Always strip $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+DOVLTC\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f6bc9dfb232c152eefaf07255cc4abf}{ETH\+\_\+\+MACVTR\+\_\+\+DOVLTC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACVTR\+\_\+\+DOVLTC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+DOVLTC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f6bc9dfb232c152eefaf07255cc4abf}{ETH\+\_\+\+MACVTR\+\_\+\+DOVLTC\+\_\+\+Msk}}    /$\ast$ Disable VLAN Type Check $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+ERSVLM\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga332c59dff4655938d70af700ed4db237}{ETH\+\_\+\+MACVTR\+\_\+\+ERSVLM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACVTR\+\_\+\+ERSVLM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+ERSVLM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga332c59dff4655938d70af700ed4db237}{ETH\+\_\+\+MACVTR\+\_\+\+ERSVLM\+\_\+\+Msk}}    /$\ast$ Enable Receive S-\/VLAN Match $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+ESVL\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad86e13c2488e31241f76012239375020}{ETH\+\_\+\+MACVTR\+\_\+\+ESVL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACVTR\+\_\+\+ESVL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+ESVL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad86e13c2488e31241f76012239375020}{ETH\+\_\+\+MACVTR\+\_\+\+ESVL\+\_\+\+Msk}}      /$\ast$ Enable S-\/VLAN $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+VTIM\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b6d269784431c40039a897e12f475ce}{ETH\+\_\+\+MACVTR\+\_\+\+VTIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACVTR\+\_\+\+VTIM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+VTIM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b6d269784431c40039a897e12f475ce}{ETH\+\_\+\+MACVTR\+\_\+\+VTIM\+\_\+\+Msk}}      /$\ast$ VLAN Tag Inverse Match Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+ETV\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba6bfd52ae7c5654792c0b37bc59fb8a}{ETH\+\_\+\+MACVTR\+\_\+\+ETV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACVTR\+\_\+\+ETV\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+ETV}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba6bfd52ae7c5654792c0b37bc59fb8a}{ETH\+\_\+\+MACVTR\+\_\+\+ETV\+\_\+\+Msk}}       /$\ast$ Enable 12-\/Bit VLAN Tag Comparison $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+VL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga717e240e4fceb07ffd8aeac89070437f}{ETH\+\_\+\+MACVTR\+\_\+\+VL\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACVTR\+\_\+\+VL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+VL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga717e240e4fceb07ffd8aeac89070437f}{ETH\+\_\+\+MACVTR\+\_\+\+VL\+\_\+\+Msk}}        /$\ast$ VLAN Tag Identifier for Receive Packets $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+VL\+\_\+\+UP\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae088be304c94966240706f4496393171}{ETH\+\_\+\+MACVTR\+\_\+\+VL\+\_\+\+UP\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+MACVTR\+\_\+\+VL\+\_\+\+UP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+VL\+\_\+\+UP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae088be304c94966240706f4496393171}{ETH\+\_\+\+MACVTR\+\_\+\+VL\+\_\+\+UP\+\_\+\+Msk}}     /$\ast$ User Priority $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+VL\+\_\+\+CFIDEI\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6beea2030867795f3cbcbc586312eb36}{ETH\+\_\+\+MACVTR\+\_\+\+VL\+\_\+\+CFIDEI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACVTR\+\_\+\+VL\+\_\+\+CFIDEI\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+VL\+\_\+\+CFIDEI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6beea2030867795f3cbcbc586312eb36}{ETH\+\_\+\+MACVTR\+\_\+\+VL\+\_\+\+CFIDEI\+\_\+\+Msk}} /$\ast$ Canonical Format Indicator or Drop Eligible Indicator $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+VL\+\_\+\+VID\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7346e82b43f30aefe4070cfbbc0ee303}{ETH\+\_\+\+MACVTR\+\_\+\+VL\+\_\+\+VID\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ETH\+\_\+\+MACVTR\+\_\+\+VL\+\_\+\+VID\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVTR\+\_\+\+VL\+\_\+\+VID}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7346e82b43f30aefe4070cfbbc0ee303}{ETH\+\_\+\+MACVTR\+\_\+\+VL\+\_\+\+VID\+\_\+\+Msk}}    /$\ast$ VLAN Identifier field of VLAN tag $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVHTR\+\_\+\+VLHT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2857ebf55cc20e7aa364cef99632e396}{ETH\+\_\+\+MACVHTR\+\_\+\+VLHT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACVHTR\+\_\+\+VLHT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVHTR\+\_\+\+VLHT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2857ebf55cc20e7aa364cef99632e396}{ETH\+\_\+\+MACVHTR\+\_\+\+VLHT\+\_\+\+Msk}}     /$\ast$ VLAN Hash Table $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVIR\+\_\+\+VLTI\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85ae38589be65b7be2e6c690488fae84}{ETH\+\_\+\+MACVIR\+\_\+\+VLTI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACVIR\+\_\+\+VLTI\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVIR\+\_\+\+VLTI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85ae38589be65b7be2e6c690488fae84}{ETH\+\_\+\+MACVIR\+\_\+\+VLTI\+\_\+\+Msk}}      /$\ast$ VLAN Tag Input $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVIR\+\_\+\+CSVL\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacafcc32ee1a87cce3a93a0503a3ad34f}{ETH\+\_\+\+MACVIR\+\_\+\+CSVL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACVIR\+\_\+\+CSVL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVIR\+\_\+\+CSVL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacafcc32ee1a87cce3a93a0503a3ad34f}{ETH\+\_\+\+MACVIR\+\_\+\+CSVL\+\_\+\+Msk}}      /$\ast$ C-\/VLAN or S-\/VLAN $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVIR\+\_\+\+VLP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9388600aeb82fc163fd341664d1da61}{ETH\+\_\+\+MACVIR\+\_\+\+VLP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACVIR\+\_\+\+VLP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVIR\+\_\+\+VLP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9388600aeb82fc163fd341664d1da61}{ETH\+\_\+\+MACVIR\+\_\+\+VLP\+\_\+\+Msk}}       /$\ast$ VLAN Priority Control $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVIR\+\_\+\+VLC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ff67d876c94bcf24ec743b937383d97}{ETH\+\_\+\+MACVIR\+\_\+\+VLC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACVIR\+\_\+\+VLC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVIR\+\_\+\+VLC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ff67d876c94bcf24ec743b937383d97}{ETH\+\_\+\+MACVIR\+\_\+\+VLC\+\_\+\+Msk}}       /$\ast$ VLAN Tag Control in Transmit Packets $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVIR\+\_\+\+VLC\+\_\+\+NOVLANTAG}~((uint32\+\_\+t)0x00000000)   /$\ast$ No VLAN tag deletion, insertion, or replacement $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVIR\+\_\+\+VLC\+\_\+\+VLANTAGDELETE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f8fef580cf8b25e5f96655b9541f5e2}{ETH\+\_\+\+MACVIR\+\_\+\+VLC\+\_\+\+VLANTAGDELETE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACVIR\+\_\+\+VLC\+\_\+\+VLANTAGDELETE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVIR\+\_\+\+VLC\+\_\+\+VLANTAGDELETE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f8fef580cf8b25e5f96655b9541f5e2}{ETH\+\_\+\+MACVIR\+\_\+\+VLC\+\_\+\+VLANTAGDELETE\+\_\+\+Msk}} /$\ast$ VLAN tag deletion $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVIR\+\_\+\+VLC\+\_\+\+VLANTAGINSERT\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26654126ddb421778079ee5236915aae}{ETH\+\_\+\+MACVIR\+\_\+\+VLC\+\_\+\+VLANTAGINSERT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACVIR\+\_\+\+VLC\+\_\+\+VLANTAGINSERT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVIR\+\_\+\+VLC\+\_\+\+VLANTAGINSERT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26654126ddb421778079ee5236915aae}{ETH\+\_\+\+MACVIR\+\_\+\+VLC\+\_\+\+VLANTAGINSERT\+\_\+\+Msk}} /$\ast$ VLAN tag insertion $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVIR\+\_\+\+VLC\+\_\+\+VLANTAGREPLACE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7cd820835d35fb277c3c29521de6dc3}{ETH\+\_\+\+MACVIR\+\_\+\+VLC\+\_\+\+VLANTAGREPLACE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACVIR\+\_\+\+VLC\+\_\+\+VLANTAGREPLACE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVIR\+\_\+\+VLC\+\_\+\+VLANTAGREPLACE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7cd820835d35fb277c3c29521de6dc3}{ETH\+\_\+\+MACVIR\+\_\+\+VLC\+\_\+\+VLANTAGREPLACE\+\_\+\+Msk}} /$\ast$ VLAN tag replacement $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVIR\+\_\+\+VLT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga266505213294eede845fa003f62ebf39}{ETH\+\_\+\+MACVIR\+\_\+\+VLT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACVIR\+\_\+\+VLT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVIR\+\_\+\+VLT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga266505213294eede845fa003f62ebf39}{ETH\+\_\+\+MACVIR\+\_\+\+VLT\+\_\+\+Msk}}       /$\ast$ VLAN Tag for Transmit Packets $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVIR\+\_\+\+VLT\+\_\+\+UP\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2489a783f707642caf908180db55e348}{ETH\+\_\+\+MACVIR\+\_\+\+VLT\+\_\+\+UP\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+MACVIR\+\_\+\+VLT\+\_\+\+UP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVIR\+\_\+\+VLT\+\_\+\+UP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2489a783f707642caf908180db55e348}{ETH\+\_\+\+MACVIR\+\_\+\+VLT\+\_\+\+UP\+\_\+\+Msk}}    /$\ast$ User Priority $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVIR\+\_\+\+VLT\+\_\+\+CFIDEI\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f2345526b07ef76582e54e164d6782}{ETH\+\_\+\+MACVIR\+\_\+\+VLT\+\_\+\+CFIDEI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACVIR\+\_\+\+VLT\+\_\+\+CFIDEI\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVIR\+\_\+\+VLT\+\_\+\+CFIDEI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f2345526b07ef76582e54e164d6782}{ETH\+\_\+\+MACVIR\+\_\+\+VLT\+\_\+\+CFIDEI\+\_\+\+Msk}} /$\ast$ Canonical Format Indicator or Drop Eligible Indicator $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVIR\+\_\+\+VLT\+\_\+\+VID\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64c59f5ca0859590e48cef35606fdef8}{ETH\+\_\+\+MACVIR\+\_\+\+VLT\+\_\+\+VID\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ETH\+\_\+\+MACVIR\+\_\+\+VLT\+\_\+\+VID\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVIR\+\_\+\+VLT\+\_\+\+VID}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64c59f5ca0859590e48cef35606fdef8}{ETH\+\_\+\+MACVIR\+\_\+\+VLT\+\_\+\+VID\+\_\+\+Msk}}   /$\ast$ VLAN Identifier field of VLAN tag $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACIVIR\+\_\+\+VLTI\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe3eb262fc34e6e7a4ef2855c0e90694}{ETH\+\_\+\+MACIVIR\+\_\+\+VLTI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACIVIR\+\_\+\+VLTI\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACIVIR\+\_\+\+VLTI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe3eb262fc34e6e7a4ef2855c0e90694}{ETH\+\_\+\+MACIVIR\+\_\+\+VLTI\+\_\+\+Msk}}     /$\ast$ VLAN Tag Input $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACIVIR\+\_\+\+CSVL\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82b24dae823b14b41b2344ac3ca29ebd}{ETH\+\_\+\+MACIVIR\+\_\+\+CSVL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACIVIR\+\_\+\+CSVL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACIVIR\+\_\+\+CSVL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82b24dae823b14b41b2344ac3ca29ebd}{ETH\+\_\+\+MACIVIR\+\_\+\+CSVL\+\_\+\+Msk}}     /$\ast$ C-\/VLAN or S-\/VLAN $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACIVIR\+\_\+\+VLP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4723e9afc31d83ef651d5c89efb4ea51}{ETH\+\_\+\+MACIVIR\+\_\+\+VLP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACIVIR\+\_\+\+VLP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACIVIR\+\_\+\+VLP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4723e9afc31d83ef651d5c89efb4ea51}{ETH\+\_\+\+MACIVIR\+\_\+\+VLP\+\_\+\+Msk}}      /$\ast$ VLAN Priority Control $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACIVIR\+\_\+\+VLC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3d9abb151c91db294d13d75b7ecf7f5}{ETH\+\_\+\+MACIVIR\+\_\+\+VLC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACIVIR\+\_\+\+VLC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACIVIR\+\_\+\+VLC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3d9abb151c91db294d13d75b7ecf7f5}{ETH\+\_\+\+MACIVIR\+\_\+\+VLC\+\_\+\+Msk}}      /$\ast$ VLAN Tag Control in Transmit Packets $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACIVIR\+\_\+\+VLC\+\_\+\+NOVLANTAG}~((uint32\+\_\+t)0x00000000)   /$\ast$ No VLAN tag deletion, insertion, or replacement $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACIVIR\+\_\+\+VLC\+\_\+\+VLANTAGDELETE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eb870e99c0551aa8d9c7efcad7e95e5}{ETH\+\_\+\+MACIVIR\+\_\+\+VLC\+\_\+\+VLANTAGDELETE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACIVIR\+\_\+\+VLC\+\_\+\+VLANTAGDELETE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACIVIR\+\_\+\+VLC\+\_\+\+VLANTAGDELETE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eb870e99c0551aa8d9c7efcad7e95e5}{ETH\+\_\+\+MACIVIR\+\_\+\+VLC\+\_\+\+VLANTAGDELETE\+\_\+\+Msk}} /$\ast$ VLAN tag deletion $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACIVIR\+\_\+\+VLC\+\_\+\+VLANTAGINSERT\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ce5de97f2bfae329d4fbf2b15d87bb}{ETH\+\_\+\+MACIVIR\+\_\+\+VLC\+\_\+\+VLANTAGINSERT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACIVIR\+\_\+\+VLC\+\_\+\+VLANTAGINSERT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACIVIR\+\_\+\+VLC\+\_\+\+VLANTAGINSERT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ce5de97f2bfae329d4fbf2b15d87bb}{ETH\+\_\+\+MACIVIR\+\_\+\+VLC\+\_\+\+VLANTAGINSERT\+\_\+\+Msk}} /$\ast$ VLAN tag insertion $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACIVIR\+\_\+\+VLC\+\_\+\+VLANTAGREPLACE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffc952f27aca1d6c36377d15ea64f71}{ETH\+\_\+\+MACIVIR\+\_\+\+VLC\+\_\+\+VLANTAGREPLACE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACIVIR\+\_\+\+VLC\+\_\+\+VLANTAGREPLACE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACIVIR\+\_\+\+VLC\+\_\+\+VLANTAGREPLACE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffc952f27aca1d6c36377d15ea64f71}{ETH\+\_\+\+MACIVIR\+\_\+\+VLC\+\_\+\+VLANTAGREPLACE\+\_\+\+Msk}} /$\ast$ VLAN tag replacement $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACIVIR\+\_\+\+VLT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d2e8d1bfd30a04640891f309ce08a1}{ETH\+\_\+\+MACIVIR\+\_\+\+VLT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACIVIR\+\_\+\+VLT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACIVIR\+\_\+\+VLT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d2e8d1bfd30a04640891f309ce08a1}{ETH\+\_\+\+MACIVIR\+\_\+\+VLT\+\_\+\+Msk}}      /$\ast$ VLAN Tag for Transmit Packets $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACIVIR\+\_\+\+VLT\+\_\+\+UP\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c38e220ac6079a3d74e5780ff3f8a8f}{ETH\+\_\+\+MACIVIR\+\_\+\+VLT\+\_\+\+UP\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+MACIVIR\+\_\+\+VLT\+\_\+\+UP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACIVIR\+\_\+\+VLT\+\_\+\+UP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c38e220ac6079a3d74e5780ff3f8a8f}{ETH\+\_\+\+MACIVIR\+\_\+\+VLT\+\_\+\+UP\+\_\+\+Msk}}   /$\ast$ User Priority $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACIVIR\+\_\+\+VLT\+\_\+\+CFIDEI\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb138f1976033479a2d3e5655a651f5c}{ETH\+\_\+\+MACIVIR\+\_\+\+VLT\+\_\+\+CFIDEI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACIVIR\+\_\+\+VLT\+\_\+\+CFIDEI\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACIVIR\+\_\+\+VLT\+\_\+\+CFIDEI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb138f1976033479a2d3e5655a651f5c}{ETH\+\_\+\+MACIVIR\+\_\+\+VLT\+\_\+\+CFIDEI\+\_\+\+Msk}} /$\ast$ Canonical Format Indicator or Drop Eligible Indicator $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACIVIR\+\_\+\+VLT\+\_\+\+VID\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ce76b7250e3b9eee867ee7543360929}{ETH\+\_\+\+MACIVIR\+\_\+\+VLT\+\_\+\+VID\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ETH\+\_\+\+MACIVIR\+\_\+\+VLT\+\_\+\+VID\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACIVIR\+\_\+\+VLT\+\_\+\+VID}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ce76b7250e3b9eee867ee7543360929}{ETH\+\_\+\+MACIVIR\+\_\+\+VLT\+\_\+\+VID\+\_\+\+Msk}}  /$\ast$ VLAN Identifier field of VLAN tag $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTFCR\+\_\+\+PT\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8256ae766f86217897734a640826af7}{ETH\+\_\+\+MACTFCR\+\_\+\+PT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACTFCR\+\_\+\+PT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTFCR\+\_\+\+PT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8256ae766f86217897734a640826af7}{ETH\+\_\+\+MACTFCR\+\_\+\+PT\+\_\+\+Msk}}       /$\ast$ Pause Time $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTFCR\+\_\+\+DZPQ\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa378d45fbcf91a49dcebb52feaf8f8b9}{ETH\+\_\+\+MACTFCR\+\_\+\+DZPQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACTFCR\+\_\+\+DZPQ\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTFCR\+\_\+\+DZPQ}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa378d45fbcf91a49dcebb52feaf8f8b9}{ETH\+\_\+\+MACTFCR\+\_\+\+DZPQ\+\_\+\+Msk}}     /$\ast$ Disable Zero-\/Quanta Pause $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06aa6363ce378daa7644790b833ce853}{ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTFCR\+\_\+\+PLT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06aa6363ce378daa7644790b833ce853}{ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+Msk}}      /$\ast$ Pause Low Threshold $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+MINUS4}~((uint32\+\_\+t)0x00000000)   /$\ast$ Pause time minus 4 slot times $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+MINUS28\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab45b900d63022189381eac79db40e381}{ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+MINUS28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+MINUS28\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+MINUS28}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab45b900d63022189381eac79db40e381}{ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+MINUS28\+\_\+\+Msk}} /$\ast$ Pause time minus 28 slot times $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+MINUS36\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf817e18e91148b6b2aa22ef8df31dc2f}{ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+MINUS36\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+MINUS36\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+MINUS36}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf817e18e91148b6b2aa22ef8df31dc2f}{ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+MINUS36\+\_\+\+Msk}} /$\ast$ Pause time minus 36 slot times $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+MINUS144\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga994422048e934502aa3cbf754d8618fe}{ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+MINUS144\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+MINUS144\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+MINUS144}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga994422048e934502aa3cbf754d8618fe}{ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+MINUS144\+\_\+\+Msk}} /$\ast$ Pause time minus 144 slot times $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+MINUS256\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43f6fae4711cc8efe3aa268ecd60da94}{ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+MINUS256\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+MINUS256\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+MINUS256}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43f6fae4711cc8efe3aa268ecd60da94}{ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+MINUS256\+\_\+\+Msk}} /$\ast$ Pause time minus 256 slot times $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+MINUS512\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8824bd3fb3cf3853dac5c0e126a15ee8}{ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+MINUS512\+\_\+\+Msk}}~(0x5\+UL $<$$<$ ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+MINUS512\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+MINUS512}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8824bd3fb3cf3853dac5c0e126a15ee8}{ETH\+\_\+\+MACTFCR\+\_\+\+PLT\+\_\+\+MINUS512\+\_\+\+Msk}} /$\ast$ Pause time minus 512 slot times $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTFCR\+\_\+\+TFE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d0c0da4f32997d39a7b10a077ed312}{ETH\+\_\+\+MACTFCR\+\_\+\+TFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACTFCR\+\_\+\+TFE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTFCR\+\_\+\+TFE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d0c0da4f32997d39a7b10a077ed312}{ETH\+\_\+\+MACTFCR\+\_\+\+TFE\+\_\+\+Msk}}      /$\ast$ Transmit Flow Control Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTFCR\+\_\+\+FCB\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f816a743821897d7fd1a979e06e69c6}{ETH\+\_\+\+MACTFCR\+\_\+\+FCB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACTFCR\+\_\+\+FCB\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTFCR\+\_\+\+FCB}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f816a743821897d7fd1a979e06e69c6}{ETH\+\_\+\+MACTFCR\+\_\+\+FCB\+\_\+\+Msk}}      /$\ast$ Flow Control Busy or Backpressure Activate $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACRFCR\+\_\+\+UP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddedb9e5b1965eda2a941268cf94b4a7}{ETH\+\_\+\+MACRFCR\+\_\+\+UP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACRFCR\+\_\+\+UP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACRFCR\+\_\+\+UP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddedb9e5b1965eda2a941268cf94b4a7}{ETH\+\_\+\+MACRFCR\+\_\+\+UP\+\_\+\+Msk}}       /$\ast$ Unicast Pause Packet Detect $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACRFCR\+\_\+\+RFE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae57dc79291db212e542451147fb13e96}{ETH\+\_\+\+MACRFCR\+\_\+\+RFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACRFCR\+\_\+\+RFE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACRFCR\+\_\+\+RFE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae57dc79291db212e542451147fb13e96}{ETH\+\_\+\+MACRFCR\+\_\+\+RFE\+\_\+\+Msk}}      /$\ast$ Receive Flow Control Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACISR\+\_\+\+RXSTSIS\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0595d009a1540748d9d4634695e39453}{ETH\+\_\+\+MACISR\+\_\+\+RXSTSIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACISR\+\_\+\+RXSTSIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACISR\+\_\+\+RXSTSIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0595d009a1540748d9d4634695e39453}{ETH\+\_\+\+MACISR\+\_\+\+RXSTSIS\+\_\+\+Msk}}   /$\ast$ Receive Status Interrupt $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACISR\+\_\+\+TXSTSIS\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0236213f1d1c9d4c182ae285a55e62}{ETH\+\_\+\+MACISR\+\_\+\+TXSTSIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACISR\+\_\+\+TXSTSIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACISR\+\_\+\+TXSTSIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0236213f1d1c9d4c182ae285a55e62}{ETH\+\_\+\+MACISR\+\_\+\+TXSTSIS\+\_\+\+Msk}}   /$\ast$ Transmit Status Interrupt $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACISR\+\_\+\+TSIS\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55371e68581a7ef7d87b9fe5d992990c}{ETH\+\_\+\+MACISR\+\_\+\+TSIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACISR\+\_\+\+TSIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACISR\+\_\+\+TSIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55371e68581a7ef7d87b9fe5d992990c}{ETH\+\_\+\+MACISR\+\_\+\+TSIS\+\_\+\+Msk}}      /$\ast$ Timestamp Interrupt Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACISR\+\_\+\+MMCTXIS\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac942057d33b4f09e3473bc94f718ca2}{ETH\+\_\+\+MACISR\+\_\+\+MMCTXIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACISR\+\_\+\+MMCTXIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACISR\+\_\+\+MMCTXIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac942057d33b4f09e3473bc94f718ca2}{ETH\+\_\+\+MACISR\+\_\+\+MMCTXIS\+\_\+\+Msk}}   /$\ast$ MMC Transmit Interrupt Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACISR\+\_\+\+MMCRXIS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a0f242ab24112182d5ee77c3cbcf2e}{ETH\+\_\+\+MACISR\+\_\+\+MMCRXIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACISR\+\_\+\+MMCRXIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACISR\+\_\+\+MMCRXIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a0f242ab24112182d5ee77c3cbcf2e}{ETH\+\_\+\+MACISR\+\_\+\+MMCRXIS\+\_\+\+Msk}}   /$\ast$ MMC Receive Interrupt Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACISR\+\_\+\+MMCIS\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20fa8e1fd4aacc1528a035faaca847a1}{ETH\+\_\+\+MACISR\+\_\+\+MMCIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACISR\+\_\+\+MMCIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACISR\+\_\+\+MMCIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20fa8e1fd4aacc1528a035faaca847a1}{ETH\+\_\+\+MACISR\+\_\+\+MMCIS\+\_\+\+Msk}}     /$\ast$ MMC Interrupt Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACISR\+\_\+\+LPIIS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c0064627416a4741f10677f25ee9b03}{ETH\+\_\+\+MACISR\+\_\+\+LPIIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACISR\+\_\+\+LPIIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACISR\+\_\+\+LPIIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c0064627416a4741f10677f25ee9b03}{ETH\+\_\+\+MACISR\+\_\+\+LPIIS\+\_\+\+Msk}}     /$\ast$ LPI Interrupt Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACISR\+\_\+\+PMTIS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542b2de4027d02dc7b789693a389681d}{ETH\+\_\+\+MACISR\+\_\+\+PMTIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACISR\+\_\+\+PMTIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACISR\+\_\+\+PMTIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542b2de4027d02dc7b789693a389681d}{ETH\+\_\+\+MACISR\+\_\+\+PMTIS\+\_\+\+Msk}}     /$\ast$ PMT Interrupt Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACISR\+\_\+\+PHYIS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf665549d78fe6b8f4500c2aa3f51fa6c}{ETH\+\_\+\+MACISR\+\_\+\+PHYIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACISR\+\_\+\+PHYIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACISR\+\_\+\+PHYIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf665549d78fe6b8f4500c2aa3f51fa6c}{ETH\+\_\+\+MACISR\+\_\+\+PHYIS\+\_\+\+Msk}}     /$\ast$ PHY Interrupt $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACIER\+\_\+\+RXSTSIE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a9bc1bd58cf9aaaadbf4c4b3632e13}{ETH\+\_\+\+MACIER\+\_\+\+RXSTSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACIER\+\_\+\+RXSTSIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACIER\+\_\+\+RXSTSIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a9bc1bd58cf9aaaadbf4c4b3632e13}{ETH\+\_\+\+MACIER\+\_\+\+RXSTSIE\+\_\+\+Msk}}   /$\ast$ Receive Status Interrupt Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACIER\+\_\+\+TXSTSIE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fb96f3527b2cd065c8fd989e960073c}{ETH\+\_\+\+MACIER\+\_\+\+TXSTSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACIER\+\_\+\+TXSTSIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACIER\+\_\+\+TXSTSIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fb96f3527b2cd065c8fd989e960073c}{ETH\+\_\+\+MACIER\+\_\+\+TXSTSIE\+\_\+\+Msk}}   /$\ast$ Transmit Status Interrupt Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACIER\+\_\+\+TSIE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f576e8fc61828a975ec20e238a88193}{ETH\+\_\+\+MACIER\+\_\+\+TSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACIER\+\_\+\+TSIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACIER\+\_\+\+TSIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f576e8fc61828a975ec20e238a88193}{ETH\+\_\+\+MACIER\+\_\+\+TSIE\+\_\+\+Msk}}      /$\ast$ Timestamp Interrupt Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACIER\+\_\+\+LPIIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga660434b0ba491b74a9aaf6377360b9f5}{ETH\+\_\+\+MACIER\+\_\+\+LPIIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACIER\+\_\+\+LPIIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACIER\+\_\+\+LPIIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga660434b0ba491b74a9aaf6377360b9f5}{ETH\+\_\+\+MACIER\+\_\+\+LPIIE\+\_\+\+Msk}}     /$\ast$ LPI Interrupt Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACIER\+\_\+\+PMTIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb929fecece9ad73fceaf1bcb93ec168}{ETH\+\_\+\+MACIER\+\_\+\+PMTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACIER\+\_\+\+PMTIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACIER\+\_\+\+PMTIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb929fecece9ad73fceaf1bcb93ec168}{ETH\+\_\+\+MACIER\+\_\+\+PMTIE\+\_\+\+Msk}}     /$\ast$ PMT Interrupt Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACIER\+\_\+\+PHYIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1d4e804d633b959c83bb1d362c054cb}{ETH\+\_\+\+MACIER\+\_\+\+PHYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACIER\+\_\+\+PHYIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACIER\+\_\+\+PHYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1d4e804d633b959c83bb1d362c054cb}{ETH\+\_\+\+MACIER\+\_\+\+PHYIE\+\_\+\+Msk}}     /$\ast$ PHY Interrupt Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACRXTXSR\+\_\+\+RWT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8239dc260c6f518acd1101f460ada64e}{ETH\+\_\+\+MACRXTXSR\+\_\+\+RWT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACRXTXSR\+\_\+\+RWT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACRXTXSR\+\_\+\+RWT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8239dc260c6f518acd1101f460ada64e}{ETH\+\_\+\+MACRXTXSR\+\_\+\+RWT\+\_\+\+Msk}}    /$\ast$ Receive Watchdog Timeout $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACRXTXSR\+\_\+\+EXCOL\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85e9e06995e9437ba47c72e4992ebc34}{ETH\+\_\+\+MACRXTXSR\+\_\+\+EXCOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACRXTXSR\+\_\+\+EXCOL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACRXTXSR\+\_\+\+EXCOL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85e9e06995e9437ba47c72e4992ebc34}{ETH\+\_\+\+MACRXTXSR\+\_\+\+EXCOL\+\_\+\+Msk}}  /$\ast$ Excessive Collisions $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACRXTXSR\+\_\+\+LCOL\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2989b7fa6aa94e84457b5a8c4a48ed42}{ETH\+\_\+\+MACRXTXSR\+\_\+\+LCOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACRXTXSR\+\_\+\+LCOL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACRXTXSR\+\_\+\+LCOL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2989b7fa6aa94e84457b5a8c4a48ed42}{ETH\+\_\+\+MACRXTXSR\+\_\+\+LCOL\+\_\+\+Msk}}   /$\ast$ Late Collision $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACRXTXSR\+\_\+\+EXDEF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b275562c486f1b40d16d6b3558f3064}{ETH\+\_\+\+MACRXTXSR\+\_\+\+EXDEF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACRXTXSR\+\_\+\+EXDEF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACRXTXSR\+\_\+\+EXDEF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b275562c486f1b40d16d6b3558f3064}{ETH\+\_\+\+MACRXTXSR\+\_\+\+EXDEF\+\_\+\+Msk}}  /$\ast$ Excessive Deferral $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACRXTXSR\+\_\+\+LCARR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5adf137a2abb2097591c759fbc6942b}{ETH\+\_\+\+MACRXTXSR\+\_\+\+LCARR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACRXTXSR\+\_\+\+LCARR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACRXTXSR\+\_\+\+LCARR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5adf137a2abb2097591c759fbc6942b}{ETH\+\_\+\+MACRXTXSR\+\_\+\+LCARR\+\_\+\+Msk}}  /$\ast$ Loss of Carrier $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACRXTXSR\+\_\+\+NCARR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a9fdc03d8f2c1898ef95f4b01900717}{ETH\+\_\+\+MACRXTXSR\+\_\+\+NCARR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACRXTXSR\+\_\+\+NCARR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACRXTXSR\+\_\+\+NCARR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a9fdc03d8f2c1898ef95f4b01900717}{ETH\+\_\+\+MACRXTXSR\+\_\+\+NCARR\+\_\+\+Msk}}  /$\ast$ No Carrier $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACRXTXSR\+\_\+\+TJT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a2871ed6eb135483554e3e7ed946347}{ETH\+\_\+\+MACRXTXSR\+\_\+\+TJT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACRXTXSR\+\_\+\+TJT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACRXTXSR\+\_\+\+TJT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a2871ed6eb135483554e3e7ed946347}{ETH\+\_\+\+MACRXTXSR\+\_\+\+TJT\+\_\+\+Msk}}    /$\ast$ Transmit Jabber Timeout $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPCSR\+\_\+\+RWKFILTRST\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab825c8d8247decc772fdc8addd32da08}{ETH\+\_\+\+MACPCSR\+\_\+\+RWKFILTRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPCSR\+\_\+\+RWKFILTRST\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPCSR\+\_\+\+RWKFILTRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab825c8d8247decc772fdc8addd32da08}{ETH\+\_\+\+MACPCSR\+\_\+\+RWKFILTRST\+\_\+\+Msk}} /$\ast$ Remote Wake-\/Up Packet Filter Register Pointer Reset $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPCSR\+\_\+\+RWKPTR\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd26d52828934b77fcf9a26e329dab0e}{ETH\+\_\+\+MACPCSR\+\_\+\+RWKPTR\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ETH\+\_\+\+MACPCSR\+\_\+\+RWKPTR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPCSR\+\_\+\+RWKPTR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd26d52828934b77fcf9a26e329dab0e}{ETH\+\_\+\+MACPCSR\+\_\+\+RWKPTR\+\_\+\+Msk}}   /$\ast$ Remote Wake-\/up FIFO Pointer $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPCSR\+\_\+\+RWKPFE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga787819d91c7e5e04e27a16b9dfe07f27}{ETH\+\_\+\+MACPCSR\+\_\+\+RWKPFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPCSR\+\_\+\+RWKPFE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPCSR\+\_\+\+RWKPFE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga787819d91c7e5e04e27a16b9dfe07f27}{ETH\+\_\+\+MACPCSR\+\_\+\+RWKPFE\+\_\+\+Msk}}   /$\ast$ Remote Wake-\/up Packet Forwarding Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPCSR\+\_\+\+GLBLUCAST\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5f7f0e0f854eb73cca781f0f771a775}{ETH\+\_\+\+MACPCSR\+\_\+\+GLBLUCAST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPCSR\+\_\+\+GLBLUCAST\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPCSR\+\_\+\+GLBLUCAST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5f7f0e0f854eb73cca781f0f771a775}{ETH\+\_\+\+MACPCSR\+\_\+\+GLBLUCAST\+\_\+\+Msk}} /$\ast$ Global Unicast $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPCSR\+\_\+\+RWKPRCVD\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79026ab23e3bb6b7eeda80883420005c}{ETH\+\_\+\+MACPCSR\+\_\+\+RWKPRCVD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPCSR\+\_\+\+RWKPRCVD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPCSR\+\_\+\+RWKPRCVD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79026ab23e3bb6b7eeda80883420005c}{ETH\+\_\+\+MACPCSR\+\_\+\+RWKPRCVD\+\_\+\+Msk}} /$\ast$ Remote Wake-\/Up Packet Received $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPCSR\+\_\+\+MGKPRCVD\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac44588a144b5ef84a47f18f441db3fad}{ETH\+\_\+\+MACPCSR\+\_\+\+MGKPRCVD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPCSR\+\_\+\+MGKPRCVD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPCSR\+\_\+\+MGKPRCVD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac44588a144b5ef84a47f18f441db3fad}{ETH\+\_\+\+MACPCSR\+\_\+\+MGKPRCVD\+\_\+\+Msk}} /$\ast$ Magic Packet Received $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPCSR\+\_\+\+RWKPKTEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72005ffb61cebebf4a419303d9260ec6}{ETH\+\_\+\+MACPCSR\+\_\+\+RWKPKTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPCSR\+\_\+\+RWKPKTEN\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPCSR\+\_\+\+RWKPKTEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72005ffb61cebebf4a419303d9260ec6}{ETH\+\_\+\+MACPCSR\+\_\+\+RWKPKTEN\+\_\+\+Msk}} /$\ast$ Remote Wake-\/Up Packet Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPCSR\+\_\+\+MGKPKTEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4569cab174777c30cbebeb9f35ce5726}{ETH\+\_\+\+MACPCSR\+\_\+\+MGKPKTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPCSR\+\_\+\+MGKPKTEN\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPCSR\+\_\+\+MGKPKTEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4569cab174777c30cbebeb9f35ce5726}{ETH\+\_\+\+MACPCSR\+\_\+\+MGKPKTEN\+\_\+\+Msk}} /$\ast$ Magic Packet Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPCSR\+\_\+\+PWRDWN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94babeb56352bb3b610add8d488962a1}{ETH\+\_\+\+MACPCSR\+\_\+\+PWRDWN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPCSR\+\_\+\+PWRDWN\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPCSR\+\_\+\+PWRDWN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94babeb56352bb3b610add8d488962a1}{ETH\+\_\+\+MACPCSR\+\_\+\+PWRDWN\+\_\+\+Msk}}   /$\ast$ Power Down $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACRWUPFR\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412a8846e3e1bfa4aefc1efb1b3ec387}{ETH\+\_\+\+MACRWUPFR\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACRWUPFR\+\_\+\+D\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACRWUPFR\+\_\+D}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412a8846e3e1bfa4aefc1efb1b3ec387}{ETH\+\_\+\+MACRWUPFR\+\_\+\+D\+\_\+\+Msk}}      /$\ast$ Wake-\/up Packet filter register data $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACLCSR\+\_\+\+LPITCSE\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3a2d950172035f1a44e04554b7aeea1}{ETH\+\_\+\+MACLCSR\+\_\+\+LPITCSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACLCSR\+\_\+\+LPITCSE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACLCSR\+\_\+\+LPITCSE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3a2d950172035f1a44e04554b7aeea1}{ETH\+\_\+\+MACLCSR\+\_\+\+LPITCSE\+\_\+\+Msk}}  /$\ast$ LPI Tx Clock Stop Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACLCSR\+\_\+\+LPITE\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002717791acf25525c1d81a00aefb718}{ETH\+\_\+\+MACLCSR\+\_\+\+LPITE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACLCSR\+\_\+\+LPITE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACLCSR\+\_\+\+LPITE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002717791acf25525c1d81a00aefb718}{ETH\+\_\+\+MACLCSR\+\_\+\+LPITE\+\_\+\+Msk}}    /$\ast$ LPI Timer Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACLCSR\+\_\+\+LPITXA\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2be9197ccf8d37a9890c037234344079}{ETH\+\_\+\+MACLCSR\+\_\+\+LPITXA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACLCSR\+\_\+\+LPITXA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACLCSR\+\_\+\+LPITXA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2be9197ccf8d37a9890c037234344079}{ETH\+\_\+\+MACLCSR\+\_\+\+LPITXA\+\_\+\+Msk}}   /$\ast$ LPI Tx Automate $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACLCSR\+\_\+\+PLS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab95568ed3c1dccdf0f7c95a380176319}{ETH\+\_\+\+MACLCSR\+\_\+\+PLS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACLCSR\+\_\+\+PLS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACLCSR\+\_\+\+PLS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab95568ed3c1dccdf0f7c95a380176319}{ETH\+\_\+\+MACLCSR\+\_\+\+PLS\+\_\+\+Msk}}      /$\ast$ PHY Link Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACLCSR\+\_\+\+LPIEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcbd7261d296d44077b5a82efdf69077}{ETH\+\_\+\+MACLCSR\+\_\+\+LPIEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACLCSR\+\_\+\+LPIEN\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACLCSR\+\_\+\+LPIEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcbd7261d296d44077b5a82efdf69077}{ETH\+\_\+\+MACLCSR\+\_\+\+LPIEN\+\_\+\+Msk}}    /$\ast$ LPI Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACLCSR\+\_\+\+RLPIST\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f95b6f89ae0294453e55d23b5b18faf}{ETH\+\_\+\+MACLCSR\+\_\+\+RLPIST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACLCSR\+\_\+\+RLPIST\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACLCSR\+\_\+\+RLPIST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f95b6f89ae0294453e55d23b5b18faf}{ETH\+\_\+\+MACLCSR\+\_\+\+RLPIST\+\_\+\+Msk}}   /$\ast$ Receive LPI State $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACLCSR\+\_\+\+TLPIST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6dcdf12f46a4820d0f5113762461233}{ETH\+\_\+\+MACLCSR\+\_\+\+TLPIST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACLCSR\+\_\+\+TLPIST\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACLCSR\+\_\+\+TLPIST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6dcdf12f46a4820d0f5113762461233}{ETH\+\_\+\+MACLCSR\+\_\+\+TLPIST\+\_\+\+Msk}}   /$\ast$ Transmit LPI State $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACLCSR\+\_\+\+RLPIEX\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a9655b0b9bbcbce63f6d093887fde29}{ETH\+\_\+\+MACLCSR\+\_\+\+RLPIEX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACLCSR\+\_\+\+RLPIEX\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACLCSR\+\_\+\+RLPIEX}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a9655b0b9bbcbce63f6d093887fde29}{ETH\+\_\+\+MACLCSR\+\_\+\+RLPIEX\+\_\+\+Msk}}   /$\ast$ Receive LPI Exit $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACLCSR\+\_\+\+RLPIEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7c90d49b56a3e7e4bd8d9d60c4d36a9}{ETH\+\_\+\+MACLCSR\+\_\+\+RLPIEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACLCSR\+\_\+\+RLPIEN\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACLCSR\+\_\+\+RLPIEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7c90d49b56a3e7e4bd8d9d60c4d36a9}{ETH\+\_\+\+MACLCSR\+\_\+\+RLPIEN\+\_\+\+Msk}}   /$\ast$ Receive LPI Entry $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACLCSR\+\_\+\+TLPIEX\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c2dc870ea31c4c436533bdfa13a9b7}{ETH\+\_\+\+MACLCSR\+\_\+\+TLPIEX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACLCSR\+\_\+\+TLPIEX\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACLCSR\+\_\+\+TLPIEX}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c2dc870ea31c4c436533bdfa13a9b7}{ETH\+\_\+\+MACLCSR\+\_\+\+TLPIEX\+\_\+\+Msk}}   /$\ast$ Transmit LPI Exit $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACLCSR\+\_\+\+TLPIEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d523c942c9d4409e2e29484ca55eb8}{ETH\+\_\+\+MACLCSR\+\_\+\+TLPIEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACLCSR\+\_\+\+TLPIEN\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACLCSR\+\_\+\+TLPIEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d523c942c9d4409e2e29484ca55eb8}{ETH\+\_\+\+MACLCSR\+\_\+\+TLPIEN\+\_\+\+Msk}}   /$\ast$ Transmit LPI Entry $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACLTCR\+\_\+\+LST\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623d35348b90dee071df6e0a41fc39ab}{ETH\+\_\+\+MACLTCR\+\_\+\+LST\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ ETH\+\_\+\+MACLTCR\+\_\+\+LST\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACLTCR\+\_\+\+LST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623d35348b90dee071df6e0a41fc39ab}{ETH\+\_\+\+MACLTCR\+\_\+\+LST\+\_\+\+Msk}}      /$\ast$ LPI LS TIMER $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACLTCR\+\_\+\+TWT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6027d7fae0260b61367b398e5313dd1f}{ETH\+\_\+\+MACLTCR\+\_\+\+TWT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACLTCR\+\_\+\+TWT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACLTCR\+\_\+\+TWT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6027d7fae0260b61367b398e5313dd1f}{ETH\+\_\+\+MACLTCR\+\_\+\+TWT\+\_\+\+Msk}}      /$\ast$ LPI TW TIMER $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACLETR\+\_\+\+LPIET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga180fc34f1595cc8f069a3d71dd1a3495}{ETH\+\_\+\+MACLETR\+\_\+\+LPIET\+\_\+\+Msk}}~(0x\+FFFFFUL $<$$<$ ETH\+\_\+\+MACLETR\+\_\+\+LPIET\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACLETR\+\_\+\+LPIET}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga180fc34f1595cc8f069a3d71dd1a3495}{ETH\+\_\+\+MACLETR\+\_\+\+LPIET\+\_\+\+Msk}}    /$\ast$ LPI Entry Timer $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MAC1\+USTCR\+\_\+\+TIC1\+USCNTR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d9cd5774024bd4adc0483c9579b0ee}{ETH\+\_\+\+MAC1\+USTCR\+\_\+\+TIC1\+USCNTR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ETH\+\_\+\+MAC1\+USTCR\+\_\+\+TIC1\+USCNTR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MAC1\+USTCR\+\_\+\+TIC1\+USCNTR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d9cd5774024bd4adc0483c9579b0ee}{ETH\+\_\+\+MAC1\+USTCR\+\_\+\+TIC1\+USCNTR\+\_\+\+Msk}} /$\ast$ 1US TIC Counter $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVR\+\_\+\+USERVER\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa06752ef0860192870cfc487836bf7ae}{ETH\+\_\+\+MACVR\+\_\+\+USERVER\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ ETH\+\_\+\+MACVR\+\_\+\+USERVER\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVR\+\_\+\+USERVER}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa06752ef0860192870cfc487836bf7ae}{ETH\+\_\+\+MACVR\+\_\+\+USERVER\+\_\+\+Msk}}    /$\ast$ User-\/defined Version $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVR\+\_\+\+SNPSVER\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae17b2a33912d5340ceb23907e3f18ffc}{ETH\+\_\+\+MACVR\+\_\+\+SNPSVER\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ ETH\+\_\+\+MACVR\+\_\+\+SNPSVER\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVR\+\_\+\+SNPSVER}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae17b2a33912d5340ceb23907e3f18ffc}{ETH\+\_\+\+MACVR\+\_\+\+SNPSVER\+\_\+\+Msk}}    /$\ast$ Synopsys-\/defined Version $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACDR\+\_\+\+TFCSTS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87b961ce4bba3b24e3786ac8d5f447f8}{ETH\+\_\+\+MACDR\+\_\+\+TFCSTS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACDR\+\_\+\+TFCSTS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDR\+\_\+\+TFCSTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87b961ce4bba3b24e3786ac8d5f447f8}{ETH\+\_\+\+MACDR\+\_\+\+TFCSTS\+\_\+\+Msk}}     /$\ast$ MAC Transmit Packet Controller Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACDR\+\_\+\+TFCSTS\+\_\+\+IDLE}~((uint32\+\_\+t)0x00000000)   /$\ast$ Idle state $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACDR\+\_\+\+TFCSTS\+\_\+\+WAIT\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f0d10c1f6203fcd44fc45d58ffd1399}{ETH\+\_\+\+MACDR\+\_\+\+TFCSTS\+\_\+\+WAIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACDR\+\_\+\+TFCSTS\+\_\+\+WAIT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDR\+\_\+\+TFCSTS\+\_\+\+WAIT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f0d10c1f6203fcd44fc45d58ffd1399}{ETH\+\_\+\+MACDR\+\_\+\+TFCSTS\+\_\+\+WAIT\+\_\+\+Msk}} /$\ast$ Waiting for status of the previous packet, IPG or backoff period to be over $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACDR\+\_\+\+TFCSTS\+\_\+\+GENERATEPCP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3510afa7d6ed31619ef075c559415172}{ETH\+\_\+\+MACDR\+\_\+\+TFCSTS\+\_\+\+GENERATEPCP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACDR\+\_\+\+TFCSTS\+\_\+\+GENERATEPCP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDR\+\_\+\+TFCSTS\+\_\+\+GENERATEPCP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3510afa7d6ed31619ef075c559415172}{ETH\+\_\+\+MACDR\+\_\+\+TFCSTS\+\_\+\+GENERATEPCP\+\_\+\+Msk}} /$\ast$ Generating and transmitting a Pause control packet $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACDR\+\_\+\+TFCSTS\+\_\+\+TRASFERIP\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b69a6a81a3f56bbe06b1d6f415547a0}{ETH\+\_\+\+MACDR\+\_\+\+TFCSTS\+\_\+\+TRASFERIP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACDR\+\_\+\+TFCSTS\+\_\+\+TRASFERIP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDR\+\_\+\+TFCSTS\+\_\+\+TRASFERIP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b69a6a81a3f56bbe06b1d6f415547a0}{ETH\+\_\+\+MACDR\+\_\+\+TFCSTS\+\_\+\+TRASFERIP\+\_\+\+Msk}} /$\ast$ Transferring input packet for transmission $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACDR\+\_\+\+TPESTS\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eb7e82df7bfe76754aa6adf4d0d9aea}{ETH\+\_\+\+MACDR\+\_\+\+TPESTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACDR\+\_\+\+TPESTS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDR\+\_\+\+TPESTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eb7e82df7bfe76754aa6adf4d0d9aea}{ETH\+\_\+\+MACDR\+\_\+\+TPESTS\+\_\+\+Msk}}     /$\ast$ MAC Receive Packet Controller FIFO Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACDR\+\_\+\+RFCFCSTS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba507dc04326282903b138e822fd1d85}{ETH\+\_\+\+MACDR\+\_\+\+RFCFCSTS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACDR\+\_\+\+RFCFCSTS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDR\+\_\+\+RFCFCSTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba507dc04326282903b138e822fd1d85}{ETH\+\_\+\+MACDR\+\_\+\+RFCFCSTS\+\_\+\+Msk}}   /$\ast$ MAC MII Transmit Protocol Engine Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACDR\+\_\+\+RPESTS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc216f823dffbb42f906615af15dc561}{ETH\+\_\+\+MACDR\+\_\+\+RPESTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACDR\+\_\+\+RPESTS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDR\+\_\+\+RPESTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc216f823dffbb42f906615af15dc561}{ETH\+\_\+\+MACDR\+\_\+\+RPESTS\+\_\+\+Msk}}     /$\ast$ MAC MII Receive Protocol Engine Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+ACTPHYSEL\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe47287b23acc606013273a04aa594ce}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+ACTPHYSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+MACHWF0\+R\+\_\+\+ACTPHYSEL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+ACTPHYSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe47287b23acc606013273a04aa594ce}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+ACTPHYSEL\+\_\+\+Msk}} /$\ast$ Active PHY Selected $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+ACTPHYSEL\+\_\+\+MII}~((uint32\+\_\+t)0x00000000)   /$\ast$ MII $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+ACTPHYSEL\+\_\+\+RMII\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14972f0dbc126a532b5b3277193c5bbc}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+ACTPHYSEL\+\_\+\+RMII\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACHWF0\+R\+\_\+\+ACTPHYSEL\+\_\+\+RMII\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+ACTPHYSEL\+\_\+\+RMII}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14972f0dbc126a532b5b3277193c5bbc}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+ACTPHYSEL\+\_\+\+RMII\+\_\+\+Msk}} /$\ast$ RMII $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+ACTPHYSEL\+\_\+\+REVMII\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33bba5a2a11a5b1e03af2b044dee30f2}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+ACTPHYSEL\+\_\+\+REVMII\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+MACHWF0\+R\+\_\+\+ACTPHYSEL\+\_\+\+REVMII\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+ACTPHYSEL\+\_\+\+REVMII}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33bba5a2a11a5b1e03af2b044dee30f2}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+ACTPHYSEL\+\_\+\+REVMII\+\_\+\+Msk}} /$\ast$ Rev\+MII $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+SAVLANINS\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc2caeab4487b44fd1383d63c2b6b117}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+SAVLANINS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACHWF0\+R\+\_\+\+SAVLANINS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+SAVLANINS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc2caeab4487b44fd1383d63c2b6b117}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+SAVLANINS\+\_\+\+Msk}} /$\ast$ Source Address or VLAN Insertion Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+TSSTSSEL\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e173ec8e5ff9bfea2f7e61a3e823dd1}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+TSSTSSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACHWF0\+R\+\_\+\+TSSTSSEL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+TSSTSSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e173ec8e5ff9bfea2f7e61a3e823dd1}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+TSSTSSEL\+\_\+\+Msk}} /$\ast$ Timestamp System Time Source $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+TSSTSSEL\+\_\+\+INTERNAL\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7afa6f98bcf8455a13e7419eb62352a4}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+TSSTSSEL\+\_\+\+INTERNAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACHWF0\+R\+\_\+\+TSSTSSEL\+\_\+\+INTERNAL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+TSSTSSEL\+\_\+\+INTERNAL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7afa6f98bcf8455a13e7419eb62352a4}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+TSSTSSEL\+\_\+\+INTERNAL\+\_\+\+Msk}} /$\ast$ Timestamp System Time Source\+: Internal $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+TSSTSSEL\+\_\+\+EXTERNAL\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6bfed9a2586bc0c8370d579eab6edd2}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+TSSTSSEL\+\_\+\+EXTERNAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACHWF0\+R\+\_\+\+TSSTSSEL\+\_\+\+EXTERNAL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+TSSTSSEL\+\_\+\+EXTERNAL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6bfed9a2586bc0c8370d579eab6edd2}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+TSSTSSEL\+\_\+\+EXTERNAL\+\_\+\+Msk}} /$\ast$ Timestamp System Time Source\+: External $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+TSSTSSEL\+\_\+\+BOTH\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35654ff3ca563ed6044a2d48aa834f35}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+TSSTSSEL\+\_\+\+BOTH\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACHWF0\+R\+\_\+\+TSSTSSEL\+\_\+\+BOTH\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+TSSTSSEL\+\_\+\+BOTH}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35654ff3ca563ed6044a2d48aa834f35}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+TSSTSSEL\+\_\+\+BOTH\+\_\+\+Msk}} /$\ast$ Timestamp System Time Source\+: Internal \& External $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+MACADR64\+SEL\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c1c7ebc561951cf69ff37bbebbcc71}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+MACADR64\+SEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACHWF0\+R\+\_\+\+MACADR64\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+MACADR64\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c1c7ebc561951cf69ff37bbebbcc71}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+MACADR64\+SEL\+\_\+\+Msk}} /$\ast$ MAC Addresses 64-\/127 Selected $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+MACADR32\+SEL\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7321e8dc757279bae9395545265d038}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+MACADR32\+SEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACHWF0\+R\+\_\+\+MACADR32\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+MACADR32\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7321e8dc757279bae9395545265d038}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+MACADR32\+SEL\+\_\+\+Msk}} /$\ast$ MAC Addresses 32-\/63 Selected $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+ADDMACADRSEL\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303bc250172b6e29e2b8fc795eb7a091}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+ADDMACADRSEL\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ETH\+\_\+\+MACHWF0\+R\+\_\+\+ADDMACADRSEL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+ADDMACADRSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303bc250172b6e29e2b8fc795eb7a091}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+ADDMACADRSEL\+\_\+\+Msk}} /$\ast$ MAC Addresses 1-\/ 31 Selected $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+RXCOESEL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadff552300db524f4431c365f1144f3dd}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+RXCOESEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACHWF0\+R\+\_\+\+RXCOESEL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+RXCOESEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadff552300db524f4431c365f1144f3dd}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+RXCOESEL\+\_\+\+Msk}} /$\ast$ Receive Checksum Offload Enabled $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+TXCOESEL\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6574eba46dd554174471801d9d019707}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+TXCOESEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACHWF0\+R\+\_\+\+TXCOESEL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+TXCOESEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6574eba46dd554174471801d9d019707}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+TXCOESEL\+\_\+\+Msk}} /$\ast$ Transmit Checksum Offload Enabled $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+EEESEL\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7763854cd5d9c3ecf16596ac9aa2d1b}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+EEESEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACHWF0\+R\+\_\+\+EEESEL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+EEESEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7763854cd5d9c3ecf16596ac9aa2d1b}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+EEESEL\+\_\+\+Msk}}  /$\ast$ Energy Efficient Ethernet Enabled $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+TSSEL\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e5055140445ba452ccbdff63e8130c4}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+TSSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACHWF0\+R\+\_\+\+TSSEL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+TSSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e5055140445ba452ccbdff63e8130c4}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+TSSEL\+\_\+\+Msk}}   /$\ast$ IEEE 1588-\/2008 Timestamp Enabled $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+ARPOFFSEL\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46cdc1ef1302a19f2929ee89e2bc2973}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+ARPOFFSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACHWF0\+R\+\_\+\+ARPOFFSEL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+ARPOFFSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46cdc1ef1302a19f2929ee89e2bc2973}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+ARPOFFSEL\+\_\+\+Msk}} /$\ast$ ARP Offload Enabled $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+MMCSEL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ca67d20ec4f22fc3548b75b55771206}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+MMCSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACHWF0\+R\+\_\+\+MMCSEL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+MMCSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ca67d20ec4f22fc3548b75b55771206}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+MMCSEL\+\_\+\+Msk}}  /$\ast$ RMON Module Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+MGKSEL\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f0d81b78d576beb017ab2b46f1311a}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+MGKSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACHWF0\+R\+\_\+\+MGKSEL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+MGKSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f0d81b78d576beb017ab2b46f1311a}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+MGKSEL\+\_\+\+Msk}}  /$\ast$ PMT Magic Packet Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+RWKSEL\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf5b8e1e4b143afaaa20e0d77f49afe7}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+RWKSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACHWF0\+R\+\_\+\+RWKSEL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+RWKSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf5b8e1e4b143afaaa20e0d77f49afe7}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+RWKSEL\+\_\+\+Msk}}  /$\ast$ PMT Remote Wake-\/up Packet Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+SMASEL\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcca97559faace27c9896f87277aa5c0}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+SMASEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACHWF0\+R\+\_\+\+SMASEL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+SMASEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcca97559faace27c9896f87277aa5c0}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+SMASEL\+\_\+\+Msk}}  /$\ast$ SMA (MDIO) Interface $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+VLHASH\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3312b0e95e97aaee44a54216be8c6bce}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+VLHASH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACHWF0\+R\+\_\+\+VLHASH\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+VLHASH}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3312b0e95e97aaee44a54216be8c6bce}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+VLHASH\+\_\+\+Msk}}  /$\ast$ VLAN Hash Filter Selected $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+PCSSEL\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692a28b063d2924a6c619217221c13c7}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+PCSSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACHWF0\+R\+\_\+\+PCSSEL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+PCSSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692a28b063d2924a6c619217221c13c7}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+PCSSEL\+\_\+\+Msk}}  /$\ast$ PCS Registers (TBI, SGMII, or RTBI PHY interface) $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+HDSEL\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e541b6e528b671b40084a98f8ebbaa4}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+HDSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACHWF0\+R\+\_\+\+HDSEL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+HDSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e541b6e528b671b40084a98f8ebbaa4}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+HDSEL\+\_\+\+Msk}}   /$\ast$ Half-\/duplex Support $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+GMIISEL\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4364ceb619227b051d34534f3775c429}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+GMIISEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACHWF0\+R\+\_\+\+GMIISEL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+GMIISEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4364ceb619227b051d34534f3775c429}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+GMIISEL\+\_\+\+Msk}} /$\ast$ 1000 Mbps Support $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+MIISEL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06da9186e622e5bfdf860ccd3a5c5e01}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+MIISEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACHWF0\+R\+\_\+\+MIISEL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF0\+R\+\_\+\+MIISEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06da9186e622e5bfdf860ccd3a5c5e01}{ETH\+\_\+\+MACHWF0\+R\+\_\+\+MIISEL\+\_\+\+Msk}}  /$\ast$ 10 or 100 Mbps Support $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF1\+R\+\_\+\+L3\+L4\+FNUM\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7528547966a1b76a84f82ea5b4283c}{ETH\+\_\+\+MACHWF1\+R\+\_\+\+L3\+L4\+FNUM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ETH\+\_\+\+MACHWF1\+R\+\_\+\+L3\+L4\+FNUM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF1\+R\+\_\+\+L3\+L4\+FNUM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7528547966a1b76a84f82ea5b4283c}{ETH\+\_\+\+MACHWF1\+R\+\_\+\+L3\+L4\+FNUM\+\_\+\+Msk}} /$\ast$ Total number of L3 or L4 Filters $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF1\+R\+\_\+\+HASHTBLSZ\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e606b36da03fbb213d437094f979d21}{ETH\+\_\+\+MACHWF1\+R\+\_\+\+HASHTBLSZ\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACHWF1\+R\+\_\+\+HASHTBLSZ\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF1\+R\+\_\+\+HASHTBLSZ}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e606b36da03fbb213d437094f979d21}{ETH\+\_\+\+MACHWF1\+R\+\_\+\+HASHTBLSZ\+\_\+\+Msk}} /$\ast$ Hash Table Size $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF1\+R\+\_\+\+AVSEL\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40359bde9211c54bd9afd7f0b844f5f1}{ETH\+\_\+\+MACHWF1\+R\+\_\+\+AVSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACHWF1\+R\+\_\+\+AVSEL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF1\+R\+\_\+\+AVSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40359bde9211c54bd9afd7f0b844f5f1}{ETH\+\_\+\+MACHWF1\+R\+\_\+\+AVSEL\+\_\+\+Msk}}   /$\ast$ AV Feature Enabled $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF1\+R\+\_\+\+DBGMEMA\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga744ebf9fd91250095b95b18476f0e274}{ETH\+\_\+\+MACHWF1\+R\+\_\+\+DBGMEMA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACHWF1\+R\+\_\+\+DBGMEMA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF1\+R\+\_\+\+DBGMEMA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga744ebf9fd91250095b95b18476f0e274}{ETH\+\_\+\+MACHWF1\+R\+\_\+\+DBGMEMA\+\_\+\+Msk}} /$\ast$ Debug Memory Interface Enabled $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF1\+R\+\_\+\+TSOEN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga036cce0a0f8470efb088aae8f6de6da2}{ETH\+\_\+\+MACHWF1\+R\+\_\+\+TSOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACHWF1\+R\+\_\+\+TSOEN\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF1\+R\+\_\+\+TSOEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga036cce0a0f8470efb088aae8f6de6da2}{ETH\+\_\+\+MACHWF1\+R\+\_\+\+TSOEN\+\_\+\+Msk}}   /$\ast$ TCP Segmentation Offload Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF1\+R\+\_\+\+SPHEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d3945411386ca17e80f5a012e706871}{ETH\+\_\+\+MACHWF1\+R\+\_\+\+SPHEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACHWF1\+R\+\_\+\+SPHEN\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF1\+R\+\_\+\+SPHEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d3945411386ca17e80f5a012e706871}{ETH\+\_\+\+MACHWF1\+R\+\_\+\+SPHEN\+\_\+\+Msk}}   /$\ast$ Split Header Feature Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF1\+R\+\_\+\+DCBEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ae7809e64e8a930339e3d21e15dc6e}{ETH\+\_\+\+MACHWF1\+R\+\_\+\+DCBEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACHWF1\+R\+\_\+\+DCBEN\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF1\+R\+\_\+\+DCBEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ae7809e64e8a930339e3d21e15dc6e}{ETH\+\_\+\+MACHWF1\+R\+\_\+\+DCBEN\+\_\+\+Msk}}   /$\ast$ DCB Feature Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF1\+R\+\_\+\+ADDR64\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60e38556bb3d750300bc3df5734a5ae3}{ETH\+\_\+\+MACHWF1\+R\+\_\+\+ADDR64\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACHWF1\+R\+\_\+\+ADDR64\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF1\+R\+\_\+\+ADDR64}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60e38556bb3d750300bc3df5734a5ae3}{ETH\+\_\+\+MACHWF1\+R\+\_\+\+ADDR64\+\_\+\+Msk}}  /$\ast$ Address Width $\ast$/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga026a43533e304d450d68c55351bed600}{ETH\+\_\+\+MACHWF1\+R\+\_\+\+ADDR64\+\_\+32}}~(0x0\+UL $<$$<$ ETH\+\_\+\+MACHWF1\+R\+\_\+\+ADDR64\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabb6268dd07738e025b3420048afd404}{ETH\+\_\+\+MACHWF1\+R\+\_\+\+ADDR64\+\_\+40}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACHWF1\+R\+\_\+\+ADDR64\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2367b501445128256af8a336a1bfc3f}{ETH\+\_\+\+MACHWF1\+R\+\_\+\+ADDR64\+\_\+48}}~(0x2\+UL $<$$<$ ETH\+\_\+\+MACHWF1\+R\+\_\+\+ADDR64\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF1\+R\+\_\+\+ADVTHWORD\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75bb5f121b28f5262f1661932a3c9563}{ETH\+\_\+\+MACHWF1\+R\+\_\+\+ADVTHWORD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACHWF1\+R\+\_\+\+ADVTHWORD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF1\+R\+\_\+\+ADVTHWORD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75bb5f121b28f5262f1661932a3c9563}{ETH\+\_\+\+MACHWF1\+R\+\_\+\+ADVTHWORD\+\_\+\+Msk}} /$\ast$ IEEE 1588 High Word Register Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF1\+R\+\_\+\+PTOEN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040bd5e36594020717190bb31a8ea09a}{ETH\+\_\+\+MACHWF1\+R\+\_\+\+PTOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACHWF1\+R\+\_\+\+PTOEN\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF1\+R\+\_\+\+PTOEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040bd5e36594020717190bb31a8ea09a}{ETH\+\_\+\+MACHWF1\+R\+\_\+\+PTOEN\+\_\+\+Msk}}   /$\ast$ PTP Offload Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF1\+R\+\_\+\+OSTEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25bcc8efdb56bbe0c834d2f1a61847e5}{ETH\+\_\+\+MACHWF1\+R\+\_\+\+OSTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACHWF1\+R\+\_\+\+OSTEN\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF1\+R\+\_\+\+OSTEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25bcc8efdb56bbe0c834d2f1a61847e5}{ETH\+\_\+\+MACHWF1\+R\+\_\+\+OSTEN\+\_\+\+Msk}}   /$\ast$ One-\/Step Timestamping Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF1\+R\+\_\+\+TXFIFOSIZE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f66a42e669033619dc9153ba0b1b46}{ETH\+\_\+\+MACHWF1\+R\+\_\+\+TXFIFOSIZE\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ETH\+\_\+\+MACHWF1\+R\+\_\+\+TXFIFOSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF1\+R\+\_\+\+TXFIFOSIZE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f66a42e669033619dc9153ba0b1b46}{ETH\+\_\+\+MACHWF1\+R\+\_\+\+TXFIFOSIZE\+\_\+\+Msk}} /$\ast$ MTL Transmit FIFO Size $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF1\+R\+\_\+\+RXFIFOSIZE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73dc1ceb399418c5f33ec5f114dd8925}{ETH\+\_\+\+MACHWF1\+R\+\_\+\+RXFIFOSIZE\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ETH\+\_\+\+MACHWF1\+R\+\_\+\+RXFIFOSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF1\+R\+\_\+\+RXFIFOSIZE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73dc1ceb399418c5f33ec5f114dd8925}{ETH\+\_\+\+MACHWF1\+R\+\_\+\+RXFIFOSIZE\+\_\+\+Msk}} /$\ast$ MTL Receive FIFO Size $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF2\+R\+\_\+\+AUXSNAPNUM\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f0964095ecea7aee117b28d62162204}{ETH\+\_\+\+MACHWF2\+R\+\_\+\+AUXSNAPNUM\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+MACHWF2\+R\+\_\+\+AUXSNAPNUM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF2\+R\+\_\+\+AUXSNAPNUM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f0964095ecea7aee117b28d62162204}{ETH\+\_\+\+MACHWF2\+R\+\_\+\+AUXSNAPNUM\+\_\+\+Msk}} /$\ast$ Number of Auxiliary Snapshot Inputs $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF2\+R\+\_\+\+PPSOUTNUM\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03273f14f7d2de30b6efe7885623919f}{ETH\+\_\+\+MACHWF2\+R\+\_\+\+PPSOUTNUM\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+MACHWF2\+R\+\_\+\+PPSOUTNUM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF2\+R\+\_\+\+PPSOUTNUM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03273f14f7d2de30b6efe7885623919f}{ETH\+\_\+\+MACHWF2\+R\+\_\+\+PPSOUTNUM\+\_\+\+Msk}} /$\ast$  Number of PPS Outputs $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF2\+R\+\_\+\+TXCHCNT\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff77f010aa72013a492de872626c2d3}{ETH\+\_\+\+MACHWF2\+R\+\_\+\+TXCHCNT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ETH\+\_\+\+MACHWF2\+R\+\_\+\+TXCHCNT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF2\+R\+\_\+\+TXCHCNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff77f010aa72013a492de872626c2d3}{ETH\+\_\+\+MACHWF2\+R\+\_\+\+TXCHCNT\+\_\+\+Msk}} /$\ast$ Number of DMA Transmit Channels $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF2\+R\+\_\+\+RXCHCNT\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4a00faec008041a806f5352908dd7c1}{ETH\+\_\+\+MACHWF2\+R\+\_\+\+RXCHCNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+MACHWF2\+R\+\_\+\+RXCHCNT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF2\+R\+\_\+\+RXCHCNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4a00faec008041a806f5352908dd7c1}{ETH\+\_\+\+MACHWF2\+R\+\_\+\+RXCHCNT\+\_\+\+Msk}} /$\ast$ Number of DMA Receive Channels $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF2\+R\+\_\+\+TXQCNT\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ce7712a4191f1f8ffe92eca1ca4778}{ETH\+\_\+\+MACHWF2\+R\+\_\+\+TXQCNT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ETH\+\_\+\+MACHWF2\+R\+\_\+\+TXQCNT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF2\+R\+\_\+\+TXQCNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ce7712a4191f1f8ffe92eca1ca4778}{ETH\+\_\+\+MACHWF2\+R\+\_\+\+TXQCNT\+\_\+\+Msk}}  /$\ast$ Number of MTL Transmit Queues $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF2\+R\+\_\+\+RXQCNT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e01d406fe262d495c5acb671b271e1}{ETH\+\_\+\+MACHWF2\+R\+\_\+\+RXQCNT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ETH\+\_\+\+MACHWF2\+R\+\_\+\+RXQCNT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHWF2\+R\+\_\+\+RXQCNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e01d406fe262d495c5acb671b271e1}{ETH\+\_\+\+MACHWF2\+R\+\_\+\+RXQCNT\+\_\+\+Msk}}  /$\ast$ Number of MTL Receive Queues $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+PSE\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52b150dbcee7983b9ec55d78561ba3e3}{ETH\+\_\+\+MACMDIOAR\+\_\+\+PSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACMDIOAR\+\_\+\+PSE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+PSE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52b150dbcee7983b9ec55d78561ba3e3}{ETH\+\_\+\+MACMDIOAR\+\_\+\+PSE\+\_\+\+Msk}}    /$\ast$ Preamble Suppression Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+BTB\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70b4bdf46e1737d202da61fecfba5b89}{ETH\+\_\+\+MACMDIOAR\+\_\+\+BTB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACMDIOAR\+\_\+\+BTB\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+BTB}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70b4bdf46e1737d202da61fecfba5b89}{ETH\+\_\+\+MACMDIOAR\+\_\+\+BTB\+\_\+\+Msk}}    /$\ast$ Back to Back transactions $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+PA\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3958c48bb13e5d5112a8a002be04c16a}{ETH\+\_\+\+MACMDIOAR\+\_\+\+PA\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ETH\+\_\+\+MACMDIOAR\+\_\+\+PA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+PA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3958c48bb13e5d5112a8a002be04c16a}{ETH\+\_\+\+MACMDIOAR\+\_\+\+PA\+\_\+\+Msk}}     /$\ast$ Physical Layer Address $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+RDA\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2289540bd8efd0942abae2bfb99ed4e1}{ETH\+\_\+\+MACMDIOAR\+\_\+\+RDA\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ETH\+\_\+\+MACMDIOAR\+\_\+\+RDA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+RDA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2289540bd8efd0942abae2bfb99ed4e1}{ETH\+\_\+\+MACMDIOAR\+\_\+\+RDA\+\_\+\+Msk}}    /$\ast$ Register/Device Address $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+NTC\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54d1241576e2f804bb4353d0bab074b0}{ETH\+\_\+\+MACMDIOAR\+\_\+\+NTC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+MACMDIOAR\+\_\+\+NTC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+NTC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54d1241576e2f804bb4353d0bab074b0}{ETH\+\_\+\+MACMDIOAR\+\_\+\+NTC\+\_\+\+Msk}}    /$\ast$ Number of Trailing Clocks $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e6658efaf38cea000413b69fe19d69c}{ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+CR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e6658efaf38cea000413b69fe19d69c}{ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+Msk}}     /$\ast$ CSR Clock Range $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV42}~((uint32\+\_\+t)0x00000000)   /$\ast$ CSR clock/42 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV62\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b5c9a28e6e56a59cda5b2e7bd45dc12}{ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV62\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV62\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV62}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b5c9a28e6e56a59cda5b2e7bd45dc12}{ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV62\+\_\+\+Msk}} /$\ast$ CSR clock/62 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV16\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fb855f3db9e1bc7458883a2e8d4e5e3}{ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV16\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fb855f3db9e1bc7458883a2e8d4e5e3}{ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV16\+\_\+\+Msk}} /$\ast$ CSR clock/16 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV26\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0e75f693398646809fd54edd88e1a2b}{ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV26\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV26\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV26}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0e75f693398646809fd54edd88e1a2b}{ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV26\+\_\+\+Msk}} /$\ast$ CSR clock/26 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV102\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f248fc0619a1a77d025e28b7f623f0e}{ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV102\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV102\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV102}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f248fc0619a1a77d025e28b7f623f0e}{ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV102\+\_\+\+Msk}} /$\ast$ CSR clock/102 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV124\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf12d0dc20b06837710b0ec2abe0f37b7}{ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV124\+\_\+\+Msk}}~(0x5\+UL $<$$<$ ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV124\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV124}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf12d0dc20b06837710b0ec2abe0f37b7}{ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV124\+\_\+\+Msk}} /$\ast$ CSR clock/124 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV4\+AR\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga642df06cfc67040d3e7c40aa12865732}{ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV4\+AR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV4\+AR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV4\+AR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga642df06cfc67040d3e7c40aa12865732}{ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV4\+AR\+\_\+\+Msk}} /$\ast$ CSR clock/4\+: MDC clock above range specified in IEEE $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV6\+AR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b554c43e33b315ff1024658d847611}{ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV6\+AR\+\_\+\+Msk}}~(0x9\+UL $<$$<$ ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV6\+AR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV6\+AR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b554c43e33b315ff1024658d847611}{ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV6\+AR\+\_\+\+Msk}} /$\ast$ CSR clock/6\+: MDC clock above range specified in IEEE $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV8\+AR\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e6402825670db0a706efc3f4a3ab5f5}{ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV8\+AR\+\_\+\+Msk}}~(0x5\+UL $<$$<$ ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV8\+AR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV8\+AR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e6402825670db0a706efc3f4a3ab5f5}{ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV8\+AR\+\_\+\+Msk}} /$\ast$ CSR clock/8\+: MDC clock above range specified in IEEE $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV10\+AR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa12cb36a311fc941a9afc781dbe267e2}{ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV10\+AR\+\_\+\+Msk}}~(0x\+BUL $<$$<$ ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV10\+AR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV10\+AR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa12cb36a311fc941a9afc781dbe267e2}{ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV10\+AR\+\_\+\+Msk}} /$\ast$ CSR clock/10\+: MDC clock above range specified in IEEE $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV12\+AR\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbf04e5c4d614cb35e16d6b65bf84fbb}{ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV12\+AR\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV12\+AR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV12\+AR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbf04e5c4d614cb35e16d6b65bf84fbb}{ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV12\+AR\+\_\+\+Msk}} /$\ast$ CSR clock/12\+: MDC clock above range specified in IEEE $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV14\+AR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7e51da31c80b28f444df69cf222a335}{ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV14\+AR\+\_\+\+Msk}}~(0x\+DUL $<$$<$ ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV14\+AR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV14\+AR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7e51da31c80b28f444df69cf222a335}{ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV14\+AR\+\_\+\+Msk}} /$\ast$ CSR clock/14\+: MDC clock above range specified in IEEE $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV16\+AR\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae17eb0c897bde8087be116a855c69341}{ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV16\+AR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV16\+AR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV16\+AR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae17eb0c897bde8087be116a855c69341}{ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV16\+AR\+\_\+\+Msk}} /$\ast$ CSR clock/16\+: MDC clock above range specified in IEEE $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV18\+AR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66996297d4deefacb10fdff1c1134a37}{ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV18\+AR\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV18\+AR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV18\+AR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66996297d4deefacb10fdff1c1134a37}{ETH\+\_\+\+MACMDIOAR\+\_\+\+CR\+\_\+\+DIV18\+AR\+\_\+\+Msk}} /$\ast$ CSR clock/18\+: MDC clock above range specified in IEEE $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+SKAP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20933c5e97dab7d055fd6d18bcd30050}{ETH\+\_\+\+MACMDIOAR\+\_\+\+SKAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACMDIOAR\+\_\+\+SKAP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+SKAP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20933c5e97dab7d055fd6d18bcd30050}{ETH\+\_\+\+MACMDIOAR\+\_\+\+SKAP\+\_\+\+Msk}}   /$\ast$ Skip Address Packet $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+MOC\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b749428e1f9b8fa5b79d00c3d53bbb}{ETH\+\_\+\+MACMDIOAR\+\_\+\+MOC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACMDIOAR\+\_\+\+MOC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+MOC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b749428e1f9b8fa5b79d00c3d53bbb}{ETH\+\_\+\+MACMDIOAR\+\_\+\+MOC\+\_\+\+Msk}}    /$\ast$ MII Operation Command $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+MOC\+\_\+\+WR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3849f4547b6a6786a0ba027392d23779}{ETH\+\_\+\+MACMDIOAR\+\_\+\+MOC\+\_\+\+WR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACMDIOAR\+\_\+\+MOC\+\_\+\+WR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+MOC\+\_\+\+WR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3849f4547b6a6786a0ba027392d23779}{ETH\+\_\+\+MACMDIOAR\+\_\+\+MOC\+\_\+\+WR\+\_\+\+Msk}} /$\ast$ Write $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+MOC\+\_\+\+PRDIA\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a367747d7bd116000016ccfdcc08c2}{ETH\+\_\+\+MACMDIOAR\+\_\+\+MOC\+\_\+\+PRDIA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACMDIOAR\+\_\+\+MOC\+\_\+\+PRDIA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+MOC\+\_\+\+PRDIA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a367747d7bd116000016ccfdcc08c2}{ETH\+\_\+\+MACMDIOAR\+\_\+\+MOC\+\_\+\+PRDIA\+\_\+\+Msk}} /$\ast$ Post Read Increment Address for Clause 45 PHY $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+MOC\+\_\+\+RD\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac18eb830de88d210914c76322db11da4}{ETH\+\_\+\+MACMDIOAR\+\_\+\+MOC\+\_\+\+RD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACMDIOAR\+\_\+\+MOC\+\_\+\+RD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+MOC\+\_\+\+RD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac18eb830de88d210914c76322db11da4}{ETH\+\_\+\+MACMDIOAR\+\_\+\+MOC\+\_\+\+RD\+\_\+\+Msk}} /$\ast$ Read $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+C45\+E\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e61bac72bcb52dbd12daf1c20100aab}{ETH\+\_\+\+MACMDIOAR\+\_\+\+C45\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACMDIOAR\+\_\+\+C45\+E\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+C45E}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e61bac72bcb52dbd12daf1c20100aab}{ETH\+\_\+\+MACMDIOAR\+\_\+\+C45\+E\+\_\+\+Msk}}   /$\ast$ Clause 45 PHY Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+MB\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79f3b2f7eb7b8c06c4a0565e61f285d7}{ETH\+\_\+\+MACMDIOAR\+\_\+\+MB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACMDIOAR\+\_\+\+MB\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIOAR\+\_\+\+MB}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79f3b2f7eb7b8c06c4a0565e61f285d7}{ETH\+\_\+\+MACMDIOAR\+\_\+\+MB\+\_\+\+Msk}}     /$\ast$ MII Busy $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIODR\+\_\+\+RA\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab715659922195b4b060fcea65cae0dba}{ETH\+\_\+\+MACMDIODR\+\_\+\+RA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACMDIODR\+\_\+\+RA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIODR\+\_\+\+RA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab715659922195b4b060fcea65cae0dba}{ETH\+\_\+\+MACMDIODR\+\_\+\+RA\+\_\+\+Msk}}     /$\ast$ Register Address $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIODR\+\_\+\+MD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga578a8398648fc0524050882936e69b6f}{ETH\+\_\+\+MACMDIODR\+\_\+\+MD\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACMDIODR\+\_\+\+MD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMDIODR\+\_\+\+MD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga578a8398648fc0524050882936e69b6f}{ETH\+\_\+\+MACMDIODR\+\_\+\+MD\+\_\+\+Msk}}     /$\ast$ MII Data $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACARPAR\+\_\+\+ARPPA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3cded495c32a9b9b2e677bbce77aa3e}{ETH\+\_\+\+MACARPAR\+\_\+\+ARPPA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACARPAR\+\_\+\+ARPPA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACARPAR\+\_\+\+ARPPA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3cded495c32a9b9b2e677bbce77aa3e}{ETH\+\_\+\+MACARPAR\+\_\+\+ARPPA\+\_\+\+Msk}}     /$\ast$ ARP Protocol Address $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA0\+HR\+\_\+\+AE\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97ba46deac52244f92af66c25ce5391f}{ETH\+\_\+\+MACA0\+HR\+\_\+\+AE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACA0\+HR\+\_\+\+AE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA0\+HR\+\_\+\+AE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97ba46deac52244f92af66c25ce5391f}{ETH\+\_\+\+MACA0\+HR\+\_\+\+AE\+\_\+\+Msk}} /$\ast$ Address Enable$\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA0\+HR\+\_\+\+ADDRHI\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa361ede3203c04e06165f864a5b45209}{ETH\+\_\+\+MACA0\+HR\+\_\+\+ADDRHI\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACA0\+HR\+\_\+\+ADDRHI\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA0\+HR\+\_\+\+ADDRHI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa361ede3203c04e06165f864a5b45209}{ETH\+\_\+\+MACA0\+HR\+\_\+\+ADDRHI\+\_\+\+Msk}}   /$\ast$ MAC Address 0$\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA0\+LR\+\_\+\+ADDRLO\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga456d8b4a5a987e311237674d0d348f6b}{ETH\+\_\+\+MACA0\+LR\+\_\+\+ADDRLO\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACA0\+LR\+\_\+\+ADDRLO\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA0\+LR\+\_\+\+ADDRLO}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga456d8b4a5a987e311237674d0d348f6b}{ETH\+\_\+\+MACA0\+LR\+\_\+\+ADDRLO\+\_\+\+Msk}}   /$\ast$ MAC Address 0$\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+AE\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ab67262fcf71a730f150aed61e3e173}{ETH\+\_\+\+MACA1\+HR\+\_\+\+AE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACA1\+HR\+\_\+\+AE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+AE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ab67262fcf71a730f150aed61e3e173}{ETH\+\_\+\+MACA1\+HR\+\_\+\+AE\+\_\+\+Msk}} /$\ast$ Address Enable$\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+SA\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac076f91767de8a428972303da56427d5}{ETH\+\_\+\+MACA1\+HR\+\_\+\+SA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACA1\+HR\+\_\+\+SA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+SA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac076f91767de8a428972303da56427d5}{ETH\+\_\+\+MACA1\+HR\+\_\+\+SA\+\_\+\+Msk}} /$\ast$ Source Address $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf98e44dbd971404c80536dab4459e295}{ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf98e44dbd971404c80536dab4459e295}{ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+Msk}} /$\ast$ Mask Byte Control $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+ADDRHI\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfa979017510862188d9d60cad15c18c}{ETH\+\_\+\+MACA1\+HR\+\_\+\+ADDRHI\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACA1\+HR\+\_\+\+ADDRHI\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+ADDRHI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfa979017510862188d9d60cad15c18c}{ETH\+\_\+\+MACA1\+HR\+\_\+\+ADDRHI\+\_\+\+Msk}}   /$\ast$ MAC Address 1$\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+LR\+\_\+\+ADDRLO\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb8036af89e9cb96e73af15c0fb84c77}{ETH\+\_\+\+MACA1\+LR\+\_\+\+ADDRLO\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACA1\+LR\+\_\+\+ADDRLO\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+LR\+\_\+\+ADDRLO}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb8036af89e9cb96e73af15c0fb84c77}{ETH\+\_\+\+MACA1\+LR\+\_\+\+ADDRLO\+\_\+\+Msk}}   /$\ast$ MAC Address 1$\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+AE\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cdb03f087e227851c3ad964da076672}{ETH\+\_\+\+MACA2\+HR\+\_\+\+AE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACA2\+HR\+\_\+\+AE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+AE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cdb03f087e227851c3ad964da076672}{ETH\+\_\+\+MACA2\+HR\+\_\+\+AE\+\_\+\+Msk}} /$\ast$ Address Enable$\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+SA\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8dbf6a5ba0db18a839b799b9ae951a}{ETH\+\_\+\+MACA2\+HR\+\_\+\+SA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACA2\+HR\+\_\+\+SA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+SA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8dbf6a5ba0db18a839b799b9ae951a}{ETH\+\_\+\+MACA2\+HR\+\_\+\+SA\+\_\+\+Msk}} /$\ast$ Source Address $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90f57ac02ce2cf7223f3b0bfd0e7891}{ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90f57ac02ce2cf7223f3b0bfd0e7891}{ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+Msk}} /$\ast$ Mask Byte Control $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+ADDRHI\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad34d9f78d0e8b7f92a4be18b81d5a228}{ETH\+\_\+\+MACA2\+HR\+\_\+\+ADDRHI\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACA2\+HR\+\_\+\+ADDRHI\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+ADDRHI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad34d9f78d0e8b7f92a4be18b81d5a228}{ETH\+\_\+\+MACA2\+HR\+\_\+\+ADDRHI\+\_\+\+Msk}}   /$\ast$ MAC Address 1$\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+LR\+\_\+\+ADDRLO\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab7ef2aad4d22a819f74778640f3ce83}{ETH\+\_\+\+MACA2\+LR\+\_\+\+ADDRLO\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACA2\+LR\+\_\+\+ADDRLO\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+LR\+\_\+\+ADDRLO}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab7ef2aad4d22a819f74778640f3ce83}{ETH\+\_\+\+MACA2\+LR\+\_\+\+ADDRLO\+\_\+\+Msk}}   /$\ast$ MAC Address 2$\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+AE\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c36200e79d56aba3c56dc24c475406a}{ETH\+\_\+\+MACA3\+HR\+\_\+\+AE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACA3\+HR\+\_\+\+AE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+AE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c36200e79d56aba3c56dc24c475406a}{ETH\+\_\+\+MACA3\+HR\+\_\+\+AE\+\_\+\+Msk}} /$\ast$ Address Enable$\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+SA\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b3ed7c73e177513e879d96e42f8fd5b}{ETH\+\_\+\+MACA3\+HR\+\_\+\+SA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACA3\+HR\+\_\+\+SA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+SA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b3ed7c73e177513e879d96e42f8fd5b}{ETH\+\_\+\+MACA3\+HR\+\_\+\+SA\+\_\+\+Msk}} /$\ast$ Source Address $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c9fa25a21daaf9673e50a75db9f4193}{ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c9fa25a21daaf9673e50a75db9f4193}{ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+Msk}} /$\ast$ Mask Byte Control $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+ADDRHI\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b3cd27d4b97d26e4c6e4cc4932c66ce}{ETH\+\_\+\+MACA3\+HR\+\_\+\+ADDRHI\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACA3\+HR\+\_\+\+ADDRHI\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+ADDRHI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b3cd27d4b97d26e4c6e4cc4932c66ce}{ETH\+\_\+\+MACA3\+HR\+\_\+\+ADDRHI\+\_\+\+Msk}}   /$\ast$ MAC Address 1$\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+LR\+\_\+\+ADDRLO\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d29c7591c005b409c76f6ea30dd5cff}{ETH\+\_\+\+MACA3\+LR\+\_\+\+ADDRLO\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACA3\+LR\+\_\+\+ADDRLO\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+LR\+\_\+\+ADDRLO}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d29c7591c005b409c76f6ea30dd5cff}{ETH\+\_\+\+MACA3\+LR\+\_\+\+ADDRLO\+\_\+\+Msk}}   /$\ast$ MAC Address 3$\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACAHR\+\_\+\+AE\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ecd8c63c90874c6a291d55bea0cda5}{ETH\+\_\+\+MACAHR\+\_\+\+AE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACAHR\+\_\+\+AE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACAHR\+\_\+\+AE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ecd8c63c90874c6a291d55bea0cda5}{ETH\+\_\+\+MACAHR\+\_\+\+AE\+\_\+\+Msk}}        /$\ast$ Address enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACAHR\+\_\+\+SA\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf382960e3bd5dc18a206bee4f3fbf15}{ETH\+\_\+\+MACAHR\+\_\+\+SA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACAHR\+\_\+\+SA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACAHR\+\_\+\+SA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf382960e3bd5dc18a206bee4f3fbf15}{ETH\+\_\+\+MACAHR\+\_\+\+SA\+\_\+\+Msk}}        /$\ast$ Source address $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACAHR\+\_\+\+MBC\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9beb1ae6de87574991077163ac4fe647}{ETH\+\_\+\+MACAHR\+\_\+\+MBC\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ ETH\+\_\+\+MACAHR\+\_\+\+MBC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACAHR\+\_\+\+MBC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9beb1ae6de87574991077163ac4fe647}{ETH\+\_\+\+MACAHR\+\_\+\+MBC\+\_\+\+Msk}}       /$\ast$ Mask byte control\+: bits to mask for comparison of the MAC Address bytes $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACAHR\+\_\+\+MBC\+\_\+\+HBITS15\+\_\+8}~((uint32\+\_\+t)0x20000000)   /$\ast$ Mask MAC Address high reg bits \mbox{[}15\+:8\mbox{]} $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACAHR\+\_\+\+MBC\+\_\+\+HBITS7\+\_\+0}~((uint32\+\_\+t)0x10000000)   /$\ast$ Mask MAC Address high reg bits \mbox{[}7\+:0\mbox{]} $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACAHR\+\_\+\+MBC\+\_\+\+LBITS31\+\_\+24}~((uint32\+\_\+t)0x08000000)   /$\ast$ Mask MAC Address low reg bits \mbox{[}31\+:24\mbox{]} $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACAHR\+\_\+\+MBC\+\_\+\+LBITS23\+\_\+16}~((uint32\+\_\+t)0x04000000)   /$\ast$ Mask MAC Address low reg bits \mbox{[}23\+:16\mbox{]} $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACAHR\+\_\+\+MBC\+\_\+\+LBITS15\+\_\+8}~((uint32\+\_\+t)0x02000000)   /$\ast$ Mask MAC Address low reg bits \mbox{[}15\+:8\mbox{]} $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACAHR\+\_\+\+MBC\+\_\+\+LBITS7\+\_\+0}~((uint32\+\_\+t)0x01000000)   /$\ast$ Mask MAC Address low reg bits \mbox{[}7\+:0\mbox{]} $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACAHR\+\_\+\+MACAH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1413515b2dcf1595b04ba07788f2d730}{ETH\+\_\+\+MACAHR\+\_\+\+MACAH\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACAHR\+\_\+\+MACAH\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACAHR\+\_\+\+MACAH}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1413515b2dcf1595b04ba07788f2d730}{ETH\+\_\+\+MACAHR\+\_\+\+MACAH\+\_\+\+Msk}}     /$\ast$ MAC address high $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACALR\+\_\+\+MACAL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga969da7b0b09f64bfd05754db22497787}{ETH\+\_\+\+MACALR\+\_\+\+MACAL\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACALR\+\_\+\+MACAL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACALR\+\_\+\+MACAL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga969da7b0b09f64bfd05754db22497787}{ETH\+\_\+\+MACALR\+\_\+\+MACAL\+\_\+\+Msk}}     /$\ast$ MAC address low $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+UCDBC\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8311a7aa9fc82eaca2c34c3cd17f1827}{ETH\+\_\+\+MMCCR\+\_\+\+UCDBC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCCR\+\_\+\+UCDBC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+UCDBC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8311a7aa9fc82eaca2c34c3cd17f1827}{ETH\+\_\+\+MMCCR\+\_\+\+UCDBC\+\_\+\+Msk}}  /$\ast$ Update MMC Counters for Dropped Broadcast Packets $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+CNTPRSTLVL\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0828f5b574700524abe0e2c3ba58e6ae}{ETH\+\_\+\+MMCCR\+\_\+\+CNTPRSTLVL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCCR\+\_\+\+CNTPRSTLVL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+CNTPRSTLVL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0828f5b574700524abe0e2c3ba58e6ae}{ETH\+\_\+\+MMCCR\+\_\+\+CNTPRSTLVL\+\_\+\+Msk}}  /$\ast$ Full-\/Half Preset $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+CNTPRST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a436d8c29222434aef3d03530901a40}{ETH\+\_\+\+MMCCR\+\_\+\+CNTPRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCCR\+\_\+\+CNTPRST\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+CNTPRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a436d8c29222434aef3d03530901a40}{ETH\+\_\+\+MMCCR\+\_\+\+CNTPRST\+\_\+\+Msk}}  /$\ast$ Counters Reset $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+CNTFREEZ\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00dfbb5c07cf4cd50d42ea704f5a9a9f}{ETH\+\_\+\+MMCCR\+\_\+\+CNTFREEZ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCCR\+\_\+\+CNTFREEZ\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+CNTFREEZ}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00dfbb5c07cf4cd50d42ea704f5a9a9f}{ETH\+\_\+\+MMCCR\+\_\+\+CNTFREEZ\+\_\+\+Msk}}  /$\ast$ MMC Counter Freeze $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+RSTONRD\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeda09aae42ea5ccaca302598467d5d6c}{ETH\+\_\+\+MMCCR\+\_\+\+RSTONRD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCCR\+\_\+\+RSTONRD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+RSTONRD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeda09aae42ea5ccaca302598467d5d6c}{ETH\+\_\+\+MMCCR\+\_\+\+RSTONRD\+\_\+\+Msk}}  /$\ast$ Reset On Read $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+CNTSTOPRO\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92033355b4ca97105a693f38df652517}{ETH\+\_\+\+MMCCR\+\_\+\+CNTSTOPRO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCCR\+\_\+\+CNTSTOPRO\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+CNTSTOPRO}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92033355b4ca97105a693f38df652517}{ETH\+\_\+\+MMCCR\+\_\+\+CNTSTOPRO\+\_\+\+Msk}}  /$\ast$ Counter Stop Rollover $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+CNTRST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae0c72cc651b7c80b2ded0f41591c79}{ETH\+\_\+\+MMCCR\+\_\+\+CNTRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCCR\+\_\+\+CNTRST\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+CNTRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae0c72cc651b7c80b2ded0f41591c79}{ETH\+\_\+\+MMCCR\+\_\+\+CNTRST\+\_\+\+Msk}}  /$\ast$ Counters Reset $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIR\+\_\+\+RXLPITRCIS\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae745c4e171e112fe305bd8a6feff271c}{ETH\+\_\+\+MMCRIR\+\_\+\+RXLPITRCIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCRIR\+\_\+\+RXLPITRCIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIR\+\_\+\+RXLPITRCIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae745c4e171e112fe305bd8a6feff271c}{ETH\+\_\+\+MMCRIR\+\_\+\+RXLPITRCIS\+\_\+\+Msk}}  /$\ast$ MMC Receive LPI transition counter interrupt status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIR\+\_\+\+RXLPIUSCIS\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf9d460fafaf97b45d1efd1a7fd55b4f}{ETH\+\_\+\+MMCRIR\+\_\+\+RXLPIUSCIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCRIR\+\_\+\+RXLPIUSCIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIR\+\_\+\+RXLPIUSCIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf9d460fafaf97b45d1efd1a7fd55b4f}{ETH\+\_\+\+MMCRIR\+\_\+\+RXLPIUSCIS\+\_\+\+Msk}}  /$\ast$ MMC Receive LPI microsecond counter interrupt status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIR\+\_\+\+RXUCGPIS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga518c8dbd0ecf2d757a27957d4b3e3d96}{ETH\+\_\+\+MMCRIR\+\_\+\+RXUCGPIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCRIR\+\_\+\+RXUCGPIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIR\+\_\+\+RXUCGPIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga518c8dbd0ecf2d757a27957d4b3e3d96}{ETH\+\_\+\+MMCRIR\+\_\+\+RXUCGPIS\+\_\+\+Msk}}  /$\ast$ MMC Receive Unicast Good Packet Counter Interrupt Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIR\+\_\+\+RXALGNERPIS\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac49b9456fab197b1fb80a3031118e1ed}{ETH\+\_\+\+MMCRIR\+\_\+\+RXALGNERPIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCRIR\+\_\+\+RXALGNERPIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIR\+\_\+\+RXALGNERPIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac49b9456fab197b1fb80a3031118e1ed}{ETH\+\_\+\+MMCRIR\+\_\+\+RXALGNERPIS\+\_\+\+Msk}}  /$\ast$ MMC Receive Alignment Error Packet Counter Interrupt Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIR\+\_\+\+RXCRCERPIS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7c50987e08bc744f34bac9920c32d82}{ETH\+\_\+\+MMCRIR\+\_\+\+RXCRCERPIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCRIR\+\_\+\+RXCRCERPIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIR\+\_\+\+RXCRCERPIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7c50987e08bc744f34bac9920c32d82}{ETH\+\_\+\+MMCRIR\+\_\+\+RXCRCERPIS\+\_\+\+Msk}}  /$\ast$ MMC Receive CRC Error Packet Counter Interrupt Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIR\+\_\+\+TXLPITRCIS\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3569dbba905a986d1a9ca19d417ba4e6}{ETH\+\_\+\+MMCTIR\+\_\+\+TXLPITRCIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCTIR\+\_\+\+TXLPITRCIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIR\+\_\+\+TXLPITRCIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3569dbba905a986d1a9ca19d417ba4e6}{ETH\+\_\+\+MMCTIR\+\_\+\+TXLPITRCIS\+\_\+\+Msk}}  /$\ast$ MMC Transmit LPI transition counter interrupt status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIR\+\_\+\+TXLPIUSCIS\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d58bc9ed69537196b1496d015e924f9}{ETH\+\_\+\+MMCTIR\+\_\+\+TXLPIUSCIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCTIR\+\_\+\+TXLPIUSCIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIR\+\_\+\+TXLPIUSCIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d58bc9ed69537196b1496d015e924f9}{ETH\+\_\+\+MMCTIR\+\_\+\+TXLPIUSCIS\+\_\+\+Msk}}  /$\ast$ MMC Transmit LPI microsecond counter interrupt status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIR\+\_\+\+TXGPKTIS\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga046417ad9ba70ca258fa9db3c9c2aab3}{ETH\+\_\+\+MMCTIR\+\_\+\+TXGPKTIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCTIR\+\_\+\+TXGPKTIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIR\+\_\+\+TXGPKTIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga046417ad9ba70ca258fa9db3c9c2aab3}{ETH\+\_\+\+MMCTIR\+\_\+\+TXGPKTIS\+\_\+\+Msk}}  /$\ast$ MMC Transmit Good Packet Counter Interrupt Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIR\+\_\+\+TXMCOLGPIS\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa93aa3c2807c8a522e92a98302d0cfb0}{ETH\+\_\+\+MMCTIR\+\_\+\+TXMCOLGPIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCTIR\+\_\+\+TXMCOLGPIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIR\+\_\+\+TXMCOLGPIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa93aa3c2807c8a522e92a98302d0cfb0}{ETH\+\_\+\+MMCTIR\+\_\+\+TXMCOLGPIS\+\_\+\+Msk}}  /$\ast$ MMC Transmit Multiple Collision Good Packet Counter Interrupt Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIR\+\_\+\+TXSCOLGPIS\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac75a8781b03c673a2d70506e6ce986f9}{ETH\+\_\+\+MMCTIR\+\_\+\+TXSCOLGPIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCTIR\+\_\+\+TXSCOLGPIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIR\+\_\+\+TXSCOLGPIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac75a8781b03c673a2d70506e6ce986f9}{ETH\+\_\+\+MMCTIR\+\_\+\+TXSCOLGPIS\+\_\+\+Msk}}  /$\ast$ MMC Transmit Single Collision Good Packet Counter Interrupt Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIMR\+\_\+\+RXLPITRCIM\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8447b022f27ffd1bc3d3cbbc8a16f601}{ETH\+\_\+\+MMCRIMR\+\_\+\+RXLPITRCIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCRIMR\+\_\+\+RXLPITRCIM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIMR\+\_\+\+RXLPITRCIM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8447b022f27ffd1bc3d3cbbc8a16f601}{ETH\+\_\+\+MMCRIMR\+\_\+\+RXLPITRCIM\+\_\+\+Msk}}  /$\ast$ MMC Receive LPI transition counter interrupt Mask $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIMR\+\_\+\+RXLPIUSCIM\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe9a73e2d2eff7e13c83380d975a09e}{ETH\+\_\+\+MMCRIMR\+\_\+\+RXLPIUSCIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCRIMR\+\_\+\+RXLPIUSCIM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIMR\+\_\+\+RXLPIUSCIM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe9a73e2d2eff7e13c83380d975a09e}{ETH\+\_\+\+MMCRIMR\+\_\+\+RXLPIUSCIM\+\_\+\+Msk}}  /$\ast$ MMC Receive LPI microsecond counter interrupt Mask $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIMR\+\_\+\+RXUCGPIM\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81757803fa15863dbf8ce102275c9748}{ETH\+\_\+\+MMCRIMR\+\_\+\+RXUCGPIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCRIMR\+\_\+\+RXUCGPIM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIMR\+\_\+\+RXUCGPIM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81757803fa15863dbf8ce102275c9748}{ETH\+\_\+\+MMCRIMR\+\_\+\+RXUCGPIM\+\_\+\+Msk}}  /$\ast$ MMC Receive Unicast Good Packet Counter Interrupt Mask $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIMR\+\_\+\+RXALGNERPIM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40c020c97a4ead210770affb32acfef1}{ETH\+\_\+\+MMCRIMR\+\_\+\+RXALGNERPIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCRIMR\+\_\+\+RXALGNERPIM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIMR\+\_\+\+RXALGNERPIM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40c020c97a4ead210770affb32acfef1}{ETH\+\_\+\+MMCRIMR\+\_\+\+RXALGNERPIM\+\_\+\+Msk}}  /$\ast$ MMC Receive Alignment Error Packet Counter Interrupt Mask $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIMR\+\_\+\+RXCRCERPIM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade424674cb77aa70b1a5eb93961a8d46}{ETH\+\_\+\+MMCRIMR\+\_\+\+RXCRCERPIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCRIMR\+\_\+\+RXCRCERPIM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIMR\+\_\+\+RXCRCERPIM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade424674cb77aa70b1a5eb93961a8d46}{ETH\+\_\+\+MMCRIMR\+\_\+\+RXCRCERPIM\+\_\+\+Msk}}  /$\ast$ MMC Receive CRC Error Packet Counter Interrupt Mask $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIMR\+\_\+\+TXLPITRCIM\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga996c07acc98c05cffd7db42b99a02887}{ETH\+\_\+\+MMCTIMR\+\_\+\+TXLPITRCIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCTIMR\+\_\+\+TXLPITRCIM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIMR\+\_\+\+TXLPITRCIM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga996c07acc98c05cffd7db42b99a02887}{ETH\+\_\+\+MMCTIMR\+\_\+\+TXLPITRCIM\+\_\+\+Msk}}  /$\ast$ MMC Transmit LPI transition counter interrupt Mask$\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIMR\+\_\+\+TXLPIUSCIM\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe49ca8dd3a17256b8f399c1d317c2af}{ETH\+\_\+\+MMCTIMR\+\_\+\+TXLPIUSCIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCTIMR\+\_\+\+TXLPIUSCIM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIMR\+\_\+\+TXLPIUSCIM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe49ca8dd3a17256b8f399c1d317c2af}{ETH\+\_\+\+MMCTIMR\+\_\+\+TXLPIUSCIM\+\_\+\+Msk}}  /$\ast$ MMC Transmit LPI microsecond counter interrupt Mask$\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIMR\+\_\+\+TXGPKTIM\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dac64d98c4fba2501675bcc932099d0}{ETH\+\_\+\+MMCTIMR\+\_\+\+TXGPKTIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCTIMR\+\_\+\+TXGPKTIM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIMR\+\_\+\+TXGPKTIM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dac64d98c4fba2501675bcc932099d0}{ETH\+\_\+\+MMCTIMR\+\_\+\+TXGPKTIM\+\_\+\+Msk}}  /$\ast$ MMC Transmit Good Packet Counter Interrupt Mask$\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIMR\+\_\+\+TXMCOLGPIM\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab76aa8ce38683f74af2075cf25d61db2}{ETH\+\_\+\+MMCTIMR\+\_\+\+TXMCOLGPIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCTIMR\+\_\+\+TXMCOLGPIM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIMR\+\_\+\+TXMCOLGPIM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab76aa8ce38683f74af2075cf25d61db2}{ETH\+\_\+\+MMCTIMR\+\_\+\+TXMCOLGPIM\+\_\+\+Msk}}  /$\ast$ MMC Transmit Multiple Collision Good Packet Counter Interrupt Mask $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIMR\+\_\+\+TXSCOLGPIM\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9cee1c150dcf2e3ee818ccec39a614d}{ETH\+\_\+\+MMCTIMR\+\_\+\+TXSCOLGPIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCTIMR\+\_\+\+TXSCOLGPIM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIMR\+\_\+\+TXSCOLGPIM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9cee1c150dcf2e3ee818ccec39a614d}{ETH\+\_\+\+MMCTIMR\+\_\+\+TXSCOLGPIM\+\_\+\+Msk}}  /$\ast$ MMC Transmit Single Collision Good Packet Counter Interrupt Mask $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTSCGPR\+\_\+\+TXSNGLCOLG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb86f4b18735929fd94e2cf908b451d9}{ETH\+\_\+\+MMCTSCGPR\+\_\+\+TXSNGLCOLG\+\_\+msk}}~(0x\+FFFFFFFFUL $<$$<$  ETH\+\_\+\+MMCTSCGPR\+\_\+\+TXSNGLCOLG\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTSCGPR\+\_\+\+TXSNGLCOLG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb86f4b18735929fd94e2cf908b451d9}{ETH\+\_\+\+MMCTSCGPR\+\_\+\+TXSNGLCOLG\+\_\+msk}} /$\ast$ Tx Single Collision Good Packets $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTMCGPR\+\_\+\+TXMULTCOLG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89319d0eb199b0276a72dccf40ea5046}{ETH\+\_\+\+MMCTMCGPR\+\_\+\+TXMULTCOLG\+\_\+msk}}~(0x\+FFFFFFFFUL $<$$<$  ETH\+\_\+\+MMCTMCGPR\+\_\+\+TXMULTCOLG\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTMCGPR\+\_\+\+TXMULTCOLG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89319d0eb199b0276a72dccf40ea5046}{ETH\+\_\+\+MMCTMCGPR\+\_\+\+TXMULTCOLG\+\_\+msk}} /$\ast$ Tx Multiple Collision Good Packets $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTPCGR\+\_\+\+TXPKTG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dea7a45537dbcf774769058a8cabdfd}{ETH\+\_\+\+MMCTPCGR\+\_\+\+TXPKTG\+\_\+msk}}~(0x\+FFFFFFFFUL $<$$<$  ETH\+\_\+\+MMCTPCGR\+\_\+\+TXPKTG\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTPCGR\+\_\+\+TXPKTG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dea7a45537dbcf774769058a8cabdfd}{ETH\+\_\+\+MMCTPCGR\+\_\+\+TXPKTG\+\_\+msk}} /$\ast$ Tx Packet Count Good $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRCRCEPR\+\_\+\+RXCRCERR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8a1af5ecb33cc5544e6edf580b7810}{ETH\+\_\+\+MMCRCRCEPR\+\_\+\+RXCRCERR\+\_\+msk}}~(0x\+FFFFFFFFUL $<$$<$  ETH\+\_\+\+MMCRCRCEPR\+\_\+\+RXCRCERR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRCRCEPR\+\_\+\+RXCRCERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8a1af5ecb33cc5544e6edf580b7810}{ETH\+\_\+\+MMCRCRCEPR\+\_\+\+RXCRCERR\+\_\+msk}} /$\ast$ Rx CRC Error Packets $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRAEPR\+\_\+\+RXALGNERR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1801ea2a4202869b9e65fda64ac493b}{ETH\+\_\+\+MMCRAEPR\+\_\+\+RXALGNERR\+\_\+msk}}~(0x\+FFFFFFFFUL $<$$<$  ETH\+\_\+\+MMCRAEPR\+\_\+\+RXALGNERR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRAEPR\+\_\+\+RXALGNERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1801ea2a4202869b9e65fda64ac493b}{ETH\+\_\+\+MMCRAEPR\+\_\+\+RXALGNERR\+\_\+msk}} /$\ast$ Rx Alignment Error Packets $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRUPGR\+\_\+\+RXUCASTG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e9940c7b8a90ed89a45562b1815ef7e}{ETH\+\_\+\+MMCRUPGR\+\_\+\+RXUCASTG\+\_\+msk}}~(0x\+FFFFFFFFUL $<$$<$  ETH\+\_\+\+MMCRUPGR\+\_\+\+RXUCASTG\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRUPGR\+\_\+\+RXUCASTG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e9940c7b8a90ed89a45562b1815ef7e}{ETH\+\_\+\+MMCRUPGR\+\_\+\+RXUCASTG\+\_\+msk}} /$\ast$ Rx Unicast Packets Good $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTLPIMSTR\+\_\+\+TXLPIUSC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1af2304f5583806e38ecbb0b3881f1c3}{ETH\+\_\+\+MMCTLPIMSTR\+\_\+\+TXLPIUSC\+\_\+msk}}~(0x\+FFFFFFFFUL $<$$<$  ETH\+\_\+\+MMCTLPIMSTR\+\_\+\+TXLPIUSC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTLPIMSTR\+\_\+\+TXLPIUSC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1af2304f5583806e38ecbb0b3881f1c3}{ETH\+\_\+\+MMCTLPIMSTR\+\_\+\+TXLPIUSC\+\_\+msk}} /$\ast$ Tx LPI Microseconds Counter $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTLPITCR\+\_\+\+TXLPITRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f2fa020fa2d11054269474ab30f775b}{ETH\+\_\+\+MMCTLPITCR\+\_\+\+TXLPITRC\+\_\+msk}}~(0x\+FFFFFFFFUL $<$$<$  ETH\+\_\+\+MMCTLPITCR\+\_\+\+TXLPITRC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTLPITCR\+\_\+\+TXLPITRC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f2fa020fa2d11054269474ab30f775b}{ETH\+\_\+\+MMCTLPITCR\+\_\+\+TXLPITRC\+\_\+msk}} /$\ast$ Tx LPI Transition counter $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRLPIMSTR\+\_\+\+RXLPIUSC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29ce1b049aedde7edfa6d723374258f1}{ETH\+\_\+\+MMCRLPIMSTR\+\_\+\+RXLPIUSC\+\_\+msk}}~(0x\+FFFFFFFFUL $<$$<$  ETH\+\_\+\+MMCRLPIMSTR\+\_\+\+RXLPIUSC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRLPIMSTR\+\_\+\+RXLPIUSC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29ce1b049aedde7edfa6d723374258f1}{ETH\+\_\+\+MMCRLPIMSTR\+\_\+\+RXLPIUSC\+\_\+msk}} /$\ast$ Rx LPI Microseconds Counter $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRLPITCR\+\_\+\+RXLPITRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga462d0b94be7a5822790d70672f91419e}{ETH\+\_\+\+MMCRLPITCR\+\_\+\+RXLPITRC\+\_\+msk}}~(0x\+FFFFFFFFUL $<$$<$  ETH\+\_\+\+MMCRLPITCR\+\_\+\+RXLPITRC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRLPITCR\+\_\+\+RXLPITRC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga462d0b94be7a5822790d70672f91419e}{ETH\+\_\+\+MMCRLPITCR\+\_\+\+RXLPITRC\+\_\+msk}} /$\ast$ Rx LPI Transition counter $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L4\+DPIM\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7e4fc6d792b2d4ed98431c90cb30ada}{ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L4\+DPIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L4\+DPIM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L4\+DPIM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7e4fc6d792b2d4ed98431c90cb30ada}{ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L4\+DPIM\+\_\+\+Msk}} /$\ast$ Layer 4 Destination Port Inverse Match Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L4\+DPM\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6000ccb43ceffa257518d36a8c4c531}{ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L4\+DPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L4\+DPM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L4\+DPM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6000ccb43ceffa257518d36a8c4c531}{ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L4\+DPM\+\_\+\+Msk}}  /$\ast$ Layer 4 Destination Port Match Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L4\+SPIM\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5351ab3d1cdcef4005175f46359e6472}{ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L4\+SPIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L4\+SPIM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L4\+SPIM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5351ab3d1cdcef4005175f46359e6472}{ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L4\+SPIM\+\_\+\+Msk}} /$\ast$ Layer 4 Source Port Inverse Match Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L4\+SPM\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa92a1c1f31c93fada8c8fff5be9146b3}{ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L4\+SPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L4\+SPM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L4\+SPM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa92a1c1f31c93fada8c8fff5be9146b3}{ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L4\+SPM\+\_\+\+Msk}}  /$\ast$ Layer 4 Source Port Match Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L4\+PEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f84e4ccf368a4801f92184d37848d1}{ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L4\+PEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L4\+PEN\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L4\+PEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f84e4ccf368a4801f92184d37848d1}{ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L4\+PEN\+\_\+\+Msk}}  /$\ast$ Layer 4 Protocol Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+HDBM\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94a4e252ff484a670871009eb3f06b6}{ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+HDBM\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+HDBM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+HDBM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94a4e252ff484a670871009eb3f06b6}{ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+HDBM\+\_\+\+Msk}} /$\ast$ Layer 3 IP DA Higher Bits Match $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+HSBM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a37570fa2b91f5eba5722ee1566f6db}{ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+HSBM\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+HSBM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+HSBM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a37570fa2b91f5eba5722ee1566f6db}{ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+HSBM\+\_\+\+Msk}} /$\ast$ Layer 3 IP SA Higher Bits Match $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+DAIM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae89e992d07c9677f53727be25f0afea6}{ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+DAIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+DAIM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+DAIM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae89e992d07c9677f53727be25f0afea6}{ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+DAIM\+\_\+\+Msk}} /$\ast$ Layer 3 IP DA Inverse Match Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+DAM\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92bf4de3a9dee9ba2797eaf83022ec43}{ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+DAM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+DAM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+DAM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92bf4de3a9dee9ba2797eaf83022ec43}{ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+DAM\+\_\+\+Msk}}  /$\ast$ Layer 3 IP DA Match Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+SAIM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec40953cef2fec27666e332e39850cf}{ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+SAIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+SAIM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+SAIM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec40953cef2fec27666e332e39850cf}{ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+SAIM\+\_\+\+Msk}} /$\ast$ Layer 3 IP SA Inverse Match Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+SAM\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20dc85ab81b188e12b12a863d785d58e}{ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+SAM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+SAM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+SAM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20dc85ab81b188e12b12a863d785d58e}{ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+SAM\+\_\+\+Msk}}  /$\ast$ Layer 3 IP SA Match Enable$\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+PEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf20a6557c44b173020bd8a1c28fb5342}{ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+PEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+PEN\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+PEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf20a6557c44b173020bd8a1c28fb5342}{ETH\+\_\+\+MACL3\+L4\+CR\+\_\+\+L3\+PEN\+\_\+\+Msk}}  /$\ast$ Layer 3 Protocol Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACL4\+AR\+\_\+\+L4\+DP\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga355bce9611b50000c379ae53768c39ab}{ETH\+\_\+\+MACL4\+AR\+\_\+\+L4\+DP\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACL4\+AR\+\_\+\+L4\+DP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACL4\+AR\+\_\+\+L4\+DP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga355bce9611b50000c379ae53768c39ab}{ETH\+\_\+\+MACL4\+AR\+\_\+\+L4\+DP\+\_\+\+Msk}}     /$\ast$ Layer 4 Destination Port Number Field $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACL4\+AR\+\_\+\+L4\+SP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2d5720556227575f3401195757ad39}{ETH\+\_\+\+MACL4\+AR\+\_\+\+L4\+SP\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACL4\+AR\+\_\+\+L4\+SP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACL4\+AR\+\_\+\+L4\+SP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2d5720556227575f3401195757ad39}{ETH\+\_\+\+MACL4\+AR\+\_\+\+L4\+SP\+\_\+\+Msk}}     /$\ast$ Layer 4 Source Port Number Field $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+A0\+R\+\_\+\+L3\+A0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e3330882b476bb568e492ddb90f0efb}{ETH\+\_\+\+MACL3\+A0\+R\+\_\+\+L3\+A0\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACL3\+A0\+R\+\_\+\+L3\+A0\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+A0\+R\+\_\+\+L3\+A0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e3330882b476bb568e492ddb90f0efb}{ETH\+\_\+\+MACL3\+A0\+R\+\_\+\+L3\+A0\+\_\+\+Msk}}    /$\ast$ Layer 3 Address 0 Field $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+A1\+R\+\_\+\+L3\+A1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18a41585e18a7656df6c11d40a8a68e9}{ETH\+\_\+\+MACL3\+A1\+R\+\_\+\+L3\+A1\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACL3\+A1\+R\+\_\+\+L3\+A1\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+A1\+R\+\_\+\+L3\+A1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18a41585e18a7656df6c11d40a8a68e9}{ETH\+\_\+\+MACL3\+A1\+R\+\_\+\+L3\+A1\+\_\+\+Msk}}    /$\ast$ Layer 3 Address 1 Field $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+A2\+R\+\_\+\+L3\+A2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ad5d69f9e1bde0df43e89fdcf2e0495}{ETH\+\_\+\+MACL3\+A2\+R\+\_\+\+L3\+A2\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACL3\+A2\+R\+\_\+\+L3\+A2\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+A2\+R\+\_\+\+L3\+A2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ad5d69f9e1bde0df43e89fdcf2e0495}{ETH\+\_\+\+MACL3\+A2\+R\+\_\+\+L3\+A2\+\_\+\+Msk}}    /$\ast$ Layer 3 Address 2 Field $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+A3\+R\+\_\+\+L3\+A3\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e5e326d20850841b8ad34931d160ff}{ETH\+\_\+\+MACL3\+A3\+R\+\_\+\+L3\+A3\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACL3\+A3\+R\+\_\+\+L3\+A3\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACL3\+A3\+R\+\_\+\+L3\+A3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e5e326d20850841b8ad34931d160ff}{ETH\+\_\+\+MACL3\+A3\+R\+\_\+\+L3\+A3\+\_\+\+Msk}}    /$\ast$ Layer 3 Address 3 Field $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TXTSSTSM\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacffe126eb1ae4c2974e662e6a8b479c4}{ETH\+\_\+\+MACTSCR\+\_\+\+TXTSSTSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACTSCR\+\_\+\+TXTSSTSM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TXTSSTSM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacffe126eb1ae4c2974e662e6a8b479c4}{ETH\+\_\+\+MACTSCR\+\_\+\+TXTSSTSM\+\_\+\+Msk}}  /$\ast$ Transmit Timestamp Status Mode $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+CSC\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf09ed99bfa0ebd4ab42c883516461bc2}{ETH\+\_\+\+MACTSCR\+\_\+\+CSC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACTSCR\+\_\+\+CSC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+CSC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf09ed99bfa0ebd4ab42c883516461bc2}{ETH\+\_\+\+MACTSCR\+\_\+\+CSC\+\_\+\+Msk}}  /$\ast$ Enable checksum correction during OST for PTP over UDP/IPv4 packets $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TSENMACADDR\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37601dde113012956cb2c12a2831fab4}{ETH\+\_\+\+MACTSCR\+\_\+\+TSENMACADDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACTSCR\+\_\+\+TSENMACADDR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TSENMACADDR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37601dde113012956cb2c12a2831fab4}{ETH\+\_\+\+MACTSCR\+\_\+\+TSENMACADDR\+\_\+\+Msk}}  /$\ast$ Enable MAC Address for PTP Packet Filtering $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+SNAPTYPSEL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba3feeb390a0f504ef9a685d7d998b41}{ETH\+\_\+\+MACTSCR\+\_\+\+SNAPTYPSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACTSCR\+\_\+\+SNAPTYPSEL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+SNAPTYPSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba3feeb390a0f504ef9a685d7d998b41}{ETH\+\_\+\+MACTSCR\+\_\+\+SNAPTYPSEL\+\_\+\+Msk}}  /$\ast$ Select PTP packets for Taking Snapshots $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TSMSTRENA\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93149124c6eaa41cf718e4c22687eb9}{ETH\+\_\+\+MACTSCR\+\_\+\+TSMSTRENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACTSCR\+\_\+\+TSMSTRENA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TSMSTRENA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93149124c6eaa41cf718e4c22687eb9}{ETH\+\_\+\+MACTSCR\+\_\+\+TSMSTRENA\+\_\+\+Msk}}  /$\ast$ Enable Snapshot for Messages Relevant to Master $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TSEVNTENA\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba84183cc10983d223edee2a4f986bd5}{ETH\+\_\+\+MACTSCR\+\_\+\+TSEVNTENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACTSCR\+\_\+\+TSEVNTENA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TSEVNTENA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba84183cc10983d223edee2a4f986bd5}{ETH\+\_\+\+MACTSCR\+\_\+\+TSEVNTENA\+\_\+\+Msk}}  /$\ast$ Enable Timestamp Snapshot for Event Messages $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TSIPV4\+ENA\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05c9d8f665dd4638a1bb151f29db5575}{ETH\+\_\+\+MACTSCR\+\_\+\+TSIPV4\+ENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACTSCR\+\_\+\+TSIPV4\+ENA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TSIPV4\+ENA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05c9d8f665dd4638a1bb151f29db5575}{ETH\+\_\+\+MACTSCR\+\_\+\+TSIPV4\+ENA\+\_\+\+Msk}}  /$\ast$ Enable Processing of PTP Packets Sent over IPv4-\/UDP $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TSIPV6\+ENA\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d250bd6fa2ca3f99121793035d06d6b}{ETH\+\_\+\+MACTSCR\+\_\+\+TSIPV6\+ENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACTSCR\+\_\+\+TSIPV6\+ENA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TSIPV6\+ENA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d250bd6fa2ca3f99121793035d06d6b}{ETH\+\_\+\+MACTSCR\+\_\+\+TSIPV6\+ENA\+\_\+\+Msk}}  /$\ast$ Enable Processing of PTP Packets Sent over IPv6-\/UDP $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TSIPENA\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf233c7f484d67364243fde1c14c2a2c2}{ETH\+\_\+\+MACTSCR\+\_\+\+TSIPENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACTSCR\+\_\+\+TSIPENA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TSIPENA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf233c7f484d67364243fde1c14c2a2c2}{ETH\+\_\+\+MACTSCR\+\_\+\+TSIPENA\+\_\+\+Msk}}  /$\ast$ Enable Processing of PTP over Ethernet Packets $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TSVER2\+ENA\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87b42b04a40bd43e518c24aa40830d90}{ETH\+\_\+\+MACTSCR\+\_\+\+TSVER2\+ENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACTSCR\+\_\+\+TSVER2\+ENA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TSVER2\+ENA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87b42b04a40bd43e518c24aa40830d90}{ETH\+\_\+\+MACTSCR\+\_\+\+TSVER2\+ENA\+\_\+\+Msk}}  /$\ast$ Enable PTP Packet Processing for Version 2 Format $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TSCTRLSSR\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66e04641254eebcf7ca0acf769d66943}{ETH\+\_\+\+MACTSCR\+\_\+\+TSCTRLSSR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACTSCR\+\_\+\+TSCTRLSSR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TSCTRLSSR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66e04641254eebcf7ca0acf769d66943}{ETH\+\_\+\+MACTSCR\+\_\+\+TSCTRLSSR\+\_\+\+Msk}}  /$\ast$ Timestamp Digital or Binary Rollover Control $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TSENALL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga812f3cdcf8c194b27c943356a3ded33a}{ETH\+\_\+\+MACTSCR\+\_\+\+TSENALL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACTSCR\+\_\+\+TSENALL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TSENALL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga812f3cdcf8c194b27c943356a3ded33a}{ETH\+\_\+\+MACTSCR\+\_\+\+TSENALL\+\_\+\+Msk}}  /$\ast$ Enable Timestamp for All Packets $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TSADDREG\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cfadcd9e455e9404dac4e50e9b708a7}{ETH\+\_\+\+MACTSCR\+\_\+\+TSADDREG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACTSCR\+\_\+\+TSADDREG\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TSADDREG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cfadcd9e455e9404dac4e50e9b708a7}{ETH\+\_\+\+MACTSCR\+\_\+\+TSADDREG\+\_\+\+Msk}}  /$\ast$ Update Addend Register $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TSUPDT\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fed2b7a76c4edcb40e4ddde17e7f813}{ETH\+\_\+\+MACTSCR\+\_\+\+TSUPDT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACTSCR\+\_\+\+TSUPDT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TSUPDT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fed2b7a76c4edcb40e4ddde17e7f813}{ETH\+\_\+\+MACTSCR\+\_\+\+TSUPDT\+\_\+\+Msk}}  /$\ast$ Update Timestamp $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TSINIT\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20fd8bee6192a569b235b717978df97c}{ETH\+\_\+\+MACTSCR\+\_\+\+TSINIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACTSCR\+\_\+\+TSINIT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TSINIT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20fd8bee6192a569b235b717978df97c}{ETH\+\_\+\+MACTSCR\+\_\+\+TSINIT\+\_\+\+Msk}}  /$\ast$ Initialize Timestamp $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TSCFUPDT\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga400a03aa076f6025c8c07c49904b9d6b}{ETH\+\_\+\+MACTSCR\+\_\+\+TSCFUPDT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACTSCR\+\_\+\+TSCFUPDT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TSCFUPDT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga400a03aa076f6025c8c07c49904b9d6b}{ETH\+\_\+\+MACTSCR\+\_\+\+TSCFUPDT\+\_\+\+Msk}}  /$\ast$ Fine or Coarse Timestamp Update$\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TSENA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac60f0e57a35faef5c5f7ecb940e3c573}{ETH\+\_\+\+MACTSCR\+\_\+\+TSENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACTSCR\+\_\+\+TSENA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSCR\+\_\+\+TSENA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac60f0e57a35faef5c5f7ecb940e3c573}{ETH\+\_\+\+MACTSCR\+\_\+\+TSENA\+\_\+\+Msk}}  /$\ast$ Enable Timestamp $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMACSSIR\+\_\+\+SSINC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ac9f8deb42b94c83f07a8bdf78c61a}{ETH\+\_\+\+MACMACSSIR\+\_\+\+SSINC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ ETH\+\_\+\+MACMACSSIR\+\_\+\+SSINC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMACSSIR\+\_\+\+SSINC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ac9f8deb42b94c83f07a8bdf78c61a}{ETH\+\_\+\+MACMACSSIR\+\_\+\+SSINC\+\_\+\+Msk}}  /$\ast$ Sub-\/second Increment Value $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMACSSIR\+\_\+\+SNSINC\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac59b1bfa069cc09ea27cd595903b52d3}{ETH\+\_\+\+MACMACSSIR\+\_\+\+SNSINC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ ETH\+\_\+\+MACMACSSIR\+\_\+\+SNSINC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMACSSIR\+\_\+\+SNSINC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac59b1bfa069cc09ea27cd595903b52d3}{ETH\+\_\+\+MACMACSSIR\+\_\+\+SNSINC\+\_\+\+Msk}}  /$\ast$ Sub-\/nanosecond Increment Value $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACSTSR\+\_\+\+TSS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b60d8cf7aca8a6bd7f0e5caf4955aa6}{ETH\+\_\+\+MACSTSR\+\_\+\+TSS\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACSTSR\+\_\+\+TSS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACSTSR\+\_\+\+TSS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b60d8cf7aca8a6bd7f0e5caf4955aa6}{ETH\+\_\+\+MACSTSR\+\_\+\+TSS\+\_\+\+Msk}}  /$\ast$ Timestamp Second $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACSTNR\+\_\+\+TSSS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54e3a0e6a81d2bdf6c0f957b28e46601}{ETH\+\_\+\+MACSTNR\+\_\+\+TSSS\+\_\+\+Msk}}~(0x7\+FFFFFFFUL $<$$<$ ETH\+\_\+\+MACSTNR\+\_\+\+TSSS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACSTNR\+\_\+\+TSSS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54e3a0e6a81d2bdf6c0f957b28e46601}{ETH\+\_\+\+MACSTNR\+\_\+\+TSSS\+\_\+\+Msk}}  /$\ast$ Timestamp Sub-\/seconds $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACSTSUR\+\_\+\+TSS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b853e093306e131aee327a31e70f14d}{ETH\+\_\+\+MACSTSUR\+\_\+\+TSS\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACSTSUR\+\_\+\+TSS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACSTSUR\+\_\+\+TSS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b853e093306e131aee327a31e70f14d}{ETH\+\_\+\+MACSTSUR\+\_\+\+TSS\+\_\+\+Msk}}  /$\ast$ Timestamp Seconds $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACSTNUR\+\_\+\+ADDSUB\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae030cd99c9d9d6b1fe2fd171bd87c59a}{ETH\+\_\+\+MACSTNUR\+\_\+\+ADDSUB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACSTNUR\+\_\+\+ADDSUB\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACSTNUR\+\_\+\+ADDSUB}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae030cd99c9d9d6b1fe2fd171bd87c59a}{ETH\+\_\+\+MACSTNUR\+\_\+\+ADDSUB\+\_\+\+Msk}}  /$\ast$ Add or Subtract Time $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACSTNUR\+\_\+\+TSSS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac01b95cf059dc3da02f4ef25946285f1}{ETH\+\_\+\+MACSTNUR\+\_\+\+TSSS\+\_\+\+Msk}}~(0x7\+FFFFFFFUL $<$$<$ ETH\+\_\+\+MACSTNUR\+\_\+\+TSSS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACSTNUR\+\_\+\+TSSS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac01b95cf059dc3da02f4ef25946285f1}{ETH\+\_\+\+MACSTNUR\+\_\+\+TSSS\+\_\+\+Msk}}  /$\ast$ Timestamp Sub-\/seconds $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSAR\+\_\+\+TSAR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga680dd05a6e0128fb0646c4e07e56a3a2}{ETH\+\_\+\+MACTSAR\+\_\+\+TSAR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACTSAR\+\_\+\+TSAR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSAR\+\_\+\+TSAR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga680dd05a6e0128fb0646c4e07e56a3a2}{ETH\+\_\+\+MACTSAR\+\_\+\+TSAR\+\_\+\+Msk}}  /$\ast$ Timestamp Addend Register $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSSR\+\_\+\+ATSNS\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5d052131a87610998f0f474a9b901f0}{ETH\+\_\+\+MACTSSR\+\_\+\+ATSNS\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ETH\+\_\+\+MACTSSR\+\_\+\+ATSNS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSSR\+\_\+\+ATSNS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5d052131a87610998f0f474a9b901f0}{ETH\+\_\+\+MACTSSR\+\_\+\+ATSNS\+\_\+\+Msk}}  /$\ast$ Number of Auxiliary Timestamp Snapshots $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSSR\+\_\+\+ATSSTM\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga168dea9f2c4acd7b9d55cbc69135008d}{ETH\+\_\+\+MACTSSR\+\_\+\+ATSSTM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACTSSR\+\_\+\+ATSSTM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSSR\+\_\+\+ATSSTM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga168dea9f2c4acd7b9d55cbc69135008d}{ETH\+\_\+\+MACTSSR\+\_\+\+ATSSTM\+\_\+\+Msk}}  /$\ast$ Auxiliary Timestamp Snapshot Trigger Missed $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSSR\+\_\+\+ATSSTN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa22d8690acd38de70bedf1e4adeaf40}{ETH\+\_\+\+MACTSSR\+\_\+\+ATSSTN\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ETH\+\_\+\+MACTSSR\+\_\+\+ATSSTN\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSSR\+\_\+\+ATSSTN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa22d8690acd38de70bedf1e4adeaf40}{ETH\+\_\+\+MACTSSR\+\_\+\+ATSSTN\+\_\+\+Msk}}  /$\ast$ Auxiliary Timestamp Snapshot Trigger Identifier $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSSR\+\_\+\+TXTSSIS\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5417e885e9abe11903f470c2bf41f8c}{ETH\+\_\+\+MACTSSR\+\_\+\+TXTSSIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACTSSR\+\_\+\+TXTSSIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSSR\+\_\+\+TXTSSIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5417e885e9abe11903f470c2bf41f8c}{ETH\+\_\+\+MACTSSR\+\_\+\+TXTSSIS\+\_\+\+Msk}}  /$\ast$ Tx Timestamp Status Interrupt Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSSR\+\_\+\+TSTRGTERR0\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c52f6ad4ae5d16e6f7cb10df4270b2b}{ETH\+\_\+\+MACTSSR\+\_\+\+TSTRGTERR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACTSSR\+\_\+\+TSTRGTERR0\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSSR\+\_\+\+TSTRGTERR0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c52f6ad4ae5d16e6f7cb10df4270b2b}{ETH\+\_\+\+MACTSSR\+\_\+\+TSTRGTERR0\+\_\+\+Msk}}  /$\ast$ Timestamp Target Time Error $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSSR\+\_\+\+AUXTSTRIG\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c627724e68564fedc64e9f2d752f088}{ETH\+\_\+\+MACTSSR\+\_\+\+AUXTSTRIG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACTSSR\+\_\+\+AUXTSTRIG\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSSR\+\_\+\+AUXTSTRIG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c627724e68564fedc64e9f2d752f088}{ETH\+\_\+\+MACTSSR\+\_\+\+AUXTSTRIG\+\_\+\+Msk}}  /$\ast$ Auxiliary Timestamp Trigger Snapshot$\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSSR\+\_\+\+TSTARGT0\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed1c9ae4b5ef340dde9b47e8c94b781}{ETH\+\_\+\+MACTSSR\+\_\+\+TSTARGT0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACTSSR\+\_\+\+TSTARGT0\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSSR\+\_\+\+TSTARGT0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed1c9ae4b5ef340dde9b47e8c94b781}{ETH\+\_\+\+MACTSSR\+\_\+\+TSTARGT0\+\_\+\+Msk}}  /$\ast$ Timestamp Target Time Reached $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSSR\+\_\+\+TSSOVF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b91c61106b4600b02d76c2583942d53}{ETH\+\_\+\+MACTSSR\+\_\+\+TSSOVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACTSSR\+\_\+\+TSSOVF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSSR\+\_\+\+TSSOVF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b91c61106b4600b02d76c2583942d53}{ETH\+\_\+\+MACTSSR\+\_\+\+TSSOVF\+\_\+\+Msk}}  /$\ast$ Timestamp Seconds Overflow $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTTSSNR\+\_\+\+TXTSSMIS\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga893e3937e5dbce6199ea9e7c5e3dfdc8}{ETH\+\_\+\+MACTTSSNR\+\_\+\+TXTSSMIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACTTSSNR\+\_\+\+TXTSSMIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTTSSNR\+\_\+\+TXTSSMIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga893e3937e5dbce6199ea9e7c5e3dfdc8}{ETH\+\_\+\+MACTTSSNR\+\_\+\+TXTSSMIS\+\_\+\+Msk}}  /$\ast$ Transmit Timestamp Status Missed $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTTSSNR\+\_\+\+TXTSSLO\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga965acc056e84a170fb8c94e22e7e15e1}{ETH\+\_\+\+MACTTSSNR\+\_\+\+TXTSSLO\+\_\+\+Msk}}~(0x7\+FFFFFFFUL $<$$<$ ETH\+\_\+\+MACTTSSNR\+\_\+\+TXTSSLO\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTTSSNR\+\_\+\+TXTSSLO}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga965acc056e84a170fb8c94e22e7e15e1}{ETH\+\_\+\+MACTTSSNR\+\_\+\+TXTSSLO\+\_\+\+Msk}}  /$\ast$ Transmit Timestamp Status Low $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTTSSSR\+\_\+\+TXTSSHI\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadff530e6d6a6debbe89ad6b1fc617818}{ETH\+\_\+\+MACTTSSSR\+\_\+\+TXTSSHI\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACTTSSSR\+\_\+\+TXTSSHI\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTTSSSR\+\_\+\+TXTSSHI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadff530e6d6a6debbe89ad6b1fc617818}{ETH\+\_\+\+MACTTSSSR\+\_\+\+TXTSSHI\+\_\+\+Msk}}  /$\ast$ Transmit Timestamp Status High $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACACR\+\_\+\+ATSEN3\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9276c9615dd6feac36f99578d2b306a5}{ETH\+\_\+\+MACACR\+\_\+\+ATSEN3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACACR\+\_\+\+ATSEN3\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACACR\+\_\+\+ATSEN3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9276c9615dd6feac36f99578d2b306a5}{ETH\+\_\+\+MACACR\+\_\+\+ATSEN3\+\_\+\+Msk}}  /$\ast$ Auxiliary Snapshot 3 Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACACR\+\_\+\+ATSEN2\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43810e0e7d138ae025ad4e17dd722d09}{ETH\+\_\+\+MACACR\+\_\+\+ATSEN2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACACR\+\_\+\+ATSEN2\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACACR\+\_\+\+ATSEN2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43810e0e7d138ae025ad4e17dd722d09}{ETH\+\_\+\+MACACR\+\_\+\+ATSEN2\+\_\+\+Msk}}  /$\ast$ Auxiliary Snapshot 2 Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACACR\+\_\+\+ATSEN1\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11111cab097cce2386bf78e77881043b}{ETH\+\_\+\+MACACR\+\_\+\+ATSEN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACACR\+\_\+\+ATSEN1\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACACR\+\_\+\+ATSEN1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11111cab097cce2386bf78e77881043b}{ETH\+\_\+\+MACACR\+\_\+\+ATSEN1\+\_\+\+Msk}}  /$\ast$ Auxiliary Snapshot 1 Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACACR\+\_\+\+ATSEN0\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76126724399d71bb8007ea6d407fa8b2}{ETH\+\_\+\+MACACR\+\_\+\+ATSEN0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACACR\+\_\+\+ATSEN0\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACACR\+\_\+\+ATSEN0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76126724399d71bb8007ea6d407fa8b2}{ETH\+\_\+\+MACACR\+\_\+\+ATSEN0\+\_\+\+Msk}}  /$\ast$ Auxiliary Snapshot 0 Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACACR\+\_\+\+ATSFC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a5884a0506ff971f3abf356284c1e9e}{ETH\+\_\+\+MACACR\+\_\+\+ATSFC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACACR\+\_\+\+ATSFC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACACR\+\_\+\+ATSFC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a5884a0506ff971f3abf356284c1e9e}{ETH\+\_\+\+MACACR\+\_\+\+ATSFC\+\_\+\+Msk}}  /$\ast$ Auxiliary Snapshot FIFO Clear $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACATSNR\+\_\+\+AUXTSLO\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27e09d46bf7eebd75c41d4043094682b}{ETH\+\_\+\+MACATSNR\+\_\+\+AUXTSLO\+\_\+\+Msk}}~(0x7\+FFFFFFFUL $<$$<$ ETH\+\_\+\+MACATSNR\+\_\+\+AUXTSLO\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACATSNR\+\_\+\+AUXTSLO}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27e09d46bf7eebd75c41d4043094682b}{ETH\+\_\+\+MACATSNR\+\_\+\+AUXTSLO\+\_\+\+Msk}}  /$\ast$ Auxiliary Timestamp $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACATSSR\+\_\+\+AUXTSHI\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2808153635388bd7aecc301ba580fb56}{ETH\+\_\+\+MACATSSR\+\_\+\+AUXTSHI\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACATSSR\+\_\+\+AUXTSHI\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACATSSR\+\_\+\+AUXTSHI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2808153635388bd7aecc301ba580fb56}{ETH\+\_\+\+MACATSSR\+\_\+\+AUXTSHI\+\_\+\+Msk}}  /$\ast$ Auxiliary Timestamp $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSIACR\+\_\+\+OSTIAC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81c1aad678f87fb7703f74b466aacf82}{ETH\+\_\+\+MACTSIACR\+\_\+\+OSTIAC\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACTSIACR\+\_\+\+OSTIAC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSIACR\+\_\+\+OSTIAC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81c1aad678f87fb7703f74b466aacf82}{ETH\+\_\+\+MACTSIACR\+\_\+\+OSTIAC\+\_\+\+Msk}}  /$\ast$ One-\/Step Timestamp Ingress Asymmetry Correction $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSEACR\+\_\+\+OSTEAC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae53acde39e3eee540f6d5a596868bcdf}{ETH\+\_\+\+MACTSEACR\+\_\+\+OSTEAC\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACTSEACR\+\_\+\+OSTEAC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSEACR\+\_\+\+OSTEAC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae53acde39e3eee540f6d5a596868bcdf}{ETH\+\_\+\+MACTSEACR\+\_\+\+OSTEAC\+\_\+\+Msk}}  /$\ast$ One-\/Step Timestamp Egress Asymmetry Correction $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSICNR\+\_\+\+TSIC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga455f389350e4f8820e2001875b7f6929}{ETH\+\_\+\+MACTSICNR\+\_\+\+TSIC\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACTSICNR\+\_\+\+TSIC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSICNR\+\_\+\+TSIC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga455f389350e4f8820e2001875b7f6929}{ETH\+\_\+\+MACTSICNR\+\_\+\+TSIC\+\_\+\+Msk}}  /$\ast$ Timestamp Ingress Correction $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACTSECNR\+\_\+\+TSEC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef8577fefe5fb57225c0dd13bd522cd6}{ETH\+\_\+\+MACTSECNR\+\_\+\+TSEC\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACTSECNR\+\_\+\+TSEC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACTSECNR\+\_\+\+TSEC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef8577fefe5fb57225c0dd13bd522cd6}{ETH\+\_\+\+MACTSECNR\+\_\+\+TSEC\+\_\+\+Msk}}  /$\ast$ Timestamp Egress Correction $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPPSCR\+\_\+\+TRGTMODSEL0\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada1175df65b7f4d1c8af28dd1946e9ae}{ETH\+\_\+\+MACPPSCR\+\_\+\+TRGTMODSEL0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACPPSCR\+\_\+\+TRGTMODSEL0\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPPSCR\+\_\+\+TRGTMODSEL0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada1175df65b7f4d1c8af28dd1946e9ae}{ETH\+\_\+\+MACPPSCR\+\_\+\+TRGTMODSEL0\+\_\+\+Msk}}  /$\ast$ Target Time Register Mode for PPS Output $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPPSCR\+\_\+\+PPSEN0\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf83252f67f32c60d33db7747c871f345}{ETH\+\_\+\+MACPPSCR\+\_\+\+PPSEN0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPPSCR\+\_\+\+PPSEN0\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPPSCR\+\_\+\+PPSEN0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf83252f67f32c60d33db7747c871f345}{ETH\+\_\+\+MACPPSCR\+\_\+\+PPSEN0\+\_\+\+Msk}}  /$\ast$ Flexible PPS Output Mode Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPPSCR\+\_\+\+PPSCTRL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f50cb08fee3b17316f449f1d7c24c68}{ETH\+\_\+\+MACPPSCR\+\_\+\+PPSCTRL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ETH\+\_\+\+MACPPSCR\+\_\+\+PPSCTRL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPPSCR\+\_\+\+PPSCTRL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f50cb08fee3b17316f449f1d7c24c68}{ETH\+\_\+\+MACPPSCR\+\_\+\+PPSCTRL\+\_\+\+Msk}}  /$\ast$ PPS Output Frequency Control $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPPSTTSR\+\_\+\+TSTRH0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f193adc3274d08d33f53c56c08cde8}{ETH\+\_\+\+MACPPSTTSR\+\_\+\+TSTRH0\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACPPSTTSR\+\_\+\+TSTRH0\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPPSTTSR\+\_\+\+TSTRH0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f193adc3274d08d33f53c56c08cde8}{ETH\+\_\+\+MACPPSTTSR\+\_\+\+TSTRH0\+\_\+\+Msk}}  /$\ast$ PPS Target Time Seconds Register $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPPSTTNR\+\_\+\+TRGTBUSY0\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4b46daf2c29ddbfed1192274e9e7c5a}{ETH\+\_\+\+MACPPSTTNR\+\_\+\+TRGTBUSY0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPPSTTNR\+\_\+\+TRGTBUSY0\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPPSTTNR\+\_\+\+TRGTBUSY0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4b46daf2c29ddbfed1192274e9e7c5a}{ETH\+\_\+\+MACPPSTTNR\+\_\+\+TRGTBUSY0\+\_\+\+Msk}}  /$\ast$ PPS Target Time Register Busy $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPPSTTNR\+\_\+\+TTSL0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00d8f5f283b763b21627083dfd06a59a}{ETH\+\_\+\+MACPPSTTNR\+\_\+\+TTSL0\+\_\+\+Msk}}~(0x7\+FFFFFFFUL $<$$<$ ETH\+\_\+\+MACPPSTTNR\+\_\+\+TTSL0\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPPSTTNR\+\_\+\+TTSL0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00d8f5f283b763b21627083dfd06a59a}{ETH\+\_\+\+MACPPSTTNR\+\_\+\+TTSL0\+\_\+\+Msk}}  /$\ast$ Target Time Low for PPS Register $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPPSIR\+\_\+\+PPSINT0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedec061afa80c370f6a5627db44433af}{ETH\+\_\+\+MACPPSIR\+\_\+\+PPSINT0\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACPPSIR\+\_\+\+PPSINT0\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPPSIR\+\_\+\+PPSINT0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedec061afa80c370f6a5627db44433af}{ETH\+\_\+\+MACPPSIR\+\_\+\+PPSINT0\+\_\+\+Msk}}  /$\ast$ PPS Output Signal Interval $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPPSWR\+\_\+\+PPSWIDTH0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga463ff15f593ee0a9351f5a5668a12831}{ETH\+\_\+\+MACPPSWR\+\_\+\+PPSWIDTH0\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACPPSWR\+\_\+\+PPSWIDTH0\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPPSWR\+\_\+\+PPSWIDTH0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga463ff15f593ee0a9351f5a5668a12831}{ETH\+\_\+\+MACPPSWR\+\_\+\+PPSWIDTH0\+\_\+\+Msk}}  /$\ast$ PPS Output Signal Width $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPOCR\+\_\+\+DN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga894339afd48f3fa7681535889f289f76}{ETH\+\_\+\+MACPOCR\+\_\+\+DN\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ ETH\+\_\+\+MACPOCR\+\_\+\+DN\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPOCR\+\_\+\+DN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga894339afd48f3fa7681535889f289f76}{ETH\+\_\+\+MACPOCR\+\_\+\+DN\+\_\+\+Msk}}  /$\ast$ Domain Number $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPOCR\+\_\+\+DRRDIS\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa02fe739bf54480a35abbe544625bbaa}{ETH\+\_\+\+MACPOCR\+\_\+\+DRRDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPOCR\+\_\+\+DRRDIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPOCR\+\_\+\+DRRDIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa02fe739bf54480a35abbe544625bbaa}{ETH\+\_\+\+MACPOCR\+\_\+\+DRRDIS\+\_\+\+Msk}}  /$\ast$ Disable PTO Delay Request/Response response generation $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPOCR\+\_\+\+APDREQTRIG\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d757ef93573b842ce49f184c0ff095e}{ETH\+\_\+\+MACPOCR\+\_\+\+APDREQTRIG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPOCR\+\_\+\+APDREQTRIG\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPOCR\+\_\+\+APDREQTRIG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d757ef93573b842ce49f184c0ff095e}{ETH\+\_\+\+MACPOCR\+\_\+\+APDREQTRIG\+\_\+\+Msk}}  /$\ast$ Automatic PTP Pdelay\+\_\+\+Req message Trigger $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPOCR\+\_\+\+ASYNCTRIG\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54d3af22d1b80ec1dce632b57e1711a2}{ETH\+\_\+\+MACPOCR\+\_\+\+ASYNCTRIG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPOCR\+\_\+\+ASYNCTRIG\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPOCR\+\_\+\+ASYNCTRIG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54d3af22d1b80ec1dce632b57e1711a2}{ETH\+\_\+\+MACPOCR\+\_\+\+ASYNCTRIG\+\_\+\+Msk}}  /$\ast$ Automatic PTP SYNC message Trigger $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPOCR\+\_\+\+APDREQEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c9e129fd1e293449b2d0a1d731a3969}{ETH\+\_\+\+MACPOCR\+\_\+\+APDREQEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPOCR\+\_\+\+APDREQEN\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPOCR\+\_\+\+APDREQEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c9e129fd1e293449b2d0a1d731a3969}{ETH\+\_\+\+MACPOCR\+\_\+\+APDREQEN\+\_\+\+Msk}}  /$\ast$ Automatic PTP Pdelay\+\_\+\+Req message Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPOCR\+\_\+\+ASYNCEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a8e1181b489a784ae0f8f2d74c0a56e}{ETH\+\_\+\+MACPOCR\+\_\+\+ASYNCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPOCR\+\_\+\+ASYNCEN\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPOCR\+\_\+\+ASYNCEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a8e1181b489a784ae0f8f2d74c0a56e}{ETH\+\_\+\+MACPOCR\+\_\+\+ASYNCEN\+\_\+\+Msk}}  /$\ast$ Automatic PTP SYNC message Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPOCR\+\_\+\+PTOEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d14969d054d4ebffe2c1de8ecb12330}{ETH\+\_\+\+MACPOCR\+\_\+\+PTOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPOCR\+\_\+\+PTOEN\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPOCR\+\_\+\+PTOEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d14969d054d4ebffe2c1de8ecb12330}{ETH\+\_\+\+MACPOCR\+\_\+\+PTOEN\+\_\+\+Msk}}  /$\ast$ PTP Offload Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACSPI0\+R\+\_\+\+SPI0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1f12183527949f25bcaf7b3f83b748f}{ETH\+\_\+\+MACSPI0\+R\+\_\+\+SPI0\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACSPI0\+R\+\_\+\+SPI0\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACSPI0\+R\+\_\+\+SPI0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1f12183527949f25bcaf7b3f83b748f}{ETH\+\_\+\+MACSPI0\+R\+\_\+\+SPI0\+\_\+\+Msk}}  /$\ast$ Source Port Identity 0 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACSPI1\+R\+\_\+\+SPI1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad31b1681cacd640f029edeb1fe733122}{ETH\+\_\+\+MACSPI1\+R\+\_\+\+SPI1\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACSPI1\+R\+\_\+\+SPI1\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACSPI1\+R\+\_\+\+SPI1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad31b1681cacd640f029edeb1fe733122}{ETH\+\_\+\+MACSPI1\+R\+\_\+\+SPI1\+\_\+\+Msk}}  /$\ast$ Source Port Identity 1 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACSPI2\+R\+\_\+\+SPI2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f96696c5307e92bf516b7a1a727c7e0}{ETH\+\_\+\+MACSPI2\+R\+\_\+\+SPI2\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACSPI2\+R\+\_\+\+SPI2\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACSPI2\+R\+\_\+\+SPI2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f96696c5307e92bf516b7a1a727c7e0}{ETH\+\_\+\+MACSPI2\+R\+\_\+\+SPI2\+\_\+\+Msk}}  /$\ast$ Source Port Identity 2 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACLMIR\+\_\+\+LMPDRI\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga062d433809033409d6eb4d111341fdf7}{ETH\+\_\+\+MACLMIR\+\_\+\+LMPDRI\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ ETH\+\_\+\+MACLMIR\+\_\+\+LMPDRI\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACLMIR\+\_\+\+LMPDRI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga062d433809033409d6eb4d111341fdf7}{ETH\+\_\+\+MACLMIR\+\_\+\+LMPDRI\+\_\+\+Msk}}  /$\ast$ Log Min Pdelay\+\_\+\+Req Interval $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACLMIR\+\_\+\+DRSYNCR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5373f95e923776959c7a730f60c23060}{ETH\+\_\+\+MACLMIR\+\_\+\+DRSYNCR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+MACLMIR\+\_\+\+DRSYNCR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACLMIR\+\_\+\+DRSYNCR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5373f95e923776959c7a730f60c23060}{ETH\+\_\+\+MACLMIR\+\_\+\+DRSYNCR\+\_\+\+Msk}}  /$\ast$ Delay\+\_\+\+Req to SYNC Ratio $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACLMIR\+\_\+\+LSI\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe98470a7f688121a35118dc8a9a0162}{ETH\+\_\+\+MACLMIR\+\_\+\+LSI\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ ETH\+\_\+\+MACLMIR\+\_\+\+LSI\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACLMIR\+\_\+\+LSI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe98470a7f688121a35118dc8a9a0162}{ETH\+\_\+\+MACLMIR\+\_\+\+LSI\+\_\+\+Msk}}  /$\ast$ Log Sync Interval $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLOMR\+\_\+\+CNTCLR\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2af5e19d6e4a2150544c4bd2e12b0982}{ETH\+\_\+\+MTLOMR\+\_\+\+CNTCLR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MTLOMR\+\_\+\+CNTCLR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLOMR\+\_\+\+CNTCLR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2af5e19d6e4a2150544c4bd2e12b0982}{ETH\+\_\+\+MTLOMR\+\_\+\+CNTCLR\+\_\+\+Msk}}    /$\ast$ Counters Reset $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLOMR\+\_\+\+CNTPRST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac8a5d1300f6e36508c3ca2bf22fe4b7}{ETH\+\_\+\+MTLOMR\+\_\+\+CNTPRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MTLOMR\+\_\+\+CNTPRST\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLOMR\+\_\+\+CNTPRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac8a5d1300f6e36508c3ca2bf22fe4b7}{ETH\+\_\+\+MTLOMR\+\_\+\+CNTPRST\+\_\+\+Msk}}   /$\ast$ Counters Preset $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLOMR\+\_\+\+DTXSTS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga707b455f41dca06a69125bfc3591d7ff}{ETH\+\_\+\+MTLOMR\+\_\+\+DTXSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MTLOMR\+\_\+\+DTXSTS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLOMR\+\_\+\+DTXSTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga707b455f41dca06a69125bfc3591d7ff}{ETH\+\_\+\+MTLOMR\+\_\+\+DTXSTS\+\_\+\+Msk}}  /$\ast$ Drop Transmit Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLISR\+\_\+\+MACIS\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35eca1965ed04231f37e09cc44e06b46}{ETH\+\_\+\+MTLISR\+\_\+\+MACIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MTLISR\+\_\+\+MACIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLISR\+\_\+\+MACIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35eca1965ed04231f37e09cc44e06b46}{ETH\+\_\+\+MTLISR\+\_\+\+MACIS\+\_\+\+Msk}}     /$\ast$ MAC Interrupt Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLISR\+\_\+\+QIS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f77c7e4311ce1412262357112f2d72}{ETH\+\_\+\+MTLISR\+\_\+\+QIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MTLISR\+\_\+\+QIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLISR\+\_\+\+QIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f77c7e4311ce1412262357112f2d72}{ETH\+\_\+\+MTLISR\+\_\+\+QIS\+\_\+\+Msk}}       /$\ast$ Queue Interrupt status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQOMR\+\_\+\+TTC\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf548c796a463bb208637bd153cd576b7}{ETH\+\_\+\+MTLTQOMR\+\_\+\+TTC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+MTLTQOMR\+\_\+\+TTC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQOMR\+\_\+\+TTC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf548c796a463bb208637bd153cd576b7}{ETH\+\_\+\+MTLTQOMR\+\_\+\+TTC\+\_\+\+Msk}}     /$\ast$ Transmit Threshold Control $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQOMR\+\_\+\+TTC\+\_\+32\+BITS}~((uint32\+\_\+t)0x00000000)   /$\ast$ 32 bits Threshold $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQOMR\+\_\+\+TTC\+\_\+64\+BITS}~((uint32\+\_\+t)0x00000010)   /$\ast$ 64  bits Threshold $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQOMR\+\_\+\+TTC\+\_\+96\+BITS}~((uint32\+\_\+t)0x00000020)   /$\ast$ 96 bits Threshold $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQOMR\+\_\+\+TTC\+\_\+128\+BITS}~((uint32\+\_\+t)0x00000030)   /$\ast$ 128 bits Threshold $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQOMR\+\_\+\+TTC\+\_\+192\+BITS}~((uint32\+\_\+t)0x00000040)   /$\ast$ 192 bits Threshold $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQOMR\+\_\+\+TTC\+\_\+256\+BITS}~((uint32\+\_\+t)0x00000050)   /$\ast$ 256 bits Threshold $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQOMR\+\_\+\+TTC\+\_\+384\+BITS}~((uint32\+\_\+t)0x00000060)   /$\ast$ 384 bits Threshold $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQOMR\+\_\+\+TTC\+\_\+512\+BITS}~((uint32\+\_\+t)0x00000070)   /$\ast$ 512 bits Threshold $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQOMR\+\_\+\+TSF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09826d6f3d5a85a4e88238965881c7a8}{ETH\+\_\+\+MTLTQOMR\+\_\+\+TSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MTLTQOMR\+\_\+\+TSF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQOMR\+\_\+\+TSF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09826d6f3d5a85a4e88238965881c7a8}{ETH\+\_\+\+MTLTQOMR\+\_\+\+TSF\+\_\+\+Msk}}     /$\ast$ Transmit Store and Forward $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQOMR\+\_\+\+FTQ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506b23278e9e2f77f60c52ed27361ea9}{ETH\+\_\+\+MTLTQOMR\+\_\+\+FTQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MTLTQOMR\+\_\+\+FTQ\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQOMR\+\_\+\+FTQ}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506b23278e9e2f77f60c52ed27361ea9}{ETH\+\_\+\+MTLTQOMR\+\_\+\+FTQ\+\_\+\+Msk}}     /$\ast$ Flush Transmit Queue $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQUR\+\_\+\+UFCNTOVF\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a2a4c93b7e829f8ea9754e2194074ee}{ETH\+\_\+\+MTLTQUR\+\_\+\+UFCNTOVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MTLTQUR\+\_\+\+UFCNTOVF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQUR\+\_\+\+UFCNTOVF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a2a4c93b7e829f8ea9754e2194074ee}{ETH\+\_\+\+MTLTQUR\+\_\+\+UFCNTOVF\+\_\+\+Msk}} /$\ast$ Overflow Bit for Underflow Packet Counter $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQUR\+\_\+\+UFPKTCNT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb8e7999bb14e708e63f6713ff1a76c6}{ETH\+\_\+\+MTLTQUR\+\_\+\+UFPKTCNT\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ ETH\+\_\+\+MTLTQUR\+\_\+\+UFPKTCNT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQUR\+\_\+\+UFPKTCNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb8e7999bb14e708e63f6713ff1a76c6}{ETH\+\_\+\+MTLTQUR\+\_\+\+UFPKTCNT\+\_\+\+Msk}} /$\ast$ Underflow Packet Counter $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQDR\+\_\+\+STXSTSF\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4307cdc70e5113a397a4582c6bdc9550}{ETH\+\_\+\+MTLTQDR\+\_\+\+STXSTSF\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+MTLTQDR\+\_\+\+STXSTSF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQDR\+\_\+\+STXSTSF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4307cdc70e5113a397a4582c6bdc9550}{ETH\+\_\+\+MTLTQDR\+\_\+\+STXSTSF\+\_\+\+Msk}}  /$\ast$ Number of Status Words in the Tx Status FIFO of Queue $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQDR\+\_\+\+PTXQ\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c65b68826e33ebd6e5ffa968ac74821}{ETH\+\_\+\+MTLTQDR\+\_\+\+PTXQ\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+MTLTQDR\+\_\+\+PTXQ\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQDR\+\_\+\+PTXQ}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c65b68826e33ebd6e5ffa968ac74821}{ETH\+\_\+\+MTLTQDR\+\_\+\+PTXQ\+\_\+\+Msk}}     /$\ast$ Number of Packets in the Transmit Queue $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQDR\+\_\+\+TXSTSFSTS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga753ad8a21a9d48bd0ad0e66a1665c8a6}{ETH\+\_\+\+MTLTQDR\+\_\+\+TXSTSFSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MTLTQDR\+\_\+\+TXSTSFSTS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQDR\+\_\+\+TXSTSFSTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga753ad8a21a9d48bd0ad0e66a1665c8a6}{ETH\+\_\+\+MTLTQDR\+\_\+\+TXSTSFSTS\+\_\+\+Msk}} /$\ast$ MTL Tx Status FIFO Full Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQDR\+\_\+\+TXQSTS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e69d8df9e3ac13ad2fe7637dea08bc}{ETH\+\_\+\+MTLTQDR\+\_\+\+TXQSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MTLTQDR\+\_\+\+TXQSTS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQDR\+\_\+\+TXQSTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e69d8df9e3ac13ad2fe7637dea08bc}{ETH\+\_\+\+MTLTQDR\+\_\+\+TXQSTS\+\_\+\+Msk}}   /$\ast$ MTL Tx Queue Not Empty Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQDR\+\_\+\+TWCSTS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97f8032c023b6d2de5ea0712c1fe4151}{ETH\+\_\+\+MTLTQDR\+\_\+\+TWCSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MTLTQDR\+\_\+\+TWCSTS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQDR\+\_\+\+TWCSTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97f8032c023b6d2de5ea0712c1fe4151}{ETH\+\_\+\+MTLTQDR\+\_\+\+TWCSTS\+\_\+\+Msk}}   /$\ast$ MTL Tx Queue Write Controller Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQDR\+\_\+\+TRCSTS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae23d867a88bb33c47b1ba7abbae2317d}{ETH\+\_\+\+MTLTQDR\+\_\+\+TRCSTS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MTLTQDR\+\_\+\+TRCSTS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQDR\+\_\+\+TRCSTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae23d867a88bb33c47b1ba7abbae2317d}{ETH\+\_\+\+MTLTQDR\+\_\+\+TRCSTS\+\_\+\+Msk}}  /$\ast$ MTL Tx Queue Read Controller Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQDR\+\_\+\+TRCSTS\+\_\+\+IDLE}~((uint32\+\_\+t)0x00000000)  /$\ast$ Idle state $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQDR\+\_\+\+TRCSTS\+\_\+\+READ}~((uint32\+\_\+t)0x00000002)  /$\ast$ Read state (transferring data to the MAC transmitter) $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQDR\+\_\+\+TRCSTS\+\_\+\+WAITING}~((uint32\+\_\+t)0x00000004)  /$\ast$ Waiting for pending Tx Status from the MAC transmitter $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQDR\+\_\+\+TRCSTS\+\_\+\+FLUSHING}~((uint32\+\_\+t)0x00000006)  /$\ast$ Flushing the Tx queue because of the Packet Abort request from the MAC $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQDR\+\_\+\+TXQPAUSED\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga731d62220f1747b384ad88765ef51d9f}{ETH\+\_\+\+MTLTQDR\+\_\+\+TXQPAUSED\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MTLTQDR\+\_\+\+TXQPAUSED\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLTQDR\+\_\+\+TXQPAUSED}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga731d62220f1747b384ad88765ef51d9f}{ETH\+\_\+\+MTLTQDR\+\_\+\+TXQPAUSED\+\_\+\+Msk}} /$\ast$ Transmit Queue in Pause $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLQICSR\+\_\+\+RXOIE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac732e04c2bca65ae2b0045e8c60bf7df}{ETH\+\_\+\+MTLQICSR\+\_\+\+RXOIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MTLQICSR\+\_\+\+RXOIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLQICSR\+\_\+\+RXOIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac732e04c2bca65ae2b0045e8c60bf7df}{ETH\+\_\+\+MTLQICSR\+\_\+\+RXOIE\+\_\+\+Msk}}   /$\ast$ Receive Queue Overflow Interrupt Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLQICSR\+\_\+\+RXOVFIS\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe3a533bd23255f3afe9529b424c0b4b}{ETH\+\_\+\+MTLQICSR\+\_\+\+RXOVFIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MTLQICSR\+\_\+\+RXOVFIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLQICSR\+\_\+\+RXOVFIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe3a533bd23255f3afe9529b424c0b4b}{ETH\+\_\+\+MTLQICSR\+\_\+\+RXOVFIS\+\_\+\+Msk}} /$\ast$ Receive Queue Overflow Interrupt Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLQICSR\+\_\+\+TXUIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f38e27ebbfa185dd4c8125eabb12930}{ETH\+\_\+\+MTLQICSR\+\_\+\+TXUIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MTLQICSR\+\_\+\+TXUIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLQICSR\+\_\+\+TXUIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f38e27ebbfa185dd4c8125eabb12930}{ETH\+\_\+\+MTLQICSR\+\_\+\+TXUIE\+\_\+\+Msk}}   /$\ast$ Transmit Queue Underflow Interrupt Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLQICSR\+\_\+\+TXUNFIS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373315f18b62cb8eb9a00fdac18df1c7}{ETH\+\_\+\+MTLQICSR\+\_\+\+TXUNFIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MTLQICSR\+\_\+\+TXUNFIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLQICSR\+\_\+\+TXUNFIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373315f18b62cb8eb9a00fdac18df1c7}{ETH\+\_\+\+MTLQICSR\+\_\+\+TXUNFIS\+\_\+\+Msk}} /$\ast$ Transmit Queue Underflow Interrupt Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQOMR\+\_\+\+RQS\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a2b6bd15ecea9be112012ff43257dc5}{ETH\+\_\+\+MTLRQOMR\+\_\+\+RQS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+MTLRQOMR\+\_\+\+RQS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQOMR\+\_\+\+RQS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a2b6bd15ecea9be112012ff43257dc5}{ETH\+\_\+\+MTLRQOMR\+\_\+\+RQS\+\_\+\+Msk}} /$\ast$ Receive Queue Size $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQOMR\+\_\+\+RFD\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d220ce7a141662482cc1ab943befb14}{ETH\+\_\+\+MTLRQOMR\+\_\+\+RFD\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+MTLRQOMR\+\_\+\+RFD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQOMR\+\_\+\+RFD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d220ce7a141662482cc1ab943befb14}{ETH\+\_\+\+MTLRQOMR\+\_\+\+RFD\+\_\+\+Msk}} /$\ast$ Threshold for Deactivating Flow Control (in half-\/duplex and full-\/duplex modes) $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQOMR\+\_\+\+RFA\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7287d84ccba9225b29473f58c0804ac}{ETH\+\_\+\+MTLRQOMR\+\_\+\+RFA\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+MTLRQOMR\+\_\+\+RFA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQOMR\+\_\+\+RFA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7287d84ccba9225b29473f58c0804ac}{ETH\+\_\+\+MTLRQOMR\+\_\+\+RFA\+\_\+\+Msk}} /$\ast$ Threshold for Activating Flow Control (in half-\/duplex and full-\/duplex $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQOMR\+\_\+\+EHFC\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55fa2200c1cc1458d3460fca3f296f6e}{ETH\+\_\+\+MTLRQOMR\+\_\+\+EHFC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MTLRQOMR\+\_\+\+EHFC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQOMR\+\_\+\+EHFC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55fa2200c1cc1458d3460fca3f296f6e}{ETH\+\_\+\+MTLRQOMR\+\_\+\+EHFC\+\_\+\+Msk}} /$\ast$ DEnable Hardware Flow Control $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQOMR\+\_\+\+DISTCPEF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7046506c3fed3bef3a4d4626f37dcdee}{ETH\+\_\+\+MTLRQOMR\+\_\+\+DISTCPEF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MTLRQOMR\+\_\+\+DISTCPEF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQOMR\+\_\+\+DISTCPEF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7046506c3fed3bef3a4d4626f37dcdee}{ETH\+\_\+\+MTLRQOMR\+\_\+\+DISTCPEF\+\_\+\+Msk}} /$\ast$ Disable Dropping of TCP/IP Checksum Error Packets $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQOMR\+\_\+\+RSF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33bb0c8c4ec61bab1aafabe9afe81569}{ETH\+\_\+\+MTLRQOMR\+\_\+\+RSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MTLRQOMR\+\_\+\+RSF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQOMR\+\_\+\+RSF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33bb0c8c4ec61bab1aafabe9afe81569}{ETH\+\_\+\+MTLRQOMR\+\_\+\+RSF\+\_\+\+Msk}}     /$\ast$ Receive Queue Store and Forward $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQOMR\+\_\+\+FEP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf10b439b93226b89b5ad8cdf44a95714}{ETH\+\_\+\+MTLRQOMR\+\_\+\+FEP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MTLRQOMR\+\_\+\+FEP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQOMR\+\_\+\+FEP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf10b439b93226b89b5ad8cdf44a95714}{ETH\+\_\+\+MTLRQOMR\+\_\+\+FEP\+\_\+\+Msk}}     /$\ast$ Forward Error Packets $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQOMR\+\_\+\+FUP\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c8eb2c6090b20075490d21f849ec0ea}{ETH\+\_\+\+MTLRQOMR\+\_\+\+FUP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MTLRQOMR\+\_\+\+FUP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQOMR\+\_\+\+FUP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c8eb2c6090b20075490d21f849ec0ea}{ETH\+\_\+\+MTLRQOMR\+\_\+\+FUP\+\_\+\+Msk}}     /$\ast$ Forward Undersized Good Packets $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQOMR\+\_\+\+RTC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78db5b269e92e6a04ea8ef1d4a176a0b}{ETH\+\_\+\+MTLRQOMR\+\_\+\+RTC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MTLRQOMR\+\_\+\+RTC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQOMR\+\_\+\+RTC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78db5b269e92e6a04ea8ef1d4a176a0b}{ETH\+\_\+\+MTLRQOMR\+\_\+\+RTC\+\_\+\+Msk}}     /$\ast$ Receive Queue Threshold Control $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQOMR\+\_\+\+RTC\+\_\+64\+BITS}~((uint32\+\_\+t)0x00000000)   /$\ast$ 64 bits Threshold $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQOMR\+\_\+\+RTC\+\_\+32\+BITS}~((uint32\+\_\+t)0x00000001)   /$\ast$ 32 bits Threshold $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQOMR\+\_\+\+RTC\+\_\+96\+BITS}~((uint32\+\_\+t)0x00000002)   /$\ast$ 96 bits Threshold $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQOMR\+\_\+\+RTC\+\_\+128\+BITS}~((uint32\+\_\+t)0x00000003)   /$\ast$ 128 bits Threshold $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQMPOCR\+\_\+\+MISCNTOVF\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18577d4e5fa470ce1fecfdf364a99ddb}{ETH\+\_\+\+MTLRQMPOCR\+\_\+\+MISCNTOVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MTLRQMPOCR\+\_\+\+MISCNTOVF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQMPOCR\+\_\+\+MISCNTOVF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18577d4e5fa470ce1fecfdf364a99ddb}{ETH\+\_\+\+MTLRQMPOCR\+\_\+\+MISCNTOVF\+\_\+\+Msk}} /$\ast$ Missed Packet Counter Overflow Bit $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQMPOCR\+\_\+\+MISPKTCNT\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03419d451c337f2546fae1d75f30d520}{ETH\+\_\+\+MTLRQMPOCR\+\_\+\+MISPKTCNT\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ ETH\+\_\+\+MTLRQMPOCR\+\_\+\+MISPKTCNT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQMPOCR\+\_\+\+MISPKTCNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03419d451c337f2546fae1d75f30d520}{ETH\+\_\+\+MTLRQMPOCR\+\_\+\+MISPKTCNT\+\_\+\+Msk}} /$\ast$ Missed Packet Counter $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQMPOCR\+\_\+\+OVFCNTOVF\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51abbf5fcbc029cae658d7b5dc288937}{ETH\+\_\+\+MTLRQMPOCR\+\_\+\+OVFCNTOVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MTLRQMPOCR\+\_\+\+OVFCNTOVF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQMPOCR\+\_\+\+OVFCNTOVF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51abbf5fcbc029cae658d7b5dc288937}{ETH\+\_\+\+MTLRQMPOCR\+\_\+\+OVFCNTOVF\+\_\+\+Msk}} /$\ast$ Overflow Counter Overflow Bit $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQMPOCR\+\_\+\+OVFPKTCNT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e34fa8302ca04544d4a5389ac072e52}{ETH\+\_\+\+MTLRQMPOCR\+\_\+\+OVFPKTCNT\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ ETH\+\_\+\+MTLRQMPOCR\+\_\+\+OVFPKTCNT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQMPOCR\+\_\+\+OVFPKTCNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e34fa8302ca04544d4a5389ac072e52}{ETH\+\_\+\+MTLRQMPOCR\+\_\+\+OVFPKTCNT\+\_\+\+Msk}} /$\ast$ Overflow Packet Counter $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQDR\+\_\+\+PRXQ\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae91216a5cb3d6fd93bfb7272c5d72058}{ETH\+\_\+\+MTLRQDR\+\_\+\+PRXQ\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ ETH\+\_\+\+MTLRQDR\+\_\+\+PRXQ\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQDR\+\_\+\+PRXQ}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae91216a5cb3d6fd93bfb7272c5d72058}{ETH\+\_\+\+MTLRQDR\+\_\+\+PRXQ\+\_\+\+Msk}}     /$\ast$ Number of Packets in Receive Queue $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQDR\+\_\+\+RXQSTS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga674f070334583f74e6602e55d3f51f9b}{ETH\+\_\+\+MTLRQDR\+\_\+\+RXQSTS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MTLRQDR\+\_\+\+RXQSTS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQDR\+\_\+\+RXQSTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga674f070334583f74e6602e55d3f51f9b}{ETH\+\_\+\+MTLRQDR\+\_\+\+RXQSTS\+\_\+\+Msk}}   /$\ast$ MTL Rx Queue Fill-\/Level Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQDR\+\_\+\+RXQSTS\+\_\+\+EMPTY}~((uint32\+\_\+t)0x00000000)   /$\ast$ Rx Queue empty $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQDR\+\_\+\+RXQSTS\+\_\+\+BELOWTHRESHOLD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga431634290556bb428e96aa317f64db50}{ETH\+\_\+\+MTLRQDR\+\_\+\+RXQSTS\+\_\+\+BELOWTHRESHOLD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MTLRQDR\+\_\+\+RXQSTS\+\_\+\+BELOWTHRESHOLD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQDR\+\_\+\+RXQSTS\+\_\+\+BELOWTHRESHOLD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga431634290556bb428e96aa317f64db50}{ETH\+\_\+\+MTLRQDR\+\_\+\+RXQSTS\+\_\+\+BELOWTHRESHOLD\+\_\+\+Msk}} /$\ast$ Rx Queue fill-\/level below flow-\/control deactivate threshold $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQDR\+\_\+\+RXQSTS\+\_\+\+ABOVETHRESHOLD\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82bde8872de5dd42c5ea12ea04c48b7b}{ETH\+\_\+\+MTLRQDR\+\_\+\+RXQSTS\+\_\+\+ABOVETHRESHOLD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MTLRQDR\+\_\+\+RXQSTS\+\_\+\+ABOVETHRESHOLD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQDR\+\_\+\+RXQSTS\+\_\+\+ABOVETHRESHOLD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82bde8872de5dd42c5ea12ea04c48b7b}{ETH\+\_\+\+MTLRQDR\+\_\+\+RXQSTS\+\_\+\+ABOVETHRESHOLD\+\_\+\+Msk}} /$\ast$ Rx Queue fill-\/level above flow-\/control activate threshold $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQDR\+\_\+\+RXQSTS\+\_\+\+FULL\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb6734469667073f14232a44ab2d41f9}{ETH\+\_\+\+MTLRQDR\+\_\+\+RXQSTS\+\_\+\+FULL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MTLRQDR\+\_\+\+RXQSTS\+\_\+\+FULL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQDR\+\_\+\+RXQSTS\+\_\+\+FULL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb6734469667073f14232a44ab2d41f9}{ETH\+\_\+\+MTLRQDR\+\_\+\+RXQSTS\+\_\+\+FULL\+\_\+\+Msk}} /$\ast$ Rx Queue full $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQDR\+\_\+\+RRCSTS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fec3ad1ef166941385c54bab26a6b9}{ETH\+\_\+\+MTLRQDR\+\_\+\+RRCSTS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MTLRQDR\+\_\+\+RRCSTS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQDR\+\_\+\+RRCSTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fec3ad1ef166941385c54bab26a6b9}{ETH\+\_\+\+MTLRQDR\+\_\+\+RRCSTS\+\_\+\+Msk}}   /$\ast$ MTL Rx Queue Read Controller State $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQDR\+\_\+\+RRCSTS\+\_\+\+IDLE}~((uint32\+\_\+t)0x00000000)   /$\ast$ Idle state $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQDR\+\_\+\+RRCSTS\+\_\+\+READINGDATA\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d59d57241b87cdf8b1b992249508def}{ETH\+\_\+\+MTLRQDR\+\_\+\+RRCSTS\+\_\+\+READINGDATA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MTLRQDR\+\_\+\+RRCSTS\+\_\+\+READINGDATA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQDR\+\_\+\+RRCSTS\+\_\+\+READINGDATA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d59d57241b87cdf8b1b992249508def}{ETH\+\_\+\+MTLRQDR\+\_\+\+RRCSTS\+\_\+\+READINGDATA\+\_\+\+Msk}} /$\ast$ Reading packet data $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQDR\+\_\+\+RRCSTS\+\_\+\+READINGSTATUS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcfde88fef44cd4c142ca0691f2101ca}{ETH\+\_\+\+MTLRQDR\+\_\+\+RRCSTS\+\_\+\+READINGSTATUS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MTLRQDR\+\_\+\+RRCSTS\+\_\+\+READINGSTATUS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQDR\+\_\+\+RRCSTS\+\_\+\+READINGSTATUS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcfde88fef44cd4c142ca0691f2101ca}{ETH\+\_\+\+MTLRQDR\+\_\+\+RRCSTS\+\_\+\+READINGSTATUS\+\_\+\+Msk}} /$\ast$ Reading packet status (or timestamp) $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQDR\+\_\+\+RRCSTS\+\_\+\+FLUSHING\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab6cd02745b21cec31d4fad0f3c67c8}{ETH\+\_\+\+MTLRQDR\+\_\+\+RRCSTS\+\_\+\+FLUSHING\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MTLRQDR\+\_\+\+RRCSTS\+\_\+\+FLUSHING\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQDR\+\_\+\+RRCSTS\+\_\+\+FLUSHING}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab6cd02745b21cec31d4fad0f3c67c8}{ETH\+\_\+\+MTLRQDR\+\_\+\+RRCSTS\+\_\+\+FLUSHING\+\_\+\+Msk}} /$\ast$ Flushing the packet data and status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQDR\+\_\+\+RWCSTS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f02b6952702e43f4fdc8e8dddc5e54b}{ETH\+\_\+\+MTLRQDR\+\_\+\+RWCSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MTLRQDR\+\_\+\+RWCSTS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQDR\+\_\+\+RWCSTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f02b6952702e43f4fdc8e8dddc5e54b}{ETH\+\_\+\+MTLRQDR\+\_\+\+RWCSTS\+\_\+\+Msk}}   /$\ast$ MTL Rx Queue Write Controller Active Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQCR\+\_\+\+RQPA\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa45f6c0349589240e2de4dc49fc57f5d}{ETH\+\_\+\+MTLRQCR\+\_\+\+RQPA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MTLRQCR\+\_\+\+RQPA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQCR\+\_\+\+RQPA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa45f6c0349589240e2de4dc49fc57f5d}{ETH\+\_\+\+MTLRQCR\+\_\+\+RQPA\+\_\+\+Msk}}     /$\ast$ Receive Queue Packet Arbitration $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQCR\+\_\+\+RQW\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf77eb77fff61cdc860e5d82176aafb3}{ETH\+\_\+\+MTLRQCR\+\_\+\+RQW\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+MTLRQCR\+\_\+\+RQW\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MTLRQCR\+\_\+\+RQW}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf77eb77fff61cdc860e5d82176aafb3}{ETH\+\_\+\+MTLRQCR\+\_\+\+RQW\+\_\+\+Msk}}      /$\ast$ Receive Queue Weight $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAMR\+\_\+\+INTM\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c33e8ab853fc3ff032a79e3e0971c59}{ETH\+\_\+\+DMAMR\+\_\+\+INTM\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+DMAMR\+\_\+\+INTM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAMR\+\_\+\+INTM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c33e8ab853fc3ff032a79e3e0971c59}{ETH\+\_\+\+DMAMR\+\_\+\+INTM\+\_\+\+Msk}}       /$\ast$ This field defines the interrupt mode $\ast$/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf805f8c7011cc94b478d9661aa474571}{ETH\+\_\+\+DMAMR\+\_\+\+INTM\+\_\+0}}~(0x0\+UL $<$$<$ ETH\+\_\+\+DMAMR\+\_\+\+INTM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f0438a2c228b5f990a933d8e9239aa9}{ETH\+\_\+\+DMAMR\+\_\+\+INTM\+\_\+1}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAMR\+\_\+\+INTM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56b8c67e348866622a858451740ac148}{ETH\+\_\+\+DMAMR\+\_\+\+INTM\+\_\+2}}~(0x2\+UL $<$$<$ ETH\+\_\+\+DMAMR\+\_\+\+INTM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAMR\+\_\+\+PR\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85356c5f308787a12f4931dd1b5f2ac5}{ETH\+\_\+\+DMAMR\+\_\+\+PR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+DMAMR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAMR\+\_\+\+PR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85356c5f308787a12f4931dd1b5f2ac5}{ETH\+\_\+\+DMAMR\+\_\+\+PR\+\_\+\+Msk}}         /$\ast$ Priority Ratio $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAMR\+\_\+\+PR\+\_\+1\+\_\+1}~((uint32\+\_\+t)0x00000000)   /$\ast$ The priority ratio is 1\+:1 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAMR\+\_\+\+PR\+\_\+2\+\_\+1}~((uint32\+\_\+t)0x00001000)   /$\ast$ The priority ratio is 2\+:1 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAMR\+\_\+\+PR\+\_\+3\+\_\+1}~((uint32\+\_\+t)0x00002000)   /$\ast$ The priority ratio is 3\+:1 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAMR\+\_\+\+PR\+\_\+4\+\_\+1}~((uint32\+\_\+t)0x00003000)   /$\ast$ The priority ratio is 4\+:1 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAMR\+\_\+\+PR\+\_\+5\+\_\+1}~((uint32\+\_\+t)0x00004000)   /$\ast$ The priority ratio is 5\+:1 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAMR\+\_\+\+PR\+\_\+6\+\_\+1}~((uint32\+\_\+t)0x00005000)   /$\ast$ The priority ratio is 6\+:1 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAMR\+\_\+\+PR\+\_\+7\+\_\+1}~((uint32\+\_\+t)0x00006000)   /$\ast$ The priority ratio is 7\+:1 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAMR\+\_\+\+PR\+\_\+8\+\_\+1}~((uint32\+\_\+t)0x00007000)   /$\ast$ The priority ratio is 8\+:1 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAMR\+\_\+\+TXPR\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeddba30d3f2be3505f004be8fee2c07c}{ETH\+\_\+\+DMAMR\+\_\+\+TXPR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAMR\+\_\+\+TXPR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAMR\+\_\+\+TXPR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeddba30d3f2be3505f004be8fee2c07c}{ETH\+\_\+\+DMAMR\+\_\+\+TXPR\+\_\+\+Msk}}       /$\ast$ Transmit Priority $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAMR\+\_\+\+DA\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6604074cd951a3c1a4648f2c7fbb50}{ETH\+\_\+\+DMAMR\+\_\+\+DA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAMR\+\_\+\+DA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAMR\+\_\+\+DA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6604074cd951a3c1a4648f2c7fbb50}{ETH\+\_\+\+DMAMR\+\_\+\+DA\+\_\+\+Msk}}         /$\ast$ DMA Tx or Rx Arbitration Scheme $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAMR\+\_\+\+SWR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91261d58fb723a687b5c5e5d4948bf8f}{ETH\+\_\+\+DMAMR\+\_\+\+SWR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAMR\+\_\+\+SWR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAMR\+\_\+\+SWR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91261d58fb723a687b5c5e5d4948bf8f}{ETH\+\_\+\+DMAMR\+\_\+\+SWR\+\_\+\+Msk}}        /$\ast$ Software Reset $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASBMR\+\_\+\+RB\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e68bcec5f2aeaf7a5fd1dc5072ab211}{ETH\+\_\+\+DMASBMR\+\_\+\+RB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASBMR\+\_\+\+RB\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASBMR\+\_\+\+RB}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e68bcec5f2aeaf7a5fd1dc5072ab211}{ETH\+\_\+\+DMASBMR\+\_\+\+RB\+\_\+\+Msk}}       /$\ast$ Rebuild INCRx Burst $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASBMR\+\_\+\+MB\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8143ee350bfce15ba0e59b38f84f5eeb}{ETH\+\_\+\+DMASBMR\+\_\+\+MB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASBMR\+\_\+\+MB\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASBMR\+\_\+\+MB}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8143ee350bfce15ba0e59b38f84f5eeb}{ETH\+\_\+\+DMASBMR\+\_\+\+MB\+\_\+\+Msk}}       /$\ast$ Mixed Burst $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASBMR\+\_\+\+AAL\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65d11dc5bd25f2329dc571bfd39c1438}{ETH\+\_\+\+DMASBMR\+\_\+\+AAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASBMR\+\_\+\+AAL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASBMR\+\_\+\+AAL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65d11dc5bd25f2329dc571bfd39c1438}{ETH\+\_\+\+DMASBMR\+\_\+\+AAL\+\_\+\+Msk}}      /$\ast$ Address-\/Aligned Beats $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASBMR\+\_\+\+FB\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47d0b9ccef16d69caceb3df132dbd635}{ETH\+\_\+\+DMASBMR\+\_\+\+FB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASBMR\+\_\+\+FB\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASBMR\+\_\+\+FB}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47d0b9ccef16d69caceb3df132dbd635}{ETH\+\_\+\+DMASBMR\+\_\+\+FB\+\_\+\+Msk}}       /$\ast$ Fixed Burst Length $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAISR\+\_\+\+MACIS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84062bc02f5070dba17825b9e92c0fd7}{ETH\+\_\+\+DMAISR\+\_\+\+MACIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAISR\+\_\+\+MACIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAISR\+\_\+\+MACIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84062bc02f5070dba17825b9e92c0fd7}{ETH\+\_\+\+DMAISR\+\_\+\+MACIS\+\_\+\+Msk}}     /$\ast$ MAC Interrupt Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAISR\+\_\+\+MTLIS\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ed6d5dd51b78e3f4898034c3769e267}{ETH\+\_\+\+DMAISR\+\_\+\+MTLIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAISR\+\_\+\+MTLIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAISR\+\_\+\+MTLIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ed6d5dd51b78e3f4898034c3769e267}{ETH\+\_\+\+DMAISR\+\_\+\+MTLIS\+\_\+\+Msk}}     /$\ast$ MAC Interrupt Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAISR\+\_\+\+DMACIS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ac4ef3e8e430ddd32c28550cab3359}{ETH\+\_\+\+DMAISR\+\_\+\+DMACIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAISR\+\_\+\+DMACIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAISR\+\_\+\+DMACIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ac4ef3e8e430ddd32c28550cab3359}{ETH\+\_\+\+DMAISR\+\_\+\+DMACIS\+\_\+\+Msk}}    /$\ast$ DMA Channel Interrupt Status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5806b2ebd6161d950e583ec1c7dffb59}{ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+TPS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5806b2ebd6161d950e583ec1c7dffb59}{ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+Msk}}       /$\ast$ DMA Channel Transmit Process State $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+STOPPED}~((uint32\+\_\+t)0x00000000)   /$\ast$ Stopped (Reset or Stop Transmit Command issued) $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+FETCHING\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45f34aac6b8f68029f062878c0db458}{ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+FETCHING\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+FETCHING\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+FETCHING}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45f34aac6b8f68029f062878c0db458}{ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+FETCHING\+\_\+\+Msk}} /$\ast$ Running (Fetching Tx Transfer Descriptor) $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+WAITING\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34fc34343f62ffc40da2bd6375f75ecc}{ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+WAITING\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+WAITING\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+WAITING}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34fc34343f62ffc40da2bd6375f75ecc}{ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+WAITING\+\_\+\+Msk}} /$\ast$ Running (Waiting for status) $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+READING\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37bfdc00561f6b9d82191ce063135d15}{ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+READING\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+READING\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+READING}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37bfdc00561f6b9d82191ce063135d15}{ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+READING\+\_\+\+Msk}} /$\ast$ Running (Reading Data from system memory buffer and queuing it to the Tx buffer (Tx FIFO)) $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+TIMESTAMP\+\_\+\+WR\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2210112484cd78bbd1c52ab6e663f10b}{ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+TIMESTAMP\+\_\+\+WR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+TIMESTAMP\+\_\+\+WR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+TIMESTAMP\+\_\+\+WR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2210112484cd78bbd1c52ab6e663f10b}{ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+TIMESTAMP\+\_\+\+WR\+\_\+\+Msk}} /$\ast$ Timestamp write state $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+SUSPENDED\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cc12f15208a77dfbc5714483d956d3}{ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+SUSPENDED\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+SUSPENDED\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+SUSPENDED}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cc12f15208a77dfbc5714483d956d3}{ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+SUSPENDED\+\_\+\+Msk}} /$\ast$ Suspended (Tx Descriptor Unavailable or Tx Buffer Underflow) $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+CLOSING\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bcdfd1c8b321c4324ff96ce801ec575}{ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+CLOSING\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+CLOSING\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+CLOSING}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bcdfd1c8b321c4324ff96ce801ec575}{ETH\+\_\+\+DMADSR\+\_\+\+TPS\+\_\+\+CLOSING\+\_\+\+Msk}} /$\ast$ Running (Closing Tx Descriptor) $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5cfeab12b980e352ac485b2f22ce45b}{ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+RPS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5cfeab12b980e352ac485b2f22ce45b}{ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+Msk}}       /$\ast$ DMA Channel Receive Process State $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+STOPPED}~((uint32\+\_\+t)0x00000000)   /$\ast$ Stopped (Reset or Stop Receive Command issued) $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+FETCHING\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2007651c8b6f3ed090a95f3582dc6473}{ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+FETCHING\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+FETCHING\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+FETCHING}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2007651c8b6f3ed090a95f3582dc6473}{ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+FETCHING\+\_\+\+Msk}} /$\ast$ Running (Fetching Rx Transfer Descriptor) $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+WAITING\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d927979f5ab9d0fa378155ef2b71565}{ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+WAITING\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+WAITING\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+WAITING}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d927979f5ab9d0fa378155ef2b71565}{ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+WAITING\+\_\+\+Msk}} /$\ast$ Running (Waiting for status) $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+SUSPENDED\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb06ae28f51d77ab528fc5da68869214}{ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+SUSPENDED\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+SUSPENDED\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+SUSPENDED}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb06ae28f51d77ab528fc5da68869214}{ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+SUSPENDED\+\_\+\+Msk}} /$\ast$ Suspended (Rx Descriptor Unavailable) $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+CLOSING\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f772bd05354567c7cd0926702f4913a}{ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+CLOSING\+\_\+\+Msk}}~(0x5\+UL $<$$<$ ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+CLOSING\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+CLOSING}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f772bd05354567c7cd0926702f4913a}{ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+CLOSING\+\_\+\+Msk}} /$\ast$ Running (Closing the Rx Descriptor) $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+TIMESTAMP\+\_\+\+WR\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46ca72cd1ee34749d63066d288cb1b8b}{ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+TIMESTAMP\+\_\+\+WR\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+TIMESTAMP\+\_\+\+WR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+TIMESTAMP\+\_\+\+WR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46ca72cd1ee34749d63066d288cb1b8b}{ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+TIMESTAMP\+\_\+\+WR\+\_\+\+Msk}} /$\ast$ Timestamp write state $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+TRANSFERRING\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9956b0ec46371f01bad85a9b646b6b8f}{ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+TRANSFERRING\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+TRANSFERRING\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+TRANSFERRING}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9956b0ec46371f01bad85a9b646b6b8f}{ETH\+\_\+\+DMADSR\+\_\+\+RPS\+\_\+\+TRANSFERRING\+\_\+\+Msk}} /$\ast$ Running (Transferring the received packet data from the Rx buffer to the system memory) $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACCR\+\_\+\+DSL\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8727b1c64d3bd72cc702f2670dc11356}{ETH\+\_\+\+DMACCR\+\_\+\+DSL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+DMACCR\+\_\+\+DSL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACCR\+\_\+\+DSL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8727b1c64d3bd72cc702f2670dc11356}{ETH\+\_\+\+DMACCR\+\_\+\+DSL\+\_\+\+Msk}}       /$\ast$ Descriptor Skip Length $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACCR\+\_\+\+DSL\+\_\+0\+BIT}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries ETH\+\_\+\+DMACCR\+\_\+\+DSL\+\_\+32\+BIT}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries ETH\+\_\+\+DMACCR\+\_\+\+DSL\+\_\+64\+BIT}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries ETH\+\_\+\+DMACCR\+\_\+\+DSL\+\_\+128\+BIT}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries ETH\+\_\+\+DMACCR\+\_\+8\+PBL}~((uint32\+\_\+t)0x00010000)   /$\ast$ 8x\+PBL mode $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACCR\+\_\+\+MSS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c3528953a783ad6a6dd7af8cd6fe118}{ETH\+\_\+\+DMACCR\+\_\+\+MSS\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ ETH\+\_\+\+DMACCR\+\_\+\+MSS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACCR\+\_\+\+MSS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c3528953a783ad6a6dd7af8cd6fe118}{ETH\+\_\+\+DMACCR\+\_\+\+MSS\+\_\+\+Msk}}       /$\ast$ Maximum Segment Size $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACTCR\+\_\+\+TPBL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b90d81573d42cfda3cec4f1abb84e3}{ETH\+\_\+\+DMACTCR\+\_\+\+TPBL\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ ETH\+\_\+\+DMACTCR\+\_\+\+TPBL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACTCR\+\_\+\+TPBL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b90d81573d42cfda3cec4f1abb84e3}{ETH\+\_\+\+DMACTCR\+\_\+\+TPBL\+\_\+\+Msk}}     /$\ast$ Transmit Programmable Burst Length $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACTCR\+\_\+\+TPBL\+\_\+1\+PBL}~((uint32\+\_\+t)0x00010000)   /$\ast$ Transmit Programmable Burst Length 1 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACTCR\+\_\+\+TPBL\+\_\+2\+PBL}~((uint32\+\_\+t)0x00020000)   /$\ast$ Transmit Programmable Burst Length 2 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACTCR\+\_\+\+TPBL\+\_\+4\+PBL}~((uint32\+\_\+t)0x00040000)   /$\ast$ Transmit Programmable Burst Length 4 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACTCR\+\_\+\+TPBL\+\_\+8\+PBL}~((uint32\+\_\+t)0x00080000)   /$\ast$ Transmit Programmable Burst Length 8 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACTCR\+\_\+\+TPBL\+\_\+16\+PBL}~((uint32\+\_\+t)0x00100000)   /$\ast$ Transmit Programmable Burst Length 16 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACTCR\+\_\+\+TPBL\+\_\+32\+PBL}~((uint32\+\_\+t)0x00200000)   /$\ast$ Transmit Programmable Burst Length 32 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACTCR\+\_\+\+TSE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2d3bc516febaa6842b759cf7854bf4}{ETH\+\_\+\+DMACTCR\+\_\+\+TSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACTCR\+\_\+\+TSE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACTCR\+\_\+\+TSE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2d3bc516febaa6842b759cf7854bf4}{ETH\+\_\+\+DMACTCR\+\_\+\+TSE\+\_\+\+Msk}}      /$\ast$ TCP Segmentation Enabled $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACTCR\+\_\+\+OSP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03c356191c3adc93b042094e578cb9a4}{ETH\+\_\+\+DMACTCR\+\_\+\+OSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACTCR\+\_\+\+OSP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACTCR\+\_\+\+OSP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03c356191c3adc93b042094e578cb9a4}{ETH\+\_\+\+DMACTCR\+\_\+\+OSP\+\_\+\+Msk}}      /$\ast$ Operate on Second Packet $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACTCR\+\_\+\+ST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f6e7142c2f075819f614202ad6f7fd}{ETH\+\_\+\+DMACTCR\+\_\+\+ST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACTCR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACTCR\+\_\+\+ST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f6e7142c2f075819f614202ad6f7fd}{ETH\+\_\+\+DMACTCR\+\_\+\+ST\+\_\+\+Msk}}       /$\ast$ Start or Stop Transmission Command $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACRCR\+\_\+\+RPF\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d1232430c95a4d9eba780f83e44437}{ETH\+\_\+\+DMACRCR\+\_\+\+RPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACRCR\+\_\+\+RPF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACRCR\+\_\+\+RPF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d1232430c95a4d9eba780f83e44437}{ETH\+\_\+\+DMACRCR\+\_\+\+RPF\+\_\+\+Msk}}      /$\ast$ Rx Packet Flush $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACRCR\+\_\+\+RPBL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacafd31bf014350e249c778490b584a18}{ETH\+\_\+\+DMACRCR\+\_\+\+RPBL\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ ETH\+\_\+\+DMACRCR\+\_\+\+RPBL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACRCR\+\_\+\+RPBL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacafd31bf014350e249c778490b584a18}{ETH\+\_\+\+DMACRCR\+\_\+\+RPBL\+\_\+\+Msk}}     /$\ast$ Receive Programmable Burst Length $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACRCR\+\_\+\+RPBL\+\_\+1\+PBL}~((uint32\+\_\+t)0x00010000)   /$\ast$ Receive Programmable Burst Length 1 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACRCR\+\_\+\+RPBL\+\_\+2\+PBL}~((uint32\+\_\+t)0x00020000)   /$\ast$ Receive Programmable Burst Length 2 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACRCR\+\_\+\+RPBL\+\_\+4\+PBL}~((uint32\+\_\+t)0x00040000)   /$\ast$ Receive Programmable Burst Length 4 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACRCR\+\_\+\+RPBL\+\_\+8\+PBL}~((uint32\+\_\+t)0x00080000)   /$\ast$ Receive Programmable Burst Length 8 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACRCR\+\_\+\+RPBL\+\_\+16\+PBL}~((uint32\+\_\+t)0x00100000)   /$\ast$ Receive Programmable Burst Length 16 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACRCR\+\_\+\+RPBL\+\_\+32\+PBL}~((uint32\+\_\+t)0x00200000)   /$\ast$ Receive Programmable Burst Length 32 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACRCR\+\_\+\+RBSZ\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c913867d469bd61373191fb690627a1}{ETH\+\_\+\+DMACRCR\+\_\+\+RBSZ\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ ETH\+\_\+\+DMACRCR\+\_\+\+RBSZ\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACRCR\+\_\+\+RBSZ}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c913867d469bd61373191fb690627a1}{ETH\+\_\+\+DMACRCR\+\_\+\+RBSZ\+\_\+\+Msk}}     /$\ast$ Receive Buffer size $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACRCR\+\_\+\+SR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga427132127f4ca1c66c20c38f22b9e57a}{ETH\+\_\+\+DMACRCR\+\_\+\+SR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACRCR\+\_\+\+SR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACRCR\+\_\+\+SR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga427132127f4ca1c66c20c38f22b9e57a}{ETH\+\_\+\+DMACRCR\+\_\+\+SR\+\_\+\+Msk}}       /$\ast$ Start or Stop Receive $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACTDLAR\+\_\+\+TDESLA\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea32079cf364f0921332104be794abe}{ETH\+\_\+\+DMACTDLAR\+\_\+\+TDESLA\+\_\+\+Msk}}~(0x3\+FFFFFFFUL $<$$<$ ETH\+\_\+\+DMACTDLAR\+\_\+\+TDESLA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACTDLAR\+\_\+\+TDESLA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea32079cf364f0921332104be794abe}{ETH\+\_\+\+DMACTDLAR\+\_\+\+TDESLA\+\_\+\+Msk}} /$\ast$ Start of Transmit List $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACRDLAR\+\_\+\+RDESLA\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a95b78a64ef4bcd200f40bc04784730}{ETH\+\_\+\+DMACRDLAR\+\_\+\+RDESLA\+\_\+\+Msk}}~(0x3\+FFFFFFFUL $<$$<$ ETH\+\_\+\+DMACRDLAR\+\_\+\+RDESLA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACRDLAR\+\_\+\+RDESLA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a95b78a64ef4bcd200f40bc04784730}{ETH\+\_\+\+DMACRDLAR\+\_\+\+RDESLA\+\_\+\+Msk}} /$\ast$ Start of Receive List $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACTDTPR\+\_\+\+TDT\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750ce206c94ff0fd38c54e3b87728a02}{ETH\+\_\+\+DMACTDTPR\+\_\+\+TDT\+\_\+\+Msk}}~(0x3\+FFFFFFFUL $<$$<$ ETH\+\_\+\+DMACTDTPR\+\_\+\+TDT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACTDTPR\+\_\+\+TDT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750ce206c94ff0fd38c54e3b87728a02}{ETH\+\_\+\+DMACTDTPR\+\_\+\+TDT\+\_\+\+Msk}}    /$\ast$ Transmit Descriptor Tail Pointer $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACRDTPR\+\_\+\+RDT\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46d2718514c94016470b40c579f4fb11}{ETH\+\_\+\+DMACRDTPR\+\_\+\+RDT\+\_\+\+Msk}}~(0x3\+FFFFFFFUL $<$$<$ ETH\+\_\+\+DMACRDTPR\+\_\+\+RDT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACRDTPR\+\_\+\+RDT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46d2718514c94016470b40c579f4fb11}{ETH\+\_\+\+DMACRDTPR\+\_\+\+RDT\+\_\+\+Msk}}    /$\ast$ Receive Descriptor Tail Pointer $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACTDRLR\+\_\+\+TDRL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ecf1de5871ad45f7fbf9ca7684da6a}{ETH\+\_\+\+DMACTDRLR\+\_\+\+TDRL\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ ETH\+\_\+\+DMACTDRLR\+\_\+\+TDRL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACTDRLR\+\_\+\+TDRL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ecf1de5871ad45f7fbf9ca7684da6a}{ETH\+\_\+\+DMACTDRLR\+\_\+\+TDRL\+\_\+\+Msk}}   /$\ast$ Transmit Descriptor Ring Length $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACRDRLR\+\_\+\+RDRL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa118cde78459bdf4c810e5a3cbe2cf3}{ETH\+\_\+\+DMACRDRLR\+\_\+\+RDRL\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ ETH\+\_\+\+DMACRDRLR\+\_\+\+RDRL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACRDRLR\+\_\+\+RDRL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa118cde78459bdf4c810e5a3cbe2cf3}{ETH\+\_\+\+DMACRDRLR\+\_\+\+RDRL\+\_\+\+Msk}}   /$\ast$ Receive Descriptor Ring Length $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACIER\+\_\+\+NIE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7278560f5ccdc43db50d89ba4ea8eb0}{ETH\+\_\+\+DMACIER\+\_\+\+NIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACIER\+\_\+\+NIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACIER\+\_\+\+NIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7278560f5ccdc43db50d89ba4ea8eb0}{ETH\+\_\+\+DMACIER\+\_\+\+NIE\+\_\+\+Msk}}      /$\ast$ Normal Interrupt Summary Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACIER\+\_\+\+AIE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d72075b0fcf7130646beadd1d4791c7}{ETH\+\_\+\+DMACIER\+\_\+\+AIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACIER\+\_\+\+AIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACIER\+\_\+\+AIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d72075b0fcf7130646beadd1d4791c7}{ETH\+\_\+\+DMACIER\+\_\+\+AIE\+\_\+\+Msk}}      /$\ast$ Abnormal Interrupt Summary Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACIER\+\_\+\+CDEE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17c4d52223b00be6d6dd8a17468503d0}{ETH\+\_\+\+DMACIER\+\_\+\+CDEE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACIER\+\_\+\+CDEE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACIER\+\_\+\+CDEE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17c4d52223b00be6d6dd8a17468503d0}{ETH\+\_\+\+DMACIER\+\_\+\+CDEE\+\_\+\+Msk}}     /$\ast$ Context Descriptor Error Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACIER\+\_\+\+FBEE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50100822472ece69f3bea3d8291dc473}{ETH\+\_\+\+DMACIER\+\_\+\+FBEE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACIER\+\_\+\+FBEE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACIER\+\_\+\+FBEE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50100822472ece69f3bea3d8291dc473}{ETH\+\_\+\+DMACIER\+\_\+\+FBEE\+\_\+\+Msk}}     /$\ast$ Fatal Bus Error Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACIER\+\_\+\+ERIE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e69a52475e053e8a528e7c8b82f8278}{ETH\+\_\+\+DMACIER\+\_\+\+ERIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACIER\+\_\+\+ERIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACIER\+\_\+\+ERIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e69a52475e053e8a528e7c8b82f8278}{ETH\+\_\+\+DMACIER\+\_\+\+ERIE\+\_\+\+Msk}}     /$\ast$ Early Receive Interrupt Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACIER\+\_\+\+ETIE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53f0be54263041203a8871707d41c5f8}{ETH\+\_\+\+DMACIER\+\_\+\+ETIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACIER\+\_\+\+ETIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACIER\+\_\+\+ETIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53f0be54263041203a8871707d41c5f8}{ETH\+\_\+\+DMACIER\+\_\+\+ETIE\+\_\+\+Msk}}     /$\ast$ Early Transmit Interrupt Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACIER\+\_\+\+RWTE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5ff1264f50d8976da24960373193a45}{ETH\+\_\+\+DMACIER\+\_\+\+RWTE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACIER\+\_\+\+RWTE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACIER\+\_\+\+RWTE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5ff1264f50d8976da24960373193a45}{ETH\+\_\+\+DMACIER\+\_\+\+RWTE\+\_\+\+Msk}}     /$\ast$ Receive Watchdog Timeout Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACIER\+\_\+\+RSE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a19d8596fa5d64795f9cd3d944b254a}{ETH\+\_\+\+DMACIER\+\_\+\+RSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACIER\+\_\+\+RSE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACIER\+\_\+\+RSE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a19d8596fa5d64795f9cd3d944b254a}{ETH\+\_\+\+DMACIER\+\_\+\+RSE\+\_\+\+Msk}}      /$\ast$ Receive Stopped Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACIER\+\_\+\+RBUE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cd51384ace83775657d7d96b3152314}{ETH\+\_\+\+DMACIER\+\_\+\+RBUE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACIER\+\_\+\+RBUE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACIER\+\_\+\+RBUE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cd51384ace83775657d7d96b3152314}{ETH\+\_\+\+DMACIER\+\_\+\+RBUE\+\_\+\+Msk}}     /$\ast$ Receive Buffer Unavailable Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACIER\+\_\+\+RIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27ea28cd8a5ef26a16635cbc8789d05b}{ETH\+\_\+\+DMACIER\+\_\+\+RIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACIER\+\_\+\+RIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACIER\+\_\+\+RIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27ea28cd8a5ef26a16635cbc8789d05b}{ETH\+\_\+\+DMACIER\+\_\+\+RIE\+\_\+\+Msk}}      /$\ast$ Receive Interrupt Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACIER\+\_\+\+TBUE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13dc26191b330e3d6d2a7b9c78635d53}{ETH\+\_\+\+DMACIER\+\_\+\+TBUE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACIER\+\_\+\+TBUE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACIER\+\_\+\+TBUE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13dc26191b330e3d6d2a7b9c78635d53}{ETH\+\_\+\+DMACIER\+\_\+\+TBUE\+\_\+\+Msk}}     /$\ast$ Transmit Buffer Unavailable Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACIER\+\_\+\+TXSE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee5b59faa36664ea87ce58090c8437b5}{ETH\+\_\+\+DMACIER\+\_\+\+TXSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACIER\+\_\+\+TXSE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACIER\+\_\+\+TXSE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee5b59faa36664ea87ce58090c8437b5}{ETH\+\_\+\+DMACIER\+\_\+\+TXSE\+\_\+\+Msk}}     /$\ast$ Transmit Stopped Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACIER\+\_\+\+TIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56ae07557f40c4cb2ad05566fe6b3d3c}{ETH\+\_\+\+DMACIER\+\_\+\+TIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACIER\+\_\+\+TIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACIER\+\_\+\+TIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56ae07557f40c4cb2ad05566fe6b3d3c}{ETH\+\_\+\+DMACIER\+\_\+\+TIE\+\_\+\+Msk}}      /$\ast$ Transmit Interrupt Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACRIWTR\+\_\+\+RWT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc42264709eae6fe87bcc93e11d9b1a8}{ETH\+\_\+\+DMACRIWTR\+\_\+\+RWT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ ETH\+\_\+\+DMACRIWTR\+\_\+\+RWT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACRIWTR\+\_\+\+RWT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc42264709eae6fe87bcc93e11d9b1a8}{ETH\+\_\+\+DMACRIWTR\+\_\+\+RWT\+\_\+\+Msk}}    /$\ast$ Receive Interrupt Watchdog Timer Count $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACCATDR\+\_\+\+CURTDESAPTR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe3f5e3235a51492e345aa40fa4a6e2e}{ETH\+\_\+\+DMACCATDR\+\_\+\+CURTDESAPTR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+DMACCATDR\+\_\+\+CURTDESAPTR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACCATDR\+\_\+\+CURTDESAPTR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe3f5e3235a51492e345aa40fa4a6e2e}{ETH\+\_\+\+DMACCATDR\+\_\+\+CURTDESAPTR\+\_\+\+Msk}} /$\ast$ Application Transmit Descriptor Address Pointer $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACCARDR\+\_\+\+CURRDESAPTR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab115426c356a3041f9c6a252474503dc}{ETH\+\_\+\+DMACCARDR\+\_\+\+CURRDESAPTR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+DMACCARDR\+\_\+\+CURRDESAPTR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACCARDR\+\_\+\+CURRDESAPTR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab115426c356a3041f9c6a252474503dc}{ETH\+\_\+\+DMACCARDR\+\_\+\+CURRDESAPTR\+\_\+\+Msk}} /$\ast$ Application Receive Descriptor Address Pointer $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACCATBR\+\_\+\+CURTBUFAPTR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57bb280fd7945b6da289fc26fa6afbb7}{ETH\+\_\+\+DMACCATBR\+\_\+\+CURTBUFAPTR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+DMACCATBR\+\_\+\+CURTBUFAPTR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACCATBR\+\_\+\+CURTBUFAPTR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57bb280fd7945b6da289fc26fa6afbb7}{ETH\+\_\+\+DMACCATBR\+\_\+\+CURTBUFAPTR\+\_\+\+Msk}} /$\ast$ Application Transmit Buffer Address Pointer $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACCARBR\+\_\+\+CURRBUFAPTR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a96e6bdfe03ce12f929fb0cf06f4f9c}{ETH\+\_\+\+DMACCARBR\+\_\+\+CURRBUFAPTR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+DMACCARBR\+\_\+\+CURRBUFAPTR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACCARBR\+\_\+\+CURRBUFAPTR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a96e6bdfe03ce12f929fb0cf06f4f9c}{ETH\+\_\+\+DMACCARBR\+\_\+\+CURRBUFAPTR\+\_\+\+Msk}} /$\ast$ Application Receive Buffer Address Pointer $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+REB\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54744bf6a9e7f229b7ef90a47e9531b7}{ETH\+\_\+\+DMACSR\+\_\+\+REB\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+DMACSR\+\_\+\+REB\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+REB}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54744bf6a9e7f229b7ef90a47e9531b7}{ETH\+\_\+\+DMACSR\+\_\+\+REB\+\_\+\+Msk}}       /$\ast$ Rx DMA Error Bits $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+TEB\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac44f26b0ac39f644691cbef45dce39bb}{ETH\+\_\+\+DMACSR\+\_\+\+TEB\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+DMACSR\+\_\+\+TEB\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+TEB}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac44f26b0ac39f644691cbef45dce39bb}{ETH\+\_\+\+DMACSR\+\_\+\+TEB\+\_\+\+Msk}}       /$\ast$ Tx DMA Error Bits $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+NIS\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2de96ad26e764a8d56587d0cad87a46}{ETH\+\_\+\+DMACSR\+\_\+\+NIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACSR\+\_\+\+NIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+NIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2de96ad26e764a8d56587d0cad87a46}{ETH\+\_\+\+DMACSR\+\_\+\+NIS\+\_\+\+Msk}}       /$\ast$ Normal Interrupt Summary $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+AIS\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c83e3dae1abaa6c7d713e226f63c36c}{ETH\+\_\+\+DMACSR\+\_\+\+AIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACSR\+\_\+\+AIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+AIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c83e3dae1abaa6c7d713e226f63c36c}{ETH\+\_\+\+DMACSR\+\_\+\+AIS\+\_\+\+Msk}}       /$\ast$ Abnormal Interrupt Summary $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+CDE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7545bb7e55a3421bb395b2b198dc6d3}{ETH\+\_\+\+DMACSR\+\_\+\+CDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACSR\+\_\+\+CDE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+CDE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7545bb7e55a3421bb395b2b198dc6d3}{ETH\+\_\+\+DMACSR\+\_\+\+CDE\+\_\+\+Msk}}       /$\ast$ Context Descriptor Error $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+FBE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7dc3db4cda9eb56fd2e6c79399356d2}{ETH\+\_\+\+DMACSR\+\_\+\+FBE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACSR\+\_\+\+FBE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+FBE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7dc3db4cda9eb56fd2e6c79399356d2}{ETH\+\_\+\+DMACSR\+\_\+\+FBE\+\_\+\+Msk}}       /$\ast$ Fatal Bus Error $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+ERI\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002b31c1ee52b5d7b7ffcb36d93ee418}{ETH\+\_\+\+DMACSR\+\_\+\+ERI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACSR\+\_\+\+ERI\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+ERI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002b31c1ee52b5d7b7ffcb36d93ee418}{ETH\+\_\+\+DMACSR\+\_\+\+ERI\+\_\+\+Msk}}       /$\ast$ Early Receive Interrupt $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+ETI\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60709f6f6fefd651d49cf1d32bb777bb}{ETH\+\_\+\+DMACSR\+\_\+\+ETI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACSR\+\_\+\+ETI\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+ETI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60709f6f6fefd651d49cf1d32bb777bb}{ETH\+\_\+\+DMACSR\+\_\+\+ETI\+\_\+\+Msk}}       /$\ast$ Early Transmit Interrupt $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+RWT\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf1445ae8f9d12290d1fa80348b4a18e}{ETH\+\_\+\+DMACSR\+\_\+\+RWT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACSR\+\_\+\+RWT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+RWT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf1445ae8f9d12290d1fa80348b4a18e}{ETH\+\_\+\+DMACSR\+\_\+\+RWT\+\_\+\+Msk}}       /$\ast$ Receive Watchdog Timeout $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+RPS\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32511c365e46d25cc6e39889f0c62912}{ETH\+\_\+\+DMACSR\+\_\+\+RPS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACSR\+\_\+\+RPS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+RPS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32511c365e46d25cc6e39889f0c62912}{ETH\+\_\+\+DMACSR\+\_\+\+RPS\+\_\+\+Msk}}       /$\ast$ Receive Process Stopped $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+RBU\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ded92a4b5555c28991505c0d0a4a160}{ETH\+\_\+\+DMACSR\+\_\+\+RBU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACSR\+\_\+\+RBU\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+RBU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ded92a4b5555c28991505c0d0a4a160}{ETH\+\_\+\+DMACSR\+\_\+\+RBU\+\_\+\+Msk}}       /$\ast$ Receive Buffer Unavailable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+RI\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1dcdc087b7b8079ee7a35c6bade1e0}{ETH\+\_\+\+DMACSR\+\_\+\+RI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACSR\+\_\+\+RI\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+RI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1dcdc087b7b8079ee7a35c6bade1e0}{ETH\+\_\+\+DMACSR\+\_\+\+RI\+\_\+\+Msk}}        /$\ast$ Receive Interrupt $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+TBU\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fd831a33c93017177cb3dd16bef087c}{ETH\+\_\+\+DMACSR\+\_\+\+TBU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACSR\+\_\+\+TBU\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+TBU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fd831a33c93017177cb3dd16bef087c}{ETH\+\_\+\+DMACSR\+\_\+\+TBU\+\_\+\+Msk}}       /$\ast$ Transmit Buffer Unavailable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+TPS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30a2ead9346297072ac4662095e213b3}{ETH\+\_\+\+DMACSR\+\_\+\+TPS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACSR\+\_\+\+TPS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+TPS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30a2ead9346297072ac4662095e213b3}{ETH\+\_\+\+DMACSR\+\_\+\+TPS\+\_\+\+Msk}}       /$\ast$ Transmit Process Stopped $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+TI\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9eaa6af05ff4bf9ec36998818ac5ceb}{ETH\+\_\+\+DMACSR\+\_\+\+TI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACSR\+\_\+\+TI\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACSR\+\_\+\+TI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9eaa6af05ff4bf9ec36998818ac5ceb}{ETH\+\_\+\+DMACSR\+\_\+\+TI\+\_\+\+Msk}}        /$\ast$ Transmit Interrupt $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACMFCR\+\_\+\+MFCO\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c4f83ac32049c5a8b5a6892af4f57c}{ETH\+\_\+\+DMACMFCR\+\_\+\+MFCO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMACMFCR\+\_\+\+MFCO\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACMFCR\+\_\+\+MFCO}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c4f83ac32049c5a8b5a6892af4f57c}{ETH\+\_\+\+DMACMFCR\+\_\+\+MFCO\+\_\+\+Msk}}    /$\ast$ Overflow status of the MFC Counter $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACMFCR\+\_\+\+MFC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a7c087adfe344e320fae940116382a}{ETH\+\_\+\+DMACMFCR\+\_\+\+MFC\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ ETH\+\_\+\+DMACMFCR\+\_\+\+MFC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACMFCR\+\_\+\+MFC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a7c087adfe344e320fae940116382a}{ETH\+\_\+\+DMACMFCR\+\_\+\+MFC\+\_\+\+Msk}}     /$\ast$ The number of packet counters dropped by the DMA $\ast$/
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa451942408f8a368a57eb9c45e43e7c8}{DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1174bff38faf5d87b71521bce8f84f}{DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa451942408f8a368a57eb9c45e43e7c8}{DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e3931a8f14ffe008b8717e1b3232fca}{DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+0}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf28eac7212392083bbf1b3d475022b74}{DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+1}}~(0x2\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0522a557e1c258b7973e76da59cb7bbb}{DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502380abb155eb3b37a2ca9359e2da2e}{DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0522a557e1c258b7973e76da59cb7bbb}{DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf0eee1ad1788868a194f95107057a16}{DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+0}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga061207b2c654a0dd62e40187c9557eda}{DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+1}}~(0x2\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+TRBUFF\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad720fb2349ab17a9ed409de309d092a1}{DMA\+\_\+\+Sx\+CR\+\_\+\+TRBUFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+TRBUFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a8216c2ca395553c72b00d087087c6}{DMA\+\_\+\+Sx\+CR\+\_\+\+TRBUFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad720fb2349ab17a9ed409de309d092a1}{DMA\+\_\+\+Sx\+CR\+\_\+\+TRBUFF\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+CT\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3ef149321f19c6fdda5eea2d622b78e}{DMA\+\_\+\+Sx\+CR\+\_\+\+CT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+CT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd36c677ee53f56dc408cd549e64cf7d}{DMA\+\_\+\+Sx\+CR\+\_\+\+CT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3ef149321f19c6fdda5eea2d622b78e}{DMA\+\_\+\+Sx\+CR\+\_\+\+CT\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+DBM\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460b7d274a9e54d2ddabddc9832425b4}{DMA\+\_\+\+Sx\+CR\+\_\+\+DBM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+DBM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a1cde736b2afc5a394a67849f0c497}{DMA\+\_\+\+Sx\+CR\+\_\+\+DBM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460b7d274a9e54d2ddabddc9832425b4}{DMA\+\_\+\+Sx\+CR\+\_\+\+DBM\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc66d05a0b6c646926e155f584c2164}{DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c115d71a4e3b3c4da360108288154c}{DMA\+\_\+\+Sx\+CR\+\_\+\+PL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc66d05a0b6c646926e155f584c2164}{DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b1b2f7bd6f0af932ff0fb7df9336b6}{DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+0}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81817adc8c0ee54dea0f67a1a9e8eb77}{DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+1}}~(0x2\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PINCOS\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78df7ff746fecc4afaa5e980f11de4d6}{DMA\+\_\+\+Sx\+CR\+\_\+\+PINCOS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+PINCOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb929908d2e7fdef2136c20c93377c70}{DMA\+\_\+\+Sx\+CR\+\_\+\+PINCOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78df7ff746fecc4afaa5e980f11de4d6}{DMA\+\_\+\+Sx\+CR\+\_\+\+PINCOS\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769dd95d6aa84f0bc0080891094cd5bd}{DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a98cb706a722d726d8ec6e9fe4a773}{DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769dd95d6aa84f0bc0080891094cd5bd}{DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39adb60b3394b61366691b45b8c2b80f}{DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+0}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c2ef08ab52de52b4e1fd785f60e263}{DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+1}}~(0x2\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ddb21769dcff3c41c4bb61e66d8459a}{DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ddb21769dcff3c41c4bb61e66d8459a}{DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+\+Msk}}                            /$\ast$$<$ Peripheral data size $\ast$/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab05cf3e3f7c9edae5c70d59b3b75b14f}{DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+0}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f376d0900380a3045cbeadd6a037302}{DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+1}}~(0x2\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+MINC\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b9b94c796c25b6dac673c711f74eb48}{DMA\+\_\+\+Sx\+CR\+\_\+\+MINC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+MINC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771a295832a584a3777ede523a691719}{DMA\+\_\+\+Sx\+CR\+\_\+\+MINC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b9b94c796c25b6dac673c711f74eb48}{DMA\+\_\+\+Sx\+CR\+\_\+\+MINC\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PINC\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0829e862db027069781244f9820113ab}{DMA\+\_\+\+Sx\+CR\+\_\+\+PINC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+PINC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c5d5c559dd14646fdc170e74f1f03b}{DMA\+\_\+\+Sx\+CR\+\_\+\+PINC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0829e862db027069781244f9820113ab}{DMA\+\_\+\+Sx\+CR\+\_\+\+PINC\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+CIRC\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga873f1581fb2b88c20d6621143a5751ac}{DMA\+\_\+\+Sx\+CR\+\_\+\+CIRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+CIRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc248dbc519cc580621cdadcdd8741fb}{DMA\+\_\+\+Sx\+CR\+\_\+\+CIRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga873f1581fb2b88c20d6621143a5751ac}{DMA\+\_\+\+Sx\+CR\+\_\+\+CIRC\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6c4f77554490fc06ecbd63e0e81a696}{DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16bc78076551c42cbdc084e9d0006bd4}{DMA\+\_\+\+Sx\+CR\+\_\+\+DIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6c4f77554490fc06ecbd63e0e81a696}{DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadca9547536f3d2f76577275964b4875e}{DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+0}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac52c8d6ecad03bfe531867fa7457f2ae}{DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+1}}~(0x2\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PFCTRL\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab67e3396d4689bc81191afda92e1864c}{DMA\+\_\+\+Sx\+CR\+\_\+\+PFCTRL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+PFCTRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11f412d256043bec3e01ceef7f2099f2}{DMA\+\_\+\+Sx\+CR\+\_\+\+PFCTRL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab67e3396d4689bc81191afda92e1864c}{DMA\+\_\+\+Sx\+CR\+\_\+\+PFCTRL\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e6592b451e33103e1d6d119046a5e3}{DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae47cc2cd2e985d29cb6b0bb65da1d7}{DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e6592b451e33103e1d6d119046a5e3}{DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b2b5b47a0da93f112effd85edf7e27b}{DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a7fe097608bc5031d42ba69effed20}{DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b2b5b47a0da93f112effd85edf7e27b}{DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e7331240fc8545d3dba92568b243039}{DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee99c36ba3ea56cdb4f73a0b01fb602}{DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e7331240fc8545d3dba92568b243039}{DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640f196b45fc4e81ac468cbc3503148b}{DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaecc56f94a9af756d077cf7df1b6c41}{DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640f196b45fc4e81ac468cbc3503148b}{DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038999913cf4b5608f4b06bde0f5b6f1}{DMA\+\_\+\+Sx\+CR\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf69fe92e9a44167535365b0fe4ea9e}{DMA\+\_\+\+Sx\+CR\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038999913cf4b5608f4b06bde0f5b6f1}{DMA\+\_\+\+Sx\+CR\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9525ced3fadc78d4d5bb8234d226a52}{DMA\+\_\+\+Sx\+NDT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62e0e1a1121885de705e618855ba83b0}{DMA\+\_\+\+Sx\+NDT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9525ced3fadc78d4d5bb8234d226a52}{DMA\+\_\+\+Sx\+NDT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae52f0e22e621d60861143ca6027852}{DMA\+\_\+\+Sx\+NDT\+\_\+0}}~(0x0001\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c4223f0a871ccfee403988befa42d94}{DMA\+\_\+\+Sx\+NDT\+\_\+1}}~(0x0002\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4766cc41262f7b530351ecc5939fc222}{DMA\+\_\+\+Sx\+NDT\+\_\+2}}~(0x0004\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa43d96546fce4a436e4478a99ac0394}{DMA\+\_\+\+Sx\+NDT\+\_\+3}}~(0x0008\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81412c27b9d192be6c8c251b3a750e3c}{DMA\+\_\+\+Sx\+NDT\+\_\+4}}~(0x0010\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeff6beaa117fca4b6d1bbd87de34f674}{DMA\+\_\+\+Sx\+NDT\+\_\+5}}~(0x0020\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7533a77655a960f82d08edfd2f4bf7ee}{DMA\+\_\+\+Sx\+NDT\+\_\+6}}~(0x0040\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b2791b19fcf8586ffd28204bab2f2b4}{DMA\+\_\+\+Sx\+NDT\+\_\+7}}~(0x0080\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6d77fc0aa9e027fc906f70f8e6a4aca}{DMA\+\_\+\+Sx\+NDT\+\_\+8}}~(0x0100\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b4f096ed9b7f778e5b6beec36ca9698}{DMA\+\_\+\+Sx\+NDT\+\_\+9}}~(0x0200\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64a0c2548db60b344bbbda72b53089ca}{DMA\+\_\+\+Sx\+NDT\+\_\+10}}~(0x0400\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e37fe0da3a0c2e6ac94f999c8455187}{DMA\+\_\+\+Sx\+NDT\+\_\+11}}~(0x0800\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27c8ece8e904ef16ea45be9f7733103}{DMA\+\_\+\+Sx\+NDT\+\_\+12}}~(0x1000\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f320a375482fe097d3f1579925013bb}{DMA\+\_\+\+Sx\+NDT\+\_\+13}}~(0x2000\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8882d292259d683b075bf6c4e009b3ae}{DMA\+\_\+\+Sx\+NDT\+\_\+14}}~(0x4000\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386a1a2048a470bed80654cd548dea65}{DMA\+\_\+\+Sx\+NDT\+\_\+15}}~(0x8000\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+FCR\+\_\+\+FEIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadff36ebec91293d8106a40bbf580be00}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+FCR\+\_\+\+FEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9ca2264bc381abe0f4183729ab1fb1}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadff36ebec91293d8106a40bbf580be00}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46ecd57c9b56be53a38263c02d25c50f}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56094479dc9b173b00ccfb199d8a2853}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46ecd57c9b56be53a38263c02d25c50f}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf0cb1a99fb8265535b15fc6a428060}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+0}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b5dd8e40fe393762866522caa0ab842}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+1}}~(0x2\+UL $<$$<$ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51558a53d17a6deeed3937c15787361c}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+2}}~(0x4\+UL $<$$<$ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+FCR\+\_\+\+DMDIS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadedd400be2f182737e484d52be6b80c1}{DMA\+\_\+\+Sx\+FCR\+\_\+\+DMDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+FCR\+\_\+\+DMDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89406bb954742665691c0ac2f8d95ec9}{DMA\+\_\+\+Sx\+FCR\+\_\+\+DMDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadedd400be2f182737e484d52be6b80c1}{DMA\+\_\+\+Sx\+FCR\+\_\+\+DMDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e436952c24ada5a0c553043092285e7}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c16978164026a81f5b07280e800e7f}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e436952c24ada5a0c553043092285e7}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63716e11d34bca95927671055aa63fe8}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+0}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d780fc1222a183071c73e62a0524a1}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+1}}~(0x2\+UL $<$$<$ DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TCIF3\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fcbb22f764dbcd84f9f7679ba140fd8}{DMA\+\_\+\+LISR\+\_\+\+TCIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+TCIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e5bf8adbb2646d325cba8d5dd670d8}{DMA\+\_\+\+LISR\+\_\+\+TCIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fcbb22f764dbcd84f9f7679ba140fd8}{DMA\+\_\+\+LISR\+\_\+\+TCIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+HTIF3\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga202e6ae73e145494851e4c40f5c2eb2e}{DMA\+\_\+\+LISR\+\_\+\+HTIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+HTIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10c891ee2ec333b7f87eea5886d574f}{DMA\+\_\+\+LISR\+\_\+\+HTIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga202e6ae73e145494851e4c40f5c2eb2e}{DMA\+\_\+\+LISR\+\_\+\+HTIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TEIF3\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga770b6645dff14ef5d2950aff2995ec72}{DMA\+\_\+\+LISR\+\_\+\+TEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+TEIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dfaba3a5db7cdcbddf9ee5974b44c2f}{DMA\+\_\+\+LISR\+\_\+\+TEIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga770b6645dff14ef5d2950aff2995ec72}{DMA\+\_\+\+LISR\+\_\+\+TEIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+DMEIF3\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4331e1ec530a0dc0cbee400d5950b3a}{DMA\+\_\+\+LISR\+\_\+\+DMEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+DMEIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01fd1397b41221f5bdf6f107cb92e196}{DMA\+\_\+\+LISR\+\_\+\+DMEIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4331e1ec530a0dc0cbee400d5950b3a}{DMA\+\_\+\+LISR\+\_\+\+DMEIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+FEIF3\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bd312d438cb54d4b68b189cf120fd1}{DMA\+\_\+\+LISR\+\_\+\+FEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+FEIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5367443a1378eef82aed62ca22763952}{DMA\+\_\+\+LISR\+\_\+\+FEIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bd312d438cb54d4b68b189cf120fd1}{DMA\+\_\+\+LISR\+\_\+\+FEIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TCIF2\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae271580139c8f7d241532d0c833afe06}{DMA\+\_\+\+LISR\+\_\+\+TCIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+TCIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21350cce8c4cb5d7c6fcf5edc930cf8}{DMA\+\_\+\+LISR\+\_\+\+TCIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae271580139c8f7d241532d0c833afe06}{DMA\+\_\+\+LISR\+\_\+\+TCIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+HTIF2\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83c87fe2679a6130003dd72b363e9c53}{DMA\+\_\+\+LISR\+\_\+\+HTIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+HTIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ca25185d14a1f0c208ec8ceadc787a6}{DMA\+\_\+\+LISR\+\_\+\+HTIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83c87fe2679a6130003dd72b363e9c53}{DMA\+\_\+\+LISR\+\_\+\+HTIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TEIF2\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f9f609e2612044dd911f853c401ce9}{DMA\+\_\+\+LISR\+\_\+\+TEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+TEIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d540802cadde42bdd6debae5d8ab89}{DMA\+\_\+\+LISR\+\_\+\+TEIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f9f609e2612044dd911f853c401ce9}{DMA\+\_\+\+LISR\+\_\+\+TEIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+DMEIF2\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f7a3d352057475b51e9627d497bf8d5}{DMA\+\_\+\+LISR\+\_\+\+DMEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+DMEIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc7edcd7404f0dcf19a724dfad22026a}{DMA\+\_\+\+LISR\+\_\+\+DMEIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f7a3d352057475b51e9627d497bf8d5}{DMA\+\_\+\+LISR\+\_\+\+DMEIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+FEIF2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d4c97aa0bf50b5ff36e271bde6b2285}{DMA\+\_\+\+LISR\+\_\+\+FEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+FEIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99c42b194213872753460ef9b7745213}{DMA\+\_\+\+LISR\+\_\+\+FEIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d4c97aa0bf50b5ff36e271bde6b2285}{DMA\+\_\+\+LISR\+\_\+\+FEIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TCIF1\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338a63d76a175d0ef90bd5469232cc69}{DMA\+\_\+\+LISR\+\_\+\+TCIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+TCIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae02aec39ded937b3ce816d3df4520d9b}{DMA\+\_\+\+LISR\+\_\+\+TCIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338a63d76a175d0ef90bd5469232cc69}{DMA\+\_\+\+LISR\+\_\+\+TCIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+HTIF1\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c9343cd010bd919a13bf32f9a8d998f}{DMA\+\_\+\+LISR\+\_\+\+HTIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+HTIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04304a9f8891e325247c0aaa4c9fac72}{DMA\+\_\+\+LISR\+\_\+\+HTIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c9343cd010bd919a13bf32f9a8d998f}{DMA\+\_\+\+LISR\+\_\+\+HTIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TEIF1\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014420a4087c5f7fa521536fed95a57b}{DMA\+\_\+\+LISR\+\_\+\+TEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+TEIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cd826db0b9ea5544d1a93beb90f8972}{DMA\+\_\+\+LISR\+\_\+\+TEIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014420a4087c5f7fa521536fed95a57b}{DMA\+\_\+\+LISR\+\_\+\+TEIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+DMEIF1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71ddcdc61bbf235161b59b2fa356fa3b}{DMA\+\_\+\+LISR\+\_\+\+DMEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+DMEIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4903814bfc12dd6193416374fbddf8c}{DMA\+\_\+\+LISR\+\_\+\+DMEIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71ddcdc61bbf235161b59b2fa356fa3b}{DMA\+\_\+\+LISR\+\_\+\+DMEIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+FEIF1\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa932a51d97ae0952a1cf37b876ac9cbc}{DMA\+\_\+\+LISR\+\_\+\+FEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+FEIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbc4fecde60c09e12f10113a156bb922}{DMA\+\_\+\+LISR\+\_\+\+FEIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa932a51d97ae0952a1cf37b876ac9cbc}{DMA\+\_\+\+LISR\+\_\+\+FEIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TCIF0\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a6dc2ab51b3f572bf7dba9ee25354b}{DMA\+\_\+\+LISR\+\_\+\+TCIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+TCIF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc3f7e52c0688bed4b71fa37666901d}{DMA\+\_\+\+LISR\+\_\+\+TCIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a6dc2ab51b3f572bf7dba9ee25354b}{DMA\+\_\+\+LISR\+\_\+\+TCIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+HTIF0\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5a05c426a6fc95eee5f6b387139293}{DMA\+\_\+\+LISR\+\_\+\+HTIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+HTIF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6181727d13abbc46283ff22ce359e3b9}{DMA\+\_\+\+LISR\+\_\+\+HTIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5a05c426a6fc95eee5f6b387139293}{DMA\+\_\+\+LISR\+\_\+\+HTIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TEIF0\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8213385927a3d6b07c3e035b331fead4}{DMA\+\_\+\+LISR\+\_\+\+TEIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+TEIF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43cdafa5acfcd683b7a2ee8976dd8ba}{DMA\+\_\+\+LISR\+\_\+\+TEIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8213385927a3d6b07c3e035b331fead4}{DMA\+\_\+\+LISR\+\_\+\+TEIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+DMEIF0\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66347e1824698903c1533784c2413f84}{DMA\+\_\+\+LISR\+\_\+\+DMEIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+DMEIF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72de97ebc9d063dceb38bada91c44878}{DMA\+\_\+\+LISR\+\_\+\+DMEIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66347e1824698903c1533784c2413f84}{DMA\+\_\+\+LISR\+\_\+\+DMEIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+FEIF0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4ecaf3690c72bee4bd08746779615dd}{DMA\+\_\+\+LISR\+\_\+\+FEIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+FEIF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79bcc3f8e773206a66aba95c6f889d6f}{DMA\+\_\+\+LISR\+\_\+\+FEIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4ecaf3690c72bee4bd08746779615dd}{DMA\+\_\+\+LISR\+\_\+\+FEIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TCIF7\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cecdf83cc7589761412e00b3d71e657}{DMA\+\_\+\+HISR\+\_\+\+TCIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+TCIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad20a0a5e103def436d4e329fc0888482}{DMA\+\_\+\+HISR\+\_\+\+TCIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cecdf83cc7589761412e00b3d71e657}{DMA\+\_\+\+HISR\+\_\+\+TCIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+HTIF7\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32a223400ca195866f036f2a3cdf2029}{DMA\+\_\+\+HISR\+\_\+\+HTIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+HTIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf535d1a3209d2e2e0e616e2d7501525d}{DMA\+\_\+\+HISR\+\_\+\+HTIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32a223400ca195866f036f2a3cdf2029}{DMA\+\_\+\+HISR\+\_\+\+HTIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TEIF7\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2754f465bbced1dec2e45bbb8fc9a3c4}{DMA\+\_\+\+HISR\+\_\+\+TEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+TEIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960f094539b5afc7f9d5e45b7909afe6}{DMA\+\_\+\+HISR\+\_\+\+TEIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2754f465bbced1dec2e45bbb8fc9a3c4}{DMA\+\_\+\+HISR\+\_\+\+TEIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+DMEIF7\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c027560b6bf31fb7926439500c32d6c}{DMA\+\_\+\+HISR\+\_\+\+DMEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+DMEIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb23848f8a022a47ab4abd5aa9b7d39}{DMA\+\_\+\+HISR\+\_\+\+DMEIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c027560b6bf31fb7926439500c32d6c}{DMA\+\_\+\+HISR\+\_\+\+DMEIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+FEIF7\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe1e3a74167419160edbbc759ca3789}{DMA\+\_\+\+HISR\+\_\+\+FEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+FEIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea53385fca360f16c4474db1cf18bc1}{DMA\+\_\+\+HISR\+\_\+\+FEIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe1e3a74167419160edbbc759ca3789}{DMA\+\_\+\+HISR\+\_\+\+FEIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TCIF6\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8504bd4d44054ecc0974a59578f6f6ce}{DMA\+\_\+\+HISR\+\_\+\+TCIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+TCIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad29468aa609150e241d9ae62c477cf45}{DMA\+\_\+\+HISR\+\_\+\+TCIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8504bd4d44054ecc0974a59578f6f6ce}{DMA\+\_\+\+HISR\+\_\+\+TCIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+HTIF6\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722b24166ff10769a7f325a6bda26272}{DMA\+\_\+\+HISR\+\_\+\+HTIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+HTIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d39c14138e9ff216c203b288137144b}{DMA\+\_\+\+HISR\+\_\+\+HTIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722b24166ff10769a7f325a6bda26272}{DMA\+\_\+\+HISR\+\_\+\+HTIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TEIF6\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d3a65ce374edd183b14be4f40356e2}{DMA\+\_\+\+HISR\+\_\+\+TEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+TEIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a7ec01955fb504a5aa4f9f16a9ac52c}{DMA\+\_\+\+HISR\+\_\+\+TEIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d3a65ce374edd183b14be4f40356e2}{DMA\+\_\+\+HISR\+\_\+\+TEIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+DMEIF6\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903b58a651a1aaf08e3058d9aefb2e76}{DMA\+\_\+\+HISR\+\_\+\+DMEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+DMEIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7b58e7ba316d3fc296f4433b3e62c38}{DMA\+\_\+\+HISR\+\_\+\+DMEIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903b58a651a1aaf08e3058d9aefb2e76}{DMA\+\_\+\+HISR\+\_\+\+DMEIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+FEIF6\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1736288bfd961d56e8571bdc91bd65b}{DMA\+\_\+\+HISR\+\_\+\+FEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+FEIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb297f94bde8d1aea580683d466ca8ca}{DMA\+\_\+\+HISR\+\_\+\+FEIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1736288bfd961d56e8571bdc91bd65b}{DMA\+\_\+\+HISR\+\_\+\+FEIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TCIF5\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57c25c3b163cfb7c292d5ebce785a2b7}{DMA\+\_\+\+HISR\+\_\+\+TCIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+TCIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f15eaf1dd30450d1d35ee517507321}{DMA\+\_\+\+HISR\+\_\+\+TCIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57c25c3b163cfb7c292d5ebce785a2b7}{DMA\+\_\+\+HISR\+\_\+\+TCIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+HTIF5\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad021f5ec7b128f0493f3f0989ad154ce}{DMA\+\_\+\+HISR\+\_\+\+HTIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+HTIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8617bf8160d1027879ffd354e04908d9}{DMA\+\_\+\+HISR\+\_\+\+HTIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad021f5ec7b128f0493f3f0989ad154ce}{DMA\+\_\+\+HISR\+\_\+\+HTIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TEIF5\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga706c81ee1877cd6f10dd96fd1668d0f8}{DMA\+\_\+\+HISR\+\_\+\+TEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+TEIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16fb0e5d87f704c89824f961bfb7637}{DMA\+\_\+\+HISR\+\_\+\+TEIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga706c81ee1877cd6f10dd96fd1668d0f8}{DMA\+\_\+\+HISR\+\_\+\+TEIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+DMEIF5\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae170cce8a55fc679cc5a50b1b947969d}{DMA\+\_\+\+HISR\+\_\+\+DMEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+DMEIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5ee964eee9c88fa28d32ce3ea6478f2}{DMA\+\_\+\+HISR\+\_\+\+DMEIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae170cce8a55fc679cc5a50b1b947969d}{DMA\+\_\+\+HISR\+\_\+\+DMEIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+FEIF5\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc4fff852e4fcf19079f79234caf9ae}{DMA\+\_\+\+HISR\+\_\+\+FEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+FEIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d62494b31bb830433ddd683f4872519}{DMA\+\_\+\+HISR\+\_\+\+FEIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc4fff852e4fcf19079f79234caf9ae}{DMA\+\_\+\+HISR\+\_\+\+FEIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TCIF4\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0436cbb07d44b1049a8c9ff1e5438c48}{DMA\+\_\+\+HISR\+\_\+\+TCIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+TCIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcce25c245499f9e62cb757e1871d973}{DMA\+\_\+\+HISR\+\_\+\+TCIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0436cbb07d44b1049a8c9ff1e5438c48}{DMA\+\_\+\+HISR\+\_\+\+TCIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+HTIF4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6117628ef3e354f4e6ce4ac3656bcd70}{DMA\+\_\+\+HISR\+\_\+\+HTIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+HTIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba8d24329c676d70560eda0b8c1e5b0}{DMA\+\_\+\+HISR\+\_\+\+HTIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6117628ef3e354f4e6ce4ac3656bcd70}{DMA\+\_\+\+HISR\+\_\+\+HTIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TEIF4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac851827ca11788591231f3d29f4ecc1c}{DMA\+\_\+\+HISR\+\_\+\+TEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+TEIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9005d4b958193fbd701c879eede467c1}{DMA\+\_\+\+HISR\+\_\+\+TEIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac851827ca11788591231f3d29f4ecc1c}{DMA\+\_\+\+HISR\+\_\+\+TEIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+DMEIF4\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3bcb3c175f9e00b37de22d0d5cc041d}{DMA\+\_\+\+HISR\+\_\+\+DMEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+DMEIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf716f1bc12ea70f49802d84fb77646e8}{DMA\+\_\+\+HISR\+\_\+\+DMEIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3bcb3c175f9e00b37de22d0d5cc041d}{DMA\+\_\+\+HISR\+\_\+\+DMEIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+FEIF4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dd4eb12e7b05343a0bddd0dd413ba4c}{DMA\+\_\+\+HISR\+\_\+\+FEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+FEIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab90057201b1da9774308ff3fb6cfa1}{DMA\+\_\+\+HISR\+\_\+\+FEIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dd4eb12e7b05343a0bddd0dd413ba4c}{DMA\+\_\+\+HISR\+\_\+\+FEIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTCIF3\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae2b6bed517a5d5f1f39e8fdd5ff18a}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5210736d34dc24eb9507975921233137}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae2b6bed517a5d5f1f39e8fdd5ff18a}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CHTIF3\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36f893f7c820962403289cc0f05e58bd}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed3ab4e5d7975f985eb25dc65f99be3}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36f893f7c820962403289cc0f05e58bd}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTEIF3\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeab970135917ddac9a49e5c5d246188}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a51c601387d1ae49333d5ace8ae86ee}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeab970135917ddac9a49e5c5d246188}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF3\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87881333fb961788c6b31d08a9705cc5}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabea10cdf2d3b0773b4e6b7fc9422f361}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87881333fb961788c6b31d08a9705cc5}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CFEIF3\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1733762b49e7da8c32a4d27044966872}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9432964145dc55af9186aea425e9963}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1733762b49e7da8c32a4d27044966872}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTCIF2\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19e090383d9196956fa52d732415263d}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52d6df2b5ab2b43da273a702fe139b59}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19e090383d9196956fa52d732415263d}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CHTIF2\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac756f07e62c4b7f720924d67b42b9af7}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae19254e8ad726a73c6edc01bc7cf2cfa}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac756f07e62c4b7f720924d67b42b9af7}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTEIF2\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d209fe8a4bec205b32f36435895a3a}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9d761752657a3d268da5434a04c6c6a}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d209fe8a4bec205b32f36435895a3a}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF2\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacac8f0e26e7170255fb9d9fd31b1ccbe}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7680fc5f5e6c0032044f1d8ab7766de8}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacac8f0e26e7170255fb9d9fd31b1ccbe}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CFEIF2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117212472340bb8a793f05a4dcb98f03}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0f58173c721a4cee3f3885b352fa2a3}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117212472340bb8a793f05a4dcb98f03}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTCIF1\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81fc3bbc2471af2fc722698c394b5595}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7494c54901b8f5bcb4894d20b8cfafed}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81fc3bbc2471af2fc722698c394b5595}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CHTIF1\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c3edca2d07701c0b50a844454593d54}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2f38b0c141a9afb3943276dacdcb969}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c3edca2d07701c0b50a844454593d54}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTEIF1\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf08b5acf028d011d3ccf519066f4e58e}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6d8adf52567aee2969492db65d448d4}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf08b5acf028d011d3ccf519066f4e58e}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5941929a8582fdaf1e413063b56728}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5aea54a390886f7de82e87e6dfc936}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5941929a8582fdaf1e413063b56728}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CFEIF1\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0809a566feea19caa99820c0beb7593a}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96cea0049553ab806bbc956f52528c37}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0809a566feea19caa99820c0beb7593a}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTCIF0\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a99e08422f2f1ab8858824e873f0a5d}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7a0b2cc41c63504195714614e59dc8e}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a99e08422f2f1ab8858824e873f0a5d}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CHTIF0\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca0f3b2beb4ae475024f013bfbe7813e}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f83ba08feb98240a553403d977b8d1}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca0f3b2beb4ae475024f013bfbe7813e}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTEIF0\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e2bd6764a2c823750659f82e6ab82e4}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5824a64683ce2039260c952d989bf420}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e2bd6764a2c823750659f82e6ab82e4}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF0\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad09384dd4e933d5ae8490599f09b60f}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe80a122bf0537e8c95877ccf2b7b6d9}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad09384dd4e933d5ae8490599f09b60f}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CFEIF0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5e3b1026a57f00f382879e844835e95}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6b8892189f3779f7fecf529ed87c74}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5e3b1026a57f00f382879e844835e95}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTCIF7\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade1f557e9a94cd3841f22f0955ab2a43}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf8056629f4948fb236b4339e213cc69}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade1f557e9a94cd3841f22f0955ab2a43}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CHTIF7\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256a0e76673c186a39f9f717af2e2287}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e9989cbd70b18d833bb4cfcb8afce9}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256a0e76673c186a39f9f717af2e2287}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTEIF7\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c1daec30b9644c55db577867afe491}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ab215e0b217547745beefb65dfefdf}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c1daec30b9644c55db577867afe491}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF7\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb5c753438fac42cee45e0e9a34fab6c}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad70bf852fd8c24d79fcc104c950a589f}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb5c753438fac42cee45e0e9a34fab6c}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CFEIF7\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962da3b48acc29b53beae6ae483f5331}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50332abe2e7b5a4f9cffd65d9a29382a}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962da3b48acc29b53beae6ae483f5331}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTCIF6\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8367ef52cfc4bb3dd4e1bbf8c01fc189}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd88be16962491e41e586f5109014bc6}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8367ef52cfc4bb3dd4e1bbf8c01fc189}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CHTIF6\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6464e076a7b905e1b4a73e367fb4488e}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed7cbbbc0602d00e101e3f57aa3b696a}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6464e076a7b905e1b4a73e367fb4488e}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTEIF6\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4328c04dd38fc2360b7333d6e22d8f73}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e01e2f6a5cd1c800321e4121f8e788}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4328c04dd38fc2360b7333d6e22d8f73}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF6\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga798be301c7de50d3015965037a8ec2bd}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f73fa93a4e01fbf279e920eca139807}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga798be301c7de50d3015965037a8ec2bd}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CFEIF6\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4bb45a54e669718435808019bd2b9fb}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a0a7f42498f71dedae8140483b7ced}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4bb45a54e669718435808019bd2b9fb}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTCIF5\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bec2f8ae9244ef971aed8aa9253f7fe}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa55d19705147a6ee16effe9ec1012a72}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bec2f8ae9244ef971aed8aa9253f7fe}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CHTIF5\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1ff3abfbb813d2e7c030d9b16786d00}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cef7eeccd11737c1ebf5735284046cc}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1ff3abfbb813d2e7c030d9b16786d00}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTEIF5\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca104c26dd5e9190434023a88d0dc4ac}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33394fe20a3567c8baaeb15ad9aab586}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca104c26dd5e9190434023a88d0dc4ac}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF5\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b99d7b4f3c6346ccafa79d425ee6873}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b404d9e1601cf3627cbf0163b50221}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b99d7b4f3c6346ccafa79d425ee6873}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CFEIF5\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab48755800a0d03cf51f6c69848c6e1ce}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a4e90af967fa0a76c842384264e0e52}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab48755800a0d03cf51f6c69848c6e1ce}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTCIF4\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae02d30716d6c3e975c13073ae65f69e5}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e529507a40f0dc4c16da7cc6d659db}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae02d30716d6c3e975c13073ae65f69e5}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CHTIF4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1aa9781098072d161c20890c3d1918}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8f0afa9a6526f7f4413766417a56be8}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1aa9781098072d161c20890c3d1918}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTEIF4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aa004e3db2fb6845a6678bd30d9a604}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e05ff4fc6bace9cc6c0f0d4ec7b3314}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aa004e3db2fb6845a6678bd30d9a604}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF4\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c5757329dbf0633cbe2ff33591b7f2d}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d70d58a4423ac8973c30ddbc7404b44}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c5757329dbf0633cbe2ff33591b7f2d}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CFEIF4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd6d4a4e8764fa0406a1c9dd1bc4535f}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5ea118900178d4fa2d19656c1b48ff}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd6d4a4e8764fa0406a1c9dd1bc4535f}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+PAR\+\_\+\+PA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19727ba46d26c121b0133381ceb4b521}{DMA\+\_\+\+Sx\+PAR\+\_\+\+PA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ DMA\+\_\+\+Sx\+PAR\+\_\+\+PA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ea0d30f566ad469a7794e088b93ecf}{DMA\+\_\+\+Sx\+PAR\+\_\+\+PA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19727ba46d26c121b0133381ceb4b521}{DMA\+\_\+\+Sx\+PAR\+\_\+\+PA\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+M0\+AR\+\_\+\+M0\+A\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9675f5a5f6306fe441e0ee395b055d36}{DMA\+\_\+\+Sx\+M0\+AR\+\_\+\+M0\+A\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ DMA\+\_\+\+Sx\+M0\+AR\+\_\+\+M0\+A\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad87688b73616d4ff9503421a820f1cf}{DMA\+\_\+\+Sx\+M0\+AR\+\_\+\+M0A}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9675f5a5f6306fe441e0ee395b055d36}{DMA\+\_\+\+Sx\+M0\+AR\+\_\+\+M0\+A\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+M1\+AR\+\_\+\+M1\+A\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d1e5bcfadadcb890897b907225cd73}{DMA\+\_\+\+Sx\+M1\+AR\+\_\+\+M1\+A\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ DMA\+\_\+\+Sx\+M1\+AR\+\_\+\+M1\+A\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae057bfb6e5d7b553b668a050fcdb152d}{DMA\+\_\+\+Sx\+M1\+AR\+\_\+\+M1A}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d1e5bcfadadcb890897b907225cd73}{DMA\+\_\+\+Sx\+M1\+AR\+\_\+\+M1\+A\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50eb0d6de27b74c7c51428ee488a7ac8}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga429e04913f0ea2ec973e5e82c0264766}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50eb0d6de27b74c7c51428ee488a7ac8}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6126943f2f3748939bb349412d3f03b}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+0}}~(0x01\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa32452d1f2a7d91e4c4218a1610c667}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+1}}~(0x02\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2831ce899f332f8da4f1d254263b3bc}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+2}}~(0x04\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb52dc4b53c9a66f609e8caf59cd6b44}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+3}}~(0x08\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c7a3fff34272749e272f72aeb7fa1cc}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+4}}~(0x10\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db91cb8138352e96739f824a83532be}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+5}}~(0x20\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92e544e1b59d38ed2058e118bef967fe}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+6}}~(0x40\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f3fe7fdbcfc3ae66d6afd1466b7ad24}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+7}}~(0x80\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d12b80048691d428a6f4401992c043e}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15775843ac0ed584bf9a1cfffd8f38b8}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d12b80048691d428a6f4401992c043e}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72adb92599bab89ba940ea2047fcc23b}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc99ef1ca19c4c307bf9b432150a59fc}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72adb92599bab89ba940ea2047fcc23b}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f0c68ee551da1062288a80a6fe0e12}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeedb99c6edfa679f95441003a4fa184d}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f0c68ee551da1062288a80a6fe0e12}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga057f0d2e2dc4faccf8675ef9120185de}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff4d57f6e7b5585e040d495f45b0f9eb}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga057f0d2e2dc4faccf8675ef9120185de}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac078458a819c5c33e03264f172470826}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+0}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159a8b56ab4ad4d28cd1de9e4c6302b1}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+1}}~(0x2\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga401deeb3df6e797e58eaa7957c209b01}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb24fe594a98ab3c48ab93f1ab8a26ab}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga401deeb3df6e797e58eaa7957c209b01}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63bf7d7cb745db1ed6bb2714839b24ac}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+0}}~(0x01\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e3320cc81ab30ec0093882462062dd}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+1}}~(0x02\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2033b6545b982157ab9688e6d325938}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+2}}~(0x04\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5999cb7324e7b2a9185c5d8a77eb23e}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+3}}~(0x08\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8457b740a73ff1a0686d29a2b0a743d4}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+4}}~(0x10\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172f63fee79a62bb437097de54112040}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03842cdf2e83bfd10cb18ccb9950294c}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172f63fee79a62bb437097de54112040}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae34a255277050f889accff6296d4d2c4}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+0}}~(0x01\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac46140d9ab832b7fc0abbb61b5443769}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+1}}~(0x02\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d6d195feffdc8e198cb1b81973827cf}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+2}}~(0x04\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga668b6c82bb519b3368d0d07fce1ff400}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+3}}~(0x08\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c3d2f8548523521c0f29bac302e62fb}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+4}}~(0x10\+UL $<$$<$ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0763cd9ce57e8bd27b63d4674f434043}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0670ce82c5515dbd0fa7ffb30c5e310f}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0763cd9ce57e8bd27b63d4674f434043}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9221c044ab6847851ce304f70c49917}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f62e6a76515c51c49b69c065493474}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9221c044ab6847851ce304f70c49917}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26af52307a3f438cc6bbd4a45644246d}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga897d89e7184b94eb0afbca21cb8750db}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26af52307a3f438cc6bbd4a45644246d}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0d3037907966123fd00327981a64f6e}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b0ed04270f1d02833c7dc9a7b0c312f}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0d3037907966123fd00327981a64f6e}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga896264d5a6c4f9b447b9bc4a80d154ca}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66e851a768425793ea5420c35b4829b0}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga896264d5a6c4f9b447b9bc4a80d154ca}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8437f502cf16f6b389d25f7890fa9d3a}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeee06709196b4ba722e7ce237b27ef1}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8437f502cf16f6b389d25f7890fa9d3a}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8188e38943bb3fd566bf39adeb747f7d}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf916a041d2e0a1d335dd88c59a3164f4}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8188e38943bb3fd566bf39adeb747f7d}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1bd57709b34bd8b3699b6dcd7f044a}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f52b9e34e9124f38f9311e484cee5af}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1bd57709b34bd8b3699b6dcd7f044a}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a0d79e60be74a73ac9891425c9cac7a}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd5cf65ac4cc733e2f2f28c42d6304ce}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a0d79e60be74a73ac9891425c9cac7a}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF8\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31fff6526801e61e220e97d71116eeab}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ac517220adb10b0cd416319fc78fb15}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31fff6526801e61e220e97d71116eeab}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF9\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf965882c32ac908262cd24454297902}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b857b97158e3f07fdf977cbb10a762c}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf965882c32ac908262cd24454297902}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF10\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga434b548462af61383416edd2dcb56ea0}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd5405eaf145a04194b23e656bddd55c}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga434b548462af61383416edd2dcb56ea0}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF11\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b6ca7e1eadf016f1f744a1279eb22b}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c490a57226b0cf65670ef0862bc570}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b6ca7e1eadf016f1f744a1279eb22b}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF12\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga369ca15d681f53437c73151de70133fc}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa50538fa1251d21a8d8acb939467500b}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga369ca15d681f53437c73151de70133fc}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF13\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb5959fb6bef30e20e47caf8086da0c3}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bdfde9a50025c2d3a34a45e2ad25570}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb5959fb6bef30e20e47caf8086da0c3}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF14\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CSR\+\_\+\+SOF15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad48b5491bf3343a5d63b1bebe0faf283}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CSR\+\_\+\+SOF15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e1687baf7f27e09f57891f1c6adc2e2}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad48b5491bf3343a5d63b1bebe0faf283}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF15\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0332555e968d2c2e45a98c8f9dd94f56}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeef7c29bdda17ad3b1bed01644b1ab33}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0332555e968d2c2e45a98c8f9dd94f56}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e7322eb0483c792ebfbbad8707247a2}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef484190cb68042bf4e9e8a50644f754}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e7322eb0483c792ebfbbad8707247a2}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d8138a94bf419813181476a47fd0e96}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b3e64ad19bc75863f33f52a03fd75a}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d8138a94bf419813181476a47fd0e96}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4607f5dc625da9d32548237fe430220}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68b9cdd5ab4cf0a2fb0887b5db4e0a58}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4607f5dc625da9d32548237fe430220}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd248fef9aa0bba76cc9435ff4c3bcf}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga026bccb90d1300c53d8700e25942d144}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd248fef9aa0bba76cc9435ff4c3bcf}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga767e0e2082ff697051cf234be671c943}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae176fa2b8832da594c6a130d5892c779}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga767e0e2082ff697051cf234be671c943}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ac28b0d75436d1b4650299f306ac118}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga695c26af87b7d7d2d727742d6f726f99}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ac28b0d75436d1b4650299f306ac118}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d38c3cc61f59a572982a1633985eb17}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8870fbbcb14d04590dac916982dc69ba}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d38c3cc61f59a572982a1633985eb17}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7643650f40e11cdfdab3eaa2ac1e3964}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa645515a75688d7cc1cde84bfd7fcdf6}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7643650f40e11cdfdab3eaa2ac1e3964}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF8\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a9f96565c290abfb07e84cc4a2cff90}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4902a905a36690cd3fd0fe4cfdaf7af8}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a9f96565c290abfb07e84cc4a2cff90}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF9\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a2f15b5f2338fa594fcd31c09035bd8}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c5230346bdb333bdf91a14f98a1a199}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a2f15b5f2338fa594fcd31c09035bd8}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF10\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87426cd1a6ec3bad9143cd81e797928b}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81458488d3ad3181de0d73fe76baa1bd}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87426cd1a6ec3bad9143cd81e797928b}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF11\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1371744ce4933f402351abee02d4f1a}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2611d87d605fdb5a10fb3293d6078fd1}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1371744ce4933f402351abee02d4f1a}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF12\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c2cb971dfd7602d179eb1c9a4d3e1d}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ed900828509efd93205b1a78f0547d}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c2cb971dfd7602d179eb1c9a4d3e1d}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF13\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72a9d2fd55d8dab14efdd0d58c81da48}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade31b2437ccc710859fcf3717c673734}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72a9d2fd55d8dab14efdd0d58c81da48}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF14\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+CFR\+\_\+\+CSOF15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f0a1b210fcd6e37d740247fa9116c17}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc14611f6e8c73c493855e7076b85f7a}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f0a1b210fcd6e37d740247fa9116c17}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF15\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4b6e6c1fc5e71dccdbedaa7a888e99}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae252cb4694b6419a79b635fefc75cec7}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4b6e6c1fc5e71dccdbedaa7a888e99}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe866ac0f185f80c5f63d130a5ab43e5}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+0}}~(0x01\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d2b00613808bc96bbcfdb5fb99cc4b9}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+1}}~(0x02\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede9164c5524bb32bd3364831ee4cbd1}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+2}}~(0x04\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9901f2590a2ef1f6d894d8d0900caa92}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+3}}~(0x08\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb6949bac9495233060504023ec0df09}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+4}}~(0x10\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga666576f5471915561509b88d6b6c80bf}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fde828ebf2591bf66b85b962d55f7c1}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga666576f5471915561509b88d6b6c80bf}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6be3a3796cbe9207a25e6c883548b011}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff9c72476bf78b81d0adc19400d23c6}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6be3a3796cbe9207a25e6c883548b011}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b439cbfdea61a790210b9c88575cdce}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad386b0f74797327dd7af2fa02fe9244e}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b439cbfdea61a790210b9c88575cdce}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9abc26b26211e3547274989a76ca069a}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+0}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga139d5a1a65dff14d03c3182f7285e9a6}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+1}}~(0x2\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad68febad455a225ae802095f97daa753}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2d8df4b352776aac7f8f87d7df10d2b}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad68febad455a225ae802095f97daa753}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4902672594a2aaaa9902056a1b070eb1}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+0}}~(0x01\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae410cf5723fc84651b2427b4af497ae0}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+1}}~(0x02\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8afa54f4f18a85ca4533964795951b46}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+2}}~(0x04\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e11aa6548eb6798968d8f5e74914d6}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+3}}~(0x08\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9ed954bd6544f5705b4eeb8ddb5cf4e}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+4}}~(0x10\+UL $<$$<$ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos)
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGSR\+\_\+\+OF0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8dc6cfe24104f05c72599c81defa78e}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGSR\+\_\+\+OF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7b3f4937e86d1fb056c2967506e1111}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8dc6cfe24104f05c72599c81defa78e}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGSR\+\_\+\+OF1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65d937dfb789ada982229e5e936ab462}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGSR\+\_\+\+OF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0542871f3fbe583003090bab8268818}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65d937dfb789ada982229e5e936ab462}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGSR\+\_\+\+OF2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c54f5154f088b079379a6c56f5e4d49}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGSR\+\_\+\+OF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8edd203deac52aadb99a89719a574e6}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c54f5154f088b079379a6c56f5e4d49}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGSR\+\_\+\+OF3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b028e72ffd4cd9f34404f82e6826fe}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGSR\+\_\+\+OF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a380f3cd5a179e1a66f972bc45d712a}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b028e72ffd4cd9f34404f82e6826fe}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGSR\+\_\+\+OF4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87dd871bdb7932283086b5ab06788bf2}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGSR\+\_\+\+OF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga173d2ffe30f6b3b336ff1cb386c51907}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87dd871bdb7932283086b5ab06788bf2}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGSR\+\_\+\+OF5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52f0bf301b278c552b885dda9c9427a6}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGSR\+\_\+\+OF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50d8f1ebf356c30e5a76c47eb5c05035}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52f0bf301b278c552b885dda9c9427a6}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGSR\+\_\+\+OF6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3c17cdf4319396440b31093df9d4be8}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGSR\+\_\+\+OF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d8a727ea195cfc3bb58443ec7e199ad}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3c17cdf4319396440b31093df9d4be8}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGSR\+\_\+\+OF7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga951f2bdc5807e0d354da8a90956d72fa}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGSR\+\_\+\+OF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf9ac296560c925a02a7670f9956da74}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga951f2bdc5807e0d354da8a90956d72fa}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ae8f45f2ac5155eed09239adace032}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d433cf4d3caaaf83e777a62555b15f}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ae8f45f2ac5155eed09239adace032}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d815ee54a4e4a1eabea390538bc074d}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0848b4198324d163f3fe65c47c37493c}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d815ee54a4e4a1eabea390538bc074d}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf4ca6f5ff1553e11b49c5d4d59d2177}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21bff5e11e62fb6e2fd401aa645acda0}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf4ca6f5ff1553e11b49c5d4d59d2177}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb1214184bf53b805794f0588734a94}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc921ca625490acde916416c413ac115}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb1214184bf53b805794f0588734a94}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGCFR\+\_\+\+COF4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbd1321adbc2923557608952d568f9f7}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04b339399842c086404fa450ea1b9281}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbd1321adbc2923557608952d568f9f7}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGCFR\+\_\+\+COF5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a8e4392a33084bb0a7794a51f5d917d}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f5b2c0c2852ef9854dc372963f7e5f}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a8e4392a33084bb0a7794a51f5d917d}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGCFR\+\_\+\+COF6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae141960af902d7b979a2564f532f7469}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f2cd9d097ca482485f2e658aae6232c}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae141960af902d7b979a2564f532f7469}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMAMUX\+\_\+\+RGCFR\+\_\+\+COF7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8758ea49963477f32a4112e86c9e6e37}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d658a13bbc0629b9099a542608bcefb}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8758ea49963477f32a4112e86c9e6e37}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+CR\+\_\+\+START\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae04ff85520acd9f614c0950ffcc3cab8}{DMA2\+D\+\_\+\+CR\+\_\+\+START\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+CR\+\_\+\+START\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21ef0ff3efbf1ac68d1221fef8f05371}{DMA2\+D\+\_\+\+CR\+\_\+\+START}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae04ff85520acd9f614c0950ffcc3cab8}{DMA2\+D\+\_\+\+CR\+\_\+\+START\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+CR\+\_\+\+SUSP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9fb62f6e20c4ab9c6e8640820e25c05}{DMA2\+D\+\_\+\+CR\+\_\+\+SUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+CR\+\_\+\+SUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64fa2b2fd936575f41106f14e3e0292a}{DMA2\+D\+\_\+\+CR\+\_\+\+SUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9fb62f6e20c4ab9c6e8640820e25c05}{DMA2\+D\+\_\+\+CR\+\_\+\+SUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+CR\+\_\+\+ABORT\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ac41dea3a93fe6d9753d7f1631107b8}{DMA2\+D\+\_\+\+CR\+\_\+\+ABORT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+CR\+\_\+\+ABORT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad12973bf311ed4aa10e3f97766d589ca}{DMA2\+D\+\_\+\+CR\+\_\+\+ABORT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ac41dea3a93fe6d9753d7f1631107b8}{DMA2\+D\+\_\+\+CR\+\_\+\+ABORT\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+CR\+\_\+\+LOM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga869fc4757fde6d0729539cc3b3ec66c8}{DMA2\+D\+\_\+\+CR\+\_\+\+LOM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+CR\+\_\+\+LOM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad00e5180c6fee569c7589653186eba0d}{DMA2\+D\+\_\+\+CR\+\_\+\+LOM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga869fc4757fde6d0729539cc3b3ec66c8}{DMA2\+D\+\_\+\+CR\+\_\+\+LOM\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+CR\+\_\+\+TEIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a1dd8ef39cda86a2a4353b9833684b7}{DMA2\+D\+\_\+\+CR\+\_\+\+TEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+CR\+\_\+\+TEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga615079079a7f8c65843b98ea13c89890}{DMA2\+D\+\_\+\+CR\+\_\+\+TEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a1dd8ef39cda86a2a4353b9833684b7}{DMA2\+D\+\_\+\+CR\+\_\+\+TEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+CR\+\_\+\+TCIE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfe4fd218d7370689c270ef76ae88ac7}{DMA2\+D\+\_\+\+CR\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+CR\+\_\+\+TCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf750d5a2ed4ca7f746777dbf6927149e}{DMA2\+D\+\_\+\+CR\+\_\+\+TCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfe4fd218d7370689c270ef76ae88ac7}{DMA2\+D\+\_\+\+CR\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+CR\+\_\+\+TWIE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd31c6363ade2d2e02d1308c1f5423e7}{DMA2\+D\+\_\+\+CR\+\_\+\+TWIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+CR\+\_\+\+TWIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6c26d2a790fef15f60efa32c442918f}{DMA2\+D\+\_\+\+CR\+\_\+\+TWIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd31c6363ade2d2e02d1308c1f5423e7}{DMA2\+D\+\_\+\+CR\+\_\+\+TWIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+CR\+\_\+\+CAEIE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade261b0ff1c71f525ea189a957ca7c2d}{DMA2\+D\+\_\+\+CR\+\_\+\+CAEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+CR\+\_\+\+CAEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd16a66047d3972bc09c799fa5d83294}{DMA2\+D\+\_\+\+CR\+\_\+\+CAEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade261b0ff1c71f525ea189a957ca7c2d}{DMA2\+D\+\_\+\+CR\+\_\+\+CAEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+CR\+\_\+\+CTCIE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeedebc18bb6a8425388c8580608e88f8}{DMA2\+D\+\_\+\+CR\+\_\+\+CTCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+CR\+\_\+\+CTCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1799fced31c6fca2cde47755211f05dd}{DMA2\+D\+\_\+\+CR\+\_\+\+CTCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeedebc18bb6a8425388c8580608e88f8}{DMA2\+D\+\_\+\+CR\+\_\+\+CTCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+CR\+\_\+\+CEIE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga137f30c572eeb099e8612e912509c3db}{DMA2\+D\+\_\+\+CR\+\_\+\+CEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+CR\+\_\+\+CEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f88086bf1cf446a499f39615eb595ce}{DMA2\+D\+\_\+\+CR\+\_\+\+CEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga137f30c572eeb099e8612e912509c3db}{DMA2\+D\+\_\+\+CR\+\_\+\+CEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+CR\+\_\+\+MODE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a517e7436a80b4a9451ca2178b8666f}{DMA2\+D\+\_\+\+CR\+\_\+\+MODE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DMA2\+D\+\_\+\+CR\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad8f10cbb0de796eb4a96448806ecf56}{DMA2\+D\+\_\+\+CR\+\_\+\+MODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a517e7436a80b4a9451ca2178b8666f}{DMA2\+D\+\_\+\+CR\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ab50229d2d023cce6144bbc2833f54e}{DMA2\+D\+\_\+\+CR\+\_\+\+MODE\+\_\+0}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+CR\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91d84c45b14d0c6120bc8822802f97bf}{DMA2\+D\+\_\+\+CR\+\_\+\+MODE\+\_\+1}}~(0x2\+UL $<$$<$ DMA2\+D\+\_\+\+CR\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga759778040214bd576d1e6ce260385b6b}{DMA2\+D\+\_\+\+CR\+\_\+\+MODE\+\_\+2}}~(0x4\+UL $<$$<$ DMA2\+D\+\_\+\+CR\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries DMA2\+D\+\_\+\+ISR\+\_\+\+TEIF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc77a3fa8c7fa0bc17646dcbcdb15593}{DMA2\+D\+\_\+\+ISR\+\_\+\+TEIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+ISR\+\_\+\+TEIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga797e73d0317c5351ebfa81fcec9ee74a}{DMA2\+D\+\_\+\+ISR\+\_\+\+TEIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc77a3fa8c7fa0bc17646dcbcdb15593}{DMA2\+D\+\_\+\+ISR\+\_\+\+TEIF\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+ISR\+\_\+\+TCIF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada7410d470cd69ed373da681396513df}{DMA2\+D\+\_\+\+ISR\+\_\+\+TCIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+ISR\+\_\+\+TCIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebfdf3351d8b08d4e6cb20e53027f286}{DMA2\+D\+\_\+\+ISR\+\_\+\+TCIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada7410d470cd69ed373da681396513df}{DMA2\+D\+\_\+\+ISR\+\_\+\+TCIF\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+ISR\+\_\+\+TWIF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52ca59a564408bf41dec618a3563d9f7}{DMA2\+D\+\_\+\+ISR\+\_\+\+TWIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+ISR\+\_\+\+TWIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2602aa4cf6d5ddc62a69221e81650f6d}{DMA2\+D\+\_\+\+ISR\+\_\+\+TWIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52ca59a564408bf41dec618a3563d9f7}{DMA2\+D\+\_\+\+ISR\+\_\+\+TWIF\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+ISR\+\_\+\+CAEIF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ed23e7b816905d984753768ddc51968}{DMA2\+D\+\_\+\+ISR\+\_\+\+CAEIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+ISR\+\_\+\+CAEIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae12132e7245c4850274fcdd20bd1b1fd}{DMA2\+D\+\_\+\+ISR\+\_\+\+CAEIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ed23e7b816905d984753768ddc51968}{DMA2\+D\+\_\+\+ISR\+\_\+\+CAEIF\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+ISR\+\_\+\+CTCIF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8867e5f06f19d1f852dbbfa313b99cb}{DMA2\+D\+\_\+\+ISR\+\_\+\+CTCIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+ISR\+\_\+\+CTCIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bb26c8920a05593c5a4adf37859c8cc}{DMA2\+D\+\_\+\+ISR\+\_\+\+CTCIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8867e5f06f19d1f852dbbfa313b99cb}{DMA2\+D\+\_\+\+ISR\+\_\+\+CTCIF\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+ISR\+\_\+\+CEIF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbad0ee972b699c17bbebf06f88acd53}{DMA2\+D\+\_\+\+ISR\+\_\+\+CEIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+ISR\+\_\+\+CEIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00b811475a96958284c17f32467a19a4}{DMA2\+D\+\_\+\+ISR\+\_\+\+CEIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbad0ee972b699c17bbebf06f88acd53}{DMA2\+D\+\_\+\+ISR\+\_\+\+CEIF\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+IFCR\+\_\+\+CTEIF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac07174a95982e63e9bbd8d5e849a4989}{DMA2\+D\+\_\+\+IFCR\+\_\+\+CTEIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+IFCR\+\_\+\+CTEIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdbdb20e91f692ab5a88bd14390fef6}{DMA2\+D\+\_\+\+IFCR\+\_\+\+CTEIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac07174a95982e63e9bbd8d5e849a4989}{DMA2\+D\+\_\+\+IFCR\+\_\+\+CTEIF\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+IFCR\+\_\+\+CTCIF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf90f5064b193ce09bb4fa44a60181f6d}{DMA2\+D\+\_\+\+IFCR\+\_\+\+CTCIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+IFCR\+\_\+\+CTCIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25202fe085a2364676d43a19f4ff5338}{DMA2\+D\+\_\+\+IFCR\+\_\+\+CTCIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf90f5064b193ce09bb4fa44a60181f6d}{DMA2\+D\+\_\+\+IFCR\+\_\+\+CTCIF\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+IFCR\+\_\+\+CTWIF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f0e706af7ed25da885d3582ba51b15c}{DMA2\+D\+\_\+\+IFCR\+\_\+\+CTWIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+IFCR\+\_\+\+CTWIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa09a567e729b486217584e51d68c403c}{DMA2\+D\+\_\+\+IFCR\+\_\+\+CTWIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f0e706af7ed25da885d3582ba51b15c}{DMA2\+D\+\_\+\+IFCR\+\_\+\+CTWIF\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+IFCR\+\_\+\+CAECIF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc4f4c1ee0de4edf83aed6ed519b9862}{DMA2\+D\+\_\+\+IFCR\+\_\+\+CAECIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+IFCR\+\_\+\+CAECIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33acd3c0b766643e754c6eca065dbe38}{DMA2\+D\+\_\+\+IFCR\+\_\+\+CAECIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc4f4c1ee0de4edf83aed6ed519b9862}{DMA2\+D\+\_\+\+IFCR\+\_\+\+CAECIF\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+IFCR\+\_\+\+CCTCIF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91155b62269ce26a080327e2600d034}{DMA2\+D\+\_\+\+IFCR\+\_\+\+CCTCIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+IFCR\+\_\+\+CCTCIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7581cf290760437ef949a3eef56e843f}{DMA2\+D\+\_\+\+IFCR\+\_\+\+CCTCIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91155b62269ce26a080327e2600d034}{DMA2\+D\+\_\+\+IFCR\+\_\+\+CCTCIF\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+IFCR\+\_\+\+CCEIF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d1380694b3265bcc216138a373546b1}{DMA2\+D\+\_\+\+IFCR\+\_\+\+CCEIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+IFCR\+\_\+\+CCEIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga266c7a5e127e3f4a88a4c0373a3ce2d5}{DMA2\+D\+\_\+\+IFCR\+\_\+\+CCEIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d1380694b3265bcc216138a373546b1}{DMA2\+D\+\_\+\+IFCR\+\_\+\+CCEIF\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+FGMAR\+\_\+\+MA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8213011d5ba3e07b531c88b8d05120c}{DMA2\+D\+\_\+\+FGMAR\+\_\+\+MA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ DMA2\+D\+\_\+\+FGMAR\+\_\+\+MA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040254533141c16e79385b1d53f5e200}{DMA2\+D\+\_\+\+FGMAR\+\_\+\+MA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8213011d5ba3e07b531c88b8d05120c}{DMA2\+D\+\_\+\+FGMAR\+\_\+\+MA\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+FGOR\+\_\+\+LO\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d6b69c9fe07f36daa8bbad2641fd4dc}{DMA2\+D\+\_\+\+FGOR\+\_\+\+LO\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DMA2\+D\+\_\+\+FGOR\+\_\+\+LO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3994214fb7867cdd705a98306261d4d}{DMA2\+D\+\_\+\+FGOR\+\_\+\+LO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d6b69c9fe07f36daa8bbad2641fd4dc}{DMA2\+D\+\_\+\+FGOR\+\_\+\+LO\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+BGMAR\+\_\+\+MA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5972465a9381fad1c46c0c27c63f391}{DMA2\+D\+\_\+\+BGMAR\+\_\+\+MA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ DMA2\+D\+\_\+\+BGMAR\+\_\+\+MA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae232ec07c8af265cf273378b9bd1441}{DMA2\+D\+\_\+\+BGMAR\+\_\+\+MA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5972465a9381fad1c46c0c27c63f391}{DMA2\+D\+\_\+\+BGMAR\+\_\+\+MA\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+BGOR\+\_\+\+LO\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f89ce775df5102f4011347aee8fcd59}{DMA2\+D\+\_\+\+BGOR\+\_\+\+LO\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DMA2\+D\+\_\+\+BGOR\+\_\+\+LO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a7059b6f751d5c08c80f2685ad6ae0}{DMA2\+D\+\_\+\+BGOR\+\_\+\+LO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f89ce775df5102f4011347aee8fcd59}{DMA2\+D\+\_\+\+BGOR\+\_\+\+LO\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15e37d540676c4813fb8428fa6d593c9}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab96e4329f0cce1ff4939b86794ace4a5}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15e37d540676c4813fb8428fa6d593c9}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae19d74a8747e3ff1d59bbf8281bef16}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CM\+\_\+0}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20389b903fceabce35ef86afbb195b8e}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CM\+\_\+1}}~(0x2\+UL $<$$<$ DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ee3da8a8b64107d1e2f9a78580133b1}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CM\+\_\+2}}~(0x4\+UL $<$$<$ DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32cf1cafe2d77d4287c13f9b35387471}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CM\+\_\+3}}~(0x8\+UL $<$$<$ DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CM\+\_\+\+Pos)
\item 
\#define {\bfseries DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CCM\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf84248565a427dfb2868b8375c78adb2}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CCM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CCM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91559d3b49cc6eabc6e5c56fed4d90df}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CCM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf84248565a427dfb2868b8375c78adb2}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CCM\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+START\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0354908994975caabb6434277f937f7e}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+START\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+START\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79281f18fe5f1d8f72bfc5493f7fa5f5}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+START}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0354908994975caabb6434277f937f7e}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+START\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CS\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dd43d4f95df7e4eacb836b34dade83e}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CS\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499d209664516db6d8e51c156d297a64}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dd43d4f95df7e4eacb836b34dade83e}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CS\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+AM\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5848e632532307020d99db7038d8f7d6}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+AM\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+AM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga662bae660d091cd661ae03b7b83b9fff}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+AM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5848e632532307020d99db7038d8f7d6}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+AM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9a0f72a3311c7addc80cb4b2a6dd606}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+AM\+\_\+0}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+AM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad31741e936457f10c0018d17a668f8a7}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+AM\+\_\+1}}~(0x2\+UL $<$$<$ DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+AM\+\_\+\+Pos)
\item 
\#define {\bfseries DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CSS\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c6729a83feead418ca1c969c3d20ea}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CSS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CSS\+\_\+\+Pos)
\item 
\#define {\bfseries DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CSS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c6729a83feead418ca1c969c3d20ea}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CSS\+\_\+\+Msk}}                       /$\ast$ !$<$ Chroma Sub-\/Sampling $\ast$/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2448c079aeb16c12ce448586c1d3f741}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CSS\+\_\+0}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dd03d7ecb3611bfb73943b9c6a95507}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CSS\+\_\+1}}~(0x2\+UL $<$$<$ DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+CSS\+\_\+\+Pos)
\item 
\#define {\bfseries DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+AI\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac86926c7614c7fb7e3e337a332081c79}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+AI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+AI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fbd0dfa43de1efd487a3d4e0ff1825e}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+AI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac86926c7614c7fb7e3e337a332081c79}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+AI\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+RBS\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ff230f11aa8558ef9788f2d1b10253a}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+RBS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+RBS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga670329838daa5bf7f6d339914c80d622}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+RBS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ff230f11aa8558ef9788f2d1b10253a}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+RBS\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+ALPHA\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe0846158c779d11b094e659964e8ad}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+ALPHA\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+ALPHA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31134d8c12473dc1a2993ae779c97764}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+ALPHA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe0846158c779d11b094e659964e8ad}{DMA2\+D\+\_\+\+FGPFCCR\+\_\+\+ALPHA\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+FGCOLR\+\_\+\+BLUE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga793e14fb699dec69e0e10a729faf4edd}{DMA2\+D\+\_\+\+FGCOLR\+\_\+\+BLUE\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DMA2\+D\+\_\+\+FGCOLR\+\_\+\+BLUE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a5f83d5dbcacb5368cbd7b961eb681a}{DMA2\+D\+\_\+\+FGCOLR\+\_\+\+BLUE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga793e14fb699dec69e0e10a729faf4edd}{DMA2\+D\+\_\+\+FGCOLR\+\_\+\+BLUE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+FGCOLR\+\_\+\+GREEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a33ca6e6c480977ea77055a25da1834}{DMA2\+D\+\_\+\+FGCOLR\+\_\+\+GREEN\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DMA2\+D\+\_\+\+FGCOLR\+\_\+\+GREEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga883726ad2d4c810d52f1488fb88fbee8}{DMA2\+D\+\_\+\+FGCOLR\+\_\+\+GREEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a33ca6e6c480977ea77055a25da1834}{DMA2\+D\+\_\+\+FGCOLR\+\_\+\+GREEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+FGCOLR\+\_\+\+RED\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfbb21da8e1815d5f0523b1fbc4770e5}{DMA2\+D\+\_\+\+FGCOLR\+\_\+\+RED\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DMA2\+D\+\_\+\+FGCOLR\+\_\+\+RED\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d6b0972e557412c73e0f16f36fcb5c2}{DMA2\+D\+\_\+\+FGCOLR\+\_\+\+RED}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfbb21da8e1815d5f0523b1fbc4770e5}{DMA2\+D\+\_\+\+FGCOLR\+\_\+\+RED\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+CM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadda33f6dbdbca7c60ac043600b7c9f6d}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+CM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+CM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68eb0acaf75ebd3ad3c91c09d1120f4e}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+CM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadda33f6dbdbca7c60ac043600b7c9f6d}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+CM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90de47ab23a989fdcb87b80a2ba19e77}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+CM\+\_\+0}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+CM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0775cf25afbe6b7c532cd1be3292ac4}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+CM\+\_\+1}}~(0x2\+UL $<$$<$ DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+CM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4329cef34024ce9da66cc50742fa8664}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+CM\+\_\+2}}~(0x4\+UL $<$$<$ DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+CM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab839aa03d64d2ca95203e36c4c633cc3}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+CM\+\_\+3}}~(0x8\+UL $<$$<$ DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+CM\+\_\+\+Pos)
\item 
\#define {\bfseries DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+CCM\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae078df56c198767ef01dca30a33e4363}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+CCM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+CCM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af16ab77cfa65b68d87955f8174c374}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+CCM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae078df56c198767ef01dca30a33e4363}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+CCM\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+START\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c6a33a16e89f9390262343b288fe41b}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+START\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+START\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a80d7360eacbea6bdaf6e9e917fcfb3}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+START}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c6a33a16e89f9390262343b288fe41b}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+START\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+CS\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8964d14648e601df3a529fe83327345d}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+CS\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+CS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6815a2ca2215068895c9a472d7ddda39}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+CS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8964d14648e601df3a529fe83327345d}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+CS\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+AM\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b1a055903946bcabdb4fbb4b1e8592}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+AM\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+AM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabed12e8c87f469181c517b5bf45dddf}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+AM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b1a055903946bcabdb4fbb4b1e8592}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+AM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b0b7efdbc0b6d9e79283513a8182e56}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+AM\+\_\+0}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+AM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60d8adf261814b395b285745b3ed906f}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+AM\+\_\+1}}~(0x2\+UL $<$$<$ DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+AM\+\_\+\+Pos)
\item 
\#define {\bfseries DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+AI\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga532c6ea7be490fbc797f1da59bab04a0}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+AI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+AI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58822a3c5617e958e3a4d4723498ed75}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+AI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga532c6ea7be490fbc797f1da59bab04a0}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+AI\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+RBS\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1feba1f457c0e5ca46b18d1924453dd7}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+RBS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+RBS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4733630007d598c6092525fcee46c732}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+RBS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1feba1f457c0e5ca46b18d1924453dd7}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+RBS\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+ALPHA\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga237c6c965190240938eb301ec67160bf}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+ALPHA\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+ALPHA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bc612a1b1244f639b71a4d32951d0ed}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+ALPHA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga237c6c965190240938eb301ec67160bf}{DMA2\+D\+\_\+\+BGPFCCR\+\_\+\+ALPHA\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+BGCOLR\+\_\+\+BLUE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf4625c60ba36b87d9e1dd5942556faf}{DMA2\+D\+\_\+\+BGCOLR\+\_\+\+BLUE\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DMA2\+D\+\_\+\+BGCOLR\+\_\+\+BLUE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eed8c8ec566069a0d09afb988562b85}{DMA2\+D\+\_\+\+BGCOLR\+\_\+\+BLUE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf4625c60ba36b87d9e1dd5942556faf}{DMA2\+D\+\_\+\+BGCOLR\+\_\+\+BLUE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+BGCOLR\+\_\+\+GREEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46f4939e9cb78f538dfd4109ba3e37b5}{DMA2\+D\+\_\+\+BGCOLR\+\_\+\+GREEN\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DMA2\+D\+\_\+\+BGCOLR\+\_\+\+GREEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f2e6030b2805bc1317cf9a176128dd}{DMA2\+D\+\_\+\+BGCOLR\+\_\+\+GREEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46f4939e9cb78f538dfd4109ba3e37b5}{DMA2\+D\+\_\+\+BGCOLR\+\_\+\+GREEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+BGCOLR\+\_\+\+RED\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d2b6fe9645a1e88025b99780f8ac343}{DMA2\+D\+\_\+\+BGCOLR\+\_\+\+RED\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DMA2\+D\+\_\+\+BGCOLR\+\_\+\+RED\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40b707327b395aa7ed5dcb17d5d63025}{DMA2\+D\+\_\+\+BGCOLR\+\_\+\+RED}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d2b6fe9645a1e88025b99780f8ac343}{DMA2\+D\+\_\+\+BGCOLR\+\_\+\+RED\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+FGCMAR\+\_\+\+MA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga580386c69876619f0a3a0d02a6a4329d}{DMA2\+D\+\_\+\+FGCMAR\+\_\+\+MA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ DMA2\+D\+\_\+\+FGCMAR\+\_\+\+MA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e06e669220bd1ec2684822441e98b3}{DMA2\+D\+\_\+\+FGCMAR\+\_\+\+MA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga580386c69876619f0a3a0d02a6a4329d}{DMA2\+D\+\_\+\+FGCMAR\+\_\+\+MA\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+BGCMAR\+\_\+\+MA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f032344511c399c8bd9b6f0e619faa5}{DMA2\+D\+\_\+\+BGCMAR\+\_\+\+MA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ DMA2\+D\+\_\+\+BGCMAR\+\_\+\+MA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc532dedbdffb9510e22260244a0559}{DMA2\+D\+\_\+\+BGCMAR\+\_\+\+MA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f032344511c399c8bd9b6f0e619faa5}{DMA2\+D\+\_\+\+BGCMAR\+\_\+\+MA\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OPFCCR\+\_\+\+CM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82baa7b943feda75cb6220350c2decd8}{DMA2\+D\+\_\+\+OPFCCR\+\_\+\+CM\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DMA2\+D\+\_\+\+OPFCCR\+\_\+\+CM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6aab6b2bb5740ad6b5b79f5510eed4a}{DMA2\+D\+\_\+\+OPFCCR\+\_\+\+CM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82baa7b943feda75cb6220350c2decd8}{DMA2\+D\+\_\+\+OPFCCR\+\_\+\+CM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed17ce29894511ebece5f982af327845}{DMA2\+D\+\_\+\+OPFCCR\+\_\+\+CM\+\_\+0}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+OPFCCR\+\_\+\+CM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeac900ad7b654976b210a5a3f3a1f95d}{DMA2\+D\+\_\+\+OPFCCR\+\_\+\+CM\+\_\+1}}~(0x2\+UL $<$$<$ DMA2\+D\+\_\+\+OPFCCR\+\_\+\+CM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga093ffc44792d3708c93ce6438870956d}{DMA2\+D\+\_\+\+OPFCCR\+\_\+\+CM\+\_\+2}}~(0x4\+UL $<$$<$ DMA2\+D\+\_\+\+OPFCCR\+\_\+\+CM\+\_\+\+Pos)
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OPFCCR\+\_\+\+SB\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga282c73ca9fb6670fae7327f3f82dacb0}{DMA2\+D\+\_\+\+OPFCCR\+\_\+\+SB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+OPFCCR\+\_\+\+SB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab28b57c0df9b6a52e5ca73fa48670627}{DMA2\+D\+\_\+\+OPFCCR\+\_\+\+SB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga282c73ca9fb6670fae7327f3f82dacb0}{DMA2\+D\+\_\+\+OPFCCR\+\_\+\+SB\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OPFCCR\+\_\+\+AI\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfff573b6989812997db6229640f94fe}{DMA2\+D\+\_\+\+OPFCCR\+\_\+\+AI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+OPFCCR\+\_\+\+AI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40953f4e65135536e5fcbdc72b5b7c60}{DMA2\+D\+\_\+\+OPFCCR\+\_\+\+AI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfff573b6989812997db6229640f94fe}{DMA2\+D\+\_\+\+OPFCCR\+\_\+\+AI\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OPFCCR\+\_\+\+RBS\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54a0ad3c77c886cc47122c81bf891635}{DMA2\+D\+\_\+\+OPFCCR\+\_\+\+RBS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+OPFCCR\+\_\+\+RBS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad87592b1193d916a4c19772a6f00f3a}{DMA2\+D\+\_\+\+OPFCCR\+\_\+\+RBS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54a0ad3c77c886cc47122c81bf891635}{DMA2\+D\+\_\+\+OPFCCR\+\_\+\+RBS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae55acc9228e69c9ad869578c76da7beb}{DMA2\+D\+\_\+\+OCOLR\+\_\+\+BLUE\+\_\+1\+\_\+\+Pos}}~(0U)
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OCOLR\+\_\+\+BLUE\+\_\+1\+\_\+\+Msk}~(0x\+FFUL $<$$<$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae55acc9228e69c9ad869578c76da7beb}{DMA2\+D\+\_\+\+OCOLR\+\_\+\+BLUE\+\_\+1\+\_\+\+Pos}})            /$\ast$0x000000\+FFU$\ast$/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga164c96762ec6cbaac2bff45dd84b97cf}{DMA2\+D\+\_\+\+OCOLR\+\_\+\+BLUE\+\_\+1}}~DMA2\+D\+\_\+\+OCOLR\+\_\+\+BLUE\+\_\+1\+\_\+\+Msk
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OCOLR\+\_\+\+GREEN\+\_\+1\+\_\+\+Pos}~(8U)
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OCOLR\+\_\+\+GREEN\+\_\+1\+\_\+\+Msk}~(0x\+FFUL$<$$<$DMA2\+D\+\_\+\+OCOLR\+\_\+\+GREEN\+\_\+1\+\_\+\+Pos)            /$\ast$0x0000\+FF00U)$\ast$/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8545d0dcde8b511d0ec64eb0c338fe2c}{DMA2\+D\+\_\+\+OCOLR\+\_\+\+GREEN\+\_\+1}}~DMA2\+D\+\_\+\+OCOLR\+\_\+\+GREEN\+\_\+1\+\_\+\+Msk
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OCOLR\+\_\+\+RED\+\_\+1\+\_\+\+Pos}~(16U)
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OCOLR\+\_\+\+RED\+\_\+1\+\_\+\+Msk}~(0x\+FFUL $<$$<$ DMA2\+D\+\_\+\+OCOLR\+\_\+\+RED\+\_\+1\+\_\+\+Pos)            /$\ast$0x00\+FF0000U $\ast$/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3928724c5937ffda60f29f272dda4fc}{DMA2\+D\+\_\+\+OCOLR\+\_\+\+RED\+\_\+1}}~DMA2\+D\+\_\+\+OCOLR\+\_\+\+RED\+\_\+1\+\_\+\+Msk
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OCOLR\+\_\+\+ALPHA\+\_\+1\+\_\+\+Pos}~(24U)
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OCOLR\+\_\+\+ALPHA\+\_\+1\+\_\+\+Msk}~(0x\+FFUL $<$$<$ DMA2\+D\+\_\+\+OCOLR\+\_\+\+ALPHA\+\_\+1\+\_\+\+Pos)          /$\ast$0x\+FF000000U$\ast$/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaada795f8e861c5a220054e78c31c512}{DMA2\+D\+\_\+\+OCOLR\+\_\+\+ALPHA\+\_\+1}}~DMA2\+D\+\_\+\+OCOLR\+\_\+\+ALPHA\+\_\+1\+\_\+\+Msk
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OCOLR\+\_\+\+BLUE\+\_\+2\+\_\+\+Pos}~(0U)
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OCOLR\+\_\+\+BLUE\+\_\+2\+\_\+\+Msk}~(0x1\+FUL $<$$<$DMA2\+D\+\_\+\+OCOLR\+\_\+\+BLUE\+\_\+2\+\_\+\+Pos)            /$\ast$0x0000001\+FU$\ast$/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga302e4754b96470c3c0e1c42f7a513001}{DMA2\+D\+\_\+\+OCOLR\+\_\+\+BLUE\+\_\+2}}~DMA2\+D\+\_\+\+OCOLR\+\_\+\+BLUE\+\_\+2\+\_\+\+Msk
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OCOLR\+\_\+\+GREEN\+\_\+2\+\_\+\+Pos}~(5U)
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OCOLR\+\_\+\+GREEN\+\_\+2\+\_\+\+Msk}~(0x7\+EUL $<$$<$ DMA2\+D\+\_\+\+OCOLR\+\_\+\+GREEN\+\_\+2\+\_\+\+Pos)          /$\ast$ 0x000007\+E0U $\ast$/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga885ce0eaadc6ca878568ff43ee710958}{DMA2\+D\+\_\+\+OCOLR\+\_\+\+GREEN\+\_\+2}}~DMA2\+D\+\_\+\+OCOLR\+\_\+\+GREEN\+\_\+2\+\_\+\+Msk
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OCOLR\+\_\+\+RED\+\_\+2\+\_\+\+Pos}~(11U)
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OCOLR\+\_\+\+RED\+\_\+2\+\_\+\+Msk}~(0x\+F8\+UL$<$$<$DMA2\+D\+\_\+\+OCOLR\+\_\+\+RED\+\_\+2\+\_\+\+Pos)              /$\ast$0x0000\+F800U$\ast$/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0af9cee2f3d6ab752e910249adb89816}{DMA2\+D\+\_\+\+OCOLR\+\_\+\+RED\+\_\+2}}~DMA2\+D\+\_\+\+OCOLR\+\_\+\+RED\+\_\+2\+\_\+\+Msk
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OCOLR\+\_\+\+BLUE\+\_\+3\+\_\+\+Pos}~(0U)
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OCOLR\+\_\+\+BLUE\+\_\+3\+\_\+\+Msk}~(0x1\+FUL $<$$<$ DMA2\+D\+\_\+\+OCOLR\+\_\+\+BLUE\+\_\+3\+\_\+\+Pos)           /$\ast$0x0000001\+FU$\ast$/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aa0634e409fb6d9fc68ecf9533c8d9c}{DMA2\+D\+\_\+\+OCOLR\+\_\+\+BLUE\+\_\+3}}~DMA2\+D\+\_\+\+OCOLR\+\_\+\+BLUE\+\_\+3\+\_\+\+Msk
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OCOLR\+\_\+\+GREEN\+\_\+3\+\_\+\+Pos}~(5U)
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OCOLR\+\_\+\+GREEN\+\_\+3\+\_\+\+Msk}~(0x3\+EUL $<$$<$ DMA2\+D\+\_\+\+OCOLR\+\_\+\+GREEN\+\_\+3\+\_\+\+Pos)          /$\ast$0x000003\+E0U$\ast$/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf4c97dc43e39e09956c2f4d8e092d17}{DMA2\+D\+\_\+\+OCOLR\+\_\+\+GREEN\+\_\+3}}~DMA2\+D\+\_\+\+OCOLR\+\_\+\+GREEN\+\_\+3\+\_\+\+Msk
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OCOLR\+\_\+\+RED\+\_\+3\+\_\+\+Pos}~(10U)
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OCOLR\+\_\+\+RED\+\_\+3\+\_\+\+Msk}~(0x7\+CUL $<$$<$ DMA2\+D\+\_\+\+OCOLR\+\_\+\+RED\+\_\+3\+\_\+\+Pos)            /$\ast$ 0x00007\+C00U$\ast$/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea63157a41a08d213f6cb8395373b385}{DMA2\+D\+\_\+\+OCOLR\+\_\+\+RED\+\_\+3}}~DMA2\+D\+\_\+\+OCOLR\+\_\+\+RED\+\_\+3\+\_\+\+Msk
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OCOLR\+\_\+\+ALPHA\+\_\+3\+\_\+\+Pos}~(15U)
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OCOLR\+\_\+\+ALPHA\+\_\+3\+\_\+\+Msk}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+OCOLR\+\_\+\+ALPHA\+\_\+3\+\_\+\+Pos)           /$\ast$0x00008000U$\ast$/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc0bf21946366343cedce1a2e9b07259}{DMA2\+D\+\_\+\+OCOLR\+\_\+\+ALPHA\+\_\+3}}~DMA2\+D\+\_\+\+OCOLR\+\_\+\+ALPHA\+\_\+3\+\_\+\+Msk
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OCOLR\+\_\+\+BLUE\+\_\+4\+\_\+\+Pos}~(0U)
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OCOLR\+\_\+\+BLUE\+\_\+4\+\_\+\+Msk}~(0x\+FUL $<$$<$ DMA2\+D\+\_\+\+OCOLR\+\_\+\+BLUE\+\_\+4\+\_\+\+Pos)            /$\ast$0x0000000\+FU$\ast$/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd2439915c875a33bf9119382276cb89}{DMA2\+D\+\_\+\+OCOLR\+\_\+\+BLUE\+\_\+4}}~DMA2\+D\+\_\+\+OCOLR\+\_\+\+BLUE\+\_\+4\+\_\+\+Msk
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OCOLR\+\_\+\+GREEN\+\_\+4\+\_\+\+Pos}~(4U)
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OCOLR\+\_\+\+GREEN\+\_\+4\+\_\+\+Msk}~(0x\+FUL $<$$<$ DMA2\+D\+\_\+\+OCOLR\+\_\+\+GREEN\+\_\+4\+\_\+\+Pos)           /$\ast$0x000000\+F0U$\ast$/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga801078def8b64717b6fa0688483e3b78}{DMA2\+D\+\_\+\+OCOLR\+\_\+\+GREEN\+\_\+4}}~DMA2\+D\+\_\+\+OCOLR\+\_\+\+GREEN\+\_\+4\+\_\+\+Msk
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OCOLR\+\_\+\+RED\+\_\+4\+\_\+\+Pos}~(8U)
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OCOLR\+\_\+\+RED\+\_\+4\+\_\+\+Msk}~(0x\+FUL $<$$<$ DMA2\+D\+\_\+\+OCOLR\+\_\+\+RED\+\_\+4\+\_\+\+Pos)             /$\ast$0x00000\+F00U$\ast$/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd8ba291eeaec6bdf282570dc94699f}{DMA2\+D\+\_\+\+OCOLR\+\_\+\+RED\+\_\+4}}~DMA2\+D\+\_\+\+OCOLR\+\_\+\+RED\+\_\+4\+\_\+\+Msk
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OCOLR\+\_\+\+ALPHA\+\_\+4\+\_\+\+Pos}~(12U)
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OCOLR\+\_\+\+ALPHA\+\_\+4\+\_\+\+Msk}~(0x\+FUL $<$$<$ DMA2\+D\+\_\+\+OCOLR\+\_\+\+ALPHA\+\_\+4\+\_\+\+Pos)            /$\ast$0x0000\+F000U$\ast$/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0b00eb37c77d6852cfbb731b603a9d5}{DMA2\+D\+\_\+\+OCOLR\+\_\+\+ALPHA\+\_\+4}}~DMA2\+D\+\_\+\+OCOLR\+\_\+\+ALPHA\+\_\+4\+\_\+\+Msk
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OMAR\+\_\+\+MA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffec0bbdb8e0f12eb81f4ad702a942f}{DMA2\+D\+\_\+\+OMAR\+\_\+\+MA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ DMA2\+D\+\_\+\+OMAR\+\_\+\+MA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4898744c8de9d7d0d59d7ff41653a04f}{DMA2\+D\+\_\+\+OMAR\+\_\+\+MA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffec0bbdb8e0f12eb81f4ad702a942f}{DMA2\+D\+\_\+\+OMAR\+\_\+\+MA\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+OOR\+\_\+\+LO\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b4cdffc9277e95118d08f14e1bec72}{DMA2\+D\+\_\+\+OOR\+\_\+\+LO\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DMA2\+D\+\_\+\+OOR\+\_\+\+LO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd4dae0dd24a62d5a70fce6d095761ab}{DMA2\+D\+\_\+\+OOR\+\_\+\+LO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b4cdffc9277e95118d08f14e1bec72}{DMA2\+D\+\_\+\+OOR\+\_\+\+LO\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+NLR\+\_\+\+NL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d778ae4b48f0f0e286385e01a7eb25}{DMA2\+D\+\_\+\+NLR\+\_\+\+NL\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DMA2\+D\+\_\+\+NLR\+\_\+\+NL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7be9ed42e3543c13c9976a738470d2e}{DMA2\+D\+\_\+\+NLR\+\_\+\+NL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d778ae4b48f0f0e286385e01a7eb25}{DMA2\+D\+\_\+\+NLR\+\_\+\+NL\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+NLR\+\_\+\+PL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cadffbdc2308d806d73067b36acbc5b}{DMA2\+D\+\_\+\+NLR\+\_\+\+PL\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ DMA2\+D\+\_\+\+NLR\+\_\+\+PL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade633c0e602bb412837333b687b1619a}{DMA2\+D\+\_\+\+NLR\+\_\+\+PL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cadffbdc2308d806d73067b36acbc5b}{DMA2\+D\+\_\+\+NLR\+\_\+\+PL\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+LWR\+\_\+\+LW\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga116de7892c8cece165e122c53fa419b8}{DMA2\+D\+\_\+\+LWR\+\_\+\+LW\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DMA2\+D\+\_\+\+LWR\+\_\+\+LW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ebac2dac47e0480401202c86c3dacd4}{DMA2\+D\+\_\+\+LWR\+\_\+\+LW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga116de7892c8cece165e122c53fa419b8}{DMA2\+D\+\_\+\+LWR\+\_\+\+LW\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+AMTCR\+\_\+\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21f79eb1ad7171a11d74872c6a88170}{DMA2\+D\+\_\+\+AMTCR\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA2\+D\+\_\+\+AMTCR\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe04b2be922ba53ca5c46a4ab9f38d15}{DMA2\+D\+\_\+\+AMTCR\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21f79eb1ad7171a11d74872c6a88170}{DMA2\+D\+\_\+\+AMTCR\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA2\+D\+\_\+\+AMTCR\+\_\+\+DT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f1e1545b9b8746b649bd9a21f544b4b}{DMA2\+D\+\_\+\+AMTCR\+\_\+\+DT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DMA2\+D\+\_\+\+AMTCR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e5dccef2a3b408c458365114ca277ac}{DMA2\+D\+\_\+\+AMTCR\+\_\+\+DT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f1e1545b9b8746b649bd9a21f544b4b}{DMA2\+D\+\_\+\+AMTCR\+\_\+\+DT\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+TR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77a01d4ecb14120176f9718d1ea79d31}{EXTI\+\_\+\+RTSR1\+\_\+\+TR\+\_\+\+Msk}}~(0x3\+FFFFFUL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+TR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05a8ae781b70b49708c88b9f47893650}{EXTI\+\_\+\+RTSR1\+\_\+\+TR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77a01d4ecb14120176f9718d1ea79d31}{EXTI\+\_\+\+RTSR1\+\_\+\+TR\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+TR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a80845262772d25d8b5130d403dce3}{EXTI\+\_\+\+RTSR1\+\_\+\+TR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+TR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef3f9f7680df87aafdb15df403569667}{EXTI\+\_\+\+RTSR1\+\_\+\+TR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a80845262772d25d8b5130d403dce3}{EXTI\+\_\+\+RTSR1\+\_\+\+TR0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+TR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga379c26383b6dc3e83accdce88a2e903f}{EXTI\+\_\+\+RTSR1\+\_\+\+TR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+TR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b62ae2e2f6f2180d859c8674a9e246d}{EXTI\+\_\+\+RTSR1\+\_\+\+TR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga379c26383b6dc3e83accdce88a2e903f}{EXTI\+\_\+\+RTSR1\+\_\+\+TR1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+TR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e50a590c816a25afdf2007e00cd0711}{EXTI\+\_\+\+RTSR1\+\_\+\+TR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+TR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1906aef860a41075fdb1d430ca6155}{EXTI\+\_\+\+RTSR1\+\_\+\+TR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e50a590c816a25afdf2007e00cd0711}{EXTI\+\_\+\+RTSR1\+\_\+\+TR2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+TR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f1adcb73f98fae34d97c0bb45d78ae}{EXTI\+\_\+\+RTSR1\+\_\+\+TR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+TR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0cbe8127a85a857255c91da529fa9b2}{EXTI\+\_\+\+RTSR1\+\_\+\+TR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f1adcb73f98fae34d97c0bb45d78ae}{EXTI\+\_\+\+RTSR1\+\_\+\+TR3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+TR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a9150b0238430b763f6c1e9c4ce1c33}{EXTI\+\_\+\+RTSR1\+\_\+\+TR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+TR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga156511a0688adcb25ad1000bed1a59bf}{EXTI\+\_\+\+RTSR1\+\_\+\+TR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a9150b0238430b763f6c1e9c4ce1c33}{EXTI\+\_\+\+RTSR1\+\_\+\+TR4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+TR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12d7d26263750017e88aaf50f357b23b}{EXTI\+\_\+\+RTSR1\+\_\+\+TR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+TR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga986038c4730e1fb8507ddd89509d7373}{EXTI\+\_\+\+RTSR1\+\_\+\+TR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12d7d26263750017e88aaf50f357b23b}{EXTI\+\_\+\+RTSR1\+\_\+\+TR5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+TR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d560a1f0ce29bcde228d438762d113a}{EXTI\+\_\+\+RTSR1\+\_\+\+TR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+TR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fba415f4c8ffeceb587bb6b81676443}{EXTI\+\_\+\+RTSR1\+\_\+\+TR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d560a1f0ce29bcde228d438762d113a}{EXTI\+\_\+\+RTSR1\+\_\+\+TR6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+TR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8088205fe918095af501b31483b21270}{EXTI\+\_\+\+RTSR1\+\_\+\+TR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+TR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61aa420461bec127b2d458c25eb69ed6}{EXTI\+\_\+\+RTSR1\+\_\+\+TR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8088205fe918095af501b31483b21270}{EXTI\+\_\+\+RTSR1\+\_\+\+TR7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+TR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07e7d456c3adda948263d4937a0ec3f5}{EXTI\+\_\+\+RTSR1\+\_\+\+TR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+TR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae98eceba30cfadf45a228ef5898c95ea}{EXTI\+\_\+\+RTSR1\+\_\+\+TR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07e7d456c3adda948263d4937a0ec3f5}{EXTI\+\_\+\+RTSR1\+\_\+\+TR8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+TR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga734ec14558950fae16b9221be2151041}{EXTI\+\_\+\+RTSR1\+\_\+\+TR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+TR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga278deb4d41c4fd3d53a47ad9b6714a78}{EXTI\+\_\+\+RTSR1\+\_\+\+TR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga734ec14558950fae16b9221be2151041}{EXTI\+\_\+\+RTSR1\+\_\+\+TR9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+TR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08f6bd3fbf444889571b8ca843dac402}{EXTI\+\_\+\+RTSR1\+\_\+\+TR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+TR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfe217f443a269d8d20f9296eae33ab3}{EXTI\+\_\+\+RTSR1\+\_\+\+TR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08f6bd3fbf444889571b8ca843dac402}{EXTI\+\_\+\+RTSR1\+\_\+\+TR10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+TR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72301b3fbdbeb6019ff8e0c216621fc0}{EXTI\+\_\+\+RTSR1\+\_\+\+TR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+TR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f24f07853bb6b3e8b640505372b6b2}{EXTI\+\_\+\+RTSR1\+\_\+\+TR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72301b3fbdbeb6019ff8e0c216621fc0}{EXTI\+\_\+\+RTSR1\+\_\+\+TR11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+TR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga123377cc18bb3538f9683c1f4a4dbc3e}{EXTI\+\_\+\+RTSR1\+\_\+\+TR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+TR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca1283054bdf2810209450e77cf7f76}{EXTI\+\_\+\+RTSR1\+\_\+\+TR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga123377cc18bb3538f9683c1f4a4dbc3e}{EXTI\+\_\+\+RTSR1\+\_\+\+TR12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+TR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0440b2ec3c67a9f1b0a4da0d5ab1f57}{EXTI\+\_\+\+RTSR1\+\_\+\+TR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+TR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a2030171c82489428c0a2c72781f1d}{EXTI\+\_\+\+RTSR1\+\_\+\+TR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0440b2ec3c67a9f1b0a4da0d5ab1f57}{EXTI\+\_\+\+RTSR1\+\_\+\+TR13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+TR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b1dd4a120fccd23da16bd9f504e9c6c}{EXTI\+\_\+\+RTSR1\+\_\+\+TR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+TR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga402ba7bb24a100fd21d922662ee12715}{EXTI\+\_\+\+RTSR1\+\_\+\+TR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b1dd4a120fccd23da16bd9f504e9c6c}{EXTI\+\_\+\+RTSR1\+\_\+\+TR14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+TR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba57a6cc615a38c963d2ff245c72ec84}{EXTI\+\_\+\+RTSR1\+\_\+\+TR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+TR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43391862fe565960c8daaf53719f7619}{EXTI\+\_\+\+RTSR1\+\_\+\+TR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba57a6cc615a38c963d2ff245c72ec84}{EXTI\+\_\+\+RTSR1\+\_\+\+TR15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+TR16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga573723376fef77b1f95a11e6c42276c3}{EXTI\+\_\+\+RTSR1\+\_\+\+TR16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+TR16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2465ba54a9a5cbe4c556cce81828487}{EXTI\+\_\+\+RTSR1\+\_\+\+TR16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga573723376fef77b1f95a11e6c42276c3}{EXTI\+\_\+\+RTSR1\+\_\+\+TR16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+TR17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d510a14b13dda63875456ef48327544}{EXTI\+\_\+\+RTSR1\+\_\+\+TR17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+TR17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffdc87f21a57c9b1086ac30bb11da52}{EXTI\+\_\+\+RTSR1\+\_\+\+TR17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d510a14b13dda63875456ef48327544}{EXTI\+\_\+\+RTSR1\+\_\+\+TR17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+TR18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1f1d6fbd262a162814833e9dad1a69}{EXTI\+\_\+\+RTSR1\+\_\+\+TR18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+TR18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8483ac8c746111f7fb170ff7b705cc0}{EXTI\+\_\+\+RTSR1\+\_\+\+TR18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1f1d6fbd262a162814833e9dad1a69}{EXTI\+\_\+\+RTSR1\+\_\+\+TR18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+TR19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac80c97b906dc111dd5321f25ab3db12c}{EXTI\+\_\+\+RTSR1\+\_\+\+TR19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+TR19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36dcdf17ddfa51b2d9beb782328465cc}{EXTI\+\_\+\+RTSR1\+\_\+\+TR19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac80c97b906dc111dd5321f25ab3db12c}{EXTI\+\_\+\+RTSR1\+\_\+\+TR19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+TR20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60352eb9792ee16577ecb441f5e9c975}{EXTI\+\_\+\+RTSR1\+\_\+\+TR20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+TR20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09335db1c6e9541826aaf65b3c4f329e}{EXTI\+\_\+\+RTSR1\+\_\+\+TR20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60352eb9792ee16577ecb441f5e9c975}{EXTI\+\_\+\+RTSR1\+\_\+\+TR20\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+TR21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga464b13cd4c9b6b785edcc0e892d625f9}{EXTI\+\_\+\+RTSR1\+\_\+\+TR21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+TR21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338e679ba3a665eee85374fed2276c89}{EXTI\+\_\+\+RTSR1\+\_\+\+TR21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga464b13cd4c9b6b785edcc0e892d625f9}{EXTI\+\_\+\+RTSR1\+\_\+\+TR21\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+TR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b15837d8d9491ab6dd59cb6153373f5}{EXTI\+\_\+\+FTSR1\+\_\+\+TR\+\_\+\+Msk}}~(0x3\+FFFFFUL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+TR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga908204b2b1ad71776673378cc9a9bec8}{EXTI\+\_\+\+FTSR1\+\_\+\+TR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b15837d8d9491ab6dd59cb6153373f5}{EXTI\+\_\+\+FTSR1\+\_\+\+TR\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+TR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94871e7f6818a99e857123c1fa4a4c4c}{EXTI\+\_\+\+FTSR1\+\_\+\+TR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+TR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ad631fe979976c845b283a6e518581}{EXTI\+\_\+\+FTSR1\+\_\+\+TR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94871e7f6818a99e857123c1fa4a4c4c}{EXTI\+\_\+\+FTSR1\+\_\+\+TR0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+TR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fad2ec7a438369b44948aa111f4f4f9}{EXTI\+\_\+\+FTSR1\+\_\+\+TR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+TR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad405e9c0c8a55d97b2dae8e69845e54a}{EXTI\+\_\+\+FTSR1\+\_\+\+TR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fad2ec7a438369b44948aa111f4f4f9}{EXTI\+\_\+\+FTSR1\+\_\+\+TR1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+TR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga081e7abfa717ca6bd3a6ba9a3fba73d9}{EXTI\+\_\+\+FTSR1\+\_\+\+TR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+TR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb7bca4de09700e85f97fc387d3ae590}{EXTI\+\_\+\+FTSR1\+\_\+\+TR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga081e7abfa717ca6bd3a6ba9a3fba73d9}{EXTI\+\_\+\+FTSR1\+\_\+\+TR2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+TR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2935196052c92786b4bf4a3b59d5cf}{EXTI\+\_\+\+FTSR1\+\_\+\+TR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+TR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4bba4c7a12f177b11a77ce67f0d89e7}{EXTI\+\_\+\+FTSR1\+\_\+\+TR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2935196052c92786b4bf4a3b59d5cf}{EXTI\+\_\+\+FTSR1\+\_\+\+TR3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+TR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47593b4716458dcfdd03b7a19c8d28b1}{EXTI\+\_\+\+FTSR1\+\_\+\+TR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+TR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c65fe41bd8535af4dc5e2917a6b9179}{EXTI\+\_\+\+FTSR1\+\_\+\+TR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47593b4716458dcfdd03b7a19c8d28b1}{EXTI\+\_\+\+FTSR1\+\_\+\+TR4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+TR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5187d205dccb41f27f91ecebae794603}{EXTI\+\_\+\+FTSR1\+\_\+\+TR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+TR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ec0bf18821dbc25e693cc82ac40d80e}{EXTI\+\_\+\+FTSR1\+\_\+\+TR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5187d205dccb41f27f91ecebae794603}{EXTI\+\_\+\+FTSR1\+\_\+\+TR5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+TR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1b94ad10f34acfaa0e704ef6b6a1bd}{EXTI\+\_\+\+FTSR1\+\_\+\+TR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+TR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd54a26d0ac441e5ebc7da3df9c9de13}{EXTI\+\_\+\+FTSR1\+\_\+\+TR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1b94ad10f34acfaa0e704ef6b6a1bd}{EXTI\+\_\+\+FTSR1\+\_\+\+TR6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+TR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga309a12ebb6c0f3693a4a649ba544a4ed}{EXTI\+\_\+\+FTSR1\+\_\+\+TR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+TR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cd73a257dae84c47284b909b1a81b76}{EXTI\+\_\+\+FTSR1\+\_\+\+TR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga309a12ebb6c0f3693a4a649ba544a4ed}{EXTI\+\_\+\+FTSR1\+\_\+\+TR7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+TR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8afa081625544477ac780d4beb2823ad}{EXTI\+\_\+\+FTSR1\+\_\+\+TR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+TR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ec53ba7c1f4ed7bfebb8a830c5b854f}{EXTI\+\_\+\+FTSR1\+\_\+\+TR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8afa081625544477ac780d4beb2823ad}{EXTI\+\_\+\+FTSR1\+\_\+\+TR8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+TR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa2a43054562743f126896d76264b01f}{EXTI\+\_\+\+FTSR1\+\_\+\+TR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+TR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97609c15a0e0787096c4f9ad4bf7b328}{EXTI\+\_\+\+FTSR1\+\_\+\+TR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa2a43054562743f126896d76264b01f}{EXTI\+\_\+\+FTSR1\+\_\+\+TR9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+TR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga877e487eaf8a698ede6870c083a41e33}{EXTI\+\_\+\+FTSR1\+\_\+\+TR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+TR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1640029463fc3eb79875e3c3a4b670fb}{EXTI\+\_\+\+FTSR1\+\_\+\+TR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga877e487eaf8a698ede6870c083a41e33}{EXTI\+\_\+\+FTSR1\+\_\+\+TR10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+TR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4675663f2c9b64795c79b829df4cca97}{EXTI\+\_\+\+FTSR1\+\_\+\+TR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+TR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3943932daf0b3c584d16842e3fbcfb2}{EXTI\+\_\+\+FTSR1\+\_\+\+TR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4675663f2c9b64795c79b829df4cca97}{EXTI\+\_\+\+FTSR1\+\_\+\+TR11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+TR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80767a9f892c54208e76a4ea6d9f796a}{EXTI\+\_\+\+FTSR1\+\_\+\+TR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+TR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdaf471c16a65c0e4fffba0463da5bc3}{EXTI\+\_\+\+FTSR1\+\_\+\+TR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80767a9f892c54208e76a4ea6d9f796a}{EXTI\+\_\+\+FTSR1\+\_\+\+TR12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+TR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fa389a3bca3f540360ee269cb468801}{EXTI\+\_\+\+FTSR1\+\_\+\+TR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+TR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39f26fb33e46c4bfbf1a8663e14f31cc}{EXTI\+\_\+\+FTSR1\+\_\+\+TR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fa389a3bca3f540360ee269cb468801}{EXTI\+\_\+\+FTSR1\+\_\+\+TR13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+TR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc5035e1862fb8c44bd46ede0e78f58}{EXTI\+\_\+\+FTSR1\+\_\+\+TR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+TR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36bab64fc0d440da2d581487dfc36ab1}{EXTI\+\_\+\+FTSR1\+\_\+\+TR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc5035e1862fb8c44bd46ede0e78f58}{EXTI\+\_\+\+FTSR1\+\_\+\+TR14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+TR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21ad1851f7aae6c6587c770d1e56ad72}{EXTI\+\_\+\+FTSR1\+\_\+\+TR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+TR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6a52c3d12b1a6817e3869e33fb276bf}{EXTI\+\_\+\+FTSR1\+\_\+\+TR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21ad1851f7aae6c6587c770d1e56ad72}{EXTI\+\_\+\+FTSR1\+\_\+\+TR15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+TR16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a236812bc65b698249c58f7e0362a1c}{EXTI\+\_\+\+FTSR1\+\_\+\+TR16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+TR16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab019ac6f1862fc5b2a99d5d4f0db99e8}{EXTI\+\_\+\+FTSR1\+\_\+\+TR16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a236812bc65b698249c58f7e0362a1c}{EXTI\+\_\+\+FTSR1\+\_\+\+TR16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+TR17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c3d38c23d17432cc528ac6f99d9019}{EXTI\+\_\+\+FTSR1\+\_\+\+TR17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+TR17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74e873492ff6d64fb3106fc67cd2cee}{EXTI\+\_\+\+FTSR1\+\_\+\+TR17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c3d38c23d17432cc528ac6f99d9019}{EXTI\+\_\+\+FTSR1\+\_\+\+TR17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+TR18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4740d9b3109230ffc6432e5cc13d97}{EXTI\+\_\+\+FTSR1\+\_\+\+TR18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+TR18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c7bbfbf7e39bdce54c17a5f916dd0f6}{EXTI\+\_\+\+FTSR1\+\_\+\+TR18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4740d9b3109230ffc6432e5cc13d97}{EXTI\+\_\+\+FTSR1\+\_\+\+TR18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+TR19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec3b1e8f9797644092ebee5bc3949fae}{EXTI\+\_\+\+FTSR1\+\_\+\+TR19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+TR19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab461b96354a845e177f00d3adccb917c}{EXTI\+\_\+\+FTSR1\+\_\+\+TR19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec3b1e8f9797644092ebee5bc3949fae}{EXTI\+\_\+\+FTSR1\+\_\+\+TR19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+TR20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d8cae4ce1d3b9141ac50e430e39fbc0}{EXTI\+\_\+\+FTSR1\+\_\+\+TR20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+TR20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdfe0302721491dc77e5449456d5811c}{EXTI\+\_\+\+FTSR1\+\_\+\+TR20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d8cae4ce1d3b9141ac50e430e39fbc0}{EXTI\+\_\+\+FTSR1\+\_\+\+TR20\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+TR21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7de7349869c56d23f7878a95aeb4fdcc}{EXTI\+\_\+\+FTSR1\+\_\+\+TR21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+TR21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d0ae195cfa763e99d824048563234a3}{EXTI\+\_\+\+FTSR1\+\_\+\+TR21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7de7349869c56d23f7878a95aeb4fdcc}{EXTI\+\_\+\+FTSR1\+\_\+\+TR21\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWIER0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d3b45ea003ebfdabf441f9b9184d789}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWIER0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117e23f7b8eaf6e4bd9a63b850bf7970}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d3b45ea003ebfdabf441f9b9184d789}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWIER1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7900ba2b497b0b7f479ee63a46fb219b}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWIER1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga457de51d769fac047fc56549d6b1b126}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7900ba2b497b0b7f479ee63a46fb219b}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWIER2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada33a4d3cdf5818bf8803c6a996b77cf}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWIER2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e92857b0a4977d6a7dda916ae3b5f56}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada33a4d3cdf5818bf8803c6a996b77cf}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWIER3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga680fd6609508c9654892701ea80f6543}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWIER3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55faf93e4af42326a40bbca88d6f2c01}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga680fd6609508c9654892701ea80f6543}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWIER4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf53f1703dbb701dd5c6f2cb778c8ca6a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWIER4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga997a1d23dcc307e246c631f68f42d7cb}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf53f1703dbb701dd5c6f2cb778c8ca6a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWIER5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f9dcd373010374a8566957c2dcd55a6}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWIER5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05434e271c2f030f32ecc45612c91ef2}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f9dcd373010374a8566957c2dcd55a6}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWIER6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga964f08c31f43be3532780fde0a25859f}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWIER6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf3cd7e6321696d1c7b8be1356905816}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga964f08c31f43be3532780fde0a25859f}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWIER7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6fec4ee36e30e1a342ea38621c0191}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWIER7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3954e0296cb41d89f30c8770d080cfcd}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6fec4ee36e30e1a342ea38621c0191}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWIER8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd783ef231d42a4df53794c33141169}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWIER8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd661cf460f9f23196185705da7aef43}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd783ef231d42a4df53794c33141169}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWIER9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f17366da6700f697a45cde495fbfbde}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWIER9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd65c23fe613ed8f593591f4b0b675b}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f17366da6700f697a45cde495fbfbde}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWIER10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4a06626e868c1aa205e3bdc5862241f}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWIER10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6639c629cd69fc49b53f92db0ef83278}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4a06626e868c1aa205e3bdc5862241f}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWIER11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b4ebf358942b3d1491ef201a2dea371}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWIER11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga877a52c4001a38bd2fbded1942988ba3}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b4ebf358942b3d1491ef201a2dea371}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWIER12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfd85ddb5bf9e545183d67a9a8e00428}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWIER12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b039fb79dbbec653ff904155339cdb}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfd85ddb5bf9e545183d67a9a8e00428}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWIER13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4fd479ba9152eb6d076b1c0125e4d1}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWIER13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8788df538862e924def9d5b0a44424d2}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4fd479ba9152eb6d076b1c0125e4d1}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWIER14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaabb205feec1d6ce14c8664c434d2887}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWIER14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02388508e15db71d1c000af870d2c5fa}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaabb205feec1d6ce14c8664c434d2887}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWIER15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46a029ec4598ecfeaa463761cdf00be2}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWIER15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad441048d3e095f38554dde634b7a49ba}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46a029ec4598ecfeaa463761cdf00be2}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWIER16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc9a66f518270e7cc1b5f12093a41a1}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWIER16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa708023ee924a8cda17fbffd91b95de6}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc9a66f518270e7cc1b5f12093a41a1}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWIER17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97121f4570957fc378cbe26cb363767b}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWIER17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed77bae5f65ce8eca26c14564180fe9c}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97121f4570957fc378cbe26cb363767b}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWIER18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b900ff501eceb4d03239878f7428942}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWIER18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5b89bf8f7827dc0fbab7c7dc60fde8b}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b900ff501eceb4d03239878f7428942}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWIER19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcc8758b24e0db1270002a25b64123cc}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWIER19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8957001d8355245998cf25a8975ae5e7}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcc8758b24e0db1270002a25b64123cc}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWIER20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a3202fdad0add3bfa0cdab2069ed7f}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWIER20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga511b8449f3007e547f2aec388ea0ba90}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a3202fdad0add3bfa0cdab2069ed7f}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER20\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWIER21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac74fd2b033f92ed506b2747b671ed86f}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWIER21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8083c6db32d9f6c8cda7a2f916e1df7c}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac74fd2b033f92ed506b2747b671ed86f}{EXTI\+\_\+\+SWIER1\+\_\+\+SWIER21\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771078a0d83867d23c026387f66e0688}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga242ec1f19348e3b5a3a759acbcf6fce0}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771078a0d83867d23c026387f66e0688}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf3d317b05f9bfdd9cdf5869b32c87b6}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1beb8e6715f4721c54dcb58bfcbf70}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf3d317b05f9bfdd9cdf5869b32c87b6}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef169b216ebacf326c5d9eea1aa28f30}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81a305ba6debcbd5152bca94ac0cd4e7}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef169b216ebacf326c5d9eea1aa28f30}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05a8ee6eb2ca2fcc77a0bec36f1aaf94}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc825d0f155423f6e1ec5ad482029fca}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05a8ee6eb2ca2fcc77a0bec36f1aaf94}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1062f6739abbe089afe1031d9b5a3cdf}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7ca358883ad5c77cd51f2c92e3f6ffb}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1062f6739abbe089afe1031d9b5a3cdf}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c79a52abb21f74b9ab560ad96326b6}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf18b46ef92ac539d136f63add50e29}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c79a52abb21f74b9ab560ad96326b6}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dba7430a5604e74a5124e5704ed3171}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca97c08c9e4bcea23a2f42ee3e7ab6c}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dba7430a5604e74a5124e5704ed3171}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f288653ff94e652caea20d85e304bd4}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf93213c2d6cad6f7f9a2193c1aa4f752}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f288653ff94e652caea20d85e304bd4}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeabee82b3bc695a3b5d6252ba7ebede7}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a3f00f1b01d97021fe1e3d2d2fc87c}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeabee82b3bc695a3b5d6252ba7ebede7}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea5a1b152afc698a94610ab9bcda3c0}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb73ac71c830eb6dc795291475587558}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea5a1b152afc698a94610ab9bcda3c0}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9523e72e928b5fe58bf3d88a9b1f208f}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf658d44c6fe98ec630c45f628eb9eed}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9523e72e928b5fe58bf3d88a9b1f208f}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71eeb92c0c90aca026db4274baf6dcbb}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7b4588cc4f5af23b2fb60dd2a075453}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71eeb92c0c90aca026db4274baf6dcbb}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ed42e9ca8997e6a6665268e1cf761cd}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa2b08aafc0377c48c978e0d6415ebd}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ed42e9ca8997e6a6665268e1cf761cd}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59db12f14ea8061286309551b00b9a76}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e469ac9f164d276ad2ea92476f96f7}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59db12f14ea8061286309551b00b9a76}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe4465959eb00e680f589f9a1b1d59a5}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a5b429303656ac9faf349033c2c9a7}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe4465959eb00e680f589f9a1b1d59a5}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc9b3df8c68c94ff4864a37f21fb67be}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfd4373ba5dbb852144da7613b47c449}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc9b3df8c68c94ff4864a37f21fb67be}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga842c57ca6c60f586a4ebbe8ab61ca95c}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b0b4752025b62e3726618d83e7df753}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga842c57ca6c60f586a4ebbe8ab61ca95c}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42610673dd667f5265719cbc89498494}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86f46da2a69809fe1bd95967f46887c5}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42610673dd667f5265719cbc89498494}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR20\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cf8399e247282e6e65dd5162cf635d4}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga877e072d412569ca8c6a0de6d1ac9c0a}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cf8399e247282e6e65dd5162cf635d4}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR21\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR25\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga440d5f8ecbe1cf0d8c87af891310577b}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32c7dfd73e424ae3c1d9ae8277d19e17}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga440d5f8ecbe1cf0d8c87af891310577b}{EXTI\+\_\+\+D3\+PMR1\+\_\+\+MR25\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07881de73e0341a6dce55dc0063895a8}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga383bd047f9ec3f1bd5be290ac251d753}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07881de73e0341a6dce55dc0063895a8}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa49446d679f1013a497c2ca2c17802}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga342c6fa6867f1c73c2dacfea1ce1a1da}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa49446d679f1013a497c2ca2c17802}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfcbcbb97f449660b8a3977d53c944cf}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c9029f42527c84745b08caefcc5a50b}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfcbcbb97f449660b8a3977d53c944cf}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS3\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf07df791a9913338f863e9b28213bff0}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace91cb1a0346655b95151c52f72355ee}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf07df791a9913338f863e9b28213bff0}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS4\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga417aa5cbe7097ab7e225dfc114b036de}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dc85727bc432c3419040f3feb3d4ef1}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga417aa5cbe7097ab7e225dfc114b036de}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS5\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga966930ebffd16a1ac852c16383a7f2f0}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa460f45fb5afea492a55e214cd13c9fe}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga966930ebffd16a1ac852c16383a7f2f0}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS6\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6770645e83a5a675d1ca7a175869aa75}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab69d2d02c711501dd0f987288250f351}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6770645e83a5a675d1ca7a175869aa75}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS7\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a3e8b3104dd672c353104c048daac2b}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1547f2a971fccd82e9cd1d92e25598a}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a3e8b3104dd672c353104c048daac2b}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS8\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3b7f961fdcc54a72a0dfbdbd5994b2a}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16aa526d9631a528b6f00988ba6af35}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3b7f961fdcc54a72a0dfbdbd5994b2a}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS9\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaddcb3b98b066cb1366f69773669c5e}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS9\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ff416785611a75360209e197f17d72a}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaddcb3b98b066cb1366f69773669c5e}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS10\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaf0f7ffe56006e29560aaeece3369f9}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS10\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga211b1bd15efd84af27faf89404dc43f3}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaf0f7ffe56006e29560aaeece3369f9}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS11\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d68783de0287cdda8235e056002c1a8}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS11\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c891e5260832500c82e29cd1c5e58c2}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d68783de0287cdda8235e056002c1a8}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS12\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d77bf491cbc6152749dab40e10d2d1b}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cb38f84c473a6c114f8296f23077d62}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d77bf491cbc6152749dab40e10d2d1b}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS13\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b9da6acbfe8fc732380013c5d7bbb3d}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ddce79a4b51173f61aae0b3be78845a}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b9da6acbfe8fc732380013c5d7bbb3d}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS14\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b5ae98da87cca4ac6305bb75508a86c}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8db68c260170fdb98cde8161f2154b22}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b5ae98da87cca4ac6305bb75508a86c}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS15\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fcef45fe36c30e72c15f7142034a424}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS15\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e2c259b66e4cf60b318efb5e496341e}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fcef45fe36c30e72c15f7142034a424}{EXTI\+\_\+\+D3\+PCR1\+L\+\_\+\+PCS15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR1\+H\+\_\+\+PCS19\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9adbebb8afd303874c60fd49a0afe2b}{EXTI\+\_\+\+D3\+PCR1\+H\+\_\+\+PCS19\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR1\+H\+\_\+\+PCS19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad52aa5a9854926a0d18fb9ec74ff97a8}{EXTI\+\_\+\+D3\+PCR1\+H\+\_\+\+PCS19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9adbebb8afd303874c60fd49a0afe2b}{EXTI\+\_\+\+D3\+PCR1\+H\+\_\+\+PCS19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR1\+H\+\_\+\+PCS20\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8775cc448375d31edbd1564bebdd7fe5}{EXTI\+\_\+\+D3\+PCR1\+H\+\_\+\+PCS20\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR1\+H\+\_\+\+PCS20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cde39075ef263de47a466a40ae527fc}{EXTI\+\_\+\+D3\+PCR1\+H\+\_\+\+PCS20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8775cc448375d31edbd1564bebdd7fe5}{EXTI\+\_\+\+D3\+PCR1\+H\+\_\+\+PCS20\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR1\+H\+\_\+\+PCS21\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga648e6a28b4ef77b6a60f26d319fc9186}{EXTI\+\_\+\+D3\+PCR1\+H\+\_\+\+PCS21\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR1\+H\+\_\+\+PCS21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14a3cbd215673ffb6aa132fae7af0fa1}{EXTI\+\_\+\+D3\+PCR1\+H\+\_\+\+PCS21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga648e6a28b4ef77b6a60f26d319fc9186}{EXTI\+\_\+\+D3\+PCR1\+H\+\_\+\+PCS21\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR1\+H\+\_\+\+PCS25\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab00987079185e8361661b084c9742b37}{EXTI\+\_\+\+D3\+PCR1\+H\+\_\+\+PCS25\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR1\+H\+\_\+\+PCS25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f8aa7b78717f8debecae2a438a15aa2}{EXTI\+\_\+\+D3\+PCR1\+H\+\_\+\+PCS25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab00987079185e8361661b084c9742b37}{EXTI\+\_\+\+D3\+PCR1\+H\+\_\+\+PCS25\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR2\+\_\+\+TR\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d168a7e142491cdd1d8aa5bac9fb0ea}{EXTI\+\_\+\+RTSR2\+\_\+\+TR\+\_\+\+Msk}}~(0x5\+UL $<$$<$ EXTI\+\_\+\+RTSR2\+\_\+\+TR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67208707e327bb55fda3ffb2f387c716}{EXTI\+\_\+\+RTSR2\+\_\+\+TR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d168a7e142491cdd1d8aa5bac9fb0ea}{EXTI\+\_\+\+RTSR2\+\_\+\+TR\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR2\+\_\+\+TR49\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa11a63dcaffe7948203b031962932d4}{EXTI\+\_\+\+RTSR2\+\_\+\+TR49\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR2\+\_\+\+TR49\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga333a35f94d7d7d36282f607f1febf061}{EXTI\+\_\+\+RTSR2\+\_\+\+TR49}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa11a63dcaffe7948203b031962932d4}{EXTI\+\_\+\+RTSR2\+\_\+\+TR49\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR2\+\_\+\+TR51\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad73928e21509ef48c915453a5bfc7d25}{EXTI\+\_\+\+RTSR2\+\_\+\+TR51\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR2\+\_\+\+TR51\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bbb787b53ddbc2a7901febb66f22fdf}{EXTI\+\_\+\+RTSR2\+\_\+\+TR51}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad73928e21509ef48c915453a5bfc7d25}{EXTI\+\_\+\+RTSR2\+\_\+\+TR51\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR2\+\_\+\+TR\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bf60b932bf74250d49d0f79e8fc0f68}{EXTI\+\_\+\+FTSR2\+\_\+\+TR\+\_\+\+Msk}}~(0x5\+UL $<$$<$ EXTI\+\_\+\+FTSR2\+\_\+\+TR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e50eee9a99f4e69db33f078fc543ec7}{EXTI\+\_\+\+FTSR2\+\_\+\+TR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bf60b932bf74250d49d0f79e8fc0f68}{EXTI\+\_\+\+FTSR2\+\_\+\+TR\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR2\+\_\+\+TR49\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b307b82e88c04aab17d46bda13e33ad}{EXTI\+\_\+\+FTSR2\+\_\+\+TR49\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR2\+\_\+\+TR49\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7234637607d544aa6953c2ed64a7b315}{EXTI\+\_\+\+FTSR2\+\_\+\+TR49}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b307b82e88c04aab17d46bda13e33ad}{EXTI\+\_\+\+FTSR2\+\_\+\+TR49\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR2\+\_\+\+TR51\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e657c51c96c5034ce4bb09c3b951200}{EXTI\+\_\+\+FTSR2\+\_\+\+TR51\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR2\+\_\+\+TR51\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0af602b57f88d16fc84da0132f71dc13}{EXTI\+\_\+\+FTSR2\+\_\+\+TR51}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e657c51c96c5034ce4bb09c3b951200}{EXTI\+\_\+\+FTSR2\+\_\+\+TR51\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER2\+\_\+\+SWIER49\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911c103d80580d80abcfd9adfa2c355a}{EXTI\+\_\+\+SWIER2\+\_\+\+SWIER49\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER2\+\_\+\+SWIER49\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256abca9ef6108ef590d7b195bbc0385}{EXTI\+\_\+\+SWIER2\+\_\+\+SWIER49}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911c103d80580d80abcfd9adfa2c355a}{EXTI\+\_\+\+SWIER2\+\_\+\+SWIER49\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER2\+\_\+\+SWIER51\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12492c612784b1ed3569db9f5e7d2a05}{EXTI\+\_\+\+SWIER2\+\_\+\+SWIER51\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER2\+\_\+\+SWIER51\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a0ca4990c8c7a06c1423f81b3c153f5}{EXTI\+\_\+\+SWIER2\+\_\+\+SWIER51}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12492c612784b1ed3569db9f5e7d2a05}{EXTI\+\_\+\+SWIER2\+\_\+\+SWIER51\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR34\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cb71d420740da8f38cf3178344f6e03}{EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR34\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR34\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aae39818f23504ac624260fed138515}{EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR34}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cb71d420740da8f38cf3178344f6e03}{EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR34\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR35\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab16e2805e8b06fafe0aad03024732999}{EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR35\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR35\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48b301d5befc7c4ddc7a75b0ea5d922e}{EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR35}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab16e2805e8b06fafe0aad03024732999}{EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR35\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR41\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15f9a0f3fe59c365faebb4805a12a773}{EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR41\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR41\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac62b1ae53e9addad60e1984a6bfceb77}{EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR41}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15f9a0f3fe59c365faebb4805a12a773}{EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR41\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR48\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01374ac2da78fea474e2ec2b23e137c8}{EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR48\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR48\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga065b1624168b3712a5bc177b580e58f0}{EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR48}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01374ac2da78fea474e2ec2b23e137c8}{EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR48\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR49\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d8e51c115a85b5125667f0a54abeaef}{EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR49\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR49\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e9fd0e1dd90056a0c42acb478febd6}{EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR49}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d8e51c115a85b5125667f0a54abeaef}{EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR49\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR50\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2769c0299d290341665dcf24843cd6ca}{EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR50\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR50\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff8c022ef43d3b02536f655806d825a}{EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR50}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2769c0299d290341665dcf24843cd6ca}{EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR50\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR51\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc7f90ef2659739669d594598191125}{EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR51\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR51\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga945772832b50daaf9f0dbfa9d91f7436}{EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR51}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc7f90ef2659739669d594598191125}{EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR51\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR52\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a4ff327149da8f5828932d1720b94d}{EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR52\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR52\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad75cce77ae5d785a568008f11b66768b}{EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR52}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a4ff327149da8f5828932d1720b94d}{EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR52\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR53\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f3aa42cefc5770f7f6a2a7ae9142f50}{EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR53\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR53\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1f739fb5bcf53dc40edfa3229d997ee}{EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR53}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f3aa42cefc5770f7f6a2a7ae9142f50}{EXTI\+\_\+\+D3\+PMR2\+\_\+\+MR53\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR2\+L\+\_\+\+PCS34\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67ac4f8423e70bc13bf18c6db2f169d}{EXTI\+\_\+\+D3\+PCR2\+L\+\_\+\+PCS34\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR2\+L\+\_\+\+PCS34\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad37e23723633c9006b597605722d2c3d}{EXTI\+\_\+\+D3\+PCR2\+L\+\_\+\+PCS34}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67ac4f8423e70bc13bf18c6db2f169d}{EXTI\+\_\+\+D3\+PCR2\+L\+\_\+\+PCS34\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR2\+L\+\_\+\+PCS35\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57487029b21a919021fd69dd730e6042}{EXTI\+\_\+\+D3\+PCR2\+L\+\_\+\+PCS35\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR2\+L\+\_\+\+PCS35\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdc24e11c6235fee91727425148a92db}{EXTI\+\_\+\+D3\+PCR2\+L\+\_\+\+PCS35}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57487029b21a919021fd69dd730e6042}{EXTI\+\_\+\+D3\+PCR2\+L\+\_\+\+PCS35\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR2\+L\+\_\+\+PCS41\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga044667de5e984afbdb397307ce023148}{EXTI\+\_\+\+D3\+PCR2\+L\+\_\+\+PCS41\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR2\+L\+\_\+\+PCS41\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga310f602a7ab8a64036dbf51792233f31}{EXTI\+\_\+\+D3\+PCR2\+L\+\_\+\+PCS41}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga044667de5e984afbdb397307ce023148}{EXTI\+\_\+\+D3\+PCR2\+L\+\_\+\+PCS41\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS48\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f03beb7c00f7e3f036350fa6e1d322b}{EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS48\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS48\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf65f9f884a31649c6d0e6bbc870a38c3}{EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS48}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f03beb7c00f7e3f036350fa6e1d322b}{EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS48\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS49\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e758354dafe13e6ba1dbabe5ed82ede}{EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS49\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS49\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga985df3e66fce758afcbfb2fa013b2fbc}{EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS49}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e758354dafe13e6ba1dbabe5ed82ede}{EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS49\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS50\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09b57b997d43e194cad429ad566acb01}{EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS50\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS50\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31913da4ffe8bcf9f64569c0a378a4d5}{EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS50}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09b57b997d43e194cad429ad566acb01}{EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS50\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS51\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8a76bd54f625c21c8a7b435b7afd27e}{EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS51\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS51\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7fb5a68c1cd1c479d98066019424fa}{EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS51}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8a76bd54f625c21c8a7b435b7afd27e}{EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS51\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS52\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f46b0bf31f2c19114701b0246a971c0}{EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS52\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS52\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd2ac5be8b14c22126e53bd70f3830be}{EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS52}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f46b0bf31f2c19114701b0246a971c0}{EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS52\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS53\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae59c801732222dc023b24a115452caf4}{EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS53\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS53\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b989c19356fea0a7776279ff4fc1ff}{EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS53}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae59c801732222dc023b24a115452caf4}{EXTI\+\_\+\+D3\+PCR2\+H\+\_\+\+PCS53\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR3\+\_\+\+TR\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31e9d1b43974e3c28f598bd8eb30f1b0}{EXTI\+\_\+\+RTSR3\+\_\+\+TR\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+RTSR3\+\_\+\+TR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5fa66778ce48f4d725c3e54559e0be}{EXTI\+\_\+\+RTSR3\+\_\+\+TR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31e9d1b43974e3c28f598bd8eb30f1b0}{EXTI\+\_\+\+RTSR3\+\_\+\+TR\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR3\+\_\+\+TR85\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e5aa95d9ff0f5db371daefb5bb01ea}{EXTI\+\_\+\+RTSR3\+\_\+\+TR85\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR3\+\_\+\+TR85\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae9a5534bf796d9a9d5eecee5aef0c1}{EXTI\+\_\+\+RTSR3\+\_\+\+TR85}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e5aa95d9ff0f5db371daefb5bb01ea}{EXTI\+\_\+\+RTSR3\+\_\+\+TR85\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR3\+\_\+\+TR86\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9de6ba04abba5ed890f39f11b55a8d1e}{EXTI\+\_\+\+RTSR3\+\_\+\+TR86\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR3\+\_\+\+TR86\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8fffac065fa8a40bd218a49897b6775}{EXTI\+\_\+\+RTSR3\+\_\+\+TR86}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9de6ba04abba5ed890f39f11b55a8d1e}{EXTI\+\_\+\+RTSR3\+\_\+\+TR86\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR3\+\_\+\+TR\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c76a66639b6e5941b0ab7f03b8a3a8}{EXTI\+\_\+\+FTSR3\+\_\+\+TR\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+FTSR3\+\_\+\+TR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd89578add5d5fbaf724a802e77e51af}{EXTI\+\_\+\+FTSR3\+\_\+\+TR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c76a66639b6e5941b0ab7f03b8a3a8}{EXTI\+\_\+\+FTSR3\+\_\+\+TR\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR3\+\_\+\+TR85\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga291ecafa37f60f341ef020923f653748}{EXTI\+\_\+\+FTSR3\+\_\+\+TR85\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR3\+\_\+\+TR85\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga704f6e05f1d5e152b518a3d6b2767ecb}{EXTI\+\_\+\+FTSR3\+\_\+\+TR85}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga291ecafa37f60f341ef020923f653748}{EXTI\+\_\+\+FTSR3\+\_\+\+TR85\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR3\+\_\+\+TR86\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a3ee551b7eab1b1e1cf6e1f5fc3f37}{EXTI\+\_\+\+FTSR3\+\_\+\+TR86\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR3\+\_\+\+TR86\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28690472947340e128b6c8cbe6572bc5}{EXTI\+\_\+\+FTSR3\+\_\+\+TR86}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a3ee551b7eab1b1e1cf6e1f5fc3f37}{EXTI\+\_\+\+FTSR3\+\_\+\+TR86\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER3\+\_\+\+SWI\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa026e226bc9fe184afb26e43a5bd4ae5}{EXTI\+\_\+\+SWIER3\+\_\+\+SWI\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+SWIER3\+\_\+\+SWI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eb76dda61ed96872e566abef2c7ec89}{EXTI\+\_\+\+SWIER3\+\_\+\+SWI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa026e226bc9fe184afb26e43a5bd4ae5}{EXTI\+\_\+\+SWIER3\+\_\+\+SWI\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER3\+\_\+\+SWIER85\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab349542c395e9a78c403d3791fadabc3}{EXTI\+\_\+\+SWIER3\+\_\+\+SWIER85\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER3\+\_\+\+SWIER85\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f9ef2ab8f73d5e072bd15cb8a7d1b53}{EXTI\+\_\+\+SWIER3\+\_\+\+SWIER85}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab349542c395e9a78c403d3791fadabc3}{EXTI\+\_\+\+SWIER3\+\_\+\+SWIER85\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER3\+\_\+\+SWIER86\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d58bd438af0cc653537c7b3de0a43dc}{EXTI\+\_\+\+SWIER3\+\_\+\+SWIER86\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER3\+\_\+\+SWIER86\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38004d5804bfa810e98982a3bdb78e33}{EXTI\+\_\+\+SWIER3\+\_\+\+SWIER86}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d58bd438af0cc653537c7b3de0a43dc}{EXTI\+\_\+\+SWIER3\+\_\+\+SWIER86\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PMR3\+\_\+\+MR88\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7be007e52ec2fb2225d4c2bde9883543}{EXTI\+\_\+\+D3\+PMR3\+\_\+\+MR88\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+D3\+PMR3\+\_\+\+MR88\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5b23b8e82c86b2d7a09eb6be926f71f}{EXTI\+\_\+\+D3\+PMR3\+\_\+\+MR88}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7be007e52ec2fb2225d4c2bde9883543}{EXTI\+\_\+\+D3\+PMR3\+\_\+\+MR88\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+D3\+PCR3\+H\+\_\+\+PCS88\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dac83453712d6d1bfe3c8ff0d6b83ac}{EXTI\+\_\+\+D3\+PCR3\+H\+\_\+\+PCS88\+\_\+\+Msk}}~(0x3\+UL $<$$<$ EXTI\+\_\+\+D3\+PCR3\+H\+\_\+\+PCS88\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b0a2c1b19a691f0338a1e76b9f047ea}{EXTI\+\_\+\+D3\+PCR3\+H\+\_\+\+PCS88}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dac83453712d6d1bfe3c8ff0d6b83ac}{EXTI\+\_\+\+D3\+PCR3\+H\+\_\+\+PCS88\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6de5e725478878d8c3250db79c8fa5}{EXTI\+\_\+\+IMR1\+\_\+\+IM\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fdcb30cc5bf0a600f5894f84012202c}{EXTI\+\_\+\+IMR1\+\_\+\+IM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6de5e725478878d8c3250db79c8fa5}{EXTI\+\_\+\+IMR1\+\_\+\+IM\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f42b06020fcd7ff375a0ead3f85db0}{EXTI\+\_\+\+IMR1\+\_\+\+IM0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa272f68e9e26fdbfa4c7f54d23bd8ae1}{EXTI\+\_\+\+IMR1\+\_\+\+IM0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f42b06020fcd7ff375a0ead3f85db0}{EXTI\+\_\+\+IMR1\+\_\+\+IM0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08d0f559fdac46d60a21522da41a863c}{EXTI\+\_\+\+IMR1\+\_\+\+IM1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c3931dfef9b112e4ea9417d6f5d2aa}{EXTI\+\_\+\+IMR1\+\_\+\+IM1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08d0f559fdac46d60a21522da41a863c}{EXTI\+\_\+\+IMR1\+\_\+\+IM1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92306287f95d4950e4bd1568d1951a6}{EXTI\+\_\+\+IMR1\+\_\+\+IM2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bb98616b792bfc0c7b298129a6a3673}{EXTI\+\_\+\+IMR1\+\_\+\+IM2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92306287f95d4950e4bd1568d1951a6}{EXTI\+\_\+\+IMR1\+\_\+\+IM2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga658f5141d6d71b5fb352e99f44ee6938}{EXTI\+\_\+\+IMR1\+\_\+\+IM3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ef33d1cc58c973df7c4e36ec3174cf}{EXTI\+\_\+\+IMR1\+\_\+\+IM3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga658f5141d6d71b5fb352e99f44ee6938}{EXTI\+\_\+\+IMR1\+\_\+\+IM3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3014b3c3642a6fb2968dbcc56eb4535d}{EXTI\+\_\+\+IMR1\+\_\+\+IM4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01a37b70f0864c9f66856da5cf66d245}{EXTI\+\_\+\+IMR1\+\_\+\+IM4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3014b3c3642a6fb2968dbcc56eb4535d}{EXTI\+\_\+\+IMR1\+\_\+\+IM4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75f31f2c17f0304f194e3804c919548c}{EXTI\+\_\+\+IMR1\+\_\+\+IM5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae26c5e58b2239d0868c92046dc0e05f1}{EXTI\+\_\+\+IMR1\+\_\+\+IM5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75f31f2c17f0304f194e3804c919548c}{EXTI\+\_\+\+IMR1\+\_\+\+IM5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga025f4616ee47a1f79910fcf3c65d5672}{EXTI\+\_\+\+IMR1\+\_\+\+IM6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b985aee183566ac4ed97eda517234dd}{EXTI\+\_\+\+IMR1\+\_\+\+IM6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga025f4616ee47a1f79910fcf3c65d5672}{EXTI\+\_\+\+IMR1\+\_\+\+IM6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906e5935713dcdd32cccfea7536ec547}{EXTI\+\_\+\+IMR1\+\_\+\+IM7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb28e642123c5651492ece188bced09b}{EXTI\+\_\+\+IMR1\+\_\+\+IM7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906e5935713dcdd32cccfea7536ec547}{EXTI\+\_\+\+IMR1\+\_\+\+IM7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7853c80efeb994f31ae59dcbf5b832e7}{EXTI\+\_\+\+IMR1\+\_\+\+IM8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaded3e1e03ee9568073fe43e55b2da0}{EXTI\+\_\+\+IMR1\+\_\+\+IM8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7853c80efeb994f31ae59dcbf5b832e7}{EXTI\+\_\+\+IMR1\+\_\+\+IM8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e81862a1dad239df8b9afa8cfcf484}{EXTI\+\_\+\+IMR1\+\_\+\+IM9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab18193265978bd173dedfb912e2e5c1d}{EXTI\+\_\+\+IMR1\+\_\+\+IM9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e81862a1dad239df8b9afa8cfcf484}{EXTI\+\_\+\+IMR1\+\_\+\+IM9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014dfa194dac37af3ebddbe7efb54b72}{EXTI\+\_\+\+IMR1\+\_\+\+IM10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8153cb7b84f435c263bdbb4c9f1602e}{EXTI\+\_\+\+IMR1\+\_\+\+IM10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014dfa194dac37af3ebddbe7efb54b72}{EXTI\+\_\+\+IMR1\+\_\+\+IM10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab20090ec310bbc616f438a4207f7dd8f}{EXTI\+\_\+\+IMR1\+\_\+\+IM11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db66607c1039a11a8e49393d7093697}{EXTI\+\_\+\+IMR1\+\_\+\+IM11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab20090ec310bbc616f438a4207f7dd8f}{EXTI\+\_\+\+IMR1\+\_\+\+IM11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbac77a8cd4244e9e8d70b5a0d515ef}{EXTI\+\_\+\+IMR1\+\_\+\+IM12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadafb7b965518887a3e3098c12f73c3c7}{EXTI\+\_\+\+IMR1\+\_\+\+IM12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbac77a8cd4244e9e8d70b5a0d515ef}{EXTI\+\_\+\+IMR1\+\_\+\+IM12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5848b42ddaed3e12eb420f8aef1b80e3}{EXTI\+\_\+\+IMR1\+\_\+\+IM13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4962c2025662416f8dfd486f294dfd7e}{EXTI\+\_\+\+IMR1\+\_\+\+IM13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5848b42ddaed3e12eb420f8aef1b80e3}{EXTI\+\_\+\+IMR1\+\_\+\+IM13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b4d5142a2d53010d20087b63e91d33}{EXTI\+\_\+\+IMR1\+\_\+\+IM14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1563fa3b791a788e15ae48c8408d3f06}{EXTI\+\_\+\+IMR1\+\_\+\+IM14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b4d5142a2d53010d20087b63e91d33}{EXTI\+\_\+\+IMR1\+\_\+\+IM14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga694e7e09df7b5b2a942b88335913e4f0}{EXTI\+\_\+\+IMR1\+\_\+\+IM15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b89e1052116258842b0cc0935d72fc6}{EXTI\+\_\+\+IMR1\+\_\+\+IM15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga694e7e09df7b5b2a942b88335913e4f0}{EXTI\+\_\+\+IMR1\+\_\+\+IM15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga349a7d1869b0c0916f48c7a99e9dfdaa}{EXTI\+\_\+\+IMR1\+\_\+\+IM16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bac4551decbfbbb98e8a5e19f526a39}{EXTI\+\_\+\+IMR1\+\_\+\+IM16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga349a7d1869b0c0916f48c7a99e9dfdaa}{EXTI\+\_\+\+IMR1\+\_\+\+IM16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7adf120051dcc543abdb29c008694b}{EXTI\+\_\+\+IMR1\+\_\+\+IM17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga279a6b8fad429681c2d78085cb0c6f5a}{EXTI\+\_\+\+IMR1\+\_\+\+IM17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7adf120051dcc543abdb29c008694b}{EXTI\+\_\+\+IMR1\+\_\+\+IM17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20817f14762d0f47d94d2fee7e19980c}{EXTI\+\_\+\+IMR1\+\_\+\+IM18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga226e1af2518349964010b359a27dea2e}{EXTI\+\_\+\+IMR1\+\_\+\+IM18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20817f14762d0f47d94d2fee7e19980c}{EXTI\+\_\+\+IMR1\+\_\+\+IM18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adb626e8129960e971bd2a07790dfe5}{EXTI\+\_\+\+IMR1\+\_\+\+IM19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1f64187c69e561662e99b8d1cac3ac4}{EXTI\+\_\+\+IMR1\+\_\+\+IM19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adb626e8129960e971bd2a07790dfe5}{EXTI\+\_\+\+IMR1\+\_\+\+IM19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43c5dbf4d08dbd8344aca850f46851b3}{EXTI\+\_\+\+IMR1\+\_\+\+IM20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c906952cfd83d59c5db12a50f0cd8d1}{EXTI\+\_\+\+IMR1\+\_\+\+IM20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43c5dbf4d08dbd8344aca850f46851b3}{EXTI\+\_\+\+IMR1\+\_\+\+IM20\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf181a6ae97c2f3d24a099cfc580e0f07}{EXTI\+\_\+\+IMR1\+\_\+\+IM21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dcc1164a7c9628817e0be18db178a2e}{EXTI\+\_\+\+IMR1\+\_\+\+IM21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf181a6ae97c2f3d24a099cfc580e0f07}{EXTI\+\_\+\+IMR1\+\_\+\+IM21\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa1468a68343da3412682e012ba69ba}{EXTI\+\_\+\+IMR1\+\_\+\+IM22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4a588942e7cd5fe77afcb0d8d43b8c5}{EXTI\+\_\+\+IMR1\+\_\+\+IM22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa1468a68343da3412682e012ba69ba}{EXTI\+\_\+\+IMR1\+\_\+\+IM22\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9b5b078ed53b1f76c105398c9d33180}{EXTI\+\_\+\+IMR1\+\_\+\+IM23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace4d3c64cb86bad3f7f1f43f614ef34f}{EXTI\+\_\+\+IMR1\+\_\+\+IM23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9b5b078ed53b1f76c105398c9d33180}{EXTI\+\_\+\+IMR1\+\_\+\+IM23\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga031caa7c15af0ae0d54b3e69de1623e5}{EXTI\+\_\+\+IMR1\+\_\+\+IM24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25f38f19a139df71bfe597f649c96f08}{EXTI\+\_\+\+IMR1\+\_\+\+IM24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga031caa7c15af0ae0d54b3e69de1623e5}{EXTI\+\_\+\+IMR1\+\_\+\+IM24\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27b09d02d1e543e201b563cbf1f1182}{EXTI\+\_\+\+IMR1\+\_\+\+IM25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaad02bd55120cd25badd4cb3785b152f}{EXTI\+\_\+\+IMR1\+\_\+\+IM25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27b09d02d1e543e201b563cbf1f1182}{EXTI\+\_\+\+IMR1\+\_\+\+IM25\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b08af846b714a4ab718336ea6c5fb9}{EXTI\+\_\+\+IMR1\+\_\+\+IM26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga317909c5bf2a6ef54fd2d5e6fb1fbfa6}{EXTI\+\_\+\+IMR1\+\_\+\+IM26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b08af846b714a4ab718336ea6c5fb9}{EXTI\+\_\+\+IMR1\+\_\+\+IM26\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f1d81584fc0834f4b6d0af327be12b6}{EXTI\+\_\+\+IMR1\+\_\+\+IM27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3983785743d35d1cab919a25de1a583}{EXTI\+\_\+\+IMR1\+\_\+\+IM27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f1d81584fc0834f4b6d0af327be12b6}{EXTI\+\_\+\+IMR1\+\_\+\+IM27\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbef0da2107e184320bdfb70f183088c}{EXTI\+\_\+\+IMR1\+\_\+\+IM28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045dfba3673ba30828bcf63b03c768f7}{EXTI\+\_\+\+IMR1\+\_\+\+IM28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbef0da2107e184320bdfb70f183088c}{EXTI\+\_\+\+IMR1\+\_\+\+IM28\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d3e280cd1e68a1be511612f21ac1da}{EXTI\+\_\+\+IMR1\+\_\+\+IM29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga690d2335a127df0dd20e52921ac5466c}{EXTI\+\_\+\+IMR1\+\_\+\+IM29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d3e280cd1e68a1be511612f21ac1da}{EXTI\+\_\+\+IMR1\+\_\+\+IM29\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d21792be40efe0bb448a8f08a7f31a9}{EXTI\+\_\+\+IMR1\+\_\+\+IM30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga007ffdff3550d9bccfabea1d2f27b206}{EXTI\+\_\+\+IMR1\+\_\+\+IM30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d21792be40efe0bb448a8f08a7f31a9}{EXTI\+\_\+\+IMR1\+\_\+\+IM30\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7307fd01ac2d3123bd4de805330a89aa}{EXTI\+\_\+\+IMR1\+\_\+\+IM31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae587966adfea396ebe0b1ef5e1f683f4}{EXTI\+\_\+\+IMR1\+\_\+\+IM31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7307fd01ac2d3123bd4de805330a89aa}{EXTI\+\_\+\+IMR1\+\_\+\+IM31\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2326238ff9887e64420c03c43b709a2d}{EXTI\+\_\+\+EMR1\+\_\+\+EM\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88b2ed6a893e8b5a17615462da507fc7}{EXTI\+\_\+\+EMR1\+\_\+\+EM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2326238ff9887e64420c03c43b709a2d}{EXTI\+\_\+\+EMR1\+\_\+\+EM\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e11b6b839fe35d1970a3b691afdd26}{EXTI\+\_\+\+EMR1\+\_\+\+EM0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2afd48d09cfb87d68809c58a95472fb6}{EXTI\+\_\+\+EMR1\+\_\+\+EM0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e11b6b839fe35d1970a3b691afdd26}{EXTI\+\_\+\+EMR1\+\_\+\+EM0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb79c5f6557919ba0fb37687f4694f5f}{EXTI\+\_\+\+EMR1\+\_\+\+EM1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae06a6a531ec53ff20dde0456ca5c638c}{EXTI\+\_\+\+EMR1\+\_\+\+EM1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb79c5f6557919ba0fb37687f4694f5f}{EXTI\+\_\+\+EMR1\+\_\+\+EM1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga531e4ba6d4d5bf294324ac7307ab363a}{EXTI\+\_\+\+EMR1\+\_\+\+EM2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f7253dc04390084158db4ac4cf55aa0}{EXTI\+\_\+\+EMR1\+\_\+\+EM2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga531e4ba6d4d5bf294324ac7307ab363a}{EXTI\+\_\+\+EMR1\+\_\+\+EM2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3164d6ea1aefb1e92a742cbb027e1497}{EXTI\+\_\+\+EMR1\+\_\+\+EM3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05bbdaa2b221154fd847f5d857a17080}{EXTI\+\_\+\+EMR1\+\_\+\+EM3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3164d6ea1aefb1e92a742cbb027e1497}{EXTI\+\_\+\+EMR1\+\_\+\+EM3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2672f92c8e414edd6ae0d628a6956db}{EXTI\+\_\+\+EMR1\+\_\+\+EM4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46368343defa0387fb67a748eae20dfb}{EXTI\+\_\+\+EMR1\+\_\+\+EM4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2672f92c8e414edd6ae0d628a6956db}{EXTI\+\_\+\+EMR1\+\_\+\+EM4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988b22dd34c206f4ed7e1854c3d02262}{EXTI\+\_\+\+EMR1\+\_\+\+EM5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71acf82905a434d12cb76dc2338ace66}{EXTI\+\_\+\+EMR1\+\_\+\+EM5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988b22dd34c206f4ed7e1854c3d02262}{EXTI\+\_\+\+EMR1\+\_\+\+EM5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace57a3c3958d21af417d242760bdfd5a}{EXTI\+\_\+\+EMR1\+\_\+\+EM6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b1a2278ad2235095804912fb1a45b7}{EXTI\+\_\+\+EMR1\+\_\+\+EM6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace57a3c3958d21af417d242760bdfd5a}{EXTI\+\_\+\+EMR1\+\_\+\+EM6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8769ae0218c535263164bab3b623346}{EXTI\+\_\+\+EMR1\+\_\+\+EM7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352600168d2da5960124d01fc404f15d}{EXTI\+\_\+\+EMR1\+\_\+\+EM7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8769ae0218c535263164bab3b623346}{EXTI\+\_\+\+EMR1\+\_\+\+EM7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8642b695914cbf948298e1afa4cba891}{EXTI\+\_\+\+EMR1\+\_\+\+EM8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d7e479303396cc59c0f5e46a3ec205}{EXTI\+\_\+\+EMR1\+\_\+\+EM8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8642b695914cbf948298e1afa4cba891}{EXTI\+\_\+\+EMR1\+\_\+\+EM8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77194467df298b0692e14f6ca06c7ca3}{EXTI\+\_\+\+EMR1\+\_\+\+EM9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64bf4417d17ee6dbe04fd23746281014}{EXTI\+\_\+\+EMR1\+\_\+\+EM9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77194467df298b0692e14f6ca06c7ca3}{EXTI\+\_\+\+EMR1\+\_\+\+EM9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4998699f2707182f3ebad67b9745c4e5}{EXTI\+\_\+\+EMR1\+\_\+\+EM10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc7bfe67d1747aa934a035766d75b3c9}{EXTI\+\_\+\+EMR1\+\_\+\+EM10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4998699f2707182f3ebad67b9745c4e5}{EXTI\+\_\+\+EMR1\+\_\+\+EM10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d4b20b706b12ec6df472db1d377b88}{EXTI\+\_\+\+EMR1\+\_\+\+EM11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6fe632805ed87a13ceead43312a3f47}{EXTI\+\_\+\+EMR1\+\_\+\+EM11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d4b20b706b12ec6df472db1d377b88}{EXTI\+\_\+\+EMR1\+\_\+\+EM11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac45a400878cfb23979b72c48a268f3}{EXTI\+\_\+\+EMR1\+\_\+\+EM12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d7d8f172638887e1cbe8b45675ac6a}{EXTI\+\_\+\+EMR1\+\_\+\+EM12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac45a400878cfb23979b72c48a268f3}{EXTI\+\_\+\+EMR1\+\_\+\+EM12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e9686157418e65ec2c03108aff803ff}{EXTI\+\_\+\+EMR1\+\_\+\+EM13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e767c6892865a0ec12b89b254a8bc3}{EXTI\+\_\+\+EMR1\+\_\+\+EM13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e9686157418e65ec2c03108aff803ff}{EXTI\+\_\+\+EMR1\+\_\+\+EM13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a5493bbf61f6b582c84fdc8ebdfabe9}{EXTI\+\_\+\+EMR1\+\_\+\+EM14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17bea6be6d7a32d2460c36a7d524c1b7}{EXTI\+\_\+\+EMR1\+\_\+\+EM14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a5493bbf61f6b582c84fdc8ebdfabe9}{EXTI\+\_\+\+EMR1\+\_\+\+EM14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cab17bc35637455413f3025f1b41acc}{EXTI\+\_\+\+EMR1\+\_\+\+EM15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga590b66e93724f03d4d07ab1ae3842934}{EXTI\+\_\+\+EMR1\+\_\+\+EM15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cab17bc35637455413f3025f1b41acc}{EXTI\+\_\+\+EMR1\+\_\+\+EM15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6c0843c6f6e8fc77fc87567ad1ae00}{EXTI\+\_\+\+EMR1\+\_\+\+EM16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbbc56e042dc83b1be5551305b07cc0c}{EXTI\+\_\+\+EMR1\+\_\+\+EM16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6c0843c6f6e8fc77fc87567ad1ae00}{EXTI\+\_\+\+EMR1\+\_\+\+EM16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6892a50c2596f4efd0d73fa6fb7863d2}{EXTI\+\_\+\+EMR1\+\_\+\+EM17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47aed69544022d8e5c09446e16fccacf}{EXTI\+\_\+\+EMR1\+\_\+\+EM17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6892a50c2596f4efd0d73fa6fb7863d2}{EXTI\+\_\+\+EMR1\+\_\+\+EM17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4109175184f0832af835ae75fcde4a14}{EXTI\+\_\+\+EMR1\+\_\+\+EM18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab4eb503317046815b203c3ca11db31}{EXTI\+\_\+\+EMR1\+\_\+\+EM18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4109175184f0832af835ae75fcde4a14}{EXTI\+\_\+\+EMR1\+\_\+\+EM18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f0aeb59f234122592d381155d31a92c}{EXTI\+\_\+\+EMR1\+\_\+\+EM20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dec367d98c133c3f6902f3716c67dbb}{EXTI\+\_\+\+EMR1\+\_\+\+EM20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f0aeb59f234122592d381155d31a92c}{EXTI\+\_\+\+EMR1\+\_\+\+EM20\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac802bfea19ceb03059c8fbf330d042c3}{EXTI\+\_\+\+EMR1\+\_\+\+EM21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29f4e00086202963c7c1bf226efaea1c}{EXTI\+\_\+\+EMR1\+\_\+\+EM21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac802bfea19ceb03059c8fbf330d042c3}{EXTI\+\_\+\+EMR1\+\_\+\+EM21\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99a7ca91266eba269dbc8469c1e0b92a}{EXTI\+\_\+\+EMR1\+\_\+\+EM22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e72400d7177abb5fa53ea0335fcf6ae}{EXTI\+\_\+\+EMR1\+\_\+\+EM22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99a7ca91266eba269dbc8469c1e0b92a}{EXTI\+\_\+\+EMR1\+\_\+\+EM22\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64a64fa5d603050f5599b262582521d7}{EXTI\+\_\+\+EMR1\+\_\+\+EM23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7806f42e02a5a2abcde24acc024c8e96}{EXTI\+\_\+\+EMR1\+\_\+\+EM23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64a64fa5d603050f5599b262582521d7}{EXTI\+\_\+\+EMR1\+\_\+\+EM23\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea41a6d2bef55ff5bfb93828ee5b458}{EXTI\+\_\+\+EMR1\+\_\+\+EM24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6a06313c55836447926088dc793c4fd}{EXTI\+\_\+\+EMR1\+\_\+\+EM24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea41a6d2bef55ff5bfb93828ee5b458}{EXTI\+\_\+\+EMR1\+\_\+\+EM24\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae33aeb5e97432f52e3ed720bf87f0f2b}{EXTI\+\_\+\+EMR1\+\_\+\+EM25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7216555b4148f5c5ae1654ee697b6f6}{EXTI\+\_\+\+EMR1\+\_\+\+EM25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae33aeb5e97432f52e3ed720bf87f0f2b}{EXTI\+\_\+\+EMR1\+\_\+\+EM25\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ddaa2d5e96d034a0f4167ef02b3da8e}{EXTI\+\_\+\+EMR1\+\_\+\+EM26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae44d904647e0b78b2b0b1ebff48565}{EXTI\+\_\+\+EMR1\+\_\+\+EM26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ddaa2d5e96d034a0f4167ef02b3da8e}{EXTI\+\_\+\+EMR1\+\_\+\+EM26\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376aa0e429cf09d2a0efe013ecb3daa9}{EXTI\+\_\+\+EMR1\+\_\+\+EM27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1a72a1ccdba10ba1c02c86ad424a9f4}{EXTI\+\_\+\+EMR1\+\_\+\+EM27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376aa0e429cf09d2a0efe013ecb3daa9}{EXTI\+\_\+\+EMR1\+\_\+\+EM27\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71214595a88cddb3eb5d027068d545d7}{EXTI\+\_\+\+EMR1\+\_\+\+EM28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a517efb55e7251705875d9faa3fcde4}{EXTI\+\_\+\+EMR1\+\_\+\+EM28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71214595a88cddb3eb5d027068d545d7}{EXTI\+\_\+\+EMR1\+\_\+\+EM28\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf62c7010ae9dc12f6657ce08c5809eb}{EXTI\+\_\+\+EMR1\+\_\+\+EM29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8282996fe448d097d579f081ad7697ce}{EXTI\+\_\+\+EMR1\+\_\+\+EM29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf62c7010ae9dc12f6657ce08c5809eb}{EXTI\+\_\+\+EMR1\+\_\+\+EM29\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57aa04a83fd1131836e2ad15c1a36a4b}{EXTI\+\_\+\+EMR1\+\_\+\+EM30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa72023982c6b86eec4f2d573d56ad8c7}{EXTI\+\_\+\+EMR1\+\_\+\+EM30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57aa04a83fd1131836e2ad15c1a36a4b}{EXTI\+\_\+\+EMR1\+\_\+\+EM30\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga051f33bd2802184038103fc8d07e2079}{EXTI\+\_\+\+EMR1\+\_\+\+EM31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a031566208f2eb94309d82a80a38541}{EXTI\+\_\+\+EMR1\+\_\+\+EM31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga051f33bd2802184038103fc8d07e2079}{EXTI\+\_\+\+EMR1\+\_\+\+EM31\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad57ab332d6043dabcdfb2e7b9ff003b8}{EXTI\+\_\+\+PR1\+\_\+\+PR\+\_\+\+Msk}}~(0x3\+FFFFFUL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f3b6411289ef342dfa64410f2bdb99e}{EXTI\+\_\+\+PR1\+\_\+\+PR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad57ab332d6043dabcdfb2e7b9ff003b8}{EXTI\+\_\+\+PR1\+\_\+\+PR\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf8c59adb66296acc16367b449db258}{EXTI\+\_\+\+PR1\+\_\+\+PR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71d2e3d6be8155ba8f441797b5955a72}{EXTI\+\_\+\+PR1\+\_\+\+PR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf8c59adb66296acc16367b449db258}{EXTI\+\_\+\+PR1\+\_\+\+PR0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4135baba08d999b899fd102d8cff2382}{EXTI\+\_\+\+PR1\+\_\+\+PR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga556b53c01a4a1aa5b790223c655e3f4d}{EXTI\+\_\+\+PR1\+\_\+\+PR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4135baba08d999b899fd102d8cff2382}{EXTI\+\_\+\+PR1\+\_\+\+PR1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e95af6be3ca144da910ce311c2e41e}{EXTI\+\_\+\+PR1\+\_\+\+PR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf29decad2681fd3e8d39b80907404222}{EXTI\+\_\+\+PR1\+\_\+\+PR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e95af6be3ca144da910ce311c2e41e}{EXTI\+\_\+\+PR1\+\_\+\+PR2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd227cd0384fcc9a862ac3449e5c8f0b}{EXTI\+\_\+\+PR1\+\_\+\+PR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc7cf6ccd57200c7de839747b5a04cec}{EXTI\+\_\+\+PR1\+\_\+\+PR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd227cd0384fcc9a862ac3449e5c8f0b}{EXTI\+\_\+\+PR1\+\_\+\+PR3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c6027f6949a37aacee9f73fb3f8fdc9}{EXTI\+\_\+\+PR1\+\_\+\+PR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dac1a687cd0a8e084e6fa5f68bdbffe}{EXTI\+\_\+\+PR1\+\_\+\+PR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c6027f6949a37aacee9f73fb3f8fdc9}{EXTI\+\_\+\+PR1\+\_\+\+PR4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa16b2caeec7faaad0855b668952505d5}{EXTI\+\_\+\+PR1\+\_\+\+PR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aaa715053e8cca0731b20891441ee18}{EXTI\+\_\+\+PR1\+\_\+\+PR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa16b2caeec7faaad0855b668952505d5}{EXTI\+\_\+\+PR1\+\_\+\+PR5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca7821e097adb9b6cf8fa89430c9254}{EXTI\+\_\+\+PR1\+\_\+\+PR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceeafa5a7d3eb81daf56dbf5fd90b9a6}{EXTI\+\_\+\+PR1\+\_\+\+PR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca7821e097adb9b6cf8fa89430c9254}{EXTI\+\_\+\+PR1\+\_\+\+PR6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6039f342cc4649aa490ce3b7cbda6c5c}{EXTI\+\_\+\+PR1\+\_\+\+PR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae06208e382d3fec20c981a6b5f16efd2}{EXTI\+\_\+\+PR1\+\_\+\+PR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6039f342cc4649aa490ce3b7cbda6c5c}{EXTI\+\_\+\+PR1\+\_\+\+PR7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96ec75689880369fa69d61750c98c62e}{EXTI\+\_\+\+PR1\+\_\+\+PR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0e9e49a2b04bf40fc71a627e08a2d99}{EXTI\+\_\+\+PR1\+\_\+\+PR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96ec75689880369fa69d61750c98c62e}{EXTI\+\_\+\+PR1\+\_\+\+PR8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fde616f2a54dc988c987d1f95ef8373}{EXTI\+\_\+\+PR1\+\_\+\+PR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d03a45b908d35e18383c0c269050b03}{EXTI\+\_\+\+PR1\+\_\+\+PR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fde616f2a54dc988c987d1f95ef8373}{EXTI\+\_\+\+PR1\+\_\+\+PR9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102f9f3d7444058bbd277b3ef7f68ff5}{EXTI\+\_\+\+PR1\+\_\+\+PR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5c43972eb4654c21b5bd54096c642c5}{EXTI\+\_\+\+PR1\+\_\+\+PR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102f9f3d7444058bbd277b3ef7f68ff5}{EXTI\+\_\+\+PR1\+\_\+\+PR10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20c422f68539d130ce8e34c49071ba15}{EXTI\+\_\+\+PR1\+\_\+\+PR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00346d209d4e7e2e8ca76ed5cd5fe654}{EXTI\+\_\+\+PR1\+\_\+\+PR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20c422f68539d130ce8e34c49071ba15}{EXTI\+\_\+\+PR1\+\_\+\+PR11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70e3a875d39599bf2c26fb31fc61339f}{EXTI\+\_\+\+PR1\+\_\+\+PR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52c8facea5cbdcefa21bbeabb7c14571}{EXTI\+\_\+\+PR1\+\_\+\+PR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70e3a875d39599bf2c26fb31fc61339f}{EXTI\+\_\+\+PR1\+\_\+\+PR12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga959b3421cb71956e6b4e8cab8ffbde9d}{EXTI\+\_\+\+PR1\+\_\+\+PR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84be69fbe015629c2098a32c7f06e0d8}{EXTI\+\_\+\+PR1\+\_\+\+PR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga959b3421cb71956e6b4e8cab8ffbde9d}{EXTI\+\_\+\+PR1\+\_\+\+PR13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d455046802a7029028f66190d5bb4ac}{EXTI\+\_\+\+PR1\+\_\+\+PR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc0dd2ade1afac0a19278255a426cc5}{EXTI\+\_\+\+PR1\+\_\+\+PR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d455046802a7029028f66190d5bb4ac}{EXTI\+\_\+\+PR1\+\_\+\+PR14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31abd14e1335333ceee551eba785c73}{EXTI\+\_\+\+PR1\+\_\+\+PR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7a959b14756f926296cc44c523a0e3}{EXTI\+\_\+\+PR1\+\_\+\+PR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31abd14e1335333ceee551eba785c73}{EXTI\+\_\+\+PR1\+\_\+\+PR15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PR16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae86a5b7f578bb11d45ff4b64651b1695}{EXTI\+\_\+\+PR1\+\_\+\+PR16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PR16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8624b6f9ba77bc9790b9419b2044e389}{EXTI\+\_\+\+PR1\+\_\+\+PR16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae86a5b7f578bb11d45ff4b64651b1695}{EXTI\+\_\+\+PR1\+\_\+\+PR16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PR17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga049e3c2fb27af3eb4bbba03a8e1997bc}{EXTI\+\_\+\+PR1\+\_\+\+PR17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PR17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0668aad9d86f4e7ba934b835fc006bbf}{EXTI\+\_\+\+PR1\+\_\+\+PR17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga049e3c2fb27af3eb4bbba03a8e1997bc}{EXTI\+\_\+\+PR1\+\_\+\+PR17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PR18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1323726f1eb9e21391a9f6843359a802}{EXTI\+\_\+\+PR1\+\_\+\+PR18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PR18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga753fe9282c5bb0120d322b3dfa9f7cde}{EXTI\+\_\+\+PR1\+\_\+\+PR18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1323726f1eb9e21391a9f6843359a802}{EXTI\+\_\+\+PR1\+\_\+\+PR18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PR19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga018f5f4d5915dde9aaad882259296d98}{EXTI\+\_\+\+PR1\+\_\+\+PR19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PR19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga691aaaf6f462ee76cec91a6f405ee8dd}{EXTI\+\_\+\+PR1\+\_\+\+PR19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga018f5f4d5915dde9aaad882259296d98}{EXTI\+\_\+\+PR1\+\_\+\+PR19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PR20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1292433b5f0316eb8137341ba3922ede}{EXTI\+\_\+\+PR1\+\_\+\+PR20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PR20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61f5cbd016088a540243cdfe6079400f}{EXTI\+\_\+\+PR1\+\_\+\+PR20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1292433b5f0316eb8137341ba3922ede}{EXTI\+\_\+\+PR1\+\_\+\+PR20\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PR21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf587d8d1d99d2b5d79e80d3578b877bd}{EXTI\+\_\+\+PR1\+\_\+\+PR21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PR21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d388de816be9201a22878ad858304cf}{EXTI\+\_\+\+PR1\+\_\+\+PR21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf587d8d1d99d2b5d79e80d3578b877bd}{EXTI\+\_\+\+PR1\+\_\+\+PR21\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5a9736ea3bf615cbc74991a73aa7859}{EXTI\+\_\+\+IMR2\+\_\+\+IM\+\_\+\+Msk}}~(0x\+FFFFDFFFUL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeac58f586011ddbcf64ed6ea965e7a1}{EXTI\+\_\+\+IMR2\+\_\+\+IM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5a9736ea3bf615cbc74991a73aa7859}{EXTI\+\_\+\+IMR2\+\_\+\+IM\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM32\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8135a63f1099eb607872249ecec558f6}{EXTI\+\_\+\+IMR2\+\_\+\+IM32\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM32\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27ef7117f4a02d3b0091032e2333ab90}{EXTI\+\_\+\+IMR2\+\_\+\+IM32}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8135a63f1099eb607872249ecec558f6}{EXTI\+\_\+\+IMR2\+\_\+\+IM32\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM33\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f5211c6c9f8b28b3f1f6a6b970f42dd}{EXTI\+\_\+\+IMR2\+\_\+\+IM33\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM33\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fdeeaf7fc1d77abd9d973a14fda650b}{EXTI\+\_\+\+IMR2\+\_\+\+IM33}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f5211c6c9f8b28b3f1f6a6b970f42dd}{EXTI\+\_\+\+IMR2\+\_\+\+IM33\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM34\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca63ef9908faf98055e62f00ae63e69}{EXTI\+\_\+\+IMR2\+\_\+\+IM34\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM34\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc35e911e950e87830b0ce7696168204}{EXTI\+\_\+\+IMR2\+\_\+\+IM34}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca63ef9908faf98055e62f00ae63e69}{EXTI\+\_\+\+IMR2\+\_\+\+IM34\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM35\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf11b2e818a950f14e5dfe043ee8a232a}{EXTI\+\_\+\+IMR2\+\_\+\+IM35\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM35\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ecc8d0d6db5a9d9e08d5274c45e726}{EXTI\+\_\+\+IMR2\+\_\+\+IM35}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf11b2e818a950f14e5dfe043ee8a232a}{EXTI\+\_\+\+IMR2\+\_\+\+IM35\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM36\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2905395fde4979edbdb70ade62ad7007}{EXTI\+\_\+\+IMR2\+\_\+\+IM36\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM36\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff7a2fb9c4f2232f5603f45091a7031f}{EXTI\+\_\+\+IMR2\+\_\+\+IM36}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2905395fde4979edbdb70ade62ad7007}{EXTI\+\_\+\+IMR2\+\_\+\+IM36\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM37\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd53ce59460d42263711b46c0113e8aa}{EXTI\+\_\+\+IMR2\+\_\+\+IM37\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM37\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee539b1022ffcdc64430836c8102952f}{EXTI\+\_\+\+IMR2\+\_\+\+IM37}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd53ce59460d42263711b46c0113e8aa}{EXTI\+\_\+\+IMR2\+\_\+\+IM37\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM38\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde171be889b878c3c36daddb0b609e4}{EXTI\+\_\+\+IMR2\+\_\+\+IM38\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM38\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8c7613cc983adec4e575946d914be50}{EXTI\+\_\+\+IMR2\+\_\+\+IM38}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde171be889b878c3c36daddb0b609e4}{EXTI\+\_\+\+IMR2\+\_\+\+IM38\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM39\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb01f1bba74aa64b4917a33766af2f16}{EXTI\+\_\+\+IMR2\+\_\+\+IM39\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM39\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4371e2b61ed9855d2734bd776ab51d11}{EXTI\+\_\+\+IMR2\+\_\+\+IM39}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb01f1bba74aa64b4917a33766af2f16}{EXTI\+\_\+\+IMR2\+\_\+\+IM39\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM40\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadde7db2e9d42166c0cf70adb925fdf1}{EXTI\+\_\+\+IMR2\+\_\+\+IM40\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM40\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06b744cf5e04782ac8db717beb36ab29}{EXTI\+\_\+\+IMR2\+\_\+\+IM40}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadde7db2e9d42166c0cf70adb925fdf1}{EXTI\+\_\+\+IMR2\+\_\+\+IM40\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM41\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9813ab957489edca6c820fcf5578fc4}{EXTI\+\_\+\+IMR2\+\_\+\+IM41\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM41\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1a51012414cd624d994e865812f41d}{EXTI\+\_\+\+IMR2\+\_\+\+IM41}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9813ab957489edca6c820fcf5578fc4}{EXTI\+\_\+\+IMR2\+\_\+\+IM41\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM42\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1273d25d90703ebdd1fc7a69aaf9edf6}{EXTI\+\_\+\+IMR2\+\_\+\+IM42\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM42\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad31a05f853e119cbe46098f24b4e3356}{EXTI\+\_\+\+IMR2\+\_\+\+IM42}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1273d25d90703ebdd1fc7a69aaf9edf6}{EXTI\+\_\+\+IMR2\+\_\+\+IM42\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM43\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga794fe49391da627cf1c03aeb1125550d}{EXTI\+\_\+\+IMR2\+\_\+\+IM43\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM43\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cea2f96dc164c6cfbbebd17bae032ea}{EXTI\+\_\+\+IMR2\+\_\+\+IM43}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga794fe49391da627cf1c03aeb1125550d}{EXTI\+\_\+\+IMR2\+\_\+\+IM43\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM47\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeef3a661ee574e988ddf94be238feedc}{EXTI\+\_\+\+IMR2\+\_\+\+IM47\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM47\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0ae6133f0b58a3ada4e1834651df729}{EXTI\+\_\+\+IMR2\+\_\+\+IM47}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeef3a661ee574e988ddf94be238feedc}{EXTI\+\_\+\+IMR2\+\_\+\+IM47\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM48\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8de6938422507f0fe27f95d4f7cea091}{EXTI\+\_\+\+IMR2\+\_\+\+IM48\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM48\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2b86823aa9b5472105a5b2618699099}{EXTI\+\_\+\+IMR2\+\_\+\+IM48}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8de6938422507f0fe27f95d4f7cea091}{EXTI\+\_\+\+IMR2\+\_\+\+IM48\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM49\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4718d46e84e060e3725815a554b621a3}{EXTI\+\_\+\+IMR2\+\_\+\+IM49\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM49\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafab1e6eb5aefbe4c0816bd44374bb239}{EXTI\+\_\+\+IMR2\+\_\+\+IM49}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4718d46e84e060e3725815a554b621a3}{EXTI\+\_\+\+IMR2\+\_\+\+IM49\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM50\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7242bde73aa5d6ff30a3496c8fc69f62}{EXTI\+\_\+\+IMR2\+\_\+\+IM50\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM50\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7a274b9409bb18620b3f69a9cabe043}{EXTI\+\_\+\+IMR2\+\_\+\+IM50}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7242bde73aa5d6ff30a3496c8fc69f62}{EXTI\+\_\+\+IMR2\+\_\+\+IM50\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM51\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa9e3096fc558cdaee1b49070c8ca471}{EXTI\+\_\+\+IMR2\+\_\+\+IM51\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM51\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga673d5823956a3d426ffcbbad8cc29b61}{EXTI\+\_\+\+IMR2\+\_\+\+IM51}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa9e3096fc558cdaee1b49070c8ca471}{EXTI\+\_\+\+IMR2\+\_\+\+IM51\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM52\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00dd768baea5dfd4d1ad9b94f44be98}{EXTI\+\_\+\+IMR2\+\_\+\+IM52\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM52\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7e39a3a1535128e86e80e3a265bf2f0}{EXTI\+\_\+\+IMR2\+\_\+\+IM52}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00dd768baea5dfd4d1ad9b94f44be98}{EXTI\+\_\+\+IMR2\+\_\+\+IM52\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM53\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1ac4243703cb69d37ac1f5fdf9c275a}{EXTI\+\_\+\+IMR2\+\_\+\+IM53\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM53\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf53f1d18b3f4d5276656f613aed6f25e}{EXTI\+\_\+\+IMR2\+\_\+\+IM53}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1ac4243703cb69d37ac1f5fdf9c275a}{EXTI\+\_\+\+IMR2\+\_\+\+IM53\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM54\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64fb9f21da1485645c12af9133d39c90}{EXTI\+\_\+\+IMR2\+\_\+\+IM54\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM54\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef54cd4f6409b1d7e48f16aaa431bb17}{EXTI\+\_\+\+IMR2\+\_\+\+IM54}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64fb9f21da1485645c12af9133d39c90}{EXTI\+\_\+\+IMR2\+\_\+\+IM54\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM55\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf816ed3de42a899474690b05dc2d25bb}{EXTI\+\_\+\+IMR2\+\_\+\+IM55\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM55\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae30e6ce9db5804d60209eea4dd60f60d}{EXTI\+\_\+\+IMR2\+\_\+\+IM55}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf816ed3de42a899474690b05dc2d25bb}{EXTI\+\_\+\+IMR2\+\_\+\+IM55\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM56\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00af09bd7df2995dee11c5ccaee53304}{EXTI\+\_\+\+IMR2\+\_\+\+IM56\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM56\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52ced6421b6e4b9d859c3aa4509dc20e}{EXTI\+\_\+\+IMR2\+\_\+\+IM56}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00af09bd7df2995dee11c5ccaee53304}{EXTI\+\_\+\+IMR2\+\_\+\+IM56\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM58\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62a690216fd2adea37c57690be309da3}{EXTI\+\_\+\+IMR2\+\_\+\+IM58\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM58\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf649fe6b58b79eaff7c7cbb696ee5bb3}{EXTI\+\_\+\+IMR2\+\_\+\+IM58}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62a690216fd2adea37c57690be309da3}{EXTI\+\_\+\+IMR2\+\_\+\+IM58\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM60\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadafd1c1c52585bd8b2492f665ee37c3f}{EXTI\+\_\+\+IMR2\+\_\+\+IM60\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM60\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3010144fd65c84708d3e75561a6775f}{EXTI\+\_\+\+IMR2\+\_\+\+IM60}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadafd1c1c52585bd8b2492f665ee37c3f}{EXTI\+\_\+\+IMR2\+\_\+\+IM60\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM61\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a048b0f5616bcc6e48461fbe92dbf39}{EXTI\+\_\+\+IMR2\+\_\+\+IM61\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM61\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8cffada4e58331635c05f6cbd01f0a}{EXTI\+\_\+\+IMR2\+\_\+\+IM61}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a048b0f5616bcc6e48461fbe92dbf39}{EXTI\+\_\+\+IMR2\+\_\+\+IM61\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM62\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fc3f46251d2b07f3c3c8f0a0b8f25a9}{EXTI\+\_\+\+IMR2\+\_\+\+IM62\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM62\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83c9360e9ded2307e83ddac1efad5fc0}{EXTI\+\_\+\+IMR2\+\_\+\+IM62}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fc3f46251d2b07f3c3c8f0a0b8f25a9}{EXTI\+\_\+\+IMR2\+\_\+\+IM62\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM63\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52dd7c51a4ee7a8410709405c9922dbb}{EXTI\+\_\+\+IMR2\+\_\+\+IM63\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM63\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad497f33411c5f2ab55e0ebc03c30c200}{EXTI\+\_\+\+IMR2\+\_\+\+IM63}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52dd7c51a4ee7a8410709405c9922dbb}{EXTI\+\_\+\+IMR2\+\_\+\+IM63\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58b3f5fe087e155f87fc6c786a2e58e6}{EXTI\+\_\+\+EMR2\+\_\+\+EM\+\_\+\+Msk}}~(0x\+FFFFDFFFUL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284f9c90df0546f54d5b5f472a8a7e02}{EXTI\+\_\+\+EMR2\+\_\+\+EM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58b3f5fe087e155f87fc6c786a2e58e6}{EXTI\+\_\+\+EMR2\+\_\+\+EM\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM32\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79208c18aeb1348306879f2c62af8789}{EXTI\+\_\+\+EMR2\+\_\+\+EM32\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM32\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26be1e9bacf99f2be09c5d0585dedabc}{EXTI\+\_\+\+EMR2\+\_\+\+EM32}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79208c18aeb1348306879f2c62af8789}{EXTI\+\_\+\+EMR2\+\_\+\+EM32\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM33\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad632598dd075dfc900f7c3d61bb71546}{EXTI\+\_\+\+EMR2\+\_\+\+EM33\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM33\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad77ca88e9cf602a79086c1cc0a623f95}{EXTI\+\_\+\+EMR2\+\_\+\+EM33}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad632598dd075dfc900f7c3d61bb71546}{EXTI\+\_\+\+EMR2\+\_\+\+EM33\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM34\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59732ecb1dad1e5ded2cfe730b5f312e}{EXTI\+\_\+\+EMR2\+\_\+\+EM34\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM34\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21b27e9d6e3192dae8d5a0a84abe48f8}{EXTI\+\_\+\+EMR2\+\_\+\+EM34}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59732ecb1dad1e5ded2cfe730b5f312e}{EXTI\+\_\+\+EMR2\+\_\+\+EM34\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM35\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f9f29c7c664f6abc3a3aff40bf30c00}{EXTI\+\_\+\+EMR2\+\_\+\+EM35\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM35\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb772d3c4f30b6a502d70d94ebd1169b}{EXTI\+\_\+\+EMR2\+\_\+\+EM35}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f9f29c7c664f6abc3a3aff40bf30c00}{EXTI\+\_\+\+EMR2\+\_\+\+EM35\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM36\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd8bfa75055b903ba2fff6b3adaee28}{EXTI\+\_\+\+EMR2\+\_\+\+EM36\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM36\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2e09492cbf666e5361156993c5288c6}{EXTI\+\_\+\+EMR2\+\_\+\+EM36}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd8bfa75055b903ba2fff6b3adaee28}{EXTI\+\_\+\+EMR2\+\_\+\+EM36\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM37\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga811c656c535a87a63990f61153ee0ab1}{EXTI\+\_\+\+EMR2\+\_\+\+EM37\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM37\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86904cef72908be8734827f2754c48ee}{EXTI\+\_\+\+EMR2\+\_\+\+EM37}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga811c656c535a87a63990f61153ee0ab1}{EXTI\+\_\+\+EMR2\+\_\+\+EM37\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM38\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c705cbbe1d8b65795ae7980ba3a02b8}{EXTI\+\_\+\+EMR2\+\_\+\+EM38\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM38\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41dd58e4f519d31dd9ed5681416d634e}{EXTI\+\_\+\+EMR2\+\_\+\+EM38}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c705cbbe1d8b65795ae7980ba3a02b8}{EXTI\+\_\+\+EMR2\+\_\+\+EM38\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM39\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b256d30e548f0489a7004a94059e00}{EXTI\+\_\+\+EMR2\+\_\+\+EM39\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM39\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga575cb0d294b49be5f29bdb33c78b4526}{EXTI\+\_\+\+EMR2\+\_\+\+EM39}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b256d30e548f0489a7004a94059e00}{EXTI\+\_\+\+EMR2\+\_\+\+EM39\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM40\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5baa73acf603fd591509eed18071119}{EXTI\+\_\+\+EMR2\+\_\+\+EM40\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM40\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga958a4f93f24776530a4080d0d7c25506}{EXTI\+\_\+\+EMR2\+\_\+\+EM40}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5baa73acf603fd591509eed18071119}{EXTI\+\_\+\+EMR2\+\_\+\+EM40\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM41\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga946543a8d574b49990b80de7df079e3f}{EXTI\+\_\+\+EMR2\+\_\+\+EM41\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM41\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cfc7d5abb44a46100dce82cfba0b8d8}{EXTI\+\_\+\+EMR2\+\_\+\+EM41}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga946543a8d574b49990b80de7df079e3f}{EXTI\+\_\+\+EMR2\+\_\+\+EM41\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM42\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae632916bf19837606c24b4512f05fb96}{EXTI\+\_\+\+EMR2\+\_\+\+EM42\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM42\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab89fa11590cbcc08098aa489264547e2}{EXTI\+\_\+\+EMR2\+\_\+\+EM42}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae632916bf19837606c24b4512f05fb96}{EXTI\+\_\+\+EMR2\+\_\+\+EM42\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM43\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0b0dd2c66bd313fce129d0184cfa0a}{EXTI\+\_\+\+EMR2\+\_\+\+EM43\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM43\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab983d8820ab75b3b3aed6c3bc7cf9e}{EXTI\+\_\+\+EMR2\+\_\+\+EM43}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0b0dd2c66bd313fce129d0184cfa0a}{EXTI\+\_\+\+EMR2\+\_\+\+EM43\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM47\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833ac02453d42349e07a2a3654a1fb3a}{EXTI\+\_\+\+EMR2\+\_\+\+EM47\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM47\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83897b1a83134b79a0b6174892367e56}{EXTI\+\_\+\+EMR2\+\_\+\+EM47}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833ac02453d42349e07a2a3654a1fb3a}{EXTI\+\_\+\+EMR2\+\_\+\+EM47\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM48\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae127f9fb16710501522a798fab348531}{EXTI\+\_\+\+EMR2\+\_\+\+EM48\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM48\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaced20d433c89c0e2cee17c0eb6eac3b2}{EXTI\+\_\+\+EMR2\+\_\+\+EM48}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae127f9fb16710501522a798fab348531}{EXTI\+\_\+\+EMR2\+\_\+\+EM48\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM49\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b8a08388f1991f53e577f31753a042}{EXTI\+\_\+\+EMR2\+\_\+\+EM49\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM49\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac93052591f3d258b04a1234cc367d91}{EXTI\+\_\+\+EMR2\+\_\+\+EM49}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b8a08388f1991f53e577f31753a042}{EXTI\+\_\+\+EMR2\+\_\+\+EM49\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM50\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20a56862c917f16be73516861b06d92a}{EXTI\+\_\+\+EMR2\+\_\+\+EM50\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM50\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad93a410ce6901e5ca02e2cd67d15f032}{EXTI\+\_\+\+EMR2\+\_\+\+EM50}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20a56862c917f16be73516861b06d92a}{EXTI\+\_\+\+EMR2\+\_\+\+EM50\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM51\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c67c135a1896cdc3c2ba8855d7954e}{EXTI\+\_\+\+EMR2\+\_\+\+EM51\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM51\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade3d49a5dd0f158a9292d9a02a779c14}{EXTI\+\_\+\+EMR2\+\_\+\+EM51}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c67c135a1896cdc3c2ba8855d7954e}{EXTI\+\_\+\+EMR2\+\_\+\+EM51\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM52\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga642bc71e2b3d68af8f2c820411f49f2c}{EXTI\+\_\+\+EMR2\+\_\+\+EM52\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM52\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4548072db4e0c2c8b8daefaabdd15b28}{EXTI\+\_\+\+EMR2\+\_\+\+EM52}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga642bc71e2b3d68af8f2c820411f49f2c}{EXTI\+\_\+\+EMR2\+\_\+\+EM52\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM53\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76c91b13e140ace4fad9aa3fb3acab84}{EXTI\+\_\+\+EMR2\+\_\+\+EM53\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM53\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03a2a730de0505f1894da06fa368b5e}{EXTI\+\_\+\+EMR2\+\_\+\+EM53}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76c91b13e140ace4fad9aa3fb3acab84}{EXTI\+\_\+\+EMR2\+\_\+\+EM53\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM54\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f304f09455517488274fb39579e4b4}{EXTI\+\_\+\+EMR2\+\_\+\+EM54\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM54\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0362339543ddabeb6689ec6727b6f56}{EXTI\+\_\+\+EMR2\+\_\+\+EM54}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f304f09455517488274fb39579e4b4}{EXTI\+\_\+\+EMR2\+\_\+\+EM54\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM55\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e7666239875dedc86646f751acb812}{EXTI\+\_\+\+EMR2\+\_\+\+EM55\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM55\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6b367e672d1ac5cd609c06155b7d1a}{EXTI\+\_\+\+EMR2\+\_\+\+EM55}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e7666239875dedc86646f751acb812}{EXTI\+\_\+\+EMR2\+\_\+\+EM55\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM56\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08e219d039310608c3e2916b42d22e29}{EXTI\+\_\+\+EMR2\+\_\+\+EM56\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM56\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dfcc4db7429f1f118b23adb9507c79f}{EXTI\+\_\+\+EMR2\+\_\+\+EM56}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08e219d039310608c3e2916b42d22e29}{EXTI\+\_\+\+EMR2\+\_\+\+EM56\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM58\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabff491f6f4803e5a02f281e9dc0349c6}{EXTI\+\_\+\+EMR2\+\_\+\+EM58\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM58\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46f31ec4b0411ebbe3a0ad81e1e49a44}{EXTI\+\_\+\+EMR2\+\_\+\+EM58}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabff491f6f4803e5a02f281e9dc0349c6}{EXTI\+\_\+\+EMR2\+\_\+\+EM58\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM60\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac10fd0acff457a830a250812e07f6fa8}{EXTI\+\_\+\+EMR2\+\_\+\+EM60\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM60\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c3d4936ccf065df587c02a15dc30cdf}{EXTI\+\_\+\+EMR2\+\_\+\+EM60}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac10fd0acff457a830a250812e07f6fa8}{EXTI\+\_\+\+EMR2\+\_\+\+EM60\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM61\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8460b830b0fc75850328451cf43d9b3}{EXTI\+\_\+\+EMR2\+\_\+\+EM61\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM61\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d649efbcecc802ffc10d74754e99116}{EXTI\+\_\+\+EMR2\+\_\+\+EM61}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8460b830b0fc75850328451cf43d9b3}{EXTI\+\_\+\+EMR2\+\_\+\+EM61\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM62\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4c8ba4a85ea09ec4c1f4e8c24028fa8}{EXTI\+\_\+\+EMR2\+\_\+\+EM62\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM62\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9914771b9609c50cc5f85823bd25cd82}{EXTI\+\_\+\+EMR2\+\_\+\+EM62}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4c8ba4a85ea09ec4c1f4e8c24028fa8}{EXTI\+\_\+\+EMR2\+\_\+\+EM62\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM63\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed569f05f0b9efc12d57a83f2c837b6}{EXTI\+\_\+\+EMR2\+\_\+\+EM63\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM63\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef7c08cebd10b4618fdecb4ad99bb903}{EXTI\+\_\+\+EMR2\+\_\+\+EM63}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed569f05f0b9efc12d57a83f2c837b6}{EXTI\+\_\+\+EMR2\+\_\+\+EM63\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR2\+\_\+\+PR\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ec54bad6cb97f36b25404c37ef6ecd6}{EXTI\+\_\+\+PR2\+\_\+\+PR\+\_\+\+Msk}}~(0x5\+UL $<$$<$ EXTI\+\_\+\+PR2\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab493da7358e47bfb508f30e1a0fd32fd}{EXTI\+\_\+\+PR2\+\_\+\+PR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ec54bad6cb97f36b25404c37ef6ecd6}{EXTI\+\_\+\+PR2\+\_\+\+PR\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR2\+\_\+\+PR49\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d9d37772104c8256e6dbb1ca04b75cc}{EXTI\+\_\+\+PR2\+\_\+\+PR49\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR2\+\_\+\+PR49\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b2fa37e04e958be366321202d0c16ed}{EXTI\+\_\+\+PR2\+\_\+\+PR49}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d9d37772104c8256e6dbb1ca04b75cc}{EXTI\+\_\+\+PR2\+\_\+\+PR49\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR2\+\_\+\+PR51\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33307a7032edffc39b7de93ffd6ee4c1}{EXTI\+\_\+\+PR2\+\_\+\+PR51\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR2\+\_\+\+PR51\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab40c61e1d3dc7f5ba299f4f05cf40bf8}{EXTI\+\_\+\+PR2\+\_\+\+PR51}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33307a7032edffc39b7de93ffd6ee4c1}{EXTI\+\_\+\+PR2\+\_\+\+PR51\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR3\+\_\+\+IM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c4b9c77744c365927d39f7fad276ad}{EXTI\+\_\+\+IMR3\+\_\+\+IM\+\_\+\+Msk}}~(0x0\+FE17\+FFFUL $<$$<$ EXTI\+\_\+\+IMR3\+\_\+\+IM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4046d3e38c7383a53caee1af25afbe0}{EXTI\+\_\+\+IMR3\+\_\+\+IM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c4b9c77744c365927d39f7fad276ad}{EXTI\+\_\+\+IMR3\+\_\+\+IM\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR3\+\_\+\+IM64\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28687bb5685cd64d33aae606271a053d}{EXTI\+\_\+\+IMR3\+\_\+\+IM64\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR3\+\_\+\+IM64\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d7fc46134c49727eb1542ed8ac38433}{EXTI\+\_\+\+IMR3\+\_\+\+IM64}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28687bb5685cd64d33aae606271a053d}{EXTI\+\_\+\+IMR3\+\_\+\+IM64\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR3\+\_\+\+IM65\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga535d954d5e8e38f968e71b3ec5bcd37d}{EXTI\+\_\+\+IMR3\+\_\+\+IM65\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR3\+\_\+\+IM65\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga520a3c4a745fce35450f46bfb597ccc8}{EXTI\+\_\+\+IMR3\+\_\+\+IM65}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga535d954d5e8e38f968e71b3ec5bcd37d}{EXTI\+\_\+\+IMR3\+\_\+\+IM65\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR3\+\_\+\+IM66\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33d973cb45a63fb7fd0159ace440bd27}{EXTI\+\_\+\+IMR3\+\_\+\+IM66\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR3\+\_\+\+IM66\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b7967495913e07a3ddec4ebf6312574}{EXTI\+\_\+\+IMR3\+\_\+\+IM66}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33d973cb45a63fb7fd0159ace440bd27}{EXTI\+\_\+\+IMR3\+\_\+\+IM66\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR3\+\_\+\+IM67\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6546c48c1193a048d2c8e2d1d601a0a}{EXTI\+\_\+\+IMR3\+\_\+\+IM67\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR3\+\_\+\+IM67\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f6e88e8a10b2bb519d0a59a07353cbc}{EXTI\+\_\+\+IMR3\+\_\+\+IM67}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6546c48c1193a048d2c8e2d1d601a0a}{EXTI\+\_\+\+IMR3\+\_\+\+IM67\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR3\+\_\+\+IM68\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5bff4277eabd528e75a771e595defa5}{EXTI\+\_\+\+IMR3\+\_\+\+IM68\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR3\+\_\+\+IM68\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24b7fbec2c80daa77a07787fd409cad3}{EXTI\+\_\+\+IMR3\+\_\+\+IM68}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5bff4277eabd528e75a771e595defa5}{EXTI\+\_\+\+IMR3\+\_\+\+IM68\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR3\+\_\+\+IM69\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga380e46fef7c24d203f80b0973ec22f0a}{EXTI\+\_\+\+IMR3\+\_\+\+IM69\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR3\+\_\+\+IM69\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b62dbb49df697677ca8fc0c101dd84b}{EXTI\+\_\+\+IMR3\+\_\+\+IM69}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga380e46fef7c24d203f80b0973ec22f0a}{EXTI\+\_\+\+IMR3\+\_\+\+IM69\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR3\+\_\+\+IM70\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ee351979d4e68971380ef63495b93d6}{EXTI\+\_\+\+IMR3\+\_\+\+IM70\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR3\+\_\+\+IM70\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc65820ba12be272b6195b76e813ddc}{EXTI\+\_\+\+IMR3\+\_\+\+IM70}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ee351979d4e68971380ef63495b93d6}{EXTI\+\_\+\+IMR3\+\_\+\+IM70\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR3\+\_\+\+IM71\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4bb3d988ed65c5bc2554ba8c1049200}{EXTI\+\_\+\+IMR3\+\_\+\+IM71\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR3\+\_\+\+IM71\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6fd702ef1bf52f5df0fb729678637bf}{EXTI\+\_\+\+IMR3\+\_\+\+IM71}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4bb3d988ed65c5bc2554ba8c1049200}{EXTI\+\_\+\+IMR3\+\_\+\+IM71\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR3\+\_\+\+IM72\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108699cd63d8928463c61137c3861903}{EXTI\+\_\+\+IMR3\+\_\+\+IM72\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR3\+\_\+\+IM72\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a8fe85d9afcd183cea0136429ad44af}{EXTI\+\_\+\+IMR3\+\_\+\+IM72}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108699cd63d8928463c61137c3861903}{EXTI\+\_\+\+IMR3\+\_\+\+IM72\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR3\+\_\+\+IM73\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7465135b57eb144959b23630282dc6b0}{EXTI\+\_\+\+IMR3\+\_\+\+IM73\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR3\+\_\+\+IM73\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga611814332f6ffe808338f2e21c1b7cff}{EXTI\+\_\+\+IMR3\+\_\+\+IM73}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7465135b57eb144959b23630282dc6b0}{EXTI\+\_\+\+IMR3\+\_\+\+IM73\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR3\+\_\+\+IM74\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae116ac90beffa37195090605b38cd40b}{EXTI\+\_\+\+IMR3\+\_\+\+IM74\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR3\+\_\+\+IM74\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ff663eaa9f31e7f3b281f826dc22e03}{EXTI\+\_\+\+IMR3\+\_\+\+IM74}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae116ac90beffa37195090605b38cd40b}{EXTI\+\_\+\+IMR3\+\_\+\+IM74\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR3\+\_\+\+IM75\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdf4e167d058541cd58993ea43781c86}{EXTI\+\_\+\+IMR3\+\_\+\+IM75\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR3\+\_\+\+IM75\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1000ca7b67edb3f32887336e7a129733}{EXTI\+\_\+\+IMR3\+\_\+\+IM75}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdf4e167d058541cd58993ea43781c86}{EXTI\+\_\+\+IMR3\+\_\+\+IM75\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR3\+\_\+\+IM76\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ebf3f8805fe8b930f759b5a9c473958}{EXTI\+\_\+\+IMR3\+\_\+\+IM76\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR3\+\_\+\+IM76\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5132d7ad57a11a1e1f5ca02239e8ae}{EXTI\+\_\+\+IMR3\+\_\+\+IM76}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ebf3f8805fe8b930f759b5a9c473958}{EXTI\+\_\+\+IMR3\+\_\+\+IM76\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR3\+\_\+\+IM77\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82bbfd951861ce2fb2c36670a7b795b5}{EXTI\+\_\+\+IMR3\+\_\+\+IM77\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR3\+\_\+\+IM77\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aa01a90b89b8569c3b622fea80e4346}{EXTI\+\_\+\+IMR3\+\_\+\+IM77}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82bbfd951861ce2fb2c36670a7b795b5}{EXTI\+\_\+\+IMR3\+\_\+\+IM77\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR3\+\_\+\+IM78\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6e5966e37a7df01b2ebaccfe966d758}{EXTI\+\_\+\+IMR3\+\_\+\+IM78\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR3\+\_\+\+IM78\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87627611ee09a4d48899e0efdfce9c12}{EXTI\+\_\+\+IMR3\+\_\+\+IM78}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6e5966e37a7df01b2ebaccfe966d758}{EXTI\+\_\+\+IMR3\+\_\+\+IM78\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR3\+\_\+\+IM80\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c73ea0d45deedfdc815f685328dcd5b}{EXTI\+\_\+\+IMR3\+\_\+\+IM80\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR3\+\_\+\+IM80\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90de323bb4559c2cfd28b7d30826671d}{EXTI\+\_\+\+IMR3\+\_\+\+IM80}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c73ea0d45deedfdc815f685328dcd5b}{EXTI\+\_\+\+IMR3\+\_\+\+IM80\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR3\+\_\+\+IM85\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891a227731714c57b12b558e208f6631}{EXTI\+\_\+\+IMR3\+\_\+\+IM85\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR3\+\_\+\+IM85\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga138e585c34215d643c3516442a5d302e}{EXTI\+\_\+\+IMR3\+\_\+\+IM85}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891a227731714c57b12b558e208f6631}{EXTI\+\_\+\+IMR3\+\_\+\+IM85\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR3\+\_\+\+IM86\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f9a1add0332cb6fe400dc544f6cd50}{EXTI\+\_\+\+IMR3\+\_\+\+IM86\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR3\+\_\+\+IM86\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12ea02d02f2eabfd983e8a537434b593}{EXTI\+\_\+\+IMR3\+\_\+\+IM86}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f9a1add0332cb6fe400dc544f6cd50}{EXTI\+\_\+\+IMR3\+\_\+\+IM86\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR3\+\_\+\+IM87\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887b9662a5c36ee9c4ab213a8a118f06}{EXTI\+\_\+\+IMR3\+\_\+\+IM87\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR3\+\_\+\+IM87\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5188c8d87bc8445875a41febf21652c}{EXTI\+\_\+\+IMR3\+\_\+\+IM87}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887b9662a5c36ee9c4ab213a8a118f06}{EXTI\+\_\+\+IMR3\+\_\+\+IM87\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR3\+\_\+\+IM88\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e2e0920e86656f43035a9a563d676c3}{EXTI\+\_\+\+IMR3\+\_\+\+IM88\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR3\+\_\+\+IM88\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df1dadfabd8176e61f3e7867c32a398}{EXTI\+\_\+\+IMR3\+\_\+\+IM88}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e2e0920e86656f43035a9a563d676c3}{EXTI\+\_\+\+IMR3\+\_\+\+IM88\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR3\+\_\+\+IM89\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dd1a367de87220cb7908ce521b1778f}{EXTI\+\_\+\+IMR3\+\_\+\+IM89\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR3\+\_\+\+IM89\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5ed07b155ae6d7d48059779ea274fa2}{EXTI\+\_\+\+IMR3\+\_\+\+IM89}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dd1a367de87220cb7908ce521b1778f}{EXTI\+\_\+\+IMR3\+\_\+\+IM89\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR3\+\_\+\+IM90\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf27cfa3f93b1a6d34605d6e4ce066fa}{EXTI\+\_\+\+IMR3\+\_\+\+IM90\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR3\+\_\+\+IM90\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe2ae0a779cb94204d45255c9e7e3c60}{EXTI\+\_\+\+IMR3\+\_\+\+IM90}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf27cfa3f93b1a6d34605d6e4ce066fa}{EXTI\+\_\+\+IMR3\+\_\+\+IM90\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR3\+\_\+\+IM91\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a23c631b666e2800f92201e9f76319f}{EXTI\+\_\+\+IMR3\+\_\+\+IM91\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR3\+\_\+\+IM91\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf058860c57e6f5e1d066bc405ec542cf}{EXTI\+\_\+\+IMR3\+\_\+\+IM91}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a23c631b666e2800f92201e9f76319f}{EXTI\+\_\+\+IMR3\+\_\+\+IM91\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR3\+\_\+\+EM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46743abc71e306dcd37806b4ec307454}{EXTI\+\_\+\+EMR3\+\_\+\+EM\+\_\+\+Msk}}~(0x0\+FE17\+FFFUL $<$$<$ EXTI\+\_\+\+EMR3\+\_\+\+EM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab785c166403d1a38b755590f9917701e}{EXTI\+\_\+\+EMR3\+\_\+\+EM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46743abc71e306dcd37806b4ec307454}{EXTI\+\_\+\+EMR3\+\_\+\+EM\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR3\+\_\+\+EM64\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga146b21e371e400267b3e1bfea91d86fc}{EXTI\+\_\+\+EMR3\+\_\+\+EM64\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR3\+\_\+\+EM64\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1217d82ee8caa4e27046a02a5f6e1d10}{EXTI\+\_\+\+EMR3\+\_\+\+EM64}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga146b21e371e400267b3e1bfea91d86fc}{EXTI\+\_\+\+EMR3\+\_\+\+EM64\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR3\+\_\+\+EM65\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga826ec27a1439559555856370be8cd7ef}{EXTI\+\_\+\+EMR3\+\_\+\+EM65\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR3\+\_\+\+EM65\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa972d2d91fc5862200555c96f6d44e7b}{EXTI\+\_\+\+EMR3\+\_\+\+EM65}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga826ec27a1439559555856370be8cd7ef}{EXTI\+\_\+\+EMR3\+\_\+\+EM65\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR3\+\_\+\+EM66\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0cabda81e48e23db766db6e81559f89}{EXTI\+\_\+\+EMR3\+\_\+\+EM66\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR3\+\_\+\+EM66\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37302fb1cf960b988a6b5b3e0ae8070}{EXTI\+\_\+\+EMR3\+\_\+\+EM66}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0cabda81e48e23db766db6e81559f89}{EXTI\+\_\+\+EMR3\+\_\+\+EM66\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR3\+\_\+\+EM67\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2b99fa86112bd1d8704cfac84c78744}{EXTI\+\_\+\+EMR3\+\_\+\+EM67\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR3\+\_\+\+EM67\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d9a2726b7786cf0573d1e7dcddcff8}{EXTI\+\_\+\+EMR3\+\_\+\+EM67}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2b99fa86112bd1d8704cfac84c78744}{EXTI\+\_\+\+EMR3\+\_\+\+EM67\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR3\+\_\+\+EM68\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d357d958f49f595da6b2ebad57f069d}{EXTI\+\_\+\+EMR3\+\_\+\+EM68\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR3\+\_\+\+EM68\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37a99cf3af81fad866a3172b31d8c94f}{EXTI\+\_\+\+EMR3\+\_\+\+EM68}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d357d958f49f595da6b2ebad57f069d}{EXTI\+\_\+\+EMR3\+\_\+\+EM68\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR3\+\_\+\+EM69\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a065f19b6571af2ca17bfc3d5fc16bd}{EXTI\+\_\+\+EMR3\+\_\+\+EM69\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR3\+\_\+\+EM69\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b8e7789497050b138694b2838bdcee1}{EXTI\+\_\+\+EMR3\+\_\+\+EM69}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a065f19b6571af2ca17bfc3d5fc16bd}{EXTI\+\_\+\+EMR3\+\_\+\+EM69\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR3\+\_\+\+EM70\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba1d5d340a8785cb4308c2f732c50b27}{EXTI\+\_\+\+EMR3\+\_\+\+EM70\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR3\+\_\+\+EM70\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae784ed56a26fd571d28525f07448395c}{EXTI\+\_\+\+EMR3\+\_\+\+EM70}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba1d5d340a8785cb4308c2f732c50b27}{EXTI\+\_\+\+EMR3\+\_\+\+EM70\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR3\+\_\+\+EM71\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334b0b317d189b76ef2d54817959d91d}{EXTI\+\_\+\+EMR3\+\_\+\+EM71\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR3\+\_\+\+EM71\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc98c535a294a7be78c3c65ad3acdc26}{EXTI\+\_\+\+EMR3\+\_\+\+EM71}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334b0b317d189b76ef2d54817959d91d}{EXTI\+\_\+\+EMR3\+\_\+\+EM71\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR3\+\_\+\+EM72\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e1d59dc11ec06a37e0027fb771c4fd5}{EXTI\+\_\+\+EMR3\+\_\+\+EM72\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR3\+\_\+\+EM72\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga775c7ffe34aa466fed0b3dab1e403769}{EXTI\+\_\+\+EMR3\+\_\+\+EM72}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e1d59dc11ec06a37e0027fb771c4fd5}{EXTI\+\_\+\+EMR3\+\_\+\+EM72\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR3\+\_\+\+EM73\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2af7b8ff80792147b2fc7998fc437061}{EXTI\+\_\+\+EMR3\+\_\+\+EM73\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR3\+\_\+\+EM73\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba2ca3680022751a76f606e0f8f18d0f}{EXTI\+\_\+\+EMR3\+\_\+\+EM73}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2af7b8ff80792147b2fc7998fc437061}{EXTI\+\_\+\+EMR3\+\_\+\+EM73\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR3\+\_\+\+EM74\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65196541411e2ecb02d2085fa3487009}{EXTI\+\_\+\+EMR3\+\_\+\+EM74\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR3\+\_\+\+EM74\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46f424a4372afdeb3e95ed880c85995}{EXTI\+\_\+\+EMR3\+\_\+\+EM74}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65196541411e2ecb02d2085fa3487009}{EXTI\+\_\+\+EMR3\+\_\+\+EM74\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR3\+\_\+\+EM75\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8803291c1c83a39eb7a35f5f00761316}{EXTI\+\_\+\+EMR3\+\_\+\+EM75\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR3\+\_\+\+EM75\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa8d9877d72b9722c20c5768f150f64b}{EXTI\+\_\+\+EMR3\+\_\+\+EM75}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8803291c1c83a39eb7a35f5f00761316}{EXTI\+\_\+\+EMR3\+\_\+\+EM75\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR3\+\_\+\+EM76\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd4d58037f39c0bb437639bb40d7ebc0}{EXTI\+\_\+\+EMR3\+\_\+\+EM76\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR3\+\_\+\+EM76\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga725abe5d9993c6af8cc686630ce90d56}{EXTI\+\_\+\+EMR3\+\_\+\+EM76}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd4d58037f39c0bb437639bb40d7ebc0}{EXTI\+\_\+\+EMR3\+\_\+\+EM76\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR3\+\_\+\+EM77\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8408cb4143049b029c3eaf92ff9e573}{EXTI\+\_\+\+EMR3\+\_\+\+EM77\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR3\+\_\+\+EM77\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3499da40a93a1febbb7d7263bb04a59}{EXTI\+\_\+\+EMR3\+\_\+\+EM77}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8408cb4143049b029c3eaf92ff9e573}{EXTI\+\_\+\+EMR3\+\_\+\+EM77\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR3\+\_\+\+EM78\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe81dbd080285b3ff48f78259e965a5b}{EXTI\+\_\+\+EMR3\+\_\+\+EM78\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR3\+\_\+\+EM78\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga091426ddf4a238d64b780e89c800a3ea}{EXTI\+\_\+\+EMR3\+\_\+\+EM78}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe81dbd080285b3ff48f78259e965a5b}{EXTI\+\_\+\+EMR3\+\_\+\+EM78\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR3\+\_\+\+EM80\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50e978504c008795dcd00a85d0772772}{EXTI\+\_\+\+EMR3\+\_\+\+EM80\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR3\+\_\+\+EM80\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a65d6e7d9e1c1c4eb46111ae7512f50}{EXTI\+\_\+\+EMR3\+\_\+\+EM80}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50e978504c008795dcd00a85d0772772}{EXTI\+\_\+\+EMR3\+\_\+\+EM80\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR3\+\_\+\+EM85\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c27dc4f0935d967bd97c9b038a9e57e}{EXTI\+\_\+\+EMR3\+\_\+\+EM85\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR3\+\_\+\+EM85\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d8555a1a6668b62e5a65efae0f3abf}{EXTI\+\_\+\+EMR3\+\_\+\+EM85}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c27dc4f0935d967bd97c9b038a9e57e}{EXTI\+\_\+\+EMR3\+\_\+\+EM85\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR3\+\_\+\+EM86\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e1ac9dac311436a2f3d8028db0712b1}{EXTI\+\_\+\+EMR3\+\_\+\+EM86\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR3\+\_\+\+EM86\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60fcaddc885daf1a8625e943160c9558}{EXTI\+\_\+\+EMR3\+\_\+\+EM86}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e1ac9dac311436a2f3d8028db0712b1}{EXTI\+\_\+\+EMR3\+\_\+\+EM86\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR3\+\_\+\+EM87\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4871abe301f672be337cac81d9cd3d2f}{EXTI\+\_\+\+EMR3\+\_\+\+EM87\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR3\+\_\+\+EM87\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf67e2c12606340ac4982b14f294a1a9}{EXTI\+\_\+\+EMR3\+\_\+\+EM87}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4871abe301f672be337cac81d9cd3d2f}{EXTI\+\_\+\+EMR3\+\_\+\+EM87\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR3\+\_\+\+EM88\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f088078e3f0937c7a261643dd6002a}{EXTI\+\_\+\+EMR3\+\_\+\+EM88\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR3\+\_\+\+EM88\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3131b75ba6fe3cbc895de43c7bf13fe}{EXTI\+\_\+\+EMR3\+\_\+\+EM88}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f088078e3f0937c7a261643dd6002a}{EXTI\+\_\+\+EMR3\+\_\+\+EM88\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR3\+\_\+\+EM89\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b0a851e4e79fadbb01916f58a7db06}{EXTI\+\_\+\+EMR3\+\_\+\+EM89\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR3\+\_\+\+EM89\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4159a9ff3ba5b66dc3b651c5d88945df}{EXTI\+\_\+\+EMR3\+\_\+\+EM89}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b0a851e4e79fadbb01916f58a7db06}{EXTI\+\_\+\+EMR3\+\_\+\+EM89\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR3\+\_\+\+EM90\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf994061c630d7e6d9de73a27ade85425}{EXTI\+\_\+\+EMR3\+\_\+\+EM90\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR3\+\_\+\+EM90\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab31aaa293b65ed5553acb59c6a6f70a8}{EXTI\+\_\+\+EMR3\+\_\+\+EM90}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf994061c630d7e6d9de73a27ade85425}{EXTI\+\_\+\+EMR3\+\_\+\+EM90\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR3\+\_\+\+EM91\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72c004f9f89e4a41f36a27ab474cffee}{EXTI\+\_\+\+EMR3\+\_\+\+EM91\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR3\+\_\+\+EM91\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga686779cd6f45deeca142b8b3462f9354}{EXTI\+\_\+\+EMR3\+\_\+\+EM91}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72c004f9f89e4a41f36a27ab474cffee}{EXTI\+\_\+\+EMR3\+\_\+\+EM91\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR3\+\_\+\+PR\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f1f2752c2444a655c35a2d462c6957f}{EXTI\+\_\+\+PR3\+\_\+\+PR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ EXTI\+\_\+\+PR3\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae096bbece47b98e981ece2e10a5d015a}{EXTI\+\_\+\+PR3\+\_\+\+PR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f1f2752c2444a655c35a2d462c6957f}{EXTI\+\_\+\+PR3\+\_\+\+PR\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR3\+\_\+\+PR84\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20afc7e12bea4fc40be7cae184ec6b7a}{EXTI\+\_\+\+PR3\+\_\+\+PR84\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR3\+\_\+\+PR84\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c9631652e3cdd33e084e1e306cdccc8}{EXTI\+\_\+\+PR3\+\_\+\+PR84}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20afc7e12bea4fc40be7cae184ec6b7a}{EXTI\+\_\+\+PR3\+\_\+\+PR84\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR3\+\_\+\+PR85\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c7ba793a443a5f52bc2636e4df3f1c7}{EXTI\+\_\+\+PR3\+\_\+\+PR85\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR3\+\_\+\+PR85\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed93bc6aff2f3bb3f3ca1e301e3b7563}{EXTI\+\_\+\+PR3\+\_\+\+PR85}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c7ba793a443a5f52bc2636e4df3f1c7}{EXTI\+\_\+\+PR3\+\_\+\+PR85\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR3\+\_\+\+PR86\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab43fc230591b7aa9ece4cc7c7142718d}{EXTI\+\_\+\+PR3\+\_\+\+PR86\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR3\+\_\+\+PR86\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bcfa397bc3d2968bd479be5d31bbcb0}{EXTI\+\_\+\+PR3\+\_\+\+PR86}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab43fc230591b7aa9ece4cc7c7142718d}{EXTI\+\_\+\+PR3\+\_\+\+PR86\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SIZE\+\_\+\+DATA\+\_\+\+REGISTER}~0x1\+FF1\+E880U
\item 
\#define {\bfseries FLASH\+\_\+\+SECTOR\+\_\+\+TOTAL}~8U                    /$\ast$ 8 sectors $\ast$/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae69620948dea1b76e0ab7843ab719db7}{FLASH\+\_\+\+SIZE}}
\item 
\#define {\bfseries FLASH\+\_\+\+BANK\+\_\+\+SIZE}~FLASH\+\_\+\+SIZE            /$\ast$ 1 MB   $\ast$/
\item 
\#define {\bfseries FLASH\+\_\+\+SECTOR\+\_\+\+SIZE}~0x00020000\+UL          /$\ast$ 128 KB   $\ast$/
\item 
\#define {\bfseries FLASH\+\_\+\+LATENCY\+\_\+\+DEFAULT}~FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+7\+WS /$\ast$ FLASH Seven Latency cycles $\ast$/
\item 
\#define {\bfseries FLASH\+\_\+\+NB\+\_\+32\+BITWORD\+\_\+\+IN\+\_\+\+FLASHWORD}~8U                    /$\ast$ 256 bits $\ast$/
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdcd07c55bf5197e31d5ad9ab61747a3}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdcd07c55bf5197e31d5ad9ab61747a3}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+0\+WS}~(0x00000000\+UL)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+1\+WS}~(0x00000001\+UL)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+2\+WS}~(0x00000002\+UL)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+3\+WS}~(0x00000003\+UL)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+4\+WS}~(0x00000004\+UL)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+5\+WS}~(0x00000005\+UL)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+6\+WS}~(0x00000006\+UL)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+7\+WS}~(0x00000007\+UL)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+WRHIGHFREQ\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde591455b3f503c2b182c2885a87bf0}{FLASH\+\_\+\+ACR\+\_\+\+WRHIGHFREQ\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+WRHIGHFREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebe4088a6d02ac80b77573bff5ff95f4}{FLASH\+\_\+\+ACR\+\_\+\+WRHIGHFREQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde591455b3f503c2b182c2885a87bf0}{FLASH\+\_\+\+ACR\+\_\+\+WRHIGHFREQ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d395e8ef3701e4fe39ce18a8c8ff4b4}{FLASH\+\_\+\+ACR\+\_\+\+WRHIGHFREQ\+\_\+0}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+WRHIGHFREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2acde5a01fb4bc6437e29f573bf1cc1}{FLASH\+\_\+\+ACR\+\_\+\+WRHIGHFREQ\+\_\+1}}~(0x2\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+WRHIGHFREQ\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+8\+WS}~(0x00000008\+UL)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+9\+WS}~(0x00000009\+UL)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+10\+WS}~(0x0000000\+AUL)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+11\+WS}~(0x0000000\+BUL)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+12\+WS}~(0x0000000\+CUL)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+13\+WS}~(0x0000000\+DUL)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+14\+WS}~(0x0000000\+EUL)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+15\+WS}~(0x0000000\+FUL)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7954a2bc4dd25495e8c164454817a966}{FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab25f1fa4127fa015361b61a6f3180784}{FLASH\+\_\+\+CR\+\_\+\+LOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7954a2bc4dd25495e8c164454817a966}{FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc468bdb6b58e9db0f91752dea96b1a}{FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47754b39bd7a7c79c251d6376f97f661}{FLASH\+\_\+\+CR\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc468bdb6b58e9db0f91752dea96b1a}{FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+SER\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6479f79813e55ff738208840dd3abfeb}{FLASH\+\_\+\+CR\+\_\+\+SER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+SER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0e561d67b381c4bd8714cd6a9c15f56}{FLASH\+\_\+\+CR\+\_\+\+SER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6479f79813e55ff738208840dd3abfeb}{FLASH\+\_\+\+CR\+\_\+\+SER\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+BER\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b531a2e87d7c0a977aa6127fa8c1538}{FLASH\+\_\+\+CR\+\_\+\+BER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+BER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c19963cfdee3df23c01f3bc81177fca}{FLASH\+\_\+\+CR\+\_\+\+BER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b531a2e87d7c0a977aa6127fa8c1538}{FLASH\+\_\+\+CR\+\_\+\+BER\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f6b8486e155b78a7617fe046bade831}{FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948ebea4921be9f981292b6e6733b00f}{FLASH\+\_\+\+CR\+\_\+\+PSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f6b8486e155b78a7617fe046bade831}{FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadbc673f47f1ed33ca4144e9eee91ad6}{FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+0}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga196dca8b265486bf05782e6bbe81d854}{FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+1}}~(0x2\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+FW\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebae974285d6bf5082350940075abbac}{FLASH\+\_\+\+CR\+\_\+\+FW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+FW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9bf01f22b9c6648b1af4fd7afad0193}{FLASH\+\_\+\+CR\+\_\+\+FW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebae974285d6bf5082350940075abbac}{FLASH\+\_\+\+CR\+\_\+\+FW\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+START\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cba60105e3583bce39bcd0a9dd1d00c}{FLASH\+\_\+\+CR\+\_\+\+START\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+START\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa26bc92a6872fc38f1a45b64a3128de8}{FLASH\+\_\+\+CR\+\_\+\+START}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cba60105e3583bce39bcd0a9dd1d00c}{FLASH\+\_\+\+CR\+\_\+\+START\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d162f1700e851ee1f94a541f761c7d}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4375b021000bd1acdecab7f72240f57d}{FLASH\+\_\+\+CR\+\_\+\+SNB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d162f1700e851ee1f94a541f761c7d}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9937f2386c7127f9855f68e2ec121448}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+0}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70c4abfe231ffeab3f34a97c171427b}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+1}}~(0x2\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23c44361d3aaf062fc6b288b1d44b988}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+2}}~(0x4\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+CRC\+\_\+\+EN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4088406c3e2185a229045f388783f088}{FLASH\+\_\+\+CR\+\_\+\+CRC\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+CRC\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24203dcd54b6007ca2a9f8be2d8dfdd2}{FLASH\+\_\+\+CR\+\_\+\+CRC\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4088406c3e2185a229045f388783f088}{FLASH\+\_\+\+CR\+\_\+\+CRC\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0866e1ddcbf0e7a895ca9a4794db4bd}{FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e69856f654ec430a42791a34799db0}{FLASH\+\_\+\+CR\+\_\+\+EOPIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0866e1ddcbf0e7a895ca9a4794db4bd}{FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+WRPERRIE\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89ca112c428a8bd843ab908d0fd16729}{FLASH\+\_\+\+CR\+\_\+\+WRPERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+WRPERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fb16250168b407d58021199f2e55dd6}{FLASH\+\_\+\+CR\+\_\+\+WRPERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89ca112c428a8bd843ab908d0fd16729}{FLASH\+\_\+\+CR\+\_\+\+WRPERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+PGSERRIE\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccdc08e6b5082a0d8906f8686574992a}{FLASH\+\_\+\+CR\+\_\+\+PGSERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+PGSERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8deb645d3931dba28cf1ce31c25b3b2}{FLASH\+\_\+\+CR\+\_\+\+PGSERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccdc08e6b5082a0d8906f8686574992a}{FLASH\+\_\+\+CR\+\_\+\+PGSERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+STRBERRIE\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga164522e5a1ad9c3f30c02058f4bd76b1}{FLASH\+\_\+\+CR\+\_\+\+STRBERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+STRBERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga668cc207455dd7b5180de23c70876de2}{FLASH\+\_\+\+CR\+\_\+\+STRBERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga164522e5a1ad9c3f30c02058f4bd76b1}{FLASH\+\_\+\+CR\+\_\+\+STRBERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+INCERRIE\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4901d955acacf14c500dca636f4ab76b}{FLASH\+\_\+\+CR\+\_\+\+INCERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+INCERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae220b6ecd74fb7cbd19e072b3a00085e}{FLASH\+\_\+\+CR\+\_\+\+INCERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4901d955acacf14c500dca636f4ab76b}{FLASH\+\_\+\+CR\+\_\+\+INCERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+OPERRIE\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1d60eb0461532bc119bb540203e35d5}{FLASH\+\_\+\+CR\+\_\+\+OPERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+OPERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga079fe0065b9f058a582da187c3bae5d1}{FLASH\+\_\+\+CR\+\_\+\+OPERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1d60eb0461532bc119bb540203e35d5}{FLASH\+\_\+\+CR\+\_\+\+OPERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+RDPERRIE\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dc9b75c32a558f52ca81b1dde257038}{FLASH\+\_\+\+CR\+\_\+\+RDPERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+RDPERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4593fa3b719667158986af4d44846b}{FLASH\+\_\+\+CR\+\_\+\+RDPERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dc9b75c32a558f52ca81b1dde257038}{FLASH\+\_\+\+CR\+\_\+\+RDPERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+RDSERRIE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf60b808fb1bf5a9a3ad6a1b24f600729}{FLASH\+\_\+\+CR\+\_\+\+RDSERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+RDSERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ee5c20523359c7a1cf348ba71867502}{FLASH\+\_\+\+CR\+\_\+\+RDSERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf60b808fb1bf5a9a3ad6a1b24f600729}{FLASH\+\_\+\+CR\+\_\+\+RDSERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+SNECCERRIE\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4a134a4dd7190fa16fabc8a8745732a}{FLASH\+\_\+\+CR\+\_\+\+SNECCERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+SNECCERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ded89effc76714dc0fecd93a8877dcb}{FLASH\+\_\+\+CR\+\_\+\+SNECCERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4a134a4dd7190fa16fabc8a8745732a}{FLASH\+\_\+\+CR\+\_\+\+SNECCERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+DBECCERRIE\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1aa97d4de1c75cb8f7a7f495cf2554e}{FLASH\+\_\+\+CR\+\_\+\+DBECCERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+DBECCERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeeb7a4dc65c20e72f61bcb221a78f42}{FLASH\+\_\+\+CR\+\_\+\+DBECCERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1aa97d4de1c75cb8f7a7f495cf2554e}{FLASH\+\_\+\+CR\+\_\+\+DBECCERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+CRCENDIE\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a5de33f26f903542e9aa974d16fcf3}{FLASH\+\_\+\+CR\+\_\+\+CRCENDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+CRCENDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6202de9f4d37382c3a52afe3c2cd655}{FLASH\+\_\+\+CR\+\_\+\+CRCENDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a5de33f26f903542e9aa974d16fcf3}{FLASH\+\_\+\+CR\+\_\+\+CRCENDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+CRCRDERRIE\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289fd7c16c2fa6c2f8e707213a33d002}{FLASH\+\_\+\+CR\+\_\+\+CRCRDERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+CRCRDERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8bf514ceab184ed0c0a1d661815ba5a}{FLASH\+\_\+\+CR\+\_\+\+CRCRDERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289fd7c16c2fa6c2f8e707213a33d002}{FLASH\+\_\+\+CR\+\_\+\+CRCRDERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3564806c8fbd6e0b6ddde539c3e37045}{FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b86181a96fd2f1cc3828e9d8d83d368}{FLASH\+\_\+\+SR\+\_\+\+BSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3564806c8fbd6e0b6ddde539c3e37045}{FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+WBNE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f8115c3f9ff2f7ad902a82a9bdd53ad}{FLASH\+\_\+\+SR\+\_\+\+WBNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+WBNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62f9cfb284a57658f587312f1163f7b4}{FLASH\+\_\+\+SR\+\_\+\+WBNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f8115c3f9ff2f7ad902a82a9bdd53ad}{FLASH\+\_\+\+SR\+\_\+\+WBNE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+QW\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06b0f9550e351cf65cc18b25b9113fe0}{FLASH\+\_\+\+SR\+\_\+\+QW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+QW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e07ef9e22b25abe846c2df34acb26e}{FLASH\+\_\+\+SR\+\_\+\+QW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06b0f9550e351cf65cc18b25b9113fe0}{FLASH\+\_\+\+SR\+\_\+\+QW\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+CRC\+\_\+\+BUSY\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe0a162c055343530f4d56994aff9aec}{FLASH\+\_\+\+SR\+\_\+\+CRC\+\_\+\+BUSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+CRC\+\_\+\+BUSY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad97f874185299b95a9f5937b89b576fb}{FLASH\+\_\+\+SR\+\_\+\+CRC\+\_\+\+BUSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe0a162c055343530f4d56994aff9aec}{FLASH\+\_\+\+SR\+\_\+\+CRC\+\_\+\+BUSY\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386f68b5d2c3622b29811577932360ed}{FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1301c6b487cfefa247c54a576a0c12b}{FLASH\+\_\+\+SR\+\_\+\+EOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386f68b5d2c3622b29811577932360ed}{FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a2ec1cfe4fece014bacf2c1332e659}{FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf6f52f59b01530928d747cf32bd4d01}{FLASH\+\_\+\+SR\+\_\+\+WRPERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a2ec1cfe4fece014bacf2c1332e659}{FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf315476e1c4d69765908a72e0d1946be}{FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d76ad3629a288bee0136b8b34f274f4}{FLASH\+\_\+\+SR\+\_\+\+PGSERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf315476e1c4d69765908a72e0d1946be}{FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+STRBERR\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacac130b5e6b2a8cf351a10e14bf0a0dd}{FLASH\+\_\+\+SR\+\_\+\+STRBERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+STRBERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f57de0798c471291998559028dd4983}{FLASH\+\_\+\+SR\+\_\+\+STRBERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacac130b5e6b2a8cf351a10e14bf0a0dd}{FLASH\+\_\+\+SR\+\_\+\+STRBERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+INCERR\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4664244851f713b324757a624c7b586}{FLASH\+\_\+\+SR\+\_\+\+INCERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+INCERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae254ce074fbb300945d68a4600037779}{FLASH\+\_\+\+SR\+\_\+\+INCERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4664244851f713b324757a624c7b586}{FLASH\+\_\+\+SR\+\_\+\+INCERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dc6b83794dbfe429f2f2e78f3806962}{FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga572ae889294e816eb130362cdb6193b2}{FLASH\+\_\+\+SR\+\_\+\+OPERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dc6b83794dbfe429f2f2e78f3806962}{FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+RDPERR\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63524f44806728428a4b87f0e63c323e}{FLASH\+\_\+\+SR\+\_\+\+RDPERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+RDPERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b5f295425ecec046dedff7cb408ff54}{FLASH\+\_\+\+SR\+\_\+\+RDPERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63524f44806728428a4b87f0e63c323e}{FLASH\+\_\+\+SR\+\_\+\+RDPERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+RDSERR\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bdc5c6c851f2470e01367705913cf6d}{FLASH\+\_\+\+SR\+\_\+\+RDSERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+RDSERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga150e0dbeb4eb48adc3cf9f1f92bc1bb8}{FLASH\+\_\+\+SR\+\_\+\+RDSERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bdc5c6c851f2470e01367705913cf6d}{FLASH\+\_\+\+SR\+\_\+\+RDSERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+SNECCERR\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac08e9c758e4f98a1a53da51188f34dfd}{FLASH\+\_\+\+SR\+\_\+\+SNECCERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+SNECCERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga382c4c3368ed5f1692465fcefa2f2baf}{FLASH\+\_\+\+SR\+\_\+\+SNECCERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac08e9c758e4f98a1a53da51188f34dfd}{FLASH\+\_\+\+SR\+\_\+\+SNECCERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+DBECCERR\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga161f15d604ac756f854246e5bd611d95}{FLASH\+\_\+\+SR\+\_\+\+DBECCERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+DBECCERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ce43d5321b529a10e74a6fb0eb1b50}{FLASH\+\_\+\+SR\+\_\+\+DBECCERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga161f15d604ac756f854246e5bd611d95}{FLASH\+\_\+\+SR\+\_\+\+DBECCERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+CRCEND\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03730d76b4ee1889178f71630296522d}{FLASH\+\_\+\+SR\+\_\+\+CRCEND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+CRCEND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2681e8155ffe7566f51223f85b8438d}{FLASH\+\_\+\+SR\+\_\+\+CRCEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03730d76b4ee1889178f71630296522d}{FLASH\+\_\+\+SR\+\_\+\+CRCEND\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+CRCRDERR\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb74f4b1f3abe2beb397f2d470e52a06}{FLASH\+\_\+\+SR\+\_\+\+CRCRDERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+CRCRDERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadd93cb0f31637deeed47ccf4e647192}{FLASH\+\_\+\+SR\+\_\+\+CRCRDERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb74f4b1f3abe2beb397f2d470e52a06}{FLASH\+\_\+\+SR\+\_\+\+CRCRDERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+EOP\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb2a26196eceaafbf359b2c383dab237}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+EOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+EOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32b95e03ecd93c2cc87788b156f496a}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+EOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb2a26196eceaafbf359b2c383dab237}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+EOP\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+WRPERR\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae15da54ad568f8cac183a9572e65f551}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+WRPERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+WRPERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995c7f975cb4eee81a7bbbb249ca9694}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+WRPERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae15da54ad568f8cac183a9572e65f551}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+WRPERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+PGSERR\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad87c4238cb74d69080e329969fc72d5f}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+PGSERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+PGSERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab060d835bc6973e02bc4f374ec72c309}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+PGSERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad87c4238cb74d69080e329969fc72d5f}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+PGSERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+STRBERR\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e141503bb4572b1f6ba188a2b78e6b5}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+STRBERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+STRBERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d7336277b31432dfd53597866b1d689}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+STRBERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e141503bb4572b1f6ba188a2b78e6b5}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+STRBERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+INCERR\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0292a57ff28f33b41a41a5545b1ced74}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+INCERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+INCERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8cf73aac2d92ab5b9e11a717dbe6e8}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+INCERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0292a57ff28f33b41a41a5545b1ced74}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+INCERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+OPERR\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ffe5adaa590e6a509a2d5cd395988d}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+OPERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+OPERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6b6022b3335fa5042a7f851a50b71e3}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+OPERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ffe5adaa590e6a509a2d5cd395988d}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+OPERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+RDPERR\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae19ea70f233e1c2ffb932ba5294d64e7}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+RDPERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+RDPERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0281cc1689d1e96533beed503170b081}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+RDPERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae19ea70f233e1c2ffb932ba5294d64e7}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+RDPERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+RDSERR\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303387dff407fde8d66910fd95e59c02}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+RDSERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+RDSERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6408a2efc584a57f81a3774d1031e8}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+RDSERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303387dff407fde8d66910fd95e59c02}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+RDSERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+SNECCERR\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc84131d492454cd3162994863724ade}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+SNECCERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+SNECCERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30f684aaa0c8efac0629dc9f105e8861}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+SNECCERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc84131d492454cd3162994863724ade}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+SNECCERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+DBECCERR\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab32e0a1584ffaf0a9aca5f56fa233b2f}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+DBECCERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+DBECCERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f1611e000ae1629feaab977fe42960e}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+DBECCERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab32e0a1584ffaf0a9aca5f56fa233b2f}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+DBECCERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+CRCEND\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9c849979bf765912d3a70c1cc55a47f}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+CRCEND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+CRCEND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e87cd0f90fd40e30fa3d39dee1d13d}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+CRCEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9c849979bf765912d3a70c1cc55a47f}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+CRCEND\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+CRCRDERR\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01995468e5b9204ae9c2dfe9344699c}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+CRCRDERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+CRCRDERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e7029389b27b1a22d0d00a2a0a5881}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+CRCRDERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01995468e5b9204ae9c2dfe9344699c}{FLASH\+\_\+\+CCR\+\_\+\+CLR\+\_\+\+CRCRDERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+\+OPTLOCK\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fb506626a51c8b29c864573f6c2835}{FLASH\+\_\+\+OPTCR\+\_\+\+OPTLOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTCR\+\_\+\+OPTLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c1da080e341fca41ce7f7d661cc4904}{FLASH\+\_\+\+OPTCR\+\_\+\+OPTLOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fb506626a51c8b29c864573f6c2835}{FLASH\+\_\+\+OPTCR\+\_\+\+OPTLOCK\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+\+OPTSTART\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dd2c066cd1451b7d83285c03ed2d038}{FLASH\+\_\+\+OPTCR\+\_\+\+OPTSTART\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTCR\+\_\+\+OPTSTART\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5645b984a593633f579db1de2f59f87f}{FLASH\+\_\+\+OPTCR\+\_\+\+OPTSTART}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dd2c066cd1451b7d83285c03ed2d038}{FLASH\+\_\+\+OPTCR\+\_\+\+OPTSTART\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+\+OPTCHANGEERRIE\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59c143783f59073c1b12f61140250dda}{FLASH\+\_\+\+OPTCR\+\_\+\+OPTCHANGEERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTCR\+\_\+\+OPTCHANGEERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa166b9fb4b009bb77b417f2e5b37d936}{FLASH\+\_\+\+OPTCR\+\_\+\+OPTCHANGEERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59c143783f59073c1b12f61140250dda}{FLASH\+\_\+\+OPTCR\+\_\+\+OPTCHANGEERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTSR\+\_\+\+OPT\+\_\+\+BUSY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga642c8c8348c183de99dfcd21ab209c6b}{FLASH\+\_\+\+OPTSR\+\_\+\+OPT\+\_\+\+BUSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTSR\+\_\+\+OPT\+\_\+\+BUSY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4af7f46a145c4cd56cd0e3029547b768}{FLASH\+\_\+\+OPTSR\+\_\+\+OPT\+\_\+\+BUSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga642c8c8348c183de99dfcd21ab209c6b}{FLASH\+\_\+\+OPTSR\+\_\+\+OPT\+\_\+\+BUSY\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTSR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9213d4c8cdd56a97449ba6622222414}{FLASH\+\_\+\+OPTSR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FLASH\+\_\+\+OPTSR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c409f778a909db3e58e19c4d99839d}{FLASH\+\_\+\+OPTSR\+\_\+\+BOR\+\_\+\+LEV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9213d4c8cdd56a97449ba6622222414}{FLASH\+\_\+\+OPTSR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecff8b535e43e98ba1aec625b2e14ce4}{FLASH\+\_\+\+OPTSR\+\_\+\+BOR\+\_\+\+LEV\+\_\+0}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTSR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbed24dcadb210dd2430f1ed64711750}{FLASH\+\_\+\+OPTSR\+\_\+\+BOR\+\_\+\+LEV\+\_\+1}}~(0x2\+UL $<$$<$ FLASH\+\_\+\+OPTSR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTSR\+\_\+\+IWDG1\+\_\+\+SW\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9293f264cf838494b1954b088b45cf5}{FLASH\+\_\+\+OPTSR\+\_\+\+IWDG1\+\_\+\+SW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTSR\+\_\+\+IWDG1\+\_\+\+SW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05eaa119d6f00bb868b904f792d7b08c}{FLASH\+\_\+\+OPTSR\+\_\+\+IWDG1\+\_\+\+SW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9293f264cf838494b1954b088b45cf5}{FLASH\+\_\+\+OPTSR\+\_\+\+IWDG1\+\_\+\+SW\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTSR\+\_\+\+NRST\+\_\+\+STOP\+\_\+\+D1\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55cfcc58864d3e7dd1e3e90360f079d2}{FLASH\+\_\+\+OPTSR\+\_\+\+NRST\+\_\+\+STOP\+\_\+\+D1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTSR\+\_\+\+NRST\+\_\+\+STOP\+\_\+\+D1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cb385b03ede6205261234a04561ec97}{FLASH\+\_\+\+OPTSR\+\_\+\+NRST\+\_\+\+STOP\+\_\+\+D1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55cfcc58864d3e7dd1e3e90360f079d2}{FLASH\+\_\+\+OPTSR\+\_\+\+NRST\+\_\+\+STOP\+\_\+\+D1\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTSR\+\_\+\+NRST\+\_\+\+STBY\+\_\+\+D1\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18d6dccd53012c1d33ca50f2fc3015fe}{FLASH\+\_\+\+OPTSR\+\_\+\+NRST\+\_\+\+STBY\+\_\+\+D1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTSR\+\_\+\+NRST\+\_\+\+STBY\+\_\+\+D1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c1513bff1328ad695124e9ca4acfbb}{FLASH\+\_\+\+OPTSR\+\_\+\+NRST\+\_\+\+STBY\+\_\+\+D1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18d6dccd53012c1d33ca50f2fc3015fe}{FLASH\+\_\+\+OPTSR\+\_\+\+NRST\+\_\+\+STBY\+\_\+\+D1\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTSR\+\_\+\+RDP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5a6810f320e4426e13853459d720f1b}{FLASH\+\_\+\+OPTSR\+\_\+\+RDP\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+OPTSR\+\_\+\+RDP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc7bb5afa70a6e1a8c60ed9f741da742}{FLASH\+\_\+\+OPTSR\+\_\+\+RDP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5a6810f320e4426e13853459d720f1b}{FLASH\+\_\+\+OPTSR\+\_\+\+RDP\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTSR\+\_\+\+FZ\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4422589fa644238259382d72b8ba0287}{FLASH\+\_\+\+OPTSR\+\_\+\+FZ\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTSR\+\_\+\+FZ\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc90cb45b76866fa422cfc094f821706}{FLASH\+\_\+\+OPTSR\+\_\+\+FZ\+\_\+\+IWDG\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4422589fa644238259382d72b8ba0287}{FLASH\+\_\+\+OPTSR\+\_\+\+FZ\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTSR\+\_\+\+FZ\+\_\+\+IWDG\+\_\+\+SDBY\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga219cbb03250e3b45e074014ad4fc9d13}{FLASH\+\_\+\+OPTSR\+\_\+\+FZ\+\_\+\+IWDG\+\_\+\+SDBY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTSR\+\_\+\+FZ\+\_\+\+IWDG\+\_\+\+SDBY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d95ca3237a4dc2c9723f4692950cded}{FLASH\+\_\+\+OPTSR\+\_\+\+FZ\+\_\+\+IWDG\+\_\+\+SDBY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga219cbb03250e3b45e074014ad4fc9d13}{FLASH\+\_\+\+OPTSR\+\_\+\+FZ\+\_\+\+IWDG\+\_\+\+SDBY\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTSR\+\_\+\+ST\+\_\+\+RAM\+\_\+\+SIZE\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c89b25e3971364a48507eb4a77eaed0}{FLASH\+\_\+\+OPTSR\+\_\+\+ST\+\_\+\+RAM\+\_\+\+SIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FLASH\+\_\+\+OPTSR\+\_\+\+ST\+\_\+\+RAM\+\_\+\+SIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga418bc24e2fc763fa0160b8e907e88411}{FLASH\+\_\+\+OPTSR\+\_\+\+ST\+\_\+\+RAM\+\_\+\+SIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c89b25e3971364a48507eb4a77eaed0}{FLASH\+\_\+\+OPTSR\+\_\+\+ST\+\_\+\+RAM\+\_\+\+SIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0210ec142397da8930c9995ae4c8da}{FLASH\+\_\+\+OPTSR\+\_\+\+ST\+\_\+\+RAM\+\_\+\+SIZE\+\_\+0}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTSR\+\_\+\+ST\+\_\+\+RAM\+\_\+\+SIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ce135b34693c5d62388674d153ffb84}{FLASH\+\_\+\+OPTSR\+\_\+\+ST\+\_\+\+RAM\+\_\+\+SIZE\+\_\+1}}~(0x2\+UL $<$$<$ FLASH\+\_\+\+OPTSR\+\_\+\+ST\+\_\+\+RAM\+\_\+\+SIZE\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTSR\+\_\+\+SECURITY\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga211c675be80cd4118de92de56c94c883}{FLASH\+\_\+\+OPTSR\+\_\+\+SECURITY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTSR\+\_\+\+SECURITY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f5da62e79d019291f4e896fd64a490e}{FLASH\+\_\+\+OPTSR\+\_\+\+SECURITY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga211c675be80cd4118de92de56c94c883}{FLASH\+\_\+\+OPTSR\+\_\+\+SECURITY\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTSR\+\_\+\+NRST\+\_\+\+STOP\+\_\+\+D2\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfea08c1209b7c60a2244b38b8d2b472}{FLASH\+\_\+\+OPTSR\+\_\+\+NRST\+\_\+\+STOP\+\_\+\+D2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTSR\+\_\+\+NRST\+\_\+\+STOP\+\_\+\+D2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9052b89adcad9798aba22acf3583517}{FLASH\+\_\+\+OPTSR\+\_\+\+NRST\+\_\+\+STOP\+\_\+\+D2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfea08c1209b7c60a2244b38b8d2b472}{FLASH\+\_\+\+OPTSR\+\_\+\+NRST\+\_\+\+STOP\+\_\+\+D2\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTSR\+\_\+\+NRST\+\_\+\+STBY\+\_\+\+D2\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70464c37a7a1b8c6327b69b0bb9f543f}{FLASH\+\_\+\+OPTSR\+\_\+\+NRST\+\_\+\+STBY\+\_\+\+D2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTSR\+\_\+\+NRST\+\_\+\+STBY\+\_\+\+D2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92082b4ad004d22935a622d283a264bc}{FLASH\+\_\+\+OPTSR\+\_\+\+NRST\+\_\+\+STBY\+\_\+\+D2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70464c37a7a1b8c6327b69b0bb9f543f}{FLASH\+\_\+\+OPTSR\+\_\+\+NRST\+\_\+\+STBY\+\_\+\+D2\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTSR\+\_\+\+IO\+\_\+\+HSLV\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a1d934984bd575e3b604b7dc622d377}{FLASH\+\_\+\+OPTSR\+\_\+\+IO\+\_\+\+HSLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTSR\+\_\+\+IO\+\_\+\+HSLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f739a3390ee1bfc34a14df274625af2}{FLASH\+\_\+\+OPTSR\+\_\+\+IO\+\_\+\+HSLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a1d934984bd575e3b604b7dc622d377}{FLASH\+\_\+\+OPTSR\+\_\+\+IO\+\_\+\+HSLV\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTSR\+\_\+\+OPTCHANGEERR\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff1ded15a5035e44d15dd1531d250055}{FLASH\+\_\+\+OPTSR\+\_\+\+OPTCHANGEERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTSR\+\_\+\+OPTCHANGEERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ed2135df47f8f528c0bef804cc12dbc}{FLASH\+\_\+\+OPTSR\+\_\+\+OPTCHANGEERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff1ded15a5035e44d15dd1531d250055}{FLASH\+\_\+\+OPTSR\+\_\+\+OPTCHANGEERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCCR\+\_\+\+CLR\+\_\+\+OPTCHANGEERR\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb46dd574ccbdd8f283a5cb9ce324ada}{FLASH\+\_\+\+OPTCCR\+\_\+\+CLR\+\_\+\+OPTCHANGEERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTCCR\+\_\+\+CLR\+\_\+\+OPTCHANGEERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4dab47b2acb05d0012ecc6db45481b6}{FLASH\+\_\+\+OPTCCR\+\_\+\+CLR\+\_\+\+OPTCHANGEERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb46dd574ccbdd8f283a5cb9ce324ada}{FLASH\+\_\+\+OPTCCR\+\_\+\+CLR\+\_\+\+OPTCHANGEERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+PRAR\+\_\+\+PROT\+\_\+\+AREA\+\_\+\+START\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9093f94999c8bd3fa547da48064a1e4f}{FLASH\+\_\+\+PRAR\+\_\+\+PROT\+\_\+\+AREA\+\_\+\+START\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ FLASH\+\_\+\+PRAR\+\_\+\+PROT\+\_\+\+AREA\+\_\+\+START\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga685ac3b6fad6c5eb544998b16dab61fe}{FLASH\+\_\+\+PRAR\+\_\+\+PROT\+\_\+\+AREA\+\_\+\+START}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9093f94999c8bd3fa547da48064a1e4f}{FLASH\+\_\+\+PRAR\+\_\+\+PROT\+\_\+\+AREA\+\_\+\+START\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+PRAR\+\_\+\+PROT\+\_\+\+AREA\+\_\+\+END\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79bc7c90afddbe02d2efeab1cb1a028f}{FLASH\+\_\+\+PRAR\+\_\+\+PROT\+\_\+\+AREA\+\_\+\+END\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ FLASH\+\_\+\+PRAR\+\_\+\+PROT\+\_\+\+AREA\+\_\+\+END\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga605e949ff69d754fc4a1c556054e2355}{FLASH\+\_\+\+PRAR\+\_\+\+PROT\+\_\+\+AREA\+\_\+\+END}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79bc7c90afddbe02d2efeab1cb1a028f}{FLASH\+\_\+\+PRAR\+\_\+\+PROT\+\_\+\+AREA\+\_\+\+END\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+PRAR\+\_\+\+DMEP\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace54b87bc390d4b5016dd7298bd984f3}{FLASH\+\_\+\+PRAR\+\_\+\+DMEP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+PRAR\+\_\+\+DMEP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d633e7b521cfcbc2f1f9ad6e9d46045}{FLASH\+\_\+\+PRAR\+\_\+\+DMEP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace54b87bc390d4b5016dd7298bd984f3}{FLASH\+\_\+\+PRAR\+\_\+\+DMEP\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SCAR\+\_\+\+SEC\+\_\+\+AREA\+\_\+\+START\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e1846e419e30cd146ed9e8271f38ec7}{FLASH\+\_\+\+SCAR\+\_\+\+SEC\+\_\+\+AREA\+\_\+\+START\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ FLASH\+\_\+\+SCAR\+\_\+\+SEC\+\_\+\+AREA\+\_\+\+START\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d09cb42887bb1f68de94bcfc9181e79}{FLASH\+\_\+\+SCAR\+\_\+\+SEC\+\_\+\+AREA\+\_\+\+START}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e1846e419e30cd146ed9e8271f38ec7}{FLASH\+\_\+\+SCAR\+\_\+\+SEC\+\_\+\+AREA\+\_\+\+START\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SCAR\+\_\+\+SEC\+\_\+\+AREA\+\_\+\+END\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90a07fcb74c63844f7b01fe51c7f60b1}{FLASH\+\_\+\+SCAR\+\_\+\+SEC\+\_\+\+AREA\+\_\+\+END\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ FLASH\+\_\+\+SCAR\+\_\+\+SEC\+\_\+\+AREA\+\_\+\+END\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dbba5752359062332fde7e9ab21f3f4}{FLASH\+\_\+\+SCAR\+\_\+\+SEC\+\_\+\+AREA\+\_\+\+END}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90a07fcb74c63844f7b01fe51c7f60b1}{FLASH\+\_\+\+SCAR\+\_\+\+SEC\+\_\+\+AREA\+\_\+\+END\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SCAR\+\_\+\+DMES\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecaad4d4058d6e235f79773a2d93bf21}{FLASH\+\_\+\+SCAR\+\_\+\+DMES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SCAR\+\_\+\+DMES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4596736c7484f6e66d76ae271072df6b}{FLASH\+\_\+\+SCAR\+\_\+\+DMES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecaad4d4058d6e235f79773a2d93bf21}{FLASH\+\_\+\+SCAR\+\_\+\+DMES\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WPSN\+\_\+\+WRPSN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga493fa5bc1cd927ac21e41eceafc6823c}{FLASH\+\_\+\+WPSN\+\_\+\+WRPSN\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+WPSN\+\_\+\+WRPSN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabcdb2307b84a74d1b3d00c1e66248a8}{FLASH\+\_\+\+WPSN\+\_\+\+WRPSN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga493fa5bc1cd927ac21e41eceafc6823c}{FLASH\+\_\+\+WPSN\+\_\+\+WRPSN\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+BOOT\+\_\+\+ADD0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga286bf12ecc873c383d571ea06d9a719e}{FLASH\+\_\+\+BOOT\+\_\+\+ADD0\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FLASH\+\_\+\+BOOT\+\_\+\+ADD0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e3816f7efe71a81d292e2ab04ef061}{FLASH\+\_\+\+BOOT\+\_\+\+ADD0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga286bf12ecc873c383d571ea06d9a719e}{FLASH\+\_\+\+BOOT\+\_\+\+ADD0\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+BOOT\+\_\+\+ADD1\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28cc2398c8257e03d1211aa4ca8f14ea}{FLASH\+\_\+\+BOOT\+\_\+\+ADD1\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FLASH\+\_\+\+BOOT\+\_\+\+ADD1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fa9eb7fd3e307b267bed10fc0f2043c}{FLASH\+\_\+\+BOOT\+\_\+\+ADD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28cc2398c8257e03d1211aa4ca8f14ea}{FLASH\+\_\+\+BOOT\+\_\+\+ADD1\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CRCCR\+\_\+\+CRC\+\_\+\+SECT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52890e0a00e3f7bb6c227dabf4a4e39b}{FLASH\+\_\+\+CRCCR\+\_\+\+CRC\+\_\+\+SECT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FLASH\+\_\+\+CRCCR\+\_\+\+CRC\+\_\+\+SECT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c6b70272afa5b48da26ff8b89d94a87}{FLASH\+\_\+\+CRCCR\+\_\+\+CRC\+\_\+\+SECT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52890e0a00e3f7bb6c227dabf4a4e39b}{FLASH\+\_\+\+CRCCR\+\_\+\+CRC\+\_\+\+SECT\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CRCCR\+\_\+\+CRC\+\_\+\+BY\+\_\+\+SECT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26b3f688fc99cf6f2c0fc2a5affcc869}{FLASH\+\_\+\+CRCCR\+\_\+\+CRC\+\_\+\+BY\+\_\+\+SECT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CRCCR\+\_\+\+CRC\+\_\+\+BY\+\_\+\+SECT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed688096de0892f52aa93c982560c482}{FLASH\+\_\+\+CRCCR\+\_\+\+CRC\+\_\+\+BY\+\_\+\+SECT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26b3f688fc99cf6f2c0fc2a5affcc869}{FLASH\+\_\+\+CRCCR\+\_\+\+CRC\+\_\+\+BY\+\_\+\+SECT\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CRCCR\+\_\+\+ADD\+\_\+\+SECT\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22c298e05f933b6331cd0d0ba776766d}{FLASH\+\_\+\+CRCCR\+\_\+\+ADD\+\_\+\+SECT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CRCCR\+\_\+\+ADD\+\_\+\+SECT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22319dfa24e3f7cfd183c044a8c8de6e}{FLASH\+\_\+\+CRCCR\+\_\+\+ADD\+\_\+\+SECT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22c298e05f933b6331cd0d0ba776766d}{FLASH\+\_\+\+CRCCR\+\_\+\+ADD\+\_\+\+SECT\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CRCCR\+\_\+\+CLEAN\+\_\+\+SECT\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afeb2fa00d579069aa4cbe8c241297d}{FLASH\+\_\+\+CRCCR\+\_\+\+CLEAN\+\_\+\+SECT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CRCCR\+\_\+\+CLEAN\+\_\+\+SECT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d1a56314707b3259fdea66f895502c}{FLASH\+\_\+\+CRCCR\+\_\+\+CLEAN\+\_\+\+SECT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afeb2fa00d579069aa4cbe8c241297d}{FLASH\+\_\+\+CRCCR\+\_\+\+CLEAN\+\_\+\+SECT\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CRCCR\+\_\+\+START\+\_\+\+CRC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6330b740490be52011ebd61a6cd359de}{FLASH\+\_\+\+CRCCR\+\_\+\+START\+\_\+\+CRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CRCCR\+\_\+\+START\+\_\+\+CRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f9384d521cbeb3638f779c5dc3b7bfe}{FLASH\+\_\+\+CRCCR\+\_\+\+START\+\_\+\+CRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6330b740490be52011ebd61a6cd359de}{FLASH\+\_\+\+CRCCR\+\_\+\+START\+\_\+\+CRC\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CRCCR\+\_\+\+CLEAN\+\_\+\+CRC\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18f761bedd56a4b93a609bcdc11176c0}{FLASH\+\_\+\+CRCCR\+\_\+\+CLEAN\+\_\+\+CRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CRCCR\+\_\+\+CLEAN\+\_\+\+CRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1bf695b6f407465813c2984acd6ad27}{FLASH\+\_\+\+CRCCR\+\_\+\+CLEAN\+\_\+\+CRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18f761bedd56a4b93a609bcdc11176c0}{FLASH\+\_\+\+CRCCR\+\_\+\+CLEAN\+\_\+\+CRC\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CRCCR\+\_\+\+CRC\+\_\+\+BURST\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c74b7241e5f9c420e3857a22cb3a7b7}{FLASH\+\_\+\+CRCCR\+\_\+\+CRC\+\_\+\+BURST\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FLASH\+\_\+\+CRCCR\+\_\+\+CRC\+\_\+\+BURST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1f61ce794f9df1a5debd0a2523f5f5e}{FLASH\+\_\+\+CRCCR\+\_\+\+CRC\+\_\+\+BURST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c74b7241e5f9c420e3857a22cb3a7b7}{FLASH\+\_\+\+CRCCR\+\_\+\+CRC\+\_\+\+BURST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea26eba37c38540d1dec1503dda3f1d}{FLASH\+\_\+\+CRCCR\+\_\+\+CRC\+\_\+\+BURST\+\_\+0}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CRCCR\+\_\+\+CRC\+\_\+\+BURST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04ffe648eb7623a7968c0e483e16e887}{FLASH\+\_\+\+CRCCR\+\_\+\+CRC\+\_\+\+BURST\+\_\+1}}~(0x2\+UL $<$$<$ FLASH\+\_\+\+CRCCR\+\_\+\+CRC\+\_\+\+BURST\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CRCCR\+\_\+\+ALL\+\_\+\+BANK\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c4f178184148f7534d68125d260d26d}{FLASH\+\_\+\+CRCCR\+\_\+\+ALL\+\_\+\+BANK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CRCCR\+\_\+\+ALL\+\_\+\+BANK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37445e768b62869c1be1a3f10d300dcc}{FLASH\+\_\+\+CRCCR\+\_\+\+ALL\+\_\+\+BANK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c4f178184148f7534d68125d260d26d}{FLASH\+\_\+\+CRCCR\+\_\+\+ALL\+\_\+\+BANK\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CRCSADD\+\_\+\+CRC\+\_\+\+START\+\_\+\+ADDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9ac44d17351d127e2b89274005f0427}{FLASH\+\_\+\+CRCSADD\+\_\+\+CRC\+\_\+\+START\+\_\+\+ADDR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ FLASH\+\_\+\+CRCSADD\+\_\+\+CRC\+\_\+\+START\+\_\+\+ADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed99557e780466eeac8ee60499b6569a}{FLASH\+\_\+\+CRCSADD\+\_\+\+CRC\+\_\+\+START\+\_\+\+ADDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9ac44d17351d127e2b89274005f0427}{FLASH\+\_\+\+CRCSADD\+\_\+\+CRC\+\_\+\+START\+\_\+\+ADDR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CRCEADD\+\_\+\+CRC\+\_\+\+END\+\_\+\+ADDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b46516ed8f45874270980e5dd22a83f}{FLASH\+\_\+\+CRCEADD\+\_\+\+CRC\+\_\+\+END\+\_\+\+ADDR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ FLASH\+\_\+\+CRCEADD\+\_\+\+CRC\+\_\+\+END\+\_\+\+ADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15754758a0eddf45ab56f76aaae42f40}{FLASH\+\_\+\+CRCEADD\+\_\+\+CRC\+\_\+\+END\+\_\+\+ADDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b46516ed8f45874270980e5dd22a83f}{FLASH\+\_\+\+CRCEADD\+\_\+\+CRC\+\_\+\+END\+\_\+\+ADDR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CRCDATA\+\_\+\+CRC\+\_\+\+DATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a414dc9ce4e9a48a78273bab2c4ea26}{FLASH\+\_\+\+CRCDATA\+\_\+\+CRC\+\_\+\+DATA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ FLASH\+\_\+\+CRCDATA\+\_\+\+CRC\+\_\+\+DATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade5ac77533b09bf8900c4661bb445ded}{FLASH\+\_\+\+CRCDATA\+\_\+\+CRC\+\_\+\+DATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a414dc9ce4e9a48a78273bab2c4ea26}{FLASH\+\_\+\+CRCDATA\+\_\+\+CRC\+\_\+\+DATA\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ECC\+\_\+\+FA\+\_\+\+FAIL\+\_\+\+ECC\+\_\+\+ADDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c9974598269a5fbb12e966874ddf880}{FLASH\+\_\+\+ECC\+\_\+\+FA\+\_\+\+FAIL\+\_\+\+ECC\+\_\+\+ADDR\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ FLASH\+\_\+\+ECC\+\_\+\+FA\+\_\+\+FAIL\+\_\+\+ECC\+\_\+\+ADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3233471fe0840b96e57309403fbde1b6}{FLASH\+\_\+\+ECC\+\_\+\+FA\+\_\+\+FAIL\+\_\+\+ECC\+\_\+\+ADDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c9974598269a5fbb12e966874ddf880}{FLASH\+\_\+\+ECC\+\_\+\+FA\+\_\+\+FAIL\+\_\+\+ECC\+\_\+\+ADDR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTSR2\+\_\+\+TCM\+\_\+\+AXI\+\_\+\+SHARED\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga097c054680188aef8d35396a78cd67c6}{FLASH\+\_\+\+OPTSR2\+\_\+\+TCM\+\_\+\+AXI\+\_\+\+SHARED\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FLASH\+\_\+\+OPTSR2\+\_\+\+TCM\+\_\+\+AXI\+\_\+\+SHARED\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eea9469c07654c20034bbf82ad14ef2}{FLASH\+\_\+\+OPTSR2\+\_\+\+TCM\+\_\+\+AXI\+\_\+\+SHARED}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga097c054680188aef8d35396a78cd67c6}{FLASH\+\_\+\+OPTSR2\+\_\+\+TCM\+\_\+\+AXI\+\_\+\+SHARED\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35e62c96b19d9b379c79248c842eba86}{FLASH\+\_\+\+OPTSR2\+\_\+\+TCM\+\_\+\+AXI\+\_\+\+SHARED\+\_\+0}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTSR2\+\_\+\+TCM\+\_\+\+AXI\+\_\+\+SHARED\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbef4969972d2bfca321f25a42d51a1a}{FLASH\+\_\+\+OPTSR2\+\_\+\+TCM\+\_\+\+AXI\+\_\+\+SHARED\+\_\+1}}~(0x2\+UL $<$$<$ FLASH\+\_\+\+OPTSR2\+\_\+\+TCM\+\_\+\+AXI\+\_\+\+SHARED\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTSR2\+\_\+\+CPUFREQ\+\_\+\+BOOST\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8161bfe087da344d6d0dcdf657d56165}{FLASH\+\_\+\+OPTSR2\+\_\+\+CPUFREQ\+\_\+\+BOOST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTSR2\+\_\+\+CPUFREQ\+\_\+\+BOOST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b47e0c62093dd9a5db415c43ce72b2e}{FLASH\+\_\+\+OPTSR2\+\_\+\+CPUFREQ\+\_\+\+BOOST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8161bfe087da344d6d0dcdf657d56165}{FLASH\+\_\+\+OPTSR2\+\_\+\+CPUFREQ\+\_\+\+BOOST\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BASE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2085d652e2582feabc01037c779da409}{FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BASE\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BASE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8dc152282daaf76930fa69f484c35a}{FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BASE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2085d652e2582feabc01037c779da409}{FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BASE\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1849da1cf3142d01de45cd0d302555ec}{FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc36f66148718e01139d183b8103ff69}{FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BUF\+\_\+\+SIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1849da1cf3142d01de45cd0d302555ec}{FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+X1\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+FULL\+\_\+\+WM\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaef98a9e9bbaf14979482e56db8a8f1d}{FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+FULL\+\_\+\+WM\+\_\+\+Msk}}~(0x3\+UL  $<$$<$ FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+FULL\+\_\+\+WM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59c62a2672097687f1f21c2cb25dcb02}{FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+FULL\+\_\+\+WM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaef98a9e9bbaf14979482e56db8a8f1d}{FMAC\+\_\+\+X1\+BUFCFG\+\_\+\+FULL\+\_\+\+WM\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BASE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92c68aa46cdafd7b4554adc1d6614963}{FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BASE\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BASE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e1d58aea47539028e3de0346fdc426f}{FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BASE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92c68aa46cdafd7b4554adc1d6614963}{FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BASE\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae964c39c00ee0cdfb27226302403f759}{FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f21fe04e9d8f74a50be4d70a7b6385}{FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BUF\+\_\+\+SIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae964c39c00ee0cdfb27226302403f759}{FMAC\+\_\+\+X2\+BUFCFG\+\_\+\+X2\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BASE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1455d26e0e0a744c94cf134e90d15600}{FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BASE\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BASE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d4d2ec7dbbd7832fc51da68894a17ff}{FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BASE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1455d26e0e0a744c94cf134e90d15600}{FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BASE\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1519abc60ba09c8c25682964c25632c}{FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe5cf0840c903916b30b5fca3a1ccadb}{FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BUF\+\_\+\+SIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1519abc60ba09c8c25682964c25632c}{FMAC\+\_\+\+YBUFCFG\+\_\+\+Y\+\_\+\+BUF\+\_\+\+SIZE\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+YBUFCFG\+\_\+\+EMPTY\+\_\+\+WM\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4204d65bfd679984f0dc3f196874e674}{FMAC\+\_\+\+YBUFCFG\+\_\+\+EMPTY\+\_\+\+WM\+\_\+\+Msk}}~(0x3\+UL  $<$$<$ FMAC\+\_\+\+YBUFCFG\+\_\+\+EMPTY\+\_\+\+WM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7076d3db36ea9d1f276a2310e1d0b28}{FMAC\+\_\+\+YBUFCFG\+\_\+\+EMPTY\+\_\+\+WM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4204d65bfd679984f0dc3f196874e674}{FMAC\+\_\+\+YBUFCFG\+\_\+\+EMPTY\+\_\+\+WM\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+PARAM\+\_\+\+P\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga281da3f03bdc314462ebcc6a6bef27c3}{FMAC\+\_\+\+PARAM\+\_\+\+P\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fd0c70c43ae266c231abac826d9c6bb}{FMAC\+\_\+\+PARAM\+\_\+P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga281da3f03bdc314462ebcc6a6bef27c3}{FMAC\+\_\+\+PARAM\+\_\+\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+PARAM\+\_\+\+Q\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0a9f9a31187140e332ce67b1153234}{FMAC\+\_\+\+PARAM\+\_\+\+Q\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+Q\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8998553ef7b7306c26a9aef0fc1cf28f}{FMAC\+\_\+\+PARAM\+\_\+Q}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0a9f9a31187140e332ce67b1153234}{FMAC\+\_\+\+PARAM\+\_\+\+Q\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+PARAM\+\_\+\+R\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eba7f0b7014cb7e5a3c0cc15e9bb251}{FMAC\+\_\+\+PARAM\+\_\+\+R\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacf62c1029d8f3e616f2b934e443c7e}{FMAC\+\_\+\+PARAM\+\_\+R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eba7f0b7014cb7e5a3c0cc15e9bb251}{FMAC\+\_\+\+PARAM\+\_\+\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac89ecc1c3cf99e4db9ad19f6ba679e77}{FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae44295f6d66ec4d0f4977a76b204dbd3}{FMAC\+\_\+\+PARAM\+\_\+\+FUNC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac89ecc1c3cf99e4db9ad19f6ba679e77}{FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1501c36dcf7dffd1365256b510d20c}{FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+0}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeefe26a6b111071d404122a7af4adf0a}{FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+1}}~(0x2\+UL  $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36bfe3db86c05c222ff74a372e228861}{FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+2}}~(0x4\+UL  $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881f37fdec292ef96ea5a776dce70748}{FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+3}}~(0x8\+UL  $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e1eca403f1a7c2f089d9ee275cf960b}{FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+4}}~(0x10\+UL $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4be358b05413356eb956ff587198e73}{FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+5}}~(0x20\+UL $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82aa13552f327893589ccd91246038f8}{FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+6}}~(0x40\+UL $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+FUNC\+\_\+\+Pos)
\item 
\#define {\bfseries FMAC\+\_\+\+PARAM\+\_\+\+START\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf20109783a4ab0a9a3b5cce747f48e6}{FMAC\+\_\+\+PARAM\+\_\+\+START\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+PARAM\+\_\+\+START\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42524034246e591cd03fff639f22938}{FMAC\+\_\+\+PARAM\+\_\+\+START}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf20109783a4ab0a9a3b5cce747f48e6}{FMAC\+\_\+\+PARAM\+\_\+\+START\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+CR\+\_\+\+RIEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga543a1069ff9d8fcf1320a6573bb5d699}{FMAC\+\_\+\+CR\+\_\+\+RIEN\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+CR\+\_\+\+RIEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6dc5d14850ddae8d50c104eb646973c}{FMAC\+\_\+\+CR\+\_\+\+RIEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga543a1069ff9d8fcf1320a6573bb5d699}{FMAC\+\_\+\+CR\+\_\+\+RIEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+CR\+\_\+\+WIEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9bdbed30f738fdf80eb6cf5a222b01}{FMAC\+\_\+\+CR\+\_\+\+WIEN\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+CR\+\_\+\+WIEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7663cc7fba9c26bb8e45c0ac5392aca}{FMAC\+\_\+\+CR\+\_\+\+WIEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9bdbed30f738fdf80eb6cf5a222b01}{FMAC\+\_\+\+CR\+\_\+\+WIEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+CR\+\_\+\+OVFLIEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172c5ec29ff946f9c2dd720bd68a2ee5}{FMAC\+\_\+\+CR\+\_\+\+OVFLIEN\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+CR\+\_\+\+OVFLIEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42117b9ae684f727b9fb7bb14c515c3e}{FMAC\+\_\+\+CR\+\_\+\+OVFLIEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172c5ec29ff946f9c2dd720bd68a2ee5}{FMAC\+\_\+\+CR\+\_\+\+OVFLIEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+CR\+\_\+\+UNFLIEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42dd9abf9e7fe6560047d5b62a6ddc8f}{FMAC\+\_\+\+CR\+\_\+\+UNFLIEN\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+CR\+\_\+\+UNFLIEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551f0e5bdbe3c515e77c9f974eb4cf07}{FMAC\+\_\+\+CR\+\_\+\+UNFLIEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42dd9abf9e7fe6560047d5b62a6ddc8f}{FMAC\+\_\+\+CR\+\_\+\+UNFLIEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+CR\+\_\+\+SATIEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92f43c84b515293fe455209070d57132}{FMAC\+\_\+\+CR\+\_\+\+SATIEN\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+CR\+\_\+\+SATIEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1caabf0bc28375fa8cda0206730a5ab}{FMAC\+\_\+\+CR\+\_\+\+SATIEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92f43c84b515293fe455209070d57132}{FMAC\+\_\+\+CR\+\_\+\+SATIEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+CR\+\_\+\+DMAREN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26d0cc526d3831a831b62d1cd98492ec}{FMAC\+\_\+\+CR\+\_\+\+DMAREN\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+CR\+\_\+\+DMAREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ec59cad3e0e7e68ff2933687d5da40b}{FMAC\+\_\+\+CR\+\_\+\+DMAREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26d0cc526d3831a831b62d1cd98492ec}{FMAC\+\_\+\+CR\+\_\+\+DMAREN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+CR\+\_\+\+DMAWEN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59dd68f43094e5c58f496fae8808005a}{FMAC\+\_\+\+CR\+\_\+\+DMAWEN\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+CR\+\_\+\+DMAWEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfeb794a98295720ebb8bcca39389bf3}{FMAC\+\_\+\+CR\+\_\+\+DMAWEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59dd68f43094e5c58f496fae8808005a}{FMAC\+\_\+\+CR\+\_\+\+DMAWEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+CR\+\_\+\+CLIPEN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf5a70f053642f1733467b62ff9bbd2e}{FMAC\+\_\+\+CR\+\_\+\+CLIPEN\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+CR\+\_\+\+CLIPEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfaa03f4d43aa0aef3f367c63dda3a1f}{FMAC\+\_\+\+CR\+\_\+\+CLIPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf5a70f053642f1733467b62ff9bbd2e}{FMAC\+\_\+\+CR\+\_\+\+CLIPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89215de45ec558a07ef2c1ef034cded6}{FMAC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga540dcaf91034ef2058386472bad214f9}{FMAC\+\_\+\+CR\+\_\+\+RESET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89215de45ec558a07ef2c1ef034cded6}{FMAC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+SR\+\_\+\+YEMPTY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42dae9e57f1b89be126ebdb4e90545c2}{FMAC\+\_\+\+SR\+\_\+\+YEMPTY\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+SR\+\_\+\+YEMPTY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b02308579e0bd88826a1248611fdfb}{FMAC\+\_\+\+SR\+\_\+\+YEMPTY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42dae9e57f1b89be126ebdb4e90545c2}{FMAC\+\_\+\+SR\+\_\+\+YEMPTY\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+SR\+\_\+\+X1\+FULL\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa604381fc836e6837d75859122ff5ebb}{FMAC\+\_\+\+SR\+\_\+\+X1\+FULL\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+SR\+\_\+\+X1\+FULL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaac2f0608ef4a2567eadfa9efff9766b}{FMAC\+\_\+\+SR\+\_\+\+X1\+FULL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa604381fc836e6837d75859122ff5ebb}{FMAC\+\_\+\+SR\+\_\+\+X1\+FULL\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+SR\+\_\+\+OVFL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacbb7e172a598c8fcbe1b74368f5b853}{FMAC\+\_\+\+SR\+\_\+\+OVFL\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+SR\+\_\+\+OVFL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac498b6e64b675e1953b0695a1103b4a6}{FMAC\+\_\+\+SR\+\_\+\+OVFL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacbb7e172a598c8fcbe1b74368f5b853}{FMAC\+\_\+\+SR\+\_\+\+OVFL\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+SR\+\_\+\+UNFL\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec7e8a94a2e57d9a9434cde7c68dcce0}{FMAC\+\_\+\+SR\+\_\+\+UNFL\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+SR\+\_\+\+UNFL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334319c8cab5edc61416a404a62855da}{FMAC\+\_\+\+SR\+\_\+\+UNFL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec7e8a94a2e57d9a9434cde7c68dcce0}{FMAC\+\_\+\+SR\+\_\+\+UNFL\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+SR\+\_\+\+SAT\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14aa79cdcc89ea03d2d67621b4e61324}{FMAC\+\_\+\+SR\+\_\+\+SAT\+\_\+\+Msk}}~(0x1\+UL  $<$$<$ FMAC\+\_\+\+SR\+\_\+\+SAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4390ef291121e4773cb438f0b2a03514}{FMAC\+\_\+\+SR\+\_\+\+SAT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14aa79cdcc89ea03d2d67621b4e61324}{FMAC\+\_\+\+SR\+\_\+\+SAT\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+WDATA\+\_\+\+WDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed330a9a896a790952a27943b6925d94}{FMAC\+\_\+\+WDATA\+\_\+\+WDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FMAC\+\_\+\+WDATA\+\_\+\+WDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a18cd9da0eb76a09088da68e743ec7b}{FMAC\+\_\+\+WDATA\+\_\+\+WDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed330a9a896a790952a27943b6925d94}{FMAC\+\_\+\+WDATA\+\_\+\+WDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries FMAC\+\_\+\+RDATA\+\_\+\+RDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f19e2bcea76e24ae18bea7f94e313ac}{FMAC\+\_\+\+RDATA\+\_\+\+RDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FMAC\+\_\+\+RDATA\+\_\+\+RDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6430782d0af9045fb25bb0a5bd603aaf}{FMAC\+\_\+\+RDATA\+\_\+\+RDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f19e2bcea76e24ae18bea7f94e313ac}{FMAC\+\_\+\+RDATA\+\_\+\+RDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCR1\+\_\+\+CCLKEN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae873484b8a524889aa32c553d5e72f8a}{FMC\+\_\+\+BCR1\+\_\+\+CCLKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCR1\+\_\+\+CCLKEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac584fdb8c76d8407c6653ed8ab97ccef}{FMC\+\_\+\+BCR1\+\_\+\+CCLKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae873484b8a524889aa32c553d5e72f8a}{FMC\+\_\+\+BCR1\+\_\+\+CCLKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCR1\+\_\+\+WFDIS\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473707832ee86b97812bab3044bb37cb}{FMC\+\_\+\+BCR1\+\_\+\+WFDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCR1\+\_\+\+WFDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9126627358994c4a4957d22187bb173d}{FMC\+\_\+\+BCR1\+\_\+\+WFDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473707832ee86b97812bab3044bb37cb}{FMC\+\_\+\+BCR1\+\_\+\+WFDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCR1\+\_\+\+BMAP\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28ba4320dda7491915b4623d95c8d20e}{FMC\+\_\+\+BCR1\+\_\+\+BMAP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FMC\+\_\+\+BCR1\+\_\+\+BMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6bb2097a99976fc675f95be7e10e699}{FMC\+\_\+\+BCR1\+\_\+\+BMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28ba4320dda7491915b4623d95c8d20e}{FMC\+\_\+\+BCR1\+\_\+\+BMAP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddd6e921ed3ad9c1f72dd4a97faa1d93}{FMC\+\_\+\+BCR1\+\_\+\+BMAP\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCR1\+\_\+\+BMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e91362757afb6bcbf492dc512fd245}{FMC\+\_\+\+BCR1\+\_\+\+BMAP\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BCR1\+\_\+\+BMAP\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BCR1\+\_\+\+FMCEN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127cea299a4b175497c011fd69955366}{FMC\+\_\+\+BCR1\+\_\+\+FMCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCR1\+\_\+\+FMCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f9c22af381198062efcd53e97f977dc}{FMC\+\_\+\+BCR1\+\_\+\+FMCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127cea299a4b175497c011fd69955366}{FMC\+\_\+\+BCR1\+\_\+\+FMCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+MBKEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee8a214706473974f9a83a608d4ed8bf}{FMC\+\_\+\+BCRx\+\_\+\+MBKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MBKEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e6aaaf5c3a78550ae8226963624489b}{FMC\+\_\+\+BCRx\+\_\+\+MBKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee8a214706473974f9a83a608d4ed8bf}{FMC\+\_\+\+BCRx\+\_\+\+MBKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+MUXEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9cd75686a848f71b2f11928714e17d5}{FMC\+\_\+\+BCRx\+\_\+\+MUXEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MUXEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5b5ef3624608b114a13ae3b1555e3f9}{FMC\+\_\+\+BCRx\+\_\+\+MUXEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9cd75686a848f71b2f11928714e17d5}{FMC\+\_\+\+BCRx\+\_\+\+MUXEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27fad402d428574c2c268f569d21270}{FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02f8ffcd59ed3d8074480ee776b824b1}{FMC\+\_\+\+BCRx\+\_\+\+MTYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27fad402d428574c2c268f569d21270}{FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d37f3727bc356135f3c8dcb6cf8c205}{FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4ce15ca0c75e3b0d7c67c022d7b3df}{FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga251399789f4b1acbf07f685801357388}{FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc7b2a969824443050fcbe98ed77fba8}{FMC\+\_\+\+BCRx\+\_\+\+MWID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga251399789f4b1acbf07f685801357388}{FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa79dbf444f006decf3142101db039f7a}{FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86fdc5d2bf3f535bbd25749a834ce0c0}{FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+FACCEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f8e07d0b23ca6d448f6dbbbd21a56b}{FMC\+\_\+\+BCRx\+\_\+\+FACCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+FACCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade9fb0d48f45a7c73d6641f698d37995}{FMC\+\_\+\+BCRx\+\_\+\+FACCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f8e07d0b23ca6d448f6dbbbd21a56b}{FMC\+\_\+\+BCRx\+\_\+\+FACCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+BURSTEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b3e5281f9400be4fe3d6bbe103dd5a}{FMC\+\_\+\+BCRx\+\_\+\+BURSTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+BURSTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa592a384c66fe0c0d9e9d16d9f27de4e}{FMC\+\_\+\+BCRx\+\_\+\+BURSTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b3e5281f9400be4fe3d6bbe103dd5a}{FMC\+\_\+\+BCRx\+\_\+\+BURSTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+WAITPOL\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga656d9326cc7722cce8f912227fe7353c}{FMC\+\_\+\+BCRx\+\_\+\+WAITPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+WAITPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5477407a9b62a1a6f36933f01cf4f6}{FMC\+\_\+\+BCRx\+\_\+\+WAITPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga656d9326cc7722cce8f912227fe7353c}{FMC\+\_\+\+BCRx\+\_\+\+WAITPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+WAITCFG\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32354f802a9fee70d813ea68c457890a}{FMC\+\_\+\+BCRx\+\_\+\+WAITCFG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+WAITCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4939b39fb415f4c15dfeba1c986e1cf}{FMC\+\_\+\+BCRx\+\_\+\+WAITCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32354f802a9fee70d813ea68c457890a}{FMC\+\_\+\+BCRx\+\_\+\+WAITCFG\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+WREN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa854dfe6ebb27f291cb268c8d851d192}{FMC\+\_\+\+BCRx\+\_\+\+WREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+WREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c60dc80fab132122b4581d136d669b0}{FMC\+\_\+\+BCRx\+\_\+\+WREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa854dfe6ebb27f291cb268c8d851d192}{FMC\+\_\+\+BCRx\+\_\+\+WREN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+WAITEN\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f7679f16a23cb61dc15c15e050f0ad}{FMC\+\_\+\+BCRx\+\_\+\+WAITEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+WAITEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bec0c15803bdf26cb7b611576b7bdfa}{FMC\+\_\+\+BCRx\+\_\+\+WAITEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f7679f16a23cb61dc15c15e050f0ad}{FMC\+\_\+\+BCRx\+\_\+\+WAITEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+EXTMOD\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac049128e27c1729d21629d65f48b264c}{FMC\+\_\+\+BCRx\+\_\+\+EXTMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+EXTMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0854cedd5f3cba1e77c328d0b1aa03a7}{FMC\+\_\+\+BCRx\+\_\+\+EXTMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac049128e27c1729d21629d65f48b264c}{FMC\+\_\+\+BCRx\+\_\+\+EXTMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+ASYNCWAIT\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf364c9d1a19cfefd6b05298381c6d8ff}{FMC\+\_\+\+BCRx\+\_\+\+ASYNCWAIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+ASYNCWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5563562206d8ca90177b3da453651f97}{FMC\+\_\+\+BCRx\+\_\+\+ASYNCWAIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf364c9d1a19cfefd6b05298381c6d8ff}{FMC\+\_\+\+BCRx\+\_\+\+ASYNCWAIT\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb2ac499d293c203a48162a586e2d07}{FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3379277bc88eca7e309876ac963081f2}{FMC\+\_\+\+BCRx\+\_\+\+CPSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb2ac499d293c203a48162a586e2d07}{FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4b0ec70fe034432e3658f659b866ce}{FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b75528c786afa4234c58a1078fb77c8}{FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79b915089298515b977423b514ba470f}{FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+CBURSTRW\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d2af02abf7ca2b98527accd9636cb1f}{FMC\+\_\+\+BCRx\+\_\+\+CBURSTRW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+CBURSTRW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga966b7de22cf4a03a341d2de404f724c6}{FMC\+\_\+\+BCRx\+\_\+\+CBURSTRW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d2af02abf7ca2b98527accd9636cb1f}{FMC\+\_\+\+BCRx\+\_\+\+CBURSTRW\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73b49f535d6d82d961dbea1b53c4ab2e}{FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa864b2bf05088cf7e48f63129dbf683a}{FMC\+\_\+\+BTRx\+\_\+\+ADDSET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73b49f535d6d82d961dbea1b53c4ab2e}{FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa4d0037543263f7b3034dafe193bb13}{FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga171f37e6447eb947c1e3f00cd0fcc365}{FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee9caa604f1af1f5dcba5399869fa2e6}{FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfae8ff8be26148283cefa3640c08bc9}{FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c08c10f3c34b4810d5c491462533cfe}{FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03f94dcf9d2587bb66d060f236753e98}{FMC\+\_\+\+BTRx\+\_\+\+ADDHLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c08c10f3c34b4810d5c491462533cfe}{FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803f668052af6ba9fc26dfa698e18d1d}{FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82cea6665c4241e496816fbd76480ae7}{FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653dee92077380d2d1823c0d6204dc97}{FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7959388fdf7d70b5b181100dfec595a5}{FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aad68812fdd81886aa789bd21696c13}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de96f46c54f6c68fdadb1f79019e872}{FMC\+\_\+\+BTRx\+\_\+\+DATAST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aad68812fdd81886aa789bd21696c13}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a2aec43200ccbdc7b45eaa8bc1083a6}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4002c2a1b342576279c8cf87185602cc}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a37e826483da6bac72d3437a1e31923}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a4d00f1b989ff84473fe317bc4e0db8}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16eda6b42cc771fb0d779328e3ba2906}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga263a574caaed0358bcddadfe1b62b679}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0caedfea292f26b84745d0f36ee2321}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga416d4053215d01b582c8cd41280b188f}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac0ec8ef5ecb23195e0580f715690bd}{FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2923756ee152a1af19a87469bb63a840}{FMC\+\_\+\+BTRx\+\_\+\+BUSTURN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac0ec8ef5ecb23195e0580f715690bd}{FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3def068292588e6f4df3e6e30caf121}{FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeadbedf5b0bd63d68d65615a1cb3957}{FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae14c965ba8fbf0f5b7cf92e03c4c693f}{FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01851060a12cda9ab6a240ef15fe1b09}{FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae327f3b4b5b9ab315d4d5c9c32730d9}{FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbafdb66e6638b43f34ff89263a02783}{FMC\+\_\+\+BTRx\+\_\+\+CLKDIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae327f3b4b5b9ab315d4d5c9c32730d9}{FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dba124384d3ded633716b3667896679}{FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7d707a185dcc058c581e88bb3fa235d}{FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815e2e1f92d2b1eba50249d2230803ba}{FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d3e07c085a25c1e04f0ec58fbbfe621}{FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59c0b89f8e805a86911140b07eca0e42}{FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae863fd85857b0ea9988b1fb272a578e0}{FMC\+\_\+\+BTRx\+\_\+\+DATLAT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59c0b89f8e805a86911140b07eca0e42}{FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ba668ab1bc649a0f8da0c48ad8d20ed}{FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b8058cee89011770739915c718379b2}{FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d9b412eafc2133cdd8eb38f8009c16b}{FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881ceef27bba0462f01ec61282ba35b1}{FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8a5f918210fbb43d6d24bf4c068ec09}{FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79d06dde6b9a2582478c2d3df313b2d0}{FMC\+\_\+\+BTRx\+\_\+\+ACCMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8a5f918210fbb43d6d24bf4c068ec09}{FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07c7d677d194af3f461f182a2be22efe}{FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1978131a2edb949b0ae486ef489c72d8}{FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad83c740901799e4f61c355ee58fdec90}{FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98861548948fd13a0051846e0da47762}{FMC\+\_\+\+BWTRx\+\_\+\+ADDSET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad83c740901799e4f61c355ee58fdec90}{FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f904b8dffaa9640b6c03401bef80667}{FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b70137f9fb8c9551349910974ca6935}{FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b1f70825e02c9c6e9c5f6f0d389744}{FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5df73886730bae686b559bae3ee530}{FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9119d9904577dada277ab192c1c47f07}{FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331b5916c57cb552d52ae840b2dc4c2f}{FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9119d9904577dada277ab192c1c47f07}{FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadcb587d0229238fa49dda00a6b95a43}{FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8520063b109d68553554bba8b2d23333}{FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd87b9e15778406ea68a5bf8b9ae0e3a}{FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3762f834ffd423cb793a619f07d4199}{FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c8c320dee676e05ab8fc795c1d521ba}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga735dd40a69c3ae03830ed0ec7ef56a26}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c8c320dee676e05ab8fc795c1d521ba}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09779751645bc37dcb06cbdca52e60b}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c8bede30776d3bc2c1ca535c9839f3a}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c3424c3ce7e401e39acd416df8590d9}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad547817fa85a4f090c32352d395c422f}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319a12581e1205cf9b90bd87adf868af}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad39e91cc229c24a4dcb68e20add65b4d}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f1872ce58c000c56f31d4e458dc7dde}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae88b01729a0c60cdf82d15d1c5d17199}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91280804772b39ca410a22435c9d9f81}{FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c087fcb08da9a656cc64cb0a63be64}{FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91280804772b39ca410a22435c9d9f81}{FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga429ede962d2ce6254ea737a258ac8022}{FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa34e12f8af66366f79fd698de1728ebb}{FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga712e75447944e7da22a9213e55439e1f}{FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa65144921d0b622988f563733f3fa1e1}{FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a8b09076b4dda4e7d24423ec271661f}{FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga207b3285044731cb0c29adefff17e505}{FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a8b09076b4dda4e7d24423ec271661f}{FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf4c88c69984cc5514be7cf620c306df}{FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga051b394b157dffab95ac5f99c0a49426}{FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PCR\+\_\+\+PWAITEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6524a8e5c52b642ce3cc64a065b47dc8}{FMC\+\_\+\+PCR\+\_\+\+PWAITEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+PWAITEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8b226dd185159177700c050eaebd89c}{FMC\+\_\+\+PCR\+\_\+\+PWAITEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6524a8e5c52b642ce3cc64a065b47dc8}{FMC\+\_\+\+PCR\+\_\+\+PWAITEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+PCR\+\_\+\+PBKEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c2bd24bad9e8ba5e56c0bf1adbc5ac1}{FMC\+\_\+\+PCR\+\_\+\+PBKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+PBKEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4062c4c6a263064cc1f042bde7f86ecc}{FMC\+\_\+\+PCR\+\_\+\+PBKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c2bd24bad9e8ba5e56c0bf1adbc5ac1}{FMC\+\_\+\+PCR\+\_\+\+PBKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f8516c0c1dd88ad5be2365d6b1ebf2}{FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0267dc43fe73bd853d831334f7703cca}{FMC\+\_\+\+PCR\+\_\+\+PWID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f8516c0c1dd88ad5be2365d6b1ebf2}{FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98a640f2d438d41cbcc23928b4da3a7}{FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b52de31fd35b8dc7f4221716af7c409}{FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PCR\+\_\+\+ECCEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cb7955fad2fa1c4c00b94f80e6c776a}{FMC\+\_\+\+PCR\+\_\+\+ECCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+ECCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002da315c29cdb3bfd54e7599be390e2}{FMC\+\_\+\+PCR\+\_\+\+ECCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cb7955fad2fa1c4c00b94f80e6c776a}{FMC\+\_\+\+PCR\+\_\+\+ECCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ec9f44bbc7379819bbf357df58ef2b}{FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac351e99858e39068f5648922532b3b83}{FMC\+\_\+\+PCR\+\_\+\+TCLR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ec9f44bbc7379819bbf357df58ef2b}{FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76dfb2bfc148ac53966ba85e1f9f3df5}{FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9cd5294f9a446254bca9d4180242c60}{FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ddcbb186ef456e1483ed5c4569034a8}{FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13215b798f1f2fa9810f33332cee48af}{FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef10f40acb0bffeb3f0c54acda23c499}{FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43de633621aabb2082fe473ca03ade77}{FMC\+\_\+\+PCR\+\_\+\+TAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef10f40acb0bffeb3f0c54acda23c499}{FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab21b100c7beac8f93e8b71390d7911fc}{FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8005a8fc79fbc6223bdbfbe2a757b35e}{FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c4750f3b5a9ea6390d88d0d0484415}{FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9b704d6cc46440bcfd15ca17fe68e17}{FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3015d6c2d2cc60c524ac5be7b7fb441}{FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9728603378fb317f3bf09bccf54bfd93}{FMC\+\_\+\+PCR\+\_\+\+ECCPS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3015d6c2d2cc60c524ac5be7b7fb441}{FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae9fc3b26f39a0e2c37dba42f640de40}{FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ef871b2203dbd43703a386813525df8}{FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37ac9de3e357eb07f3d7984f52240b30}{FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+SR\+\_\+\+IRS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e6c61b137e7d9878c4b22abc3eb805}{FMC\+\_\+\+SR\+\_\+\+IRS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SR\+\_\+\+IRS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aebba9887843a75f0d74a1aadfaec5c}{FMC\+\_\+\+SR\+\_\+\+IRS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e6c61b137e7d9878c4b22abc3eb805}{FMC\+\_\+\+SR\+\_\+\+IRS\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+SR\+\_\+\+ILS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa177393f7f319fc17add811a45ead7fe}{FMC\+\_\+\+SR\+\_\+\+ILS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SR\+\_\+\+ILS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e176fe54bfbadddf0d5a1c604717c2}{FMC\+\_\+\+SR\+\_\+\+ILS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa177393f7f319fc17add811a45ead7fe}{FMC\+\_\+\+SR\+\_\+\+ILS\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+SR\+\_\+\+IFS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41aed2dfec2e67254335ebeef38319ed}{FMC\+\_\+\+SR\+\_\+\+IFS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SR\+\_\+\+IFS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21b08396fc575bea43e7cdcf5f1c2e46}{FMC\+\_\+\+SR\+\_\+\+IFS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41aed2dfec2e67254335ebeef38319ed}{FMC\+\_\+\+SR\+\_\+\+IFS\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+SR\+\_\+\+IREN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1e32b88997e3f631759f08b5edd8fba}{FMC\+\_\+\+SR\+\_\+\+IREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SR\+\_\+\+IREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aaa1d8af3b7c74a2d35ef2516a7de31}{FMC\+\_\+\+SR\+\_\+\+IREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1e32b88997e3f631759f08b5edd8fba}{FMC\+\_\+\+SR\+\_\+\+IREN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+SR\+\_\+\+ILEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13081bdd4409f571590495c5adabcecd}{FMC\+\_\+\+SR\+\_\+\+ILEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SR\+\_\+\+ILEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4249519a136c06341a8b3573aa3cc74d}{FMC\+\_\+\+SR\+\_\+\+ILEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13081bdd4409f571590495c5adabcecd}{FMC\+\_\+\+SR\+\_\+\+ILEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+SR\+\_\+\+IFEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90b14d3c29013e670d3b06e33140794}{FMC\+\_\+\+SR\+\_\+\+IFEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SR\+\_\+\+IFEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53eb6a944e89ae29d338c46aa444ff1c}{FMC\+\_\+\+SR\+\_\+\+IFEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90b14d3c29013e670d3b06e33140794}{FMC\+\_\+\+SR\+\_\+\+IFEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+SR\+\_\+\+FEMPT\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84e6611e05db6d8c5aa4c7d316b90046}{FMC\+\_\+\+SR\+\_\+\+FEMPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SR\+\_\+\+FEMPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92ff4285fb3cb9a2ea538348090006e0}{FMC\+\_\+\+SR\+\_\+\+FEMPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84e6611e05db6d8c5aa4c7d316b90046}{FMC\+\_\+\+SR\+\_\+\+FEMPT\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7332c8440a71870c212ae69f3d1287f4}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf90ce5a9d36e9ee0673c274d479c08e}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7332c8440a71870c212ae69f3d1287f4}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d90ad164ff34d5dd3a501e269084be6}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab2f30076413823eebc36710e86aea9}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab983a739921e778ccd649db67e8350c5}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29f5e630bda2f996885bc26438a84f3f}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a234bec8d1d3f9bf9772e068d5ed567}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7e6e598ae1be589d97771849dab9a90}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5fca299f9510247ca48b2f9b0e10a1c}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f961c00dca52b5d2cb7ec18dfeb1a5a}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1cb5e571821fca92bc076e0fe055a6}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11bdb176835bd20ab1ae1232d869a430}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1cb5e571821fca92bc076e0fe055a6}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1abbc02e39f32cd0c738901ee43b0b9f}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101d8a02f6364fc405f4ae9190b57d8b}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga671c7c042e6d8d065c208b406f5da561}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78dccfa7d7256f9779582f16fbe07a9a}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b10d19c123a5666302823602433446}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20399d852f087c954fb4b77021b2554e}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b08be0e9527174305a7a75a5c4e0b85}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c08f8f447d328f33ed517e7a5409f5}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac320ec0c28391154e901bd8a6a7a92bb}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3057545ddb60e892f3a9dadb66903571}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac320ec0c28391154e901bd8a6a7a92bb}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c95bfd2c43727808f9e52e025d2e2a4}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2047c4a3f3d5e7f513c0fb513480b12}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bb8ef205add8629d80e48dfc5c6d7f}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8db80b359b4bbac978f734344c1ca865}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f1cb4d652c1659638da5d5b94260a8c}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eefb37a3add84fa2b160122c0d3d7a2}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e02ed8def98d1906091ef7927159a0}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76632c8e9e9b10c8e453888c7b66e995}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga115df294463d53c376a73cddb9ae06b1}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa23b667a2f5a0321836138c9e63e25ca}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga115df294463d53c376a73cddb9ae06b1}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5aab10d0b54e5d8157cb270bb58620}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15329268b47170af8e25a8f703c5fdcc}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7037412488e73d69fbbc859d1788dc7d}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c1fdbddfb6acaddd7b20c8db03f6e0d}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae54d3408adbae76d0632124bf0bdfd5a}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4486c74507994312aad12067522dded}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54b8df51eb34b0fb3af124dd04055af4}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4804ea9e875b8616b0bddd3ce15293ca}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafec682e4c2561cf75055d843e20c0573}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea5b5500db2d5fa97a36bb16b1edfd0b}{FMC\+\_\+\+PATT\+\_\+\+ATTSET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafec682e4c2561cf75055d843e20c0573}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5ea0293a363fe3d14102b4f0aed3c87}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd8aca16c1038a5d8aca355d63530a38}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef037cd0d8766647636df67ac044dbc1}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7869c81f47d1b1bc5dc06048936122ff}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270f9d95f1df947fd9b71d07316f491b}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98e9be5157db21e22a466750617c10a4}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376387a8c3caece3e65071baad517485}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32e2bc771600c2b384f32fb14a09c8b8}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6523168f55b6564f7c6a46529b762f14}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ef208aba330f60d546b58cfae1f1c5c}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6523168f55b6564f7c6a46529b762f14}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddaeccc1725caf8a84ba134aaf1da807}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614265be5edb61680ae071f2d3ab4efe}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b638900956b3421c78586013ec2f040}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c5148de8b523081678bdf66f7784b40}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5981f4d0c175b3f9fa52945029626be}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85aa2047f8743346df75dbe59b59003c}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga554df4747e47e0b35a36bcc20d7b5039}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f1ee6ae3143dd210df6925903cb88f3}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4184e5da05305a07375bbb37ec41c773}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2de6db92ab1e5089eadae74ed01047}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4184e5da05305a07375bbb37ec41c773}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24afe523ebffef2ff5cb9bc877c91776}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04c0c7432fd33a9d167354989c2b177}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88143cc178d033b197b8d971a2578faf}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53cb9b38d134668e5fb74433e09ef318}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeed587c4e842209c017a9c8e50672c06}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga097d9fd6acaa5ed5a2b8d9755bd92952}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17592ac6bc74d368dbaf391dd4bc7b02}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb7d6e02e1197387c8908fd0ae303dd8}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1de7a2c6bf3c1e72d022cfa5e90649}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f32ef5db79c30d534b213636975756}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1de7a2c6bf3c1e72d022cfa5e90649}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3f068d3b6e129165ced06c083b638d}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9989b07a61d01ea711a393d919f504}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8925d6d6096f8d083ac07c90d5cd9c82}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b30ea19a3e957656506b7dd37a3fc54}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6087b251f04c2c6d5d076f4d3744a1b}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb703963f77fafd362c7a65e6442cf3c}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed939c7b03ac2bfce80ecf770d414cde}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f0a9ca81064b5dc58ad8d7ed60847b0}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+ECCR3\+\_\+\+ECC3\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga727a7059e72ae40fb4c05dec20bf6c56}{FMC\+\_\+\+ECCR3\+\_\+\+ECC3\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ FMC\+\_\+\+ECCR3\+\_\+\+ECC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36ddb0fd454b257c172e2b34c878907b}{FMC\+\_\+\+ECCR3\+\_\+\+ECC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga727a7059e72ae40fb4c05dec20bf6c56}{FMC\+\_\+\+ECCR3\+\_\+\+ECC3\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+SDCRx\+\_\+\+NC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a82581d782ec92745428b15ff432186}{FMC\+\_\+\+SDCRx\+\_\+\+NC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FMC\+\_\+\+SDCRx\+\_\+\+NC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacffe8610ab12d0cecd434b6463743088}{FMC\+\_\+\+SDCRx\+\_\+\+NC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a82581d782ec92745428b15ff432186}{FMC\+\_\+\+SDCRx\+\_\+\+NC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5b78907f21613c60bd8bed4db6a43a}{FMC\+\_\+\+SDCRx\+\_\+\+NC\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SDCRx\+\_\+\+NC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18bd11b96436c2f870969a44d0163b77}{FMC\+\_\+\+SDCRx\+\_\+\+NC\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+SDCRx\+\_\+\+NC\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+SDCRx\+\_\+\+NR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21c3389c143c0977eaf7c9a3e7bde026}{FMC\+\_\+\+SDCRx\+\_\+\+NR\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FMC\+\_\+\+SDCRx\+\_\+\+NR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d4d6758eb603c9bdc18075b45249e8}{FMC\+\_\+\+SDCRx\+\_\+\+NR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21c3389c143c0977eaf7c9a3e7bde026}{FMC\+\_\+\+SDCRx\+\_\+\+NR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga253c339e70574211e168d9b336f211e7}{FMC\+\_\+\+SDCRx\+\_\+\+NR\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SDCRx\+\_\+\+NR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070350787f67d8254c511fbd3c34e1e5}{FMC\+\_\+\+SDCRx\+\_\+\+NR\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+SDCRx\+\_\+\+NR\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+SDCRx\+\_\+\+MWID\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabef9c97b6231ca8dacc1294e16d4297}{FMC\+\_\+\+SDCRx\+\_\+\+MWID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FMC\+\_\+\+SDCRx\+\_\+\+MWID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf5800770030f2f357c07c56d8d5c291}{FMC\+\_\+\+SDCRx\+\_\+\+MWID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabef9c97b6231ca8dacc1294e16d4297}{FMC\+\_\+\+SDCRx\+\_\+\+MWID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1d1afd008d28c53368e754e6e96b4ab}{FMC\+\_\+\+SDCRx\+\_\+\+MWID\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SDCRx\+\_\+\+MWID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac590a3a173468d7137a6a779540eedea}{FMC\+\_\+\+SDCRx\+\_\+\+MWID\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+SDCRx\+\_\+\+MWID\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+SDCRx\+\_\+\+NB\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd8fc226e9e84e155c4bc09c2367eb45}{FMC\+\_\+\+SDCRx\+\_\+\+NB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SDCRx\+\_\+\+NB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb853ee3f5ac5815c52430e701cce387}{FMC\+\_\+\+SDCRx\+\_\+\+NB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd8fc226e9e84e155c4bc09c2367eb45}{FMC\+\_\+\+SDCRx\+\_\+\+NB\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+SDCRx\+\_\+\+CAS\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdf58c7f030f417d1e4a476f0bf0fee4}{FMC\+\_\+\+SDCRx\+\_\+\+CAS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FMC\+\_\+\+SDCRx\+\_\+\+CAS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga740219d410ef8bda793cf9652512edab}{FMC\+\_\+\+SDCRx\+\_\+\+CAS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdf58c7f030f417d1e4a476f0bf0fee4}{FMC\+\_\+\+SDCRx\+\_\+\+CAS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7faab80c8bb66a1f8abdab86112b4731}{FMC\+\_\+\+SDCRx\+\_\+\+CAS\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SDCRx\+\_\+\+CAS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20c4d4a2f30f4b15afab15de3ca48da1}{FMC\+\_\+\+SDCRx\+\_\+\+CAS\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+SDCRx\+\_\+\+CAS\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+SDCRx\+\_\+\+WP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga783b16a0e50e347edfee2ff9eb5bac25}{FMC\+\_\+\+SDCRx\+\_\+\+WP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SDCRx\+\_\+\+WP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1219e50b99b926d466adb8e0e4aa74c}{FMC\+\_\+\+SDCRx\+\_\+\+WP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga783b16a0e50e347edfee2ff9eb5bac25}{FMC\+\_\+\+SDCRx\+\_\+\+WP\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+SDCRx\+\_\+\+SDCLK\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b78e0463046a2a8aa0a7f44caff866d}{FMC\+\_\+\+SDCRx\+\_\+\+SDCLK\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FMC\+\_\+\+SDCRx\+\_\+\+SDCLK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7151dd05ac6ee179dc0394074d8770b4}{FMC\+\_\+\+SDCRx\+\_\+\+SDCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b78e0463046a2a8aa0a7f44caff866d}{FMC\+\_\+\+SDCRx\+\_\+\+SDCLK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf6f06e6159fd765888febeaa8fd0808}{FMC\+\_\+\+SDCRx\+\_\+\+SDCLK\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SDCRx\+\_\+\+SDCLK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657e1411b734c3f034336ff8b8087982}{FMC\+\_\+\+SDCRx\+\_\+\+SDCLK\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+SDCRx\+\_\+\+SDCLK\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+SDCRx\+\_\+\+RBURST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b1acda47d9e3e2153297c6b6340ca49}{FMC\+\_\+\+SDCRx\+\_\+\+RBURST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SDCRx\+\_\+\+RBURST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2228ac180e6909772e59f03c200e07cd}{FMC\+\_\+\+SDCRx\+\_\+\+RBURST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b1acda47d9e3e2153297c6b6340ca49}{FMC\+\_\+\+SDCRx\+\_\+\+RBURST\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+SDCRx\+\_\+\+RPIPE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05b91188956023d82ef926a32ec57e43}{FMC\+\_\+\+SDCRx\+\_\+\+RPIPE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FMC\+\_\+\+SDCRx\+\_\+\+RPIPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac62d53c285825d758204c027a0c66e81}{FMC\+\_\+\+SDCRx\+\_\+\+RPIPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05b91188956023d82ef926a32ec57e43}{FMC\+\_\+\+SDCRx\+\_\+\+RPIPE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8991b5ff7d1e0233324840a38268117e}{FMC\+\_\+\+SDCRx\+\_\+\+RPIPE\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SDCRx\+\_\+\+RPIPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac52ebd15dcd3459526368281a85efc6e}{FMC\+\_\+\+SDCRx\+\_\+\+RPIPE\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+SDCRx\+\_\+\+RPIPE\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+SDTRx\+\_\+\+TMRD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9016833595522a023be8189884afd35a}{FMC\+\_\+\+SDTRx\+\_\+\+TMRD\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TMRD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5416d834f6b57b5ca27aaec732bda072}{FMC\+\_\+\+SDTRx\+\_\+\+TMRD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9016833595522a023be8189884afd35a}{FMC\+\_\+\+SDTRx\+\_\+\+TMRD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0db9917209defc578d13d53826114974}{FMC\+\_\+\+SDTRx\+\_\+\+TMRD\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TMRD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga238e2a245a6ff87084fb55162695e38b}{FMC\+\_\+\+SDTRx\+\_\+\+TMRD\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TMRD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5618a48c44004b104a6296b9e2391db0}{FMC\+\_\+\+SDTRx\+\_\+\+TMRD\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TMRD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10bc833f3f6f384c942e0bcbf4f02367}{FMC\+\_\+\+SDTRx\+\_\+\+TMRD\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TMRD\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+SDTRx\+\_\+\+TXSR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c764bca8b1270d71b1696fc3efb9d16}{FMC\+\_\+\+SDTRx\+\_\+\+TXSR\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TXSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158e0ca743a12c4411d002ac667be777}{FMC\+\_\+\+SDTRx\+\_\+\+TXSR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c764bca8b1270d71b1696fc3efb9d16}{FMC\+\_\+\+SDTRx\+\_\+\+TXSR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab223d8405a47b12be619e0d3ebc1c60b}{FMC\+\_\+\+SDTRx\+\_\+\+TXSR\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TXSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab066a3cd383972fd5e2226a0323a6865}{FMC\+\_\+\+SDTRx\+\_\+\+TXSR\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TXSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c7feb9715fdb3bcd49f3f8e0d07ce57}{FMC\+\_\+\+SDTRx\+\_\+\+TXSR\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TXSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa60c2429a32ba4344594e3433b2d2b39}{FMC\+\_\+\+SDTRx\+\_\+\+TXSR\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TXSR\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+SDTRx\+\_\+\+TRAS\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96cef53eadebda8789e5ea718b797ca5}{FMC\+\_\+\+SDTRx\+\_\+\+TRAS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TRAS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga593d3e9404b7a9ac78d3d37f570e5362}{FMC\+\_\+\+SDTRx\+\_\+\+TRAS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96cef53eadebda8789e5ea718b797ca5}{FMC\+\_\+\+SDTRx\+\_\+\+TRAS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb169e1e1ecb90a3648b77dd5cd823c}{FMC\+\_\+\+SDTRx\+\_\+\+TRAS\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TRAS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67ef23906fcb4e3f051d5c212a00a378}{FMC\+\_\+\+SDTRx\+\_\+\+TRAS\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TRAS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ec223e362e13dcc222a62cbf7734d1f}{FMC\+\_\+\+SDTRx\+\_\+\+TRAS\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TRAS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4bf6a7293e98e7f8676eb52b6617906}{FMC\+\_\+\+SDTRx\+\_\+\+TRAS\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TRAS\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+SDTRx\+\_\+\+TRC\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0b39757032176cff15ec249b2e47474}{FMC\+\_\+\+SDTRx\+\_\+\+TRC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d4d82d08a287dff07074268843de7a5}{FMC\+\_\+\+SDTRx\+\_\+\+TRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0b39757032176cff15ec249b2e47474}{FMC\+\_\+\+SDTRx\+\_\+\+TRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875b00f6f9e7affc176329cc2224ec6e}{FMC\+\_\+\+SDTRx\+\_\+\+TRC\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc5ad54702a571950dcf359a4d06f014}{FMC\+\_\+\+SDTRx\+\_\+\+TRC\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga754d62c344d44de19230eda2b1efbd59}{FMC\+\_\+\+SDTRx\+\_\+\+TRC\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TRC\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+SDTRx\+\_\+\+TWR\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00e8dd70b9a1e86a60162e0ce48ec47}{FMC\+\_\+\+SDTRx\+\_\+\+TWR\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TWR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga400a35f7f718ba92ad3f8f2a383c25fc}{FMC\+\_\+\+SDTRx\+\_\+\+TWR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00e8dd70b9a1e86a60162e0ce48ec47}{FMC\+\_\+\+SDTRx\+\_\+\+TWR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa542660e5e6b2c9ee3f1d3f38bd5b2bd}{FMC\+\_\+\+SDTRx\+\_\+\+TWR\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TWR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edcb3fff88494a39b9a878106e0ed5d}{FMC\+\_\+\+SDTRx\+\_\+\+TWR\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TWR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6868a3a4e2cf97f5525ff01f886936a9}{FMC\+\_\+\+SDTRx\+\_\+\+TWR\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TWR\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+SDTRx\+\_\+\+TRP\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf110cef754560a079430fbbf037747}{FMC\+\_\+\+SDTRx\+\_\+\+TRP\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TRP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2267dc1047d1ecfe03de2f430bcd7ab0}{FMC\+\_\+\+SDTRx\+\_\+\+TRP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf110cef754560a079430fbbf037747}{FMC\+\_\+\+SDTRx\+\_\+\+TRP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fa967e453842185dcdd11fb897acea4}{FMC\+\_\+\+SDTRx\+\_\+\+TRP\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TRP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b74a5fe5315e3f798700e5f33ee63ce}{FMC\+\_\+\+SDTRx\+\_\+\+TRP\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TRP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203789649c92ecf6a136e0be8fa10280}{FMC\+\_\+\+SDTRx\+\_\+\+TRP\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TRP\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+SDTRx\+\_\+\+TRCD\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b311bb551c140d734be9d7b7544aebb}{FMC\+\_\+\+SDTRx\+\_\+\+TRCD\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TRCD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1261350d15d9837d3b1a83ad205cc3d9}{FMC\+\_\+\+SDTRx\+\_\+\+TRCD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b311bb551c140d734be9d7b7544aebb}{FMC\+\_\+\+SDTRx\+\_\+\+TRCD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30fa4f9f97c45a57525987c34edbb3aa}{FMC\+\_\+\+SDTRx\+\_\+\+TRCD\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TRCD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e7d1a511051c34919b7ee868abd6aed}{FMC\+\_\+\+SDTRx\+\_\+\+TRCD\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TRCD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6572542c781efae2577a1d90e87b3527}{FMC\+\_\+\+SDTRx\+\_\+\+TRCD\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+SDTRx\+\_\+\+TRCD\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+SDCMR\+\_\+\+MODE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e50b82ab0b4e8971b0de44bfe495c2d}{FMC\+\_\+\+SDCMR\+\_\+\+MODE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FMC\+\_\+\+SDCMR\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b461484a0933d1a4986e421e5d526f}{FMC\+\_\+\+SDCMR\+\_\+\+MODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e50b82ab0b4e8971b0de44bfe495c2d}{FMC\+\_\+\+SDCMR\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d3ec6d41090e91f8fa0e51cf8661ed6}{FMC\+\_\+\+SDCMR\+\_\+\+MODE\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SDCMR\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6b9bcd474c6c4d2191a0cd769a8c25}{FMC\+\_\+\+SDCMR\+\_\+\+MODE\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+SDCMR\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a48f0ad4ac8ab284d36d50cbe905c6d}{FMC\+\_\+\+SDCMR\+\_\+\+MODE\+\_\+2}}~(0x3\+UL $<$$<$ FMC\+\_\+\+SDCMR\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+SDCMR\+\_\+\+CTB2\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21398960dd4468d2cd14fbe9e37a1e34}{FMC\+\_\+\+SDCMR\+\_\+\+CTB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SDCMR\+\_\+\+CTB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87be0a3520cec2885d2fc16589b97ba0}{FMC\+\_\+\+SDCMR\+\_\+\+CTB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21398960dd4468d2cd14fbe9e37a1e34}{FMC\+\_\+\+SDCMR\+\_\+\+CTB2\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+SDCMR\+\_\+\+CTB1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57075124ff0be7f4efe456f0db2c698d}{FMC\+\_\+\+SDCMR\+\_\+\+CTB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SDCMR\+\_\+\+CTB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e5ca0bd4982c8354c021b53ef8e65e9}{FMC\+\_\+\+SDCMR\+\_\+\+CTB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57075124ff0be7f4efe456f0db2c698d}{FMC\+\_\+\+SDCMR\+\_\+\+CTB1\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+SDCMR\+\_\+\+NRFS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae52da3c11b6bbc01418947543bb7c8f2}{FMC\+\_\+\+SDCMR\+\_\+\+NRFS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+SDCMR\+\_\+\+NRFS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaeb56b5aa330ef73e41e266d097563a}{FMC\+\_\+\+SDCMR\+\_\+\+NRFS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae52da3c11b6bbc01418947543bb7c8f2}{FMC\+\_\+\+SDCMR\+\_\+\+NRFS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7774d6dc5ef85052d769d37508c8491a}{FMC\+\_\+\+SDCMR\+\_\+\+NRFS\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SDCMR\+\_\+\+NRFS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga749af2383a457a11b43f5edbb599ac88}{FMC\+\_\+\+SDCMR\+\_\+\+NRFS\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+SDCMR\+\_\+\+NRFS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338ece2d58060d8ffdd97b6d34cab58f}{FMC\+\_\+\+SDCMR\+\_\+\+NRFS\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+SDCMR\+\_\+\+NRFS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03d9be7436176323dbb83df4cee39a2b}{FMC\+\_\+\+SDCMR\+\_\+\+NRFS\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+SDCMR\+\_\+\+NRFS\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+SDCMR\+\_\+\+MRD\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29a586056dc2ebcf8e221579d54c9e10}{FMC\+\_\+\+SDCMR\+\_\+\+MRD\+\_\+\+Msk}}~(0x1\+FFFUL $<$$<$ FMC\+\_\+\+SDCMR\+\_\+\+MRD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38d24d604092db07d03256b149437920}{FMC\+\_\+\+SDCMR\+\_\+\+MRD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29a586056dc2ebcf8e221579d54c9e10}{FMC\+\_\+\+SDCMR\+\_\+\+MRD\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+SDRTR\+\_\+\+CRE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71eddf482575aaec1b497d210cc7fb66}{FMC\+\_\+\+SDRTR\+\_\+\+CRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SDRTR\+\_\+\+CRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81edf1f7343fe344297dd376cd46fc22}{FMC\+\_\+\+SDRTR\+\_\+\+CRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71eddf482575aaec1b497d210cc7fb66}{FMC\+\_\+\+SDRTR\+\_\+\+CRE\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+SDRTR\+\_\+\+COUNT\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga137efdcddac4a9d4211f4651302e183d}{FMC\+\_\+\+SDRTR\+\_\+\+COUNT\+\_\+\+Msk}}~(0x1\+FFFUL $<$$<$ FMC\+\_\+\+SDRTR\+\_\+\+COUNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481bad1d54c3eae0b2581c867b5e0e68}{FMC\+\_\+\+SDRTR\+\_\+\+COUNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga137efdcddac4a9d4211f4651302e183d}{FMC\+\_\+\+SDRTR\+\_\+\+COUNT\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+SDRTR\+\_\+\+REIE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41416b22b7862474c6329f341e2d0121}{FMC\+\_\+\+SDRTR\+\_\+\+REIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SDRTR\+\_\+\+REIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd0a57affeb0e260988e4c2b4f732e19}{FMC\+\_\+\+SDRTR\+\_\+\+REIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41416b22b7862474c6329f341e2d0121}{FMC\+\_\+\+SDRTR\+\_\+\+REIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+SDSR\+\_\+\+RE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad364eda547d02fb1bee42f28d1c0e3fe}{FMC\+\_\+\+SDSR\+\_\+\+RE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SDSR\+\_\+\+RE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6122b8dc3cac5ac09342b843b36ae36d}{FMC\+\_\+\+SDSR\+\_\+\+RE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad364eda547d02fb1bee42f28d1c0e3fe}{FMC\+\_\+\+SDSR\+\_\+\+RE\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+SDSR\+\_\+\+MODES1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf539a69f72059885009336fdd49836a9}{FMC\+\_\+\+SDSR\+\_\+\+MODES1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FMC\+\_\+\+SDSR\+\_\+\+MODES1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258c6e1bc24052baac9319394072e929}{FMC\+\_\+\+SDSR\+\_\+\+MODES1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf539a69f72059885009336fdd49836a9}{FMC\+\_\+\+SDSR\+\_\+\+MODES1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cfebd747cc0903d32a7e34e498ae665}{FMC\+\_\+\+SDSR\+\_\+\+MODES1\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SDSR\+\_\+\+MODES1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fd27fa69758aa02dec28e01b79ffc2e}{FMC\+\_\+\+SDSR\+\_\+\+MODES1\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+SDSR\+\_\+\+MODES1\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+SDSR\+\_\+\+MODES2\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8706a156995bf96899c16e86629be68}{FMC\+\_\+\+SDSR\+\_\+\+MODES2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FMC\+\_\+\+SDSR\+\_\+\+MODES2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10c0603a55b13a06b5100bd9bf970238}{FMC\+\_\+\+SDSR\+\_\+\+MODES2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8706a156995bf96899c16e86629be68}{FMC\+\_\+\+SDSR\+\_\+\+MODES2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ac465d213b069576f0723fa1f2284e6}{FMC\+\_\+\+SDSR\+\_\+\+MODES2\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SDSR\+\_\+\+MODES2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac54f34b5663ef3b2574b9315d17512cc}{FMC\+\_\+\+SDSR\+\_\+\+MODES2\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+SDSR\+\_\+\+MODES2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cff105dfdd73e5a1705a3a52bfe4953}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cff105dfdd73e5a1705a3a52bfe4953}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac21859652224406f970f4c99d5198d16}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7a47a04b8e25a1de3250bd4921eeddc}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d7601c96266dc29ab8d67804154b3f}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d7601c96266dc29ab8d67804154b3f}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdd2690fbea56b2d7dd8af222370cc95}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a240f6f0b335fe9595019531b4607b9}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a188e7809bffb5a963302debcc602bf}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a188e7809bffb5a963302debcc602bf}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a90c798fa54047f30b83f3eec1821b}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae88847b33d3c78142f99e5d1753451e}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4eaea23a16c4fb39e27d295ce0e5b94}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4eaea23a16c4fb39e27d295ce0e5b94}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga908f28256ab03cf88ed6e2fce3a2a70d}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99db34fd563915c2fc4eb16ef2505c98}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b416b464e6bcd73aa11bf0ef734b47}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b416b464e6bcd73aa11bf0ef734b47}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2336f60fe03642339cbfd4e994812875}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae946375c36dfb3b3669864ee62002e62}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ecdacbc580acb1d0045366bab0605a3}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ecdacbc580acb1d0045366bab0605a3}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9fbe729f8b1780ef0a6a24ce46a5dc9}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85fd33570c7059e94708cb99a1d88e55}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga923f7562b497aa9e864872e6314aec8b}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga923f7562b497aa9e864872e6314aec8b}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9fe86e9e52f1ba692d5ea66c2e43678}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ef7f24d9e982418baef863fbe1ffe5f}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395417bce21078a26c0930132c9853ee}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395417bce21078a26c0930132c9853ee}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac77ebcfb844a2b8893641ee9de058178}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f64e364157865520082d72aa98ab0ee}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7b281c031a88069e827a6ac710e0c5}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7b281c031a88069e827a6ac710e0c5}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac1715680209944bc7593cedf31f491b}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3197ca6a90d936e5a564d377bd4126fd}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0acba3f02fb730df350c2d938792fd74}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0acba3f02fb730df350c2d938792fd74}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga659899030e816750c2e4ecbf4250cc91}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a408c473d172282468a1fccad482bb}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc0dafc52e2eb8562733153c8658e8f4}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc0dafc52e2eb8562733153c8658e8f4}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aa2a41e913180598b59b20ffafc4a47}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad59d8ec1da352c55b9cb65b751f193e1}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga313382ddc024a2cde3a1a3bb6ff1fc4d}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga313382ddc024a2cde3a1a3bb6ff1fc4d}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeb4ecb54a0dc7f304007367e112725d}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7b954225f0a664d602cba0ed1e03d4}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bab0d5ff031fcff49dedb0c36073008}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bab0d5ff031fcff49dedb0c36073008}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc7e3ea6e86a627d7697dafbb7feab6}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a2313be3f7d3fb0f2203456beaa4efe}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c48c21d983bab6115b056239d84217}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c48c21d983bab6115b056239d84217}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga575519f151a9dda7c8e24d7c9e625b0f}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad93a355f773bc67b68b0a665c5a15136}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee9ecd8c12612d429efa6b2694b8a25}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee9ecd8c12612d429efa6b2694b8a25}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa664199b48953065ec3b16e7de90d9b}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e8638837bc4e6d69cd7635296a51730}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdbb728d5db2fb68bbedd6e4374827b}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdbb728d5db2fb68bbedd6e4374827b}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace9ec013afbf2e01286ca61726e92332}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7055ea8ec31fe604f1b5f04e2b194c4}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dbf22f662367e7f4033c6ef85f69162}{GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dbf22f662367e7f4033c6ef85f69162}{GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d6d2752a99a69a1ed6fde751477f65e}{GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d6d2752a99a69a1ed6fde751477f65e}{GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90c1021a385b3e3ad84b5c3f55dcd2bd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90c1021a385b3e3ad84b5c3f55dcd2bd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac467eaf271fc0abc674a0f1657b754b9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac467eaf271fc0abc674a0f1657b754b9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab826bfea8ea3e5500900e31d24603a3f}{GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab826bfea8ea3e5500900e31d24603a3f}{GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa41f6d81f21b5d4c984d318c3d5ea5fc}{GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa41f6d81f21b5d4c984d318c3d5ea5fc}{GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04845f8e00f58279129c9d7cbc40340}{GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04845f8e00f58279129c9d7cbc40340}{GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4371991d169bbce9043ef03eebc3e7}{GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4371991d169bbce9043ef03eebc3e7}{GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88986ea0ef6829d98ea063355ed574bd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88986ea0ef6829d98ea063355ed574bd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23374263ed146dfa55de5e09a9984520}{GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23374263ed146dfa55de5e09a9984520}{GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108993b457894e46ee48421cf847d6b6}{GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108993b457894e46ee48421cf847d6b6}{GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f833cf9e36cd48b282a838ee5d4d269}{GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f833cf9e36cd48b282a838ee5d4d269}{GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac138e0a10703e6da87ff724a9e8314e6}{GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac138e0a10703e6da87ff724a9e8314e6}{GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc65a535136ed14fbaba9d5557d766a9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc65a535136ed14fbaba9d5557d766a9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a50883c2c1f5f71ffed16b182b4690}{GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a50883c2c1f5f71ffed16b182b4690}{GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe5d4eaffe4617f72cc460127fc20cf5}{GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe5d4eaffe4617f72cc460127fc20cf5}{GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab411afa3d01185fcac7de1834855b03b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab411afa3d01185fcac7de1834855b03b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae999b23bc1e7f750599e3919db67bba7}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa211d91a2e8fa199d4d1c64e20c2283c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga788188c5bf4669f2b316aa0c6b723e9e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga788188c5bf4669f2b316aa0c6b723e9e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08097ab565c4771df00762e15e93642c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb2eaafcac4ea42ea17c030512fd59d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a287b69df598692ea5425ac903ee934}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a287b69df598692ea5425ac903ee934}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e96818c186656af3af439dcfa16528b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2548db9b2371c3502f92f75566344141}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1932d5de59094f3b77d1c38c3363e022}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1932d5de59094f3b77d1c38c3363e022}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d54448afbd578a80e745bf88141f15}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7445a434c85d73f0343f07e4b1abd2e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91182962d406df7459584b8cb9646e9e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91182962d406df7459584b8cb9646e9e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bc92d4bc48eb29f15eeda3b4f2b7729}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1074b9afc9555d005eed1283990ee2e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fe5071dcf994ca5836756cd44c7df76}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fe5071dcf994ca5836756cd44c7df76}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51db6938ff53112b1546ea2955c6bec8}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33507bcb6d4a5f11748cd0f81483e900}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f07ebb84c0aa6967ca9057d75f3d5cc}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f07ebb84c0aa6967ca9057d75f3d5cc}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab28c483d24d4f8aefdf89578af2a66a5}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d7d80ccb16466efc06dc08334539fe}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab238b715009a8081e4299a04464f8fba}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab238b715009a8081e4299a04464f8fba}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241f032a5afcf9fbaf7a03ca6756dae3}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55510fcf6f51a1badbd0507b0174ca82}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b220cadf1c6f35a7a5ee9141b353361}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b220cadf1c6f35a7a5ee9141b353361}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9cc347eada649f592544fe46a60d61f}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001e0393d3563dce9de7822581d99f74}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf713561b3fe73574b8566e54dbb7da}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf713561b3fe73574b8566e54dbb7da}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3d503027ce61ba59f5362579c8c75}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf1f4b8620e0003ea2ee281c4d1a86e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aa2187e9c9634216889077d878c85ae}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aa2187e9c9634216889077d878c85ae}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4af74162b730df90c198dd5375c93db}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42c58e1c4f708bb1702b980d7335481}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc4df43b3ca66616ef75c75d828031f}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc4df43b3ca66616ef75c75d828031f}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac1765e06791c8f44a8ab2771ce6e3e0}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad48d309936025096bfc6cb30fa37464c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941e03858f17e677f54ee229faacdeaa}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941e03858f17e677f54ee229faacdeaa}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227ef84ae7d0d0ed7f2e01c26804ad0b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e694529900596202d4cdd7ba188427}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087816fdc310c1d74fa885b608c620c9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087816fdc310c1d74fa885b608c620c9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d214e42ae822601fe8469c5310337d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ce26af8af11b3592c5e70fddf24a1a}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb875fe73210c3a4e1c269e030a357b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb875fe73210c3a4e1c269e030a357b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf32f167e31bfe8d231d99369cad3a932}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7a469a29270897c6a7f44e94fca1f2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c126130830699c993c2d790c31f5e6}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c126130830699c993c2d790c31f5e6}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4114c96c51d3cee45535ff5265b47b2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01afd6d3720d359e6b8c76d03e6c5eb9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0be0e927e30b38360486e4d57854c20}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0be0e927e30b38360486e4d57854c20}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ecb6eae6b933d78446834bf320cc235}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d8177954b7806374d1cbba3bbbfe034}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac529eb9b34ed26a9fb436c230cbad882}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac529eb9b34ed26a9fb436c230cbad882}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6512d7fee2b400279ebd0843a5e481c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb010cc75a60effd883969c35611f5c8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa71a5ea0b0b124a1af187ef2160b412a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa71a5ea0b0b124a1af187ef2160b412a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga044bf572e114a7746127135a3f38caef}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06efd822240e0026cb83e661b88a9e3c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fbaf3b066dac1e0986a5b68ce30b0d3}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fbaf3b066dac1e0986a5b68ce30b0d3}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f885f83700f6710d75e8a23135e4449}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga713dc2ffd7e76239f05399299043538a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f0de7c586465d6dfb0e50d1194271cf}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f0de7c586465d6dfb0e50d1194271cf}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa25af0133be08cc46bd64d19913f090c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac699c89b1b15ad635a1a1109cbe2963e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dca8d52990a63a4185d8185d3100222}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dca8d52990a63a4185d8185d3100222}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31e7a8da20fb184d4bca472726c98058}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3f4ba96ad50d3d5230fa8fb89f637d}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841c8e128f84ac7451f431d24a222072}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841c8e128f84ac7451f431d24a222072}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aa2ea03e1632d3dfe812911bfd97f0b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5d490177e16ae30cd5264012feaa87}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268436f429d673b3b39ea443656997ad}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268436f429d673b3b39ea443656997ad}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2954be6ab54a7d922b2d0f9e5d173f4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb959dd401c4890303c5c7fd962bcc08}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750db53344fb2cc3fb432ff0d7faa85c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750db53344fb2cc3fb432ff0d7faa85c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga430de706497b304d9821b50b3a51ac49}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a687c70a3cd5ef5ccef3a13e431b89}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae60c0e898107eed9a832cc445d00e8f8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae60c0e898107eed9a832cc445d00e8f8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6a86ea34af6c236caa23893d34e6d2}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07fb1faf433996b633d49c8307ce9bb2}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f8b1bfa375b95aa586d4e657d810c1}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f8b1bfa375b95aa586d4e657d810c1}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71dc18b0db03b06216a30e15bb08c81f}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955fdb4da04d3702e3566d5068d9fd0a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd0f388b7d8039e4b3d8dd573bc8f429}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd0f388b7d8039e4b3d8dd573bc8f429}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5acc6eda43958a03426815a0db4a494b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2666e7ba5f50abf8502ba8e0f0f57430}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30a14d0a21b413ff9c5ff1efdec903bc}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30a14d0a21b413ff9c5ff1efdec903bc}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabac3dea5943de3917f93772936539e74}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f8b6c555a779ed1bef06e7ab1a0600}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadebe9101a2f2de81d563e9e982c186cd}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadebe9101a2f2de81d563e9e982c186cd}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4f37903148418084e6059041ac2d3c8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4dd950825a4c5bb9e89e44f4398f050}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7e0dc8ebc4e7c81e65265cae3b23aa4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7e0dc8ebc4e7c81e65265cae3b23aa4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2312d606bfcd3b62e9885d7d7b316b39}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f904affe99bf7a5045c1c3704d1146}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae63e9b1d8c9e5f92cbb3f8ad67304f67}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae63e9b1d8c9e5f92cbb3f8ad67304f67}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39538a30aef08d4bbf9ce88ee22d1b46}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24352127803f5fbe718ff22e7a1062b4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe6424f42570902856737fb45f7d321}{GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe6424f42570902856737fb45f7d321}{GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00dbb77370754ad461600ed3cf418dba}{GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00dbb77370754ad461600ed3cf418dba}{GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b48dad5247c404dda274ab5e5fde340}{GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b48dad5247c404dda274ab5e5fde340}{GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca640e7db8f27244ae9515a58910ae3}{GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca640e7db8f27244ae9515a58910ae3}{GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1d6c2b8346744bc456ea65d4365c207}{GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1d6c2b8346744bc456ea65d4365c207}{GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b44907427286bcb72189dbef6fc0148}{GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b44907427286bcb72189dbef6fc0148}{GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb18ccf8bb22161f83ad929a18d4c4aa}{GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb18ccf8bb22161f83ad929a18d4c4aa}{GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c9835db5c12b661eae0c5a0a69af5a}{GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c9835db5c12b661eae0c5a0a69af5a}{GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08a268c98dea54059f48bbda7edd8e74}{GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08a268c98dea54059f48bbda7edd8e74}{GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dad9a902a8200c53d60ba02de858315}{GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dad9a902a8200c53d60ba02de858315}{GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa33d3d411ebb4a1009e148df02d2ac54}{GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa33d3d411ebb4a1009e148df02d2ac54}{GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad068577edb9af03083fcd0f4de0f8758}{GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad068577edb9af03083fcd0f4de0f8758}{GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a2965de2040e7c131ca5ab24a6724c}{GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a2965de2040e7c131ca5ab24a6724c}{GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38255de273b95c94e29c1bdaa637579e}{GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38255de273b95c94e29c1bdaa637579e}{GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacba67a5c308fb3b335dcd8979625b1b3}{GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacba67a5c308fb3b335dcd8979625b1b3}{GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c156b5eb9356ecd1ba66c96864d5a5}{GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c156b5eb9356ecd1ba66c96864d5a5}{GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c08637123e42a30fbf4e9e49feb650f}{GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c08637123e42a30fbf4e9e49feb650f}{GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284902fc92059f740dc599945071d767}{GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284902fc92059f740dc599945071d767}{GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b7c3794b7948875eea27a4b09bac063}{GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b7c3794b7948875eea27a4b09bac063}{GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b3312000af1016c233b04590b8c054c}{GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b3312000af1016c233b04590b8c054c}{GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27b415dc46e3832b021eb0d697f1b13}{GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27b415dc46e3832b021eb0d697f1b13}{GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530c4cdcbeb559b2f990a237b4765631}{GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530c4cdcbeb559b2f990a237b4765631}{GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga965661d93777219b16fee1d210831622}{GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga965661d93777219b16fee1d210831622}{GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad697f4e743a67aad8ad37560a176ed25}{GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad697f4e743a67aad8ad37560a176ed25}{GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacad5442c3f20d25fdb0b24d78d1eab5b}{GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacad5442c3f20d25fdb0b24d78d1eab5b}{GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871215a04902f7abbc8e4753aa523d87}{GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871215a04902f7abbc8e4753aa523d87}{GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e3aca353a76254fd8d02debede2fae}{GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e3aca353a76254fd8d02debede2fae}{GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5432eff2238e4c6adf1f5c5cda9a797d}{GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5432eff2238e4c6adf1f5c5cda9a797d}{GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae85ad24a6fcfac506e330e0f896b1e23}{GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae85ad24a6fcfac506e330e0f896b1e23}{GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93481785eb62b6669b8aceb1907b8e13}{GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93481785eb62b6669b8aceb1907b8e13}{GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf028b3836cb425dab56d38dd1df17062}{GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf028b3836cb425dab56d38dd1df17062}{GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a07f39cf1e55d17f56df37cd875288}{GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a07f39cf1e55d17f56df37cd875288}{GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758aadb3c036759a162542216f98fcbc}{GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758aadb3c036759a162542216f98fcbc}{GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875bc62855425da548fa2f68d3be0f49}{GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875bc62855425da548fa2f68d3be0f49}{GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d718587115b4b07190c9ade21789ac}{GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d718587115b4b07190c9ade21789ac}{GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d8114b4db83d01096d0337750d3099}{GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d8114b4db83d01096d0337750d3099}{GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0331d270ba3fe6bad1f3353ed09194bf}{GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0331d270ba3fe6bad1f3353ed09194bf}{GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502f44e296cddc2c4099ab7e7e9b11d8}{GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502f44e296cddc2c4099ab7e7e9b11d8}{GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d6a22635cfd41987e341af34b87a63}{GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d6a22635cfd41987e341af34b87a63}{GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635b08b445669748e8fadbcb0d2481e6}{GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635b08b445669748e8fadbcb0d2481e6}{GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765d016146d30e6112499598959a948a}{GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765d016146d30e6112499598959a948a}{GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1f12d75678bb5d295b8f77d5db15a0}{GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1f12d75678bb5d295b8f77d5db15a0}{GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a8f9979581623c5ee8a3b16be563cd1}{GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a8f9979581623c5ee8a3b16be563cd1}{GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d224601eb9ec2476451efe136693769}{GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d224601eb9ec2476451efe136693769}{GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cc01661d2dec2e9dd4b02528e271393}{GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cc01661d2dec2e9dd4b02528e271393}{GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed57c94725261a35387ef04c9675cdbe}{GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed57c94725261a35387ef04c9675cdbe}{GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaaedec226989e8048f5cbde2de6c1c5}{GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaaedec226989e8048f5cbde2de6c1c5}{GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab40b26153e5c50ae45ebc6deb06cc0fb}{GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab40b26153e5c50ae45ebc6deb06cc0fb}{GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6ca69cbc7e23bf313dda10288ce21f5}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6ca69cbc7e23bf313dda10288ce21f5}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9890be2a151b0b31119eba03b36b9df}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9890be2a151b0b31119eba03b36b9df}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca8d1db9b985749bcdcc4f83d80e25b1}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca8d1db9b985749bcdcc4f83d80e25b1}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7045c8361aeed94f72ed591c604d1f1}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7045c8361aeed94f72ed591c604d1f1}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94341de3b04731a0df5c530c572dad7f}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94341de3b04731a0df5c530c572dad7f}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d366ba8f09d9211e25c5e76b56a91af}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d366ba8f09d9211e25c5e76b56a91af}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354a942cded8f779316613b5a73b71ad}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354a942cded8f779316613b5a73b71ad}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b90d1d54ad1a0def096663cfe9cbd74}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b90d1d54ad1a0def096663cfe9cbd74}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5460b708647c1a9f742c0ff0d5bcb17b}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5460b708647c1a9f742c0ff0d5bcb17b}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa6d3943ec6a8d96dd855f436ab8e19}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa6d3943ec6a8d96dd855f436ab8e19}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f93f6e94ae0d842e5b0cda9ba6a1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f93f6e94ae0d842e5b0cda9ba6a1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f483f67fbc5614c010aa147e9ce6b3f}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f483f67fbc5614c010aa147e9ce6b3f}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10f5ee9aeb2eefb25fd195e472c0de8}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10f5ee9aeb2eefb25fd195e472c0de8}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d000805bb6f4ad68ec73159df771422}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d000805bb6f4ad68ec73159df771422}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ad1816ec382b6ef6e952cef1408933f}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ad1816ec382b6ef6e952cef1408933f}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c00dff452eea9a285e36a81c5abd79}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c00dff452eea9a285e36a81c5abd79}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b01ced29f1324ec2711a784f35504dd}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b01ced29f1324ec2711a784f35504dd}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4780ec15743062227ad0808efb16d633}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4780ec15743062227ad0808efb16d633}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8315e9687b2a21a55a2abe39d42fdf}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8315e9687b2a21a55a2abe39d42fdf}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2a02d88e51b603d4b80078ccf691e0}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2a02d88e51b603d4b80078ccf691e0}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c6dff29eb48ca0a5f6da2bc0bf3639}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c6dff29eb48ca0a5f6da2bc0bf3639}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ac7aca22480f300049102d2b1c4be}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ac7aca22480f300049102d2b1c4be}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083a590c26723e38ae5d7fd77e23809c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083a590c26723e38ae5d7fd77e23809c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b322ee1833e0c7d369127406b5ea90e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b322ee1833e0c7d369127406b5ea90e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e44a9155de4980cdb0f8c4d3afc43e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e44a9155de4980cdb0f8c4d3afc43e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551c1ad8749c8ddb6785c06c1461338f}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551c1ad8749c8ddb6785c06c1461338f}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1373c9d71b76f466fd817823e64e7aae}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1373c9d71b76f466fd817823e64e7aae}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aea84ab5cf33a4b62cdb3af4a819bde}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aea84ab5cf33a4b62cdb3af4a819bde}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21271b45020769396b2980a02a4c309}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21271b45020769396b2980a02a4c309}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64171a6f566fed1f9ea7418d6a00871c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64171a6f566fed1f9ea7418d6a00871c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42b591ea761bd0ee23287ff8d508714}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42b591ea761bd0ee23287ff8d508714}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3841ea86b5a8200485ab90c2c6511cec}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3841ea86b5a8200485ab90c2c6511cec}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9312bf35ddbae593f8e94b3ea7dce9b5}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCKK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9312bf35ddbae593f8e94b3ea7dce9b5}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214860438ba3256833543e2f5018922f}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214860438ba3256833543e2f5018922f}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d64770b98ab6db5eee36068d6e0c45a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf16f4a3f9458d9576accc1695bed4a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab872e44f9df01f18e4f78cee45d5cf43}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a83a0eb943535ea970419f7bb87fa52}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aac45598b88539da585e098fc93d68b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aac45598b88539da585e098fc93d68b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6834a1a64ce4c42bd71cdb0bc685f06}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f1e8fe3cf48f2dcdd6cd96c88b5754}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38c620ad920142f38db8ef78674df56}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ee3c6fd5280247ff5cb1e4c139ab85d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga729f1e6b663a55ce7f5cfbe1c71489a4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga729f1e6b663a55ce7f5cfbe1c71489a4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga566eef02569b14ba89745698e4c7f4cb}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99704f0bd6543a391b934faae9f86c0e}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e90655a95edd288bda4552137310e7c}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a2b8fe31b1620d99caaa0d5b00214fc}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34ee7b30defbcad60d167a279a8c17d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34ee7b30defbcad60d167a279a8c17d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0eb39bec095e2b4661141b20c1bd80d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97101a6c182091257d9a86f38bbf8015}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf97dd08bfd9439ae9a8be2aae31572ab}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640b17198ae3a4dca834c93941bb459e}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47cfab1b5c3a37414bc4a6ac2cbd746a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47cfab1b5c3a37414bc4a6ac2cbd746a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga958dcb0150574251c77490397469d443}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f30587f699e9b28347b41b1752d846}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeb379dcb35516d7744e8a7467aa9ddf}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c7a684490eaf01f5e1bd29f89bebfb8}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf514d5f0c3456e2f7fc6d82f2b392051}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf514d5f0c3456e2f7fc6d82f2b392051}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fba4a0c264295148200fdbea3645efb}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf532421a6d6665eb9dd82752aa71bda6}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600caf3a081a223a0c9bbd22c1d65fd7}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf281224f66730f522948ce2f16a9dc}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4e272e9b14944740fbe643542f0ade}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4e272e9b14944740fbe643542f0ade}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4eb2b4e77d1338ae80e889bb7f98159}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87ae4b89cf40e01fc3d0c1cca38db1de}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace077c57cb72736ef5dca98052403b72}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1fee857fd7d1b412ed64b1c6572280}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3248acbb1bea59926db7edb98a245b0}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3248acbb1bea59926db7edb98a245b0}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35641566dd5e2c3483d8ac494ff9e50d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a155fcc736492a694dac6b25c803f85}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a4fdc80b155797db598779ae7a242f}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11328845c720331b1d6a12003b3f4d3}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL0}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL1}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL2}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL3}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL4}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL5}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL6}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL7}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be819e7ca1f69e2d5f6d63aaee056c2}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be819e7ca1f69e2d5f6d63aaee056c2}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72cc5ca956395dbb409019f45601727d}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23cb04d03ed3fc80a827dd4fcd092e92}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d2ccbadd52c0de148593218c735ed3}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd9fc9adc13e5e90df54b8885522f98e}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb779906c49372a9c0d7c8eaf7face71}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb779906c49372a9c0d7c8eaf7face71}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f61f3cb607268196179fa0a28b051e}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6093967302f540000072f05d3e64bf6f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d91556fe4f170bbd818e6d88f5bc56}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab68b3750a95f3627dea9867fb5cf4689}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b875b9713ed4640e400fcf126cf105}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b875b9713ed4640e400fcf126cf105}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9771de8ec013027f8f26d799e7a3fe}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8f7170c263301f7b7c55dcdf1acb832}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b280a9f8a751dcb4a27cf2e9a73598}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1431b847bccbc8841d8ab9a6aa36e5}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76888c8d8080e47339e0fd2e69ab42d8}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76888c8d8080e47339e0fd2e69ab42d8}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga711beadb293e4ef285bb813b2e9feb6d}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad64e530b4cf96c745f69ac97d23195}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffb839fbc0a35b148f17363553f6647}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga570aa5e92e75568945191853f0196321}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae162137694aa110fb89b9afeea1c648f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae162137694aa110fb89b9afeea1c648f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe1b4dcd4e796a2e145df206f35d6ea}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5933c2c73fec3d2f3c41d32fb64bfa}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed0f0c148e3c52bf041ab53af1d88bf}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbd6cfac7c23742a6e1fe120adfe3183}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc533ac377beb113777896f0deb0ef91}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc533ac377beb113777896f0deb0ef91}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74ce92f856d5f687b069166f211ecaf}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d2985f042e79fb320b402a6e1c425f7}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59cb8d2b8ca336c6c169c0e1a07cb2eb}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2ff66c2036fd651e7ae366db237b76c}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae997df2b0bb50f310e7fd17df043e8e8}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae997df2b0bb50f310e7fd17df043e8e8}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5b6ebd9c3a8039b46748dcbd3eda99}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21985995f6f22d63ba1170ee629bcf02}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c98e75f198a3d84038029711c3f299f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41d1c1c7ac6886975bca9cc8ef57c73d}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ca202e9ee8d766a5ee7794dba95b6}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ca202e9ee8d766a5ee7794dba95b6}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841bd65d5afd409fd7f2bf5f1e859348}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga233f1ae0a856a18e7b706093c80a6274}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaae51ed82039c62ec075b42a192c861}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8699f7ff5369b8c20eaa32cfecbe7daf}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH0}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH1}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH2}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH3}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH4}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH5}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH6}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH7}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15
\item 
\#define {\bfseries HSEM\+\_\+\+R\+\_\+\+PROCID\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ae22c7391bb1fa8319194cacb9769d9}{HSEM\+\_\+\+R\+\_\+\+PROCID\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ HSEM\+\_\+\+R\+\_\+\+PROCID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6d8547d34dda3bc04bd61dc3a59f3ca}{HSEM\+\_\+\+R\+\_\+\+PROCID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ae22c7391bb1fa8319194cacb9769d9}{HSEM\+\_\+\+R\+\_\+\+PROCID\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+R\+\_\+\+COREID\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b657d12a503dc9de0be96a2de549a9}{HSEM\+\_\+\+R\+\_\+\+COREID\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ HSEM\+\_\+\+R\+\_\+\+COREID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga612dc601222f1f85636761386d84569c}{HSEM\+\_\+\+R\+\_\+\+COREID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b657d12a503dc9de0be96a2de549a9}{HSEM\+\_\+\+R\+\_\+\+COREID\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+R\+\_\+\+LOCK\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc7080671de1ebec942cbefebba507c5}{HSEM\+\_\+\+R\+\_\+\+LOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+R\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc121e0df98eda63c3060d308b3bee4e}{HSEM\+\_\+\+R\+\_\+\+LOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc7080671de1ebec942cbefebba507c5}{HSEM\+\_\+\+R\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+RLR\+\_\+\+PROCID\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c232835b522d966a427fa13a192ba1}{HSEM\+\_\+\+RLR\+\_\+\+PROCID\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ HSEM\+\_\+\+RLR\+\_\+\+PROCID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0eab1bcb01a8ed74a786acdf40a8eb}{HSEM\+\_\+\+RLR\+\_\+\+PROCID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c232835b522d966a427fa13a192ba1}{HSEM\+\_\+\+RLR\+\_\+\+PROCID\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+RLR\+\_\+\+COREID\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f145e103e880600475f13210aba8c3b}{HSEM\+\_\+\+RLR\+\_\+\+COREID\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ HSEM\+\_\+\+RLR\+\_\+\+COREID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cdc4c5c510f3f1121b66ea390b90924}{HSEM\+\_\+\+RLR\+\_\+\+COREID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f145e103e880600475f13210aba8c3b}{HSEM\+\_\+\+RLR\+\_\+\+COREID\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+RLR\+\_\+\+LOCK\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga143a46b054aaab8e47991976453b47ad}{HSEM\+\_\+\+RLR\+\_\+\+LOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+RLR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f47112c5ceac25e97232be1d235d70b}{HSEM\+\_\+\+RLR\+\_\+\+LOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga143a46b054aaab8e47991976453b47ad}{HSEM\+\_\+\+RLR\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ea8f69632a74310071468ab67f3b62}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga534a5bf117db7eb2c1f7824755064ae1}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ea8f69632a74310071468ab67f3b62}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE0\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadef2f5a2dea97a31046d735adeaa13f3}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44a16daa2aa9d599068bf1018c79403c}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadef2f5a2dea97a31046d735adeaa13f3}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE1\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a035e6d3d0a712aa8725447a570a04e}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga700a5506ce0babb8d008d14c2b8b6a4b}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a035e6d3d0a712aa8725447a570a04e}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE2\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab05fefcf4cdb8898dcd4b428ec421dd2}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf9cfb33dbd6cb430ce12e55060a931}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab05fefcf4cdb8898dcd4b428ec421dd2}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE3\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58d73b5a5efcab5264b761ef439c7038}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga856fbbf467fdc53f69e08f78cae1d54f}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58d73b5a5efcab5264b761ef439c7038}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE4\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga650ac7a2cf87314f640c59dffac793cc}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08845bdc9ebe1a8b71b29aa4a82c5027}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga650ac7a2cf87314f640c59dffac793cc}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE5\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a6f3e67cbee284abd26992b74aa195c}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46d183ec57786200303bbb2aa9232b7}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a6f3e67cbee284abd26992b74aa195c}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE6\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadb8efb0e602c345b92e5bfc2fc11993}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeeea4cdc2931b30979b5c3cb3658cfc4}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadb8efb0e602c345b92e5bfc2fc11993}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE7\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1ccd3a7581edf78b7b5d8707da045d9}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacb8f6bc7bc7c21dfa6ab49c9bdd245b}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1ccd3a7581edf78b7b5d8707da045d9}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE8\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafac2998118aa1dc4f7c145a7874a3b19}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga343a4bd4f92257bfcafa9c53754615e3}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafac2998118aa1dc4f7c145a7874a3b19}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE9\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga793f5cd26ffb861426d1acbdb0aad977}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aac3f37c0db00f8ea526da9d13c27a0}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga793f5cd26ffb861426d1acbdb0aad977}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE10\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5deef17ddef2b01590f7263123f265b7}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54237837c259cf45129cb4bc16fc407f}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5deef17ddef2b01590f7263123f265b7}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE11\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bfbe4cd064c61af513b675b9b69cd38}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784d3bdef3fa78564092fafa1daf06bd}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bfbe4cd064c61af513b675b9b69cd38}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE12\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d9e9829a5db0d5ae8b09e8dffe41a5f}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65882cb19ade0a5322b6a5d8ab1106d4}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d9e9829a5db0d5ae8b09e8dffe41a5f}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE13\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5947a9f19425bd6f78a7aa4fdbf5565c}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5cb4efd7c8345287dc0d355d8e1764}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5947a9f19425bd6f78a7aa4fdbf5565c}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE14\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd64d892ec4edb9d3a819073f583a32c}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d6d9edc267d35ba6f08cab4cfc4a6ee}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd64d892ec4edb9d3a819073f583a32c}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE15\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd23c88b53a04e2b6f338b7e54540b3}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga205e638fd278b220730f9d7b1243ffbb}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd23c88b53a04e2b6f338b7e54540b3}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE16\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1352e987d825d6f3caa1307966a1c14e}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad78d95482b60ba2ea7f8660ea3c8372a}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1352e987d825d6f3caa1307966a1c14e}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE17\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d25006a5d9ce2cde63d7841f17ca8b}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada6731fa76e114d6d28042b3afb66bb8}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d25006a5d9ce2cde63d7841f17ca8b}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE18\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82dd56323188dcd59e0f442c7c6c5694}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70cc8bf78f8ab14063cb745448597b19}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82dd56323188dcd59e0f442c7c6c5694}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE19\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf0c7401afa02b1fd860284e46159c51}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga430b18199458930d98ac71044cac68bc}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf0c7401afa02b1fd860284e46159c51}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE20\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325d3eed6ba915d76110c17bcc0f22cc}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3962a5eece1497bc87d007fde9233d}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325d3eed6ba915d76110c17bcc0f22cc}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE21\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39904d248291f976658b9825e643601f}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac945b98bd4dafcfdb9671e0e7d1cd4a0}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39904d248291f976658b9825e643601f}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE22\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab921e7f8b4697453dac79b6e10f9d293}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241589b15efa8abdb3108e65c388fbfa}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab921e7f8b4697453dac79b6e10f9d293}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE23\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05b8a48cb23b0d427b1b06bc73682216}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3075375a31990a3e8ba67eb561e2511e}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05b8a48cb23b0d427b1b06bc73682216}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE24\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dc292b8f3eebad06862d0e137b6186c}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c51cd5f2983b6deb6ec91a565425058}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dc292b8f3eebad06862d0e137b6186c}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE25\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7a5c958d8155a53d44f7e1a0201571}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39197dea1aaa1e61d9e8a2a31204054d}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7a5c958d8155a53d44f7e1a0201571}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE26\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e579829d07080ef9256a4f6c33a266d}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf08dd1f19e0ecea8c9f1dbadcd76216}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e579829d07080ef9256a4f6c33a266d}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE27\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75c45d362e7cce5472eec8b6c90ae611}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f6949d008d9463db7b7f5ffed7e0c60}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75c45d362e7cce5472eec8b6c90ae611}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE28\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23f3993d223ae0154a8f86c11d57e45}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e3da07495a1856de98cf33c92e8bcc6}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23f3993d223ae0154a8f86c11d57e45}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE29\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb951a7a7eb8069f98fbdcecb3f54f2f}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bc002b5d19ab5113fd76ab131ab544}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb951a7a7eb8069f98fbdcecb3f54f2f}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE30\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+IER\+\_\+\+ISE31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693b59d4fcd8f258da0457dd23daea6b}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+IER\+\_\+\+ISE31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecd610c8477e3bd329489097305c00af}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693b59d4fcd8f258da0457dd23daea6b}{HSEM\+\_\+\+C1\+IER\+\_\+\+ISE31\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04e1556901082a1a04b9065f900c7267}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga414d27c4408a273ee6e5a0378408ee48}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04e1556901082a1a04b9065f900c7267}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC0\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8b9ff3a7f413b41f07155caf42aa90b}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b422a75aab2b9afc7c45a5b1896fdf5}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8b9ff3a7f413b41f07155caf42aa90b}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC1\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80d27bbeb1b9c0d973ca9efb0200f0c7}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga733811ad94b702e6975bb94b7db470df}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80d27bbeb1b9c0d973ca9efb0200f0c7}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC2\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1214f63fbe00a9fa6922ab89cce8c1c}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9f19d42f15c748b46a4e350efbd5672}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1214f63fbe00a9fa6922ab89cce8c1c}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC3\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf89a36f7ae85c24781bb365b9809760a}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b08b557e9d73ed62a0d74ed0f52e51d}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf89a36f7ae85c24781bb365b9809760a}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC4\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8de5fea76e850023774494d73728b0c5}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9cfd7ed13a702af2811148f9fff6228}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8de5fea76e850023774494d73728b0c5}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC5\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268d95b8aa6674100b5d3f9555eb3eeb}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7331cfab44565e8bb5d53a8bbbf99679}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268d95b8aa6674100b5d3f9555eb3eeb}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC6\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81da9a8cbee7f2d5e467d95b38589aa2}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0f8b8df4e3ff8fe20cd3175700c97d1}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81da9a8cbee7f2d5e467d95b38589aa2}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC7\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6b4e3f2d01f9bbc59f817e8825442b5}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623b37a8ac0d0ce3c00608f8da332c44}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6b4e3f2d01f9bbc59f817e8825442b5}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC8\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03434bf457be42a26b29bb23a92ea508}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51f4998d62de9618b6f072b5095dc9e2}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03434bf457be42a26b29bb23a92ea508}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC9\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b87bc3adb46ce4fbc432801728e7d7f}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cb11ecfaf005471c3f777c300f33afc}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b87bc3adb46ce4fbc432801728e7d7f}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC10\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga507876fd5b43e6d8dfaee97f3e5db118}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe5b60f9cce4eab48361f3c5f6b796c8}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga507876fd5b43e6d8dfaee97f3e5db118}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC11\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga402c8c2e5267d9817366909fd8194afa}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df82c627b792f7a8ba814038f3c2054}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga402c8c2e5267d9817366909fd8194afa}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC12\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04af124211e37971873ac5649e0e32c9}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga008ad1455ccc942284da360ff16aed64}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04af124211e37971873ac5649e0e32c9}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC13\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e64b7660a1761080f1795949d493dc}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e4fab9d7f90bf2d8eeff5a84639df49}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e64b7660a1761080f1795949d493dc}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC14\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f914a0f6882165dba9464f4705bf3f2}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac6347a9ef0dd00acc3f2c1e53c57b3}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f914a0f6882165dba9464f4705bf3f2}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC15\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4f6921516e3de567a7872f5c649a2d0}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga235595d11c10310a97b2f1b24fcca0c5}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4f6921516e3de567a7872f5c649a2d0}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC16\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae38a4b64522bc3ff3989ef2b60aa7d5}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41f28d22e043b6086b057017a8c07cce}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae38a4b64522bc3ff3989ef2b60aa7d5}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC17\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b27e3dbd11d3939b1b914f1292b8c2f}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf200fe7161db9299cef1eb0d3ff5724c}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b27e3dbd11d3939b1b914f1292b8c2f}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC18\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae33189aa169c3df8c989b9474fa229}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad379adbc9aac9f9505cff41f16f0ff64}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae33189aa169c3df8c989b9474fa229}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC19\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f57e9da23a01842862a4a97e3dcd191}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fe2b55e55971431d2e1e5e1acd2728f}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f57e9da23a01842862a4a97e3dcd191}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC20\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f5c6c9ae996611679a510824c2ac681}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac68dcdb7580eb5f75cf04e21ef4d761a}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f5c6c9ae996611679a510824c2ac681}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC21\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga487b46a2bdb8c99ef4cb0880eafddcfb}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55ee60d48615441ef2e916b579f0db29}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga487b46a2bdb8c99ef4cb0880eafddcfb}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC22\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac56d7cd2d8b9f9253c2480f826dc2168}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab150dfffcc7a794abbd69f549d9a6a52}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac56d7cd2d8b9f9253c2480f826dc2168}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC23\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b5c8cc5ccc1e04c5e45ce87704ce48}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4782cd65a778933226c473b2ad445fd2}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b5c8cc5ccc1e04c5e45ce87704ce48}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC24\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa158240f5ac180c85074181d86625bf9}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2cfd692907df8d0129c3e71f329fe1d}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa158240f5ac180c85074181d86625bf9}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC25\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72364fa224f8f1e5e189612f02c27e86}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga293b61596fd3820c9277b43f4c2b8433}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72364fa224f8f1e5e189612f02c27e86}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC26\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace5ec00e6dad391a9969398567ba583f}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga829c7e9d59126429102c84cc7b77947e}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace5ec00e6dad391a9969398567ba583f}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC27\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad51c3ab7794b472d28f82ef2013f9de6}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6d83bb5846e599771af09ddca504067}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad51c3ab7794b472d28f82ef2013f9de6}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC28\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4806927d6f58e51e3fea61ad563b3b01}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f3225ef45022c7caf662e9d33881086}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4806927d6f58e51e3fea61ad563b3b01}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC29\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b6f6fa7fe0905691bbc0f8c31e8ee71}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3516e047f391f3b0419e54a216e4617}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b6f6fa7fe0905691bbc0f8c31e8ee71}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC30\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e0baac2d2f32f266320f9d5e92ecbee}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35922b27e6ab86b584a951b00dd4060f}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e0baac2d2f32f266320f9d5e92ecbee}{HSEM\+\_\+\+C1\+ICR\+\_\+\+ISC31\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63cf0f3f88c621122557b0af4ffe3ebe}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ff368c281d16672f65878375c7cb890}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63cf0f3f88c621122557b0af4ffe3ebe}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF0\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2b835b7dc6dc067a42677eb866877b}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c20a751e7995f65b8fd1dbf620ecc3f}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2b835b7dc6dc067a42677eb866877b}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF1\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159dd3811be20e06d0616b1538b0b4e6}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab38e84f77c9527ce12501d424f42b8c}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159dd3811be20e06d0616b1538b0b4e6}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF2\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84614041ec49b680acc9df4150695793}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f58bde46a4caea36e6ed82c2644892}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84614041ec49b680acc9df4150695793}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF3\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac1deec38eda3ae51c9fdcf055297a3}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e435f0f6244134d82d011d7b527512}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac1deec38eda3ae51c9fdcf055297a3}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF4\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970eccb256d08992e1f0194633c5efe0}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec37839a8e64e159c26e8db5d04cac54}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970eccb256d08992e1f0194633c5efe0}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF5\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1d1302de139a47581f76acfbcad888b}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56a65e9b945e47680baf4685e0a63948}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1d1302de139a47581f76acfbcad888b}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF6\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dfa98bd5d60b3288cf505826b378bb1}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga368ad0367ae047b7ac447994617e8d3a}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dfa98bd5d60b3288cf505826b378bb1}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF7\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35312b1c0784b35618afacc1ecc9c0a6}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1243a36525801a527a5c922d911a75}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35312b1c0784b35618afacc1ecc9c0a6}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF8\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb22142b60c05246a3cc0f708d1f34bc}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43294169af6f0d9c52fa67ac1fefcaae}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb22142b60c05246a3cc0f708d1f34bc}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF9\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa90fdb2db6b6b7503f7dac417022c9c4}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017f3e7c8e05a70af615323d4d72a013}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa90fdb2db6b6b7503f7dac417022c9c4}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF10\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769bc23e33753770d33d57c4e779e24f}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae624c129394b7d03d3f70af9e83dc25a}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769bc23e33753770d33d57c4e779e24f}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF11\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c7fa6d60f7ceef44b4871a4f7af7388}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga472dfaff2fa72588ab19d1a5e0e0ac02}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c7fa6d60f7ceef44b4871a4f7af7388}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF12\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga080e5c8b64df1cb6266c026fe04cfb34}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635280ed0fab0b1928a366242db856a4}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga080e5c8b64df1cb6266c026fe04cfb34}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF13\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677b46b33c8ade671803c873336c2039}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fca3d9e9572c50c9784c6f6c599fef5}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677b46b33c8ade671803c873336c2039}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF14\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga855cde0e0206504e7d8d5685b75543d1}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0936768f48f56fbb56d54feecbdfb960}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga855cde0e0206504e7d8d5685b75543d1}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF15\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7632c17d42d38b72b9f2d766e2d722b2}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa543bb567bdec86ecf8870d18a1120b5}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7632c17d42d38b72b9f2d766e2d722b2}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF16\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0bcbd8d967ce9d0bd6aae27a0b568f}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf1b70eebbfe5fdab011941d6eae25d2}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0bcbd8d967ce9d0bd6aae27a0b568f}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF17\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa874b5a09936a9c68f73a9f3e6b5e30c}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11597fddf2a51a7b7f12238f5d5a44dd}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa874b5a09936a9c68f73a9f3e6b5e30c}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF18\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8e66059948d3051319c03420a9c36a6}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb38ecf746164eb78f5e739d84ffd662}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8e66059948d3051319c03420a9c36a6}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF19\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga210028f0bcc9576172a87a0452b578b6}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2869cba864f56a3ccede04767d50379}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga210028f0bcc9576172a87a0452b578b6}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF20\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5351ed3593f422fb59b792fe832035a3}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac152aec7c935359dc04b6de6b1998d15}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5351ed3593f422fb59b792fe832035a3}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF21\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1006550dc679b0f8efde29d4eeaf9eb7}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4ff2b88d08e24aacefcff3c2dbebe1}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1006550dc679b0f8efde29d4eeaf9eb7}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF22\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67dc9e31a46c6cb4a6a77190822af485}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f60bec213ac8c06ff5bfa0a70505297}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67dc9e31a46c6cb4a6a77190822af485}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF23\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga980a54c0a49a6f6a6d998acbe672c2cb}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91fc8d6dab591c8268e5c7ae9b05e825}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga980a54c0a49a6f6a6d998acbe672c2cb}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF24\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga820a40090646659e2a24d8261882602f}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab945d31bd0da4051635b173ac698e28e}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga820a40090646659e2a24d8261882602f}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF25\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad64aa2dbe431bb299743361cdb794c37}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5de89efbb1d41cd56cdfda6ddd20c0a}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad64aa2dbe431bb299743361cdb794c37}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF26\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b02c95981e79868dc448a33d11e2bde}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dd63677dc230742a2e4cb9dbbba50b}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b02c95981e79868dc448a33d11e2bde}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF27\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8e06979eb8c920ca2fd7969417280e9}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7e67f2bed07a9c8344fc2efaf60acce}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8e06979eb8c920ca2fd7969417280e9}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF28\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb4dd69eb1a875bca907d4b9dccb8bd}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c011526275cbeb270c4719ea9680aa6}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb4dd69eb1a875bca907d4b9dccb8bd}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF29\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e6b7852f6524f572157beef8205c03d}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdb795c0674b5c24296e90eecfb991ef}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e6b7852f6524f572157beef8205c03d}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF30\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabefdac43dd82f58e5f3ed670a6cc54e3}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f9b9425b9bb91bfbff4ce697c342270}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabefdac43dd82f58e5f3ed670a6cc54e3}{HSEM\+\_\+\+C1\+ISR\+\_\+\+ISF31\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7b6501a1d8241d626ebe19e2a56a397}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga770e81a2ebcce285dbfe5b93535f237d}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7b6501a1d8241d626ebe19e2a56a397}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF0\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad1883312c48f4b819b256f5470defd}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1769e242020183a09b12416b83817cd}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad1883312c48f4b819b256f5470defd}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF1\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae6a6278911b9ab6f9ca578409a534d4}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46162fa3fd1915e0d2793bf9971832b7}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae6a6278911b9ab6f9ca578409a534d4}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF2\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7970e612eb6fd399ff426e8a0f5868}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ae8e37665a38428a6505afcfff155b8}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7970e612eb6fd399ff426e8a0f5868}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF3\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23639f8e7193915e920b54fc9cabb99c}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99110dbd225c4738512e3a3941be22ee}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23639f8e7193915e920b54fc9cabb99c}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF4\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5824f7ef7e187210394befde858d7825}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e43e9cf3e356e229375d5a8388fa4d6}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5824f7ef7e187210394befde858d7825}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF5\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0ab4e7cfdece0e064172320598ffbd7}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeda75b6e94df69f6dbab918ba5e8dd17}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0ab4e7cfdece0e064172320598ffbd7}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF6\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b05660d34d12c6075abbd84a0981ce}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b652180b8822beca897a076a0470f99}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b05660d34d12c6075abbd84a0981ce}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF7\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga799275b18cb07b19a37e6aa4e1c61bf9}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae02c32df087ed289a5868156bf158c7f}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga799275b18cb07b19a37e6aa4e1c61bf9}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF8\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91298fc5145e8f681155a7fb4c60078b}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf78b1a415ed40e7dd216f494e93959d4}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91298fc5145e8f681155a7fb4c60078b}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF9\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0feea622a69bcaf15bf6f735724e5e1}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b808573dfa889691210fdc2b0628f7a}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0feea622a69bcaf15bf6f735724e5e1}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF10\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2dbde0fbb7b5d0071fe5a6fa82dccb6}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf049e97e7f3c80b396c75b33459181a5}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2dbde0fbb7b5d0071fe5a6fa82dccb6}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF11\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbcf12c29c4d2252f279baad117d5c83}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace44f8e3987c118c47a0befbf667267f}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbcf12c29c4d2252f279baad117d5c83}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF12\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga957ef452cdd66d295f4fe8a44ca4f26e}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5c1339daba0b3c1d8c109ac8877b585}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga957ef452cdd66d295f4fe8a44ca4f26e}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF13\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dbd6836fcd71ba4a344feee8250d60a}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3836a8cfa6b7ea0f3450ba215c392e82}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dbd6836fcd71ba4a344feee8250d60a}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF14\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15737a953fc09c9c52ff4a09fcbe1769}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf900c317551d4884eebba1d40ce6dc24}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15737a953fc09c9c52ff4a09fcbe1769}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF15\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c6ee702ec4b807769f671535f644ced}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab184661ebe4ad8cd2543e97d3cef6848}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c6ee702ec4b807769f671535f644ced}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF16\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c3feb0ffff29e8ca2403fee46cc194b}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c969f9d480b5de4fb349eef9c7090d8}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c3feb0ffff29e8ca2403fee46cc194b}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF17\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8485d20cf476aeef70c96a4eb9a7c962}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a37703afc18ce6421c66b309551ad0e}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8485d20cf476aeef70c96a4eb9a7c962}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF18\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8275e617d7b6769be38cbdeb2495792}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ce3e51f441bfa6f9eebba261ae9b12a}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8275e617d7b6769be38cbdeb2495792}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF19\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6643226b882be8fc065a75a716e558e2}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73cebe63e33c0c0d89dbcf973f0b355c}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6643226b882be8fc065a75a716e558e2}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF20\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3bab85070e73385aa0a43d897fa33de}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace8f91d635629eb547436070b015289b}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3bab85070e73385aa0a43d897fa33de}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF21\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59792b15527bb329e0a3edb55516aa9d}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a25e813c4b0560a19d704a3d23d53f}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59792b15527bb329e0a3edb55516aa9d}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF22\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75c59e3ba0511aa2fc3f1a98e585d9bf}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3556e37e80cbeab41e30ddfc3a050650}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75c59e3ba0511aa2fc3f1a98e585d9bf}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF23\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaada1a987eebbf0bab8b1e6927c66e6d3}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42cf751c3d0c7ce79aec1b41eb55abd8}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaada1a987eebbf0bab8b1e6927c66e6d3}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF24\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027ed86c9d1619421ea7df5e461904e4}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b06f0814afb117da6baf88baa22b7aa}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027ed86c9d1619421ea7df5e461904e4}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF25\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7d56674a27b35511f3724fdc59bddb3}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad777cb5ad8f10407d8c4e00daf29dfba}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7d56674a27b35511f3724fdc59bddb3}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF26\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab54aa0c98d4994daec7b2cd1d59c8a08}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fcf91d400901b06e9f522e1e76eedfb}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab54aa0c98d4994daec7b2cd1d59c8a08}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF27\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58498bd87c1974ded883727e230eea54}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81a510b436eae61f0dc0c58af1237718}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58498bd87c1974ded883727e230eea54}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF28\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee033fa6e123112177e85fabc0b15b8e}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d1a81aacf3e30248b7197be078cfd6}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee033fa6e123112177e85fabc0b15b8e}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF29\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae090b4e50f38bd5159a38aedc94ba292}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2868d055bdc88a269c7d07a0445dd123}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae090b4e50f38bd5159a38aedc94ba292}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF30\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27c6244d9a095aaeccb8b6972ef122ed}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6804683c80a6ddfecf2bc7f0d29d1a7}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27c6244d9a095aaeccb8b6972ef122ed}{HSEM\+\_\+\+C1\+MISR\+\_\+\+MISF31\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+CR\+\_\+\+COREID\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafd882ae1f575c1110d54a1f61d41e8a}{HSEM\+\_\+\+CR\+\_\+\+COREID\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ HSEM\+\_\+\+CR\+\_\+\+COREID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7ad1d0be17e3105f38c939d20b9d38e}{HSEM\+\_\+\+CR\+\_\+\+COREID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafd882ae1f575c1110d54a1f61d41e8a}{HSEM\+\_\+\+CR\+\_\+\+COREID\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+CR\+\_\+\+KEY\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a98e889022c170e65c9b98b1648310d}{HSEM\+\_\+\+CR\+\_\+\+KEY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ HSEM\+\_\+\+CR\+\_\+\+KEY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8d7ce884a464ad3b7afa484f6042a29}{HSEM\+\_\+\+CR\+\_\+\+KEY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a98e889022c170e65c9b98b1648310d}{HSEM\+\_\+\+CR\+\_\+\+KEY\+\_\+\+Msk}}
\item 
\#define {\bfseries HSEM\+\_\+\+KEYR\+\_\+\+KEY\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8c0c95beff593322882c601d6d2495a}{HSEM\+\_\+\+KEYR\+\_\+\+KEY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ HSEM\+\_\+\+KEYR\+\_\+\+KEY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7c19a443bd3ad1018ae81494eff3d2f}{HSEM\+\_\+\+KEYR\+\_\+\+KEY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8c0c95beff593322882c601d6d2495a}{HSEM\+\_\+\+KEYR\+\_\+\+KEY\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641d1563a97f92a4c5e20dcdd0756986}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}{I2\+C\+\_\+\+CR1\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641d1563a97f92a4c5e20dcdd0756986}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd4f19017be50f03d539b01840544e74}{I2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bd36da8f72bc91040e63af07dd6b5a4}{I2\+C\+\_\+\+CR1\+\_\+\+TXIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd4f19017be50f03d539b01840544e74}{I2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29839b4ea437d36c7d928c676c6d8c32}{I2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1fc89bf142bfc08ee78763e6e27cd80}{I2\+C\+\_\+\+CR1\+\_\+\+RXIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29839b4ea437d36c7d928c676c6d8c32}{I2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d2a3ad8001084b45c7726712ac4c04f}{I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga275e85befdb3d7ea7b5eb402cec574ec}{I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d2a3ad8001084b45c7726712ac4c04f}{I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c87dc49b7dcec3e54113291c39591f4}{I2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f71f7a55e13a467b2a5ed639e0fe18}{I2\+C\+\_\+\+CR1\+\_\+\+NACKIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c87dc49b7dcec3e54113291c39591f4}{I2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20f8d61a4a63bce76bc4519d6550cb3}{I2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f1576cb1a2cd847f55fe2a0820bb166}{I2\+C\+\_\+\+CR1\+\_\+\+STOPIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20f8d61a4a63bce76bc4519d6550cb3}{I2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf6fa01b4238634c18595d6dbf6177b}{I2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b37e64bdf6399ef12c3df77bcb1634f}{I2\+C\+\_\+\+CR1\+\_\+\+TCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf6fa01b4238634c18595d6dbf6177b}{I2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5277a34e4795e0fd26a6f4dbbc82fd41}{I2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75e971012a02f9dad47a1629c6f5d956}{I2\+C\+\_\+\+CR1\+\_\+\+ERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5277a34e4795e0fd26a6f4dbbc82fd41}{I2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9ad5fe07f4d728e9cdaec0a1fa83933}{I2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Msk}}~(0x\+FUL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ee714428013b4a48aba608f6922bd6}{I2\+C\+\_\+\+CR1\+\_\+\+DNF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9ad5fe07f4d728e9cdaec0a1fa83933}{I2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3920a53ac328fa582e56a3a77dda7ba9}{I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b33b8e33fa18fd49d6d1d8a69777289}{I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3920a53ac328fa582e56a3a77dda7ba9}{I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5685668ebdd7ef4999ce1bf57f71ef}{I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da363db8ccde4108cf707cf86170650}{I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5685668ebdd7ef4999ce1bf57f71ef}{I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c8825e168710277ef0edfc6714e6d4}{I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a60efaeebfb879bec280f46beb30ea}{I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c8825e168710277ef0edfc6714e6d4}{I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723f40fbd78cf1a30f21a5fe6ec09ec8}{I2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga973b09b232a3f758409353fd6ed765a2}{I2\+C\+\_\+\+CR1\+\_\+\+SBC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723f40fbd78cf1a30f21a5fe6ec09ec8}{I2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4eb2525f0444cc6320f96cc6c01804}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197aaca79f64e832af3a0a0864c2a08c}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4eb2525f0444cc6320f96cc6c01804}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+WUPEN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1af1b6997e4eb4b14edbb3299f9a62}{I2\+C\+\_\+\+CR1\+\_\+\+WUPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+WUPEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a226d059143573fab07f866853ce75}{I2\+C\+\_\+\+CR1\+\_\+\+WUPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1af1b6997e4eb4b14edbb3299f9a62}{I2\+C\+\_\+\+CR1\+\_\+\+WUPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722b2ce13c7159d6786a7bd62dc80162}{I2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac28d4f433e501e727c91097dccc4616c}{I2\+C\+\_\+\+CR1\+\_\+\+GCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722b2ce13c7159d6786a7bd62dc80162}{I2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdfb79fbb8e0020837f662dda4b4af9c}{I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca44767df3368d7f0a9a17c20c55d27b}{I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdfb79fbb8e0020837f662dda4b4af9c}{I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2231d597fb92b16cfe08f4b3d3b4abbb}{I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga656e66b079528ed6d5c282010e51a263}{I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2231d597fb92b16cfe08f4b3d3b4abbb}{I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1eef9b3f7abfe45a6bce7c952710b99}{I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2062e827a9d1d14c8c1b58ad6dbbf762}{I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1eef9b3f7abfe45a6bce7c952710b99}{I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc632e3f7c22f90dcea5882d164c6e4}{I2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga393649f17391feae45fa0db955b3fdf5}{I2\+C\+\_\+\+CR1\+\_\+\+PECEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc632e3f7c22f90dcea5882d164c6e4}{I2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac570a7f74b23dcac9760701dd2c6c186}{I2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a0478d3d85fc6aba608390ee2ea2d1c}{I2\+C\+\_\+\+CR2\+\_\+\+SADD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac570a7f74b23dcac9760701dd2c6c186}{I2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888e78b43e53510c2fc404f752a64a61}{I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268ec714bbe4a75ea098c0e230a87697}{I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888e78b43e53510c2fc404f752a64a61}{I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91a2dc032b0850b2f5d874d39101af57}{I2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5454de5709c0e68a0068f9f5d39e5674}{I2\+C\+\_\+\+CR2\+\_\+\+ADD10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91a2dc032b0850b2f5d874d39101af57}{I2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga804de50ff64b0bcc02f40424acfbc7db}{I2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2de0f12e6fb297c2c29bee5504e54377}{I2\+C\+\_\+\+CR2\+\_\+\+HEAD10R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga804de50ff64b0bcc02f40424acfbc7db}{I2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb5a879e6d2e8db18a279790a9fbeb3}{I2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ac78b87a12a9eaf564f5a3f99928478}{I2\+C\+\_\+\+CR2\+\_\+\+START}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb5a879e6d2e8db18a279790a9fbeb3}{I2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeae72d8a7ce76085731146d329fe42be}{I2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37007be453dd8a637be2d793d3b5f2a2}{I2\+C\+\_\+\+CR2\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeae72d8a7ce76085731146d329fe42be}{I2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1c42b5631b8c6f79d7c8ae849867f1}{I2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bcbbaf564cb68e3afed79c3cd34aa1f}{I2\+C\+\_\+\+CR2\+\_\+\+NACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1c42b5631b8c6f79d7c8ae849867f1}{I2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0444674df6d55acb07278798e4eafafc}{I2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a58895a897ccc34a8cbbe36b412b69}{I2\+C\+\_\+\+CR2\+\_\+\+NBYTES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0444674df6d55acb07278798e4eafafc}{I2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d5a2344e989bacd2dad6f54ff85d3b2}{I2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21a796045451013c964ef8b12ca6c9bb}{I2\+C\+\_\+\+CR2\+\_\+\+RELOAD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d5a2344e989bacd2dad6f54ff85d3b2}{I2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79097be4d77200f9e41e345a03e88c57}{I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf789c74e217ec8967bcabc156a6c54}{I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79097be4d77200f9e41e345a03e88c57}{I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67940fdd66f6396cf117e6e907835fb3}{I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6989be2db6f3df41bf5cdb856b1a64c7}{I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67940fdd66f6396cf117e6e907835fb3}{I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433069f5a49655c045eb78c962907731}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb954a9a0e3e3898574643b6d725a70f}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433069f5a49655c045eb78c962907731}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad6aca1744a212f78d75a300be6eb90}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5edd56eaa7593073d586caef6f90ef09}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad6aca1744a212f78d75a300be6eb90}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32070b13a17e891ffc59632be181b1a2}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3bb2ec380e9f35b474eaf148cefc552}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32070b13a17e891ffc59632be181b1a2}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad9a246092670c1ae96bbefc963f01d}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4627c5a89a3cbe9546321418f8cb9da2}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad9a246092670c1ae96bbefc963f01d}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888d2971aecdd48acf9b556b16ce1ccb}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Msk}}~(0x7\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d9fa47c0b7a4b893e1a1d8ab891b0e5}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888d2971aecdd48acf9b556b16ce1ccb}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6832f5f6ae3cba12e77bfbb98226f0c6}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+NOMASK}}~0x00000000\+UL
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c20c37e5ff6658a6067545b343b72c7}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2c7eaa20dab6b866f91b87ddd7f900}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c20c37e5ff6658a6067545b343b72c7}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e81da3ec7ddc68acc12e20f2fa1da02}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga748987767694ba4841a91d4c20384b4c}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e81da3ec7ddc68acc12e20f2fa1da02}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8889c8b265557307da276456ed6a4c0a}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03\+\_\+\+Msk}}~(0x3\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad175519e75a05674e5b8c7f8ef939473}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8889c8b265557307da276456ed6a4c0a}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8e239413de938965dc36e8ee3492692}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b947d86f78489dacc5d04d3cfe0cbbc}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8e239413de938965dc36e8ee3492692}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a72fdac43da48d36343a253fbe11280}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05\+\_\+\+Msk}}~(0x5\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga964d46311d97ccf1ff4a8120184eed81}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a72fdac43da48d36343a253fbe11280}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6afb0acf5d17256de2f8255e0ec0b552}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06\+\_\+\+Msk}}~(0x3\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b6da94c37b8b6358fda4170e49d7fe}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6afb0acf5d17256de2f8255e0ec0b552}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325b288eed3681b816ec41bc7ee81b20}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07\+\_\+\+Msk}}~(0x7\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8555f5c7312e5f17f74a7f1371ade84c}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325b288eed3681b816ec41bc7ee81b20}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7ff1c8d990bc5d77a0c17f02a9bbaa}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6ec62ffdf8a682e5e0983add8fdfa26}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7ff1c8d990bc5d77a0c17f02a9bbaa}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337cb482f7c07894d03db35697d43781}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d52eba6adbdaa16094d8241aeb2b20}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337cb482f7c07894d03db35697d43781}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga440dd2f3104fa7cfa533735907eb6142}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eb185e660b02392b3faac65bae0c8df}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga440dd2f3104fa7cfa533735907eb6142}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab69e78bf8f76e34def168e4c1b71def}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40f8fd2508d3b30a732c759443b306e6}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab69e78bf8f76e34def168e4c1b71def}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334b13015d3ebe937fb3ce2653822cd7}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga952e8751cb0c5f6be6c14cf97d9530d0}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334b13015d3ebe937fb3ce2653822cd7}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9498f600a8b201946de0d623a82889ad}{I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5cfdc434959893555b392e7f07bfff7}{I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9498f600a8b201946de0d623a82889ad}{I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf1112407680a49bc19e6affce30075}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a924e7fc2b71c82158224870f9d453}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf1112407680a49bc19e6affce30075}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5441e50a4709ed78105f9b92f14dc8b7}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0f7b6650f592e9ddc482648a1ea91f2}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5441e50a4709ed78105f9b92f14dc8b7}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad818dcc77fb5558c7fb19394a60f4cda}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d81bce8d2faf7acbef9a38510a8542}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad818dcc77fb5558c7fb19394a60f4cda}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3926da5e1d7036d1ccfe74fc6c0deda6}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5defcd355ce513e94e5f040b2dad75a6}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3926da5e1d7036d1ccfe74fc6c0deda6}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63981e2bce46e074377f1e6dc1c3ed11}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95aa3d29b8e59de06a45d15d03f721af}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63981e2bce46e074377f1e6dc1c3ed11}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga200f703a0cb3222638e0fb26e2231437}{I2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dfec198395c0f88454a86bacff60351}{I2\+C\+\_\+\+ISR\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga200f703a0cb3222638e0fb26e2231437}{I2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b22ba845eabc2297b102913c3d3464b}{I2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa848ab3d120a27401203329941c9dcb5}{I2\+C\+\_\+\+ISR\+\_\+\+TXIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b22ba845eabc2297b102913c3d3464b}{I2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a7580ea50d005aad1d3e45885c95b63}{I2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0afd4e99e26dcec57a0f3be4dae2c022}{I2\+C\+\_\+\+ISR\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a7580ea50d005aad1d3e45885c95b63}{I2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga639aa794461805d956aecf4b0c27cb6e}{I2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c1a844fb3e55ca9db318d0bc2db4a07}{I2\+C\+\_\+\+ISR\+\_\+\+ADDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga639aa794461805d956aecf4b0c27cb6e}{I2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc140d2c72cc4fb51213b7978a92ac3}{I2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2fb99c13292fc510cfe85bf45ac6b77}{I2\+C\+\_\+\+ISR\+\_\+\+NACKF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc140d2c72cc4fb51213b7978a92ac3}{I2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae056a2c873f7a37de5cf3cf5b3511008}{I2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24dee623aba3059485449f8ce7d061b7}{I2\+C\+\_\+\+ISR\+\_\+\+STOPF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae056a2c873f7a37de5cf3cf5b3511008}{I2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac33477482cff1fa98dad6c661defabfb}{I2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac47bed557caa744aa763e1a8d0eba04d}{I2\+C\+\_\+\+ISR\+\_\+\+TC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac33477482cff1fa98dad6c661defabfb}{I2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab60e5624b0054143bb7a5ee15b2af74}{I2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76008be670a9a4829aaf3753c79b3bbd}{I2\+C\+\_\+\+ISR\+\_\+\+TCR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab60e5624b0054143bb7a5ee15b2af74}{I2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf830061f7f1df62bfbc9fb335a12e431}{I2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dd0d8fdc41303a1c31fc7466301be07}{I2\+C\+\_\+\+ISR\+\_\+\+BERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf830061f7f1df62bfbc9fb335a12e431}{I2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23cc08e323b46817fb4a7a0ef69df228}{I2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54ae33fec99aa351621ba6b483fbead3}{I2\+C\+\_\+\+ISR\+\_\+\+ARLO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23cc08e323b46817fb4a7a0ef69df228}{I2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3474223f53eb71f3972d4b31f2d09c30}{I2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5976110d93d2f36f50c4c6467510914}{I2\+C\+\_\+\+ISR\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3474223f53eb71f3972d4b31f2d09c30}{I2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100908b460fd51993e0f32508956f8ab}{I2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b1d42968194fb42f9cc9bb2c2806281}{I2\+C\+\_\+\+ISR\+\_\+\+PECERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100908b460fd51993e0f32508956f8ab}{I2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39f50e2e0e37bc9b0f66dae74af8d156}{I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63fc8ce165c42d0d719c45e58a82f574}{I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39f50e2e0e37bc9b0f66dae74af8d156}{I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c82b2d49a3def61e4d803e7f843c983}{I2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c6c779bca999450c595fc797a1fdeec}{I2\+C\+\_\+\+ISR\+\_\+\+ALERT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c82b2d49a3def61e4d803e7f843c983}{I2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae605cd91e7fd4031ad5d278a25640faf}{I2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12ba21dc10ca08a2063a1c4672ffb886}{I2\+C\+\_\+\+ISR\+\_\+\+BUSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae605cd91e7fd4031ad5d278a25640faf}{I2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab8c49318377d92649db2e6ad7533f3f}{I2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4890d7deb94106f946b28a7309e22aa}{I2\+C\+\_\+\+ISR\+\_\+\+DIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab8c49318377d92649db2e6ad7533f3f}{I2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d5d5222eadb800dee912f148218ec4}{I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9050a7e2c1d8777251352f51197e4c80}{I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d5d5222eadb800dee912f148218ec4}{I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2228bb1e8125c1d6736b2f38869fa70c}{I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac46e27edee02106eec30ede46a143e92}{I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2228bb1e8125c1d6736b2f38869fa70c}{I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c315466a15d1b66f3441a3ea9fe495}{I2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab68515e7c5c0796da616c92943a17472}{I2\+C\+\_\+\+ICR\+\_\+\+NACKCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c315466a15d1b66f3441a3ea9fe495}{I2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c4b6846e49f463291cfcf9ac155cd38}{I2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe59e51ed40569ab397e2cf9da3a347f}{I2\+C\+\_\+\+ICR\+\_\+\+STOPCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c4b6846e49f463291cfcf9ac155cd38}{I2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f5dac5bc1f009630f97d82ad1c560be}{I2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a64f0841ce0f5d234a72b968705c416}{I2\+C\+\_\+\+ICR\+\_\+\+BERRCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f5dac5bc1f009630f97d82ad1c560be}{I2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea0d3266ec25c49575c9c7d9fd73a89}{I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc8765152bfd75d343a06e3b696805d}{I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea0d3266ec25c49575c9c7d9fd73a89}{I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga490809ffa8771896ad7d0c9e21adcafc}{I2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d46a31811a8b9489ca63f1c8e4c1021}{I2\+C\+\_\+\+ICR\+\_\+\+OVRCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga490809ffa8771896ad7d0c9e21adcafc}{I2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c24f10cbf7d0019917000a7b0d5f734}{I2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b8f2f138f5a1dea3c54801a2750ef9d}{I2\+C\+\_\+\+ICR\+\_\+\+PECCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c24f10cbf7d0019917000a7b0d5f734}{I2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66e5f2779e858742cc33f1207db53b69}{I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a76993c176007a7353a33b53e7d3136}{I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66e5f2779e858742cc33f1207db53b69}{I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ba190037b7c242e6926aa8e83089b3}{I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed440bb0bdb9b1134d7a21ebdf7d3ac3}{I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ba190037b7c242e6926aa8e83089b3}{I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32ce2bbae8ceb809ade48d0ef4ce65b}{I2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac30a300f7bcd680b82263f4059f67a89}{I2\+C\+\_\+\+PECR\+\_\+\+PEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32ce2bbae8ceb809ade48d0ef4ce65b}{I2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac57fdfd02860115ec16fa83d1ab67d27}{I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54a8527f0da080debfb9cb25c02deaff}{I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac57fdfd02860115ec16fa83d1ab67d27}{I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73ca69eb7a9949d8f458b6dc13a87ae}{I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6081e174c22df812fca8f244c0671787}{I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73ca69eb7a9949d8f458b6dc13a87ae}{I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccb19a688f8e5b1c41626d3718db07e}{IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga957f7d5f8a0ec1a6956a7f05cfbd97c2}{IWDG\+\_\+\+KR\+\_\+\+KEY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccb19a688f8e5b1c41626d3718db07e}{IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75390b0bbc7eb3073a88536fe7f1c5ff}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de39c5672f17d326fceb5adc9adc090}{IWDG\+\_\+\+PR\+\_\+\+PR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75390b0bbc7eb3073a88536fe7f1c5ff}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b727e7882603df1684cbf230520ca76}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+0}}~(0x1\+UL $<$$<$ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba2551b90c68d95c736a116224b473e}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+1}}~(0x2\+UL $<$$<$ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a1d7fde4e3e724a8644652ba9bb2b9}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+2}}~(0x4\+UL $<$$<$ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define {\bfseries IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga797562ce090da2d4b6576ba3ec62ad12}{IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87024bbb19f26def4c4c1510b22d3033}{IWDG\+\_\+\+RLR\+\_\+\+RL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga797562ce090da2d4b6576ba3ec62ad12}{IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e966837f97df9cde2383682f0234a96}{IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269bd5618ba773d32275b93be004c554}{IWDG\+\_\+\+SR\+\_\+\+PVU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e966837f97df9cde2383682f0234a96}{IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab984dca55296c6bc7aef24d356909c28}{IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadffb8339e556a3b10120b15f0dacc232}{IWDG\+\_\+\+SR\+\_\+\+RVU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab984dca55296c6bc7aef24d356909c28}{IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+SR\+\_\+\+WVU\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360bccee5c3d7f5538ab71ec17ac2cbe}{IWDG\+\_\+\+SR\+\_\+\+WVU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ IWDG\+\_\+\+SR\+\_\+\+WVU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba26878a5ce95ea1889629b73f4c7ad5}{IWDG\+\_\+\+SR\+\_\+\+WVU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360bccee5c3d7f5538ab71ec17ac2cbe}{IWDG\+\_\+\+SR\+\_\+\+WVU\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+WINR\+\_\+\+WIN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e9f5079599aefad1da9555297ae1f34}{IWDG\+\_\+\+WINR\+\_\+\+WIN\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ IWDG\+\_\+\+WINR\+\_\+\+WIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a609548fc74e1d2214de4413081e03d}{IWDG\+\_\+\+WINR\+\_\+\+WIN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e9f5079599aefad1da9555297ae1f34}{IWDG\+\_\+\+WINR\+\_\+\+WIN\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+SSCR\+\_\+\+VSH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga560e7ef861f8968b8951944abc8d351e}{LTDC\+\_\+\+SSCR\+\_\+\+VSH\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ LTDC\+\_\+\+SSCR\+\_\+\+VSH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab89c121ca98d7b5ccc3f0f7febf4eece}{LTDC\+\_\+\+SSCR\+\_\+\+VSH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga560e7ef861f8968b8951944abc8d351e}{LTDC\+\_\+\+SSCR\+\_\+\+VSH\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+SSCR\+\_\+\+HSW\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f759691c7cf1c84a21076b8eaccb635}{LTDC\+\_\+\+SSCR\+\_\+\+HSW\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ LTDC\+\_\+\+SSCR\+\_\+\+HSW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga907f3558ae8795a88438115a0f4b9ea5}{LTDC\+\_\+\+SSCR\+\_\+\+HSW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f759691c7cf1c84a21076b8eaccb635}{LTDC\+\_\+\+SSCR\+\_\+\+HSW\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+BPCR\+\_\+\+AVBP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b31eb32bb137e78fbe1818d9347f6e}{LTDC\+\_\+\+BPCR\+\_\+\+AVBP\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ LTDC\+\_\+\+BPCR\+\_\+\+AVBP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga535b0212401c5e7d4ed501432785cdc6}{LTDC\+\_\+\+BPCR\+\_\+\+AVBP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b31eb32bb137e78fbe1818d9347f6e}{LTDC\+\_\+\+BPCR\+\_\+\+AVBP\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+BPCR\+\_\+\+AHBP\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f1d39ad6023493507d123eabd8f57ca}{LTDC\+\_\+\+BPCR\+\_\+\+AHBP\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ LTDC\+\_\+\+BPCR\+\_\+\+AHBP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6935a2c30e44ad5c705ae26199f60782}{LTDC\+\_\+\+BPCR\+\_\+\+AHBP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f1d39ad6023493507d123eabd8f57ca}{LTDC\+\_\+\+BPCR\+\_\+\+AHBP\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+AWCR\+\_\+\+AAH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50d38fd0e2916de6d1081905ce033b16}{LTDC\+\_\+\+AWCR\+\_\+\+AAH\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ LTDC\+\_\+\+AWCR\+\_\+\+AAH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fcf5508c9feeec2a3e17380a3a2f55e}{LTDC\+\_\+\+AWCR\+\_\+\+AAH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50d38fd0e2916de6d1081905ce033b16}{LTDC\+\_\+\+AWCR\+\_\+\+AAH\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+AWCR\+\_\+\+AAW\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada8abf9e506ba9ede3df8fd602716ea0}{LTDC\+\_\+\+AWCR\+\_\+\+AAW\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ LTDC\+\_\+\+AWCR\+\_\+\+AAW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a2a074b96e4a6f856d34efa93265baa}{LTDC\+\_\+\+AWCR\+\_\+\+AAW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada8abf9e506ba9ede3df8fd602716ea0}{LTDC\+\_\+\+AWCR\+\_\+\+AAW\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+TWCR\+\_\+\+TOTALH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga248b914315c522703a5e33426d23470c}{LTDC\+\_\+\+TWCR\+\_\+\+TOTALH\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ LTDC\+\_\+\+TWCR\+\_\+\+TOTALH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab222ec4adc24cb96ba19ac718657980d}{LTDC\+\_\+\+TWCR\+\_\+\+TOTALH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga248b914315c522703a5e33426d23470c}{LTDC\+\_\+\+TWCR\+\_\+\+TOTALH\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+TWCR\+\_\+\+TOTALW\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f9d89018415ac8655899ea5a56f2777}{LTDC\+\_\+\+TWCR\+\_\+\+TOTALW\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ LTDC\+\_\+\+TWCR\+\_\+\+TOTALW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca9cb93332d3b62207e86bb7f3e126e0}{LTDC\+\_\+\+TWCR\+\_\+\+TOTALW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f9d89018415ac8655899ea5a56f2777}{LTDC\+\_\+\+TWCR\+\_\+\+TOTALW\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+GCR\+\_\+\+LTDCEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eeac665a11859ef79ad93e0b55d12fc}{LTDC\+\_\+\+GCR\+\_\+\+LTDCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LTDC\+\_\+\+GCR\+\_\+\+LTDCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf55426883a15eeb7222f2afdb474078c}{LTDC\+\_\+\+GCR\+\_\+\+LTDCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eeac665a11859ef79ad93e0b55d12fc}{LTDC\+\_\+\+GCR\+\_\+\+LTDCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+GCR\+\_\+\+DBW\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c1d47aa82327a9099c8f391c1d7830}{LTDC\+\_\+\+GCR\+\_\+\+DBW\+\_\+\+Msk}}~(0x7\+UL $<$$<$ LTDC\+\_\+\+GCR\+\_\+\+DBW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1686ca70b7713b92388428cec667f3e1}{LTDC\+\_\+\+GCR\+\_\+\+DBW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c1d47aa82327a9099c8f391c1d7830}{LTDC\+\_\+\+GCR\+\_\+\+DBW\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+GCR\+\_\+\+DGW\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga729f9570ce9461281da39df43438b45b}{LTDC\+\_\+\+GCR\+\_\+\+DGW\+\_\+\+Msk}}~(0x7\+UL $<$$<$ LTDC\+\_\+\+GCR\+\_\+\+DGW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeda36ed8fd82123f98869492dfa44ac}{LTDC\+\_\+\+GCR\+\_\+\+DGW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga729f9570ce9461281da39df43438b45b}{LTDC\+\_\+\+GCR\+\_\+\+DGW\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+GCR\+\_\+\+DRW\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga406e84a70e909c67fc42c8a4f621124a}{LTDC\+\_\+\+GCR\+\_\+\+DRW\+\_\+\+Msk}}~(0x7\+UL $<$$<$ LTDC\+\_\+\+GCR\+\_\+\+DRW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0240de6352abcfc4efb15b7ebf576822}{LTDC\+\_\+\+GCR\+\_\+\+DRW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga406e84a70e909c67fc42c8a4f621124a}{LTDC\+\_\+\+GCR\+\_\+\+DRW\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+GCR\+\_\+\+DEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987c8f20fb17b640b9ae52c0867503a6}{LTDC\+\_\+\+GCR\+\_\+\+DEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LTDC\+\_\+\+GCR\+\_\+\+DEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b39681c28f80712e4eef125eccc1e0}{LTDC\+\_\+\+GCR\+\_\+\+DEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987c8f20fb17b640b9ae52c0867503a6}{LTDC\+\_\+\+GCR\+\_\+\+DEN\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+GCR\+\_\+\+PCPOL\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2348b0bce2aea671ff820a9beea5c7b}{LTDC\+\_\+\+GCR\+\_\+\+PCPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LTDC\+\_\+\+GCR\+\_\+\+PCPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3718fea213202d0fd836bfa24b744a10}{LTDC\+\_\+\+GCR\+\_\+\+PCPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2348b0bce2aea671ff820a9beea5c7b}{LTDC\+\_\+\+GCR\+\_\+\+PCPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+GCR\+\_\+\+DEPOL\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac07bf1c9131c1f87f0c83b71bfd34f07}{LTDC\+\_\+\+GCR\+\_\+\+DEPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LTDC\+\_\+\+GCR\+\_\+\+DEPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b52f55ad6c0d4755ea7555661362bd0}{LTDC\+\_\+\+GCR\+\_\+\+DEPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac07bf1c9131c1f87f0c83b71bfd34f07}{LTDC\+\_\+\+GCR\+\_\+\+DEPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+GCR\+\_\+\+VSPOL\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7e8d05c6fcf42fe2737b6cf54b66207}{LTDC\+\_\+\+GCR\+\_\+\+VSPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LTDC\+\_\+\+GCR\+\_\+\+VSPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga997a434c558ff322253a50f971176433}{LTDC\+\_\+\+GCR\+\_\+\+VSPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7e8d05c6fcf42fe2737b6cf54b66207}{LTDC\+\_\+\+GCR\+\_\+\+VSPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+GCR\+\_\+\+HSPOL\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7e2fe5b8e1d8ccd0283b7d29ffac5bb}{LTDC\+\_\+\+GCR\+\_\+\+HSPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LTDC\+\_\+\+GCR\+\_\+\+HSPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8773e0967763b93c618099e9d173936e}{LTDC\+\_\+\+GCR\+\_\+\+HSPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7e2fe5b8e1d8ccd0283b7d29ffac5bb}{LTDC\+\_\+\+GCR\+\_\+\+HSPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+SRCR\+\_\+\+IMR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaac5f83cdfc53a535d61380e00baa43a}{LTDC\+\_\+\+SRCR\+\_\+\+IMR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LTDC\+\_\+\+SRCR\+\_\+\+IMR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bee9f0d3252c465422ad42a3e748c33}{LTDC\+\_\+\+SRCR\+\_\+\+IMR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaac5f83cdfc53a535d61380e00baa43a}{LTDC\+\_\+\+SRCR\+\_\+\+IMR\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+SRCR\+\_\+\+VBR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba8beab328d6f4eabc8fcecf2d68f8d1}{LTDC\+\_\+\+SRCR\+\_\+\+VBR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LTDC\+\_\+\+SRCR\+\_\+\+VBR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a469ec4989f09bd45c0fa1bcd8fbb0a}{LTDC\+\_\+\+SRCR\+\_\+\+VBR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba8beab328d6f4eabc8fcecf2d68f8d1}{LTDC\+\_\+\+SRCR\+\_\+\+VBR\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+BCCR\+\_\+\+BCBLUE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5a6ff3910f60a195afa2fe070221ecc}{LTDC\+\_\+\+BCCR\+\_\+\+BCBLUE\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ LTDC\+\_\+\+BCCR\+\_\+\+BCBLUE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17515cc05bb25a491a9f27d6740c0169}{LTDC\+\_\+\+BCCR\+\_\+\+BCBLUE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5a6ff3910f60a195afa2fe070221ecc}{LTDC\+\_\+\+BCCR\+\_\+\+BCBLUE\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+BCCR\+\_\+\+BCGREEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7f1219ab062e6b16b4ae7ac0ce434e5}{LTDC\+\_\+\+BCCR\+\_\+\+BCGREEN\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ LTDC\+\_\+\+BCCR\+\_\+\+BCGREEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8b89287c8bd118c951bf9466741561}{LTDC\+\_\+\+BCCR\+\_\+\+BCGREEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7f1219ab062e6b16b4ae7ac0ce434e5}{LTDC\+\_\+\+BCCR\+\_\+\+BCGREEN\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+BCCR\+\_\+\+BCRED\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf88da24ffb8aacfc08f5c71d1269d097}{LTDC\+\_\+\+BCCR\+\_\+\+BCRED\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ LTDC\+\_\+\+BCCR\+\_\+\+BCRED\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cdd228eaac63eafbb44f5402f772495}{LTDC\+\_\+\+BCCR\+\_\+\+BCRED}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf88da24ffb8aacfc08f5c71d1269d097}{LTDC\+\_\+\+BCCR\+\_\+\+BCRED\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+IER\+\_\+\+LIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02299f93427f3fb939b54aff08b15e0b}{LTDC\+\_\+\+IER\+\_\+\+LIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LTDC\+\_\+\+IER\+\_\+\+LIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga986f9c276c5c09d609099fb9df0466f0}{LTDC\+\_\+\+IER\+\_\+\+LIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02299f93427f3fb939b54aff08b15e0b}{LTDC\+\_\+\+IER\+\_\+\+LIE\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+IER\+\_\+\+FUIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00dfa66a40a68394ebe84e6c2cd73042}{LTDC\+\_\+\+IER\+\_\+\+FUIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LTDC\+\_\+\+IER\+\_\+\+FUIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59e996a111de2bfbc7353ad721d23b62}{LTDC\+\_\+\+IER\+\_\+\+FUIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00dfa66a40a68394ebe84e6c2cd73042}{LTDC\+\_\+\+IER\+\_\+\+FUIE\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+IER\+\_\+\+TERRIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf85432591b54020965fa821a2bf144cf}{LTDC\+\_\+\+IER\+\_\+\+TERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LTDC\+\_\+\+IER\+\_\+\+TERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31521896ca3734d4ea2d8b0a8c53e6c}{LTDC\+\_\+\+IER\+\_\+\+TERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf85432591b54020965fa821a2bf144cf}{LTDC\+\_\+\+IER\+\_\+\+TERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+IER\+\_\+\+RRIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3e70608ec4f1a047feff33018c9fa7a}{LTDC\+\_\+\+IER\+\_\+\+RRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LTDC\+\_\+\+IER\+\_\+\+RRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8b81bb2975282a8c97904fb27f379b6}{LTDC\+\_\+\+IER\+\_\+\+RRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3e70608ec4f1a047feff33018c9fa7a}{LTDC\+\_\+\+IER\+\_\+\+RRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+ISR\+\_\+\+LIF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e16ca1bdba1b538db1d3bcb3b94aa4d}{LTDC\+\_\+\+ISR\+\_\+\+LIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LTDC\+\_\+\+ISR\+\_\+\+LIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1430a5052fa2be26d885e6019326f374}{LTDC\+\_\+\+ISR\+\_\+\+LIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e16ca1bdba1b538db1d3bcb3b94aa4d}{LTDC\+\_\+\+ISR\+\_\+\+LIF\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+ISR\+\_\+\+FUIF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee48da2f15ab8943f0a4a14924c11080}{LTDC\+\_\+\+ISR\+\_\+\+FUIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LTDC\+\_\+\+ISR\+\_\+\+FUIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad25511dce2346382813fbb8f38ed0afe}{LTDC\+\_\+\+ISR\+\_\+\+FUIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee48da2f15ab8943f0a4a14924c11080}{LTDC\+\_\+\+ISR\+\_\+\+FUIF\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+ISR\+\_\+\+TERRIF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d32d50588262c2d8e5d57e06fb186c1}{LTDC\+\_\+\+ISR\+\_\+\+TERRIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LTDC\+\_\+\+ISR\+\_\+\+TERRIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78d78d256e92cc8fd7c9180c16fe845b}{LTDC\+\_\+\+ISR\+\_\+\+TERRIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d32d50588262c2d8e5d57e06fb186c1}{LTDC\+\_\+\+ISR\+\_\+\+TERRIF\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+ISR\+\_\+\+RRIF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84346c5c393505dc768ff14470f62138}{LTDC\+\_\+\+ISR\+\_\+\+RRIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LTDC\+\_\+\+ISR\+\_\+\+RRIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8735819d356373cd4ee6f5fdb4889fc}{LTDC\+\_\+\+ISR\+\_\+\+RRIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84346c5c393505dc768ff14470f62138}{LTDC\+\_\+\+ISR\+\_\+\+RRIF\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+ICR\+\_\+\+CLIF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga894c35f44396552a5a22de5a04cacfed}{LTDC\+\_\+\+ICR\+\_\+\+CLIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LTDC\+\_\+\+ICR\+\_\+\+CLIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15295bfc88388bbb0472e718dbb2e5e9}{LTDC\+\_\+\+ICR\+\_\+\+CLIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga894c35f44396552a5a22de5a04cacfed}{LTDC\+\_\+\+ICR\+\_\+\+CLIF\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+ICR\+\_\+\+CFUIF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8757f89074bffa7be524d49615488226}{LTDC\+\_\+\+ICR\+\_\+\+CFUIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LTDC\+\_\+\+ICR\+\_\+\+CFUIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d2e96e5ac6c5a269131c6eadf5f552}{LTDC\+\_\+\+ICR\+\_\+\+CFUIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8757f89074bffa7be524d49615488226}{LTDC\+\_\+\+ICR\+\_\+\+CFUIF\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+ICR\+\_\+\+CTERRIF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1122fc42d705c7ab643c8de2d7e10d4b}{LTDC\+\_\+\+ICR\+\_\+\+CTERRIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LTDC\+\_\+\+ICR\+\_\+\+CTERRIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45dfff9d309c4a9b094930d8a2ae259a}{LTDC\+\_\+\+ICR\+\_\+\+CTERRIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1122fc42d705c7ab643c8de2d7e10d4b}{LTDC\+\_\+\+ICR\+\_\+\+CTERRIF\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+ICR\+\_\+\+CRRIF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31f277b045c6c06b3ad9da377a9437f5}{LTDC\+\_\+\+ICR\+\_\+\+CRRIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LTDC\+\_\+\+ICR\+\_\+\+CRRIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45709c66c8322628434d48bacdc9f92d}{LTDC\+\_\+\+ICR\+\_\+\+CRRIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31f277b045c6c06b3ad9da377a9437f5}{LTDC\+\_\+\+ICR\+\_\+\+CRRIF\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+LIPCR\+\_\+\+LIPOS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5e44978ea737a3844445100faf3ba64}{LTDC\+\_\+\+LIPCR\+\_\+\+LIPOS\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ LTDC\+\_\+\+LIPCR\+\_\+\+LIPOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1818ec63a734052e0b3652eb492a9cf3}{LTDC\+\_\+\+LIPCR\+\_\+\+LIPOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5e44978ea737a3844445100faf3ba64}{LTDC\+\_\+\+LIPCR\+\_\+\+LIPOS\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+CPSR\+\_\+\+CYPOS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bcae315c21cddf2735ee14e7333aa11}{LTDC\+\_\+\+CPSR\+\_\+\+CYPOS\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ LTDC\+\_\+\+CPSR\+\_\+\+CYPOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5688f0180e7bacd368194e582eea441d}{LTDC\+\_\+\+CPSR\+\_\+\+CYPOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bcae315c21cddf2735ee14e7333aa11}{LTDC\+\_\+\+CPSR\+\_\+\+CYPOS\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+CPSR\+\_\+\+CXPOS\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac27d2479f7a4cb1377a7166c8eeaed4d}{LTDC\+\_\+\+CPSR\+\_\+\+CXPOS\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ LTDC\+\_\+\+CPSR\+\_\+\+CXPOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1056b9d14adcc3a2bd1057fcb71eec9}{LTDC\+\_\+\+CPSR\+\_\+\+CXPOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac27d2479f7a4cb1377a7166c8eeaed4d}{LTDC\+\_\+\+CPSR\+\_\+\+CXPOS\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+CDSR\+\_\+\+VDES\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga512fb3c52a20e9d2b86666e4ed4754e0}{LTDC\+\_\+\+CDSR\+\_\+\+VDES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LTDC\+\_\+\+CDSR\+\_\+\+VDES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e4c498e3baf6490c83ae67b7859b1ce}{LTDC\+\_\+\+CDSR\+\_\+\+VDES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga512fb3c52a20e9d2b86666e4ed4754e0}{LTDC\+\_\+\+CDSR\+\_\+\+VDES\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+CDSR\+\_\+\+HDES\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bbf748106e022eb0dbdc39e522a6e44}{LTDC\+\_\+\+CDSR\+\_\+\+HDES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LTDC\+\_\+\+CDSR\+\_\+\+HDES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea3bfe7426e5ee59e4a136f408a09716}{LTDC\+\_\+\+CDSR\+\_\+\+HDES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bbf748106e022eb0dbdc39e522a6e44}{LTDC\+\_\+\+CDSR\+\_\+\+HDES\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+CDSR\+\_\+\+VSYNCS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab53d95c8b4338e0ae74040e921102545}{LTDC\+\_\+\+CDSR\+\_\+\+VSYNCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LTDC\+\_\+\+CDSR\+\_\+\+VSYNCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cb94c249cec7aaa63803eb9e4d56863}{LTDC\+\_\+\+CDSR\+\_\+\+VSYNCS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab53d95c8b4338e0ae74040e921102545}{LTDC\+\_\+\+CDSR\+\_\+\+VSYNCS\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+CDSR\+\_\+\+HSYNCS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd374a26deff2b36e7d389b614474ddc}{LTDC\+\_\+\+CDSR\+\_\+\+HSYNCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LTDC\+\_\+\+CDSR\+\_\+\+HSYNCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9556e6ff6318d564c481fb022b9f254e}{LTDC\+\_\+\+CDSR\+\_\+\+HSYNCS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd374a26deff2b36e7d389b614474ddc}{LTDC\+\_\+\+CDSR\+\_\+\+HSYNCS\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+Lx\+CR\+\_\+\+LEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga749fa9b1d2766eaa55e390831a2dea27}{LTDC\+\_\+\+Lx\+CR\+\_\+\+LEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LTDC\+\_\+\+Lx\+CR\+\_\+\+LEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4137ed7793f1e0399d2d4184f73eceb}{LTDC\+\_\+\+Lx\+CR\+\_\+\+LEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga749fa9b1d2766eaa55e390831a2dea27}{LTDC\+\_\+\+Lx\+CR\+\_\+\+LEN\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+Lx\+CR\+\_\+\+COLKEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d44e368da999ca8894394bd21ad00c}{LTDC\+\_\+\+Lx\+CR\+\_\+\+COLKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LTDC\+\_\+\+Lx\+CR\+\_\+\+COLKEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20578c97851c63d3c356bd3452e447f3}{LTDC\+\_\+\+Lx\+CR\+\_\+\+COLKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d44e368da999ca8894394bd21ad00c}{LTDC\+\_\+\+Lx\+CR\+\_\+\+COLKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+Lx\+CR\+\_\+\+CLUTEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga663937e700f6030c7e2a965dce4897f2}{LTDC\+\_\+\+Lx\+CR\+\_\+\+CLUTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LTDC\+\_\+\+Lx\+CR\+\_\+\+CLUTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed020e503cd29e946528c9ac63846d5}{LTDC\+\_\+\+Lx\+CR\+\_\+\+CLUTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga663937e700f6030c7e2a965dce4897f2}{LTDC\+\_\+\+Lx\+CR\+\_\+\+CLUTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+Lx\+WHPCR\+\_\+\+WHSTPOS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4ea672ed6b4b2db76876287c4abd81b}{LTDC\+\_\+\+Lx\+WHPCR\+\_\+\+WHSTPOS\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ LTDC\+\_\+\+Lx\+WHPCR\+\_\+\+WHSTPOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b9b7b4e2f5f9ea9d3ee20186d13623e}{LTDC\+\_\+\+Lx\+WHPCR\+\_\+\+WHSTPOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4ea672ed6b4b2db76876287c4abd81b}{LTDC\+\_\+\+Lx\+WHPCR\+\_\+\+WHSTPOS\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+Lx\+WHPCR\+\_\+\+WHSPPOS\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55788454107377216df737a277aef550}{LTDC\+\_\+\+Lx\+WHPCR\+\_\+\+WHSPPOS\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ LTDC\+\_\+\+Lx\+WHPCR\+\_\+\+WHSPPOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad75b147ab755274aa4baca5541a6993e}{LTDC\+\_\+\+Lx\+WHPCR\+\_\+\+WHSPPOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55788454107377216df737a277aef550}{LTDC\+\_\+\+Lx\+WHPCR\+\_\+\+WHSPPOS\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+Lx\+WVPCR\+\_\+\+WVSTPOS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ba9c04e1ae41da8686a2680b91506d}{LTDC\+\_\+\+Lx\+WVPCR\+\_\+\+WVSTPOS\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ LTDC\+\_\+\+Lx\+WVPCR\+\_\+\+WVSTPOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa83711c9cfc27570784e119b69f5acd2}{LTDC\+\_\+\+Lx\+WVPCR\+\_\+\+WVSTPOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ba9c04e1ae41da8686a2680b91506d}{LTDC\+\_\+\+Lx\+WVPCR\+\_\+\+WVSTPOS\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+Lx\+WVPCR\+\_\+\+WVSPPOS\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f7e91ed10c9db5c483299850ff64bcd}{LTDC\+\_\+\+Lx\+WVPCR\+\_\+\+WVSPPOS\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ LTDC\+\_\+\+Lx\+WVPCR\+\_\+\+WVSPPOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8339caa7759f7159bb2aec90f6af49f9}{LTDC\+\_\+\+Lx\+WVPCR\+\_\+\+WVSPPOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f7e91ed10c9db5c483299850ff64bcd}{LTDC\+\_\+\+Lx\+WVPCR\+\_\+\+WVSPPOS\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+Lx\+CKCR\+\_\+\+CKBLUE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadcb557dd0ed838143f705c97a5b1a9d}{LTDC\+\_\+\+Lx\+CKCR\+\_\+\+CKBLUE\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ LTDC\+\_\+\+Lx\+CKCR\+\_\+\+CKBLUE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fec067b174a76fcf8ee14b86addc7fa}{LTDC\+\_\+\+Lx\+CKCR\+\_\+\+CKBLUE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadcb557dd0ed838143f705c97a5b1a9d}{LTDC\+\_\+\+Lx\+CKCR\+\_\+\+CKBLUE\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+Lx\+CKCR\+\_\+\+CKGREEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65ed8ca304f4f3948e739c5407bdd081}{LTDC\+\_\+\+Lx\+CKCR\+\_\+\+CKGREEN\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ LTDC\+\_\+\+Lx\+CKCR\+\_\+\+CKGREEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga979f0d91c15471854b39dced9923631a}{LTDC\+\_\+\+Lx\+CKCR\+\_\+\+CKGREEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65ed8ca304f4f3948e739c5407bdd081}{LTDC\+\_\+\+Lx\+CKCR\+\_\+\+CKGREEN\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+Lx\+CKCR\+\_\+\+CKRED\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga632ef0966ebebda80ea8687a2477bb62}{LTDC\+\_\+\+Lx\+CKCR\+\_\+\+CKRED\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ LTDC\+\_\+\+Lx\+CKCR\+\_\+\+CKRED\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d0da8eeba215cd5327332a557b77c87}{LTDC\+\_\+\+Lx\+CKCR\+\_\+\+CKRED}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga632ef0966ebebda80ea8687a2477bb62}{LTDC\+\_\+\+Lx\+CKCR\+\_\+\+CKRED\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+Lx\+PFCR\+\_\+\+PF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31235ca6ef48d7b25be461a44241ee73}{LTDC\+\_\+\+Lx\+PFCR\+\_\+\+PF\+\_\+\+Msk}}~(0x7\+UL $<$$<$ LTDC\+\_\+\+Lx\+PFCR\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6badb297e740d959d1971c6109a7f417}{LTDC\+\_\+\+Lx\+PFCR\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31235ca6ef48d7b25be461a44241ee73}{LTDC\+\_\+\+Lx\+PFCR\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+Lx\+CACR\+\_\+\+CONSTA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9706ef0e19b621c36758a2b0244867a3}{LTDC\+\_\+\+Lx\+CACR\+\_\+\+CONSTA\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ LTDC\+\_\+\+Lx\+CACR\+\_\+\+CONSTA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad538e4df55b9d97c61bca14d93346a3}{LTDC\+\_\+\+Lx\+CACR\+\_\+\+CONSTA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9706ef0e19b621c36758a2b0244867a3}{LTDC\+\_\+\+Lx\+CACR\+\_\+\+CONSTA\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+Lx\+DCCR\+\_\+\+DCBLUE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f9e1e2cda8435aebf31e6c228b6ba6}{LTDC\+\_\+\+Lx\+DCCR\+\_\+\+DCBLUE\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ LTDC\+\_\+\+Lx\+DCCR\+\_\+\+DCBLUE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f017addde6d63278ed0872f95e9978}{LTDC\+\_\+\+Lx\+DCCR\+\_\+\+DCBLUE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f9e1e2cda8435aebf31e6c228b6ba6}{LTDC\+\_\+\+Lx\+DCCR\+\_\+\+DCBLUE\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+Lx\+DCCR\+\_\+\+DCGREEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa89127fd8ab3bafaa3d5e12eff572abe}{LTDC\+\_\+\+Lx\+DCCR\+\_\+\+DCGREEN\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ LTDC\+\_\+\+Lx\+DCCR\+\_\+\+DCGREEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabab49201f0db066d5578b6a5e9cd3753}{LTDC\+\_\+\+Lx\+DCCR\+\_\+\+DCGREEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa89127fd8ab3bafaa3d5e12eff572abe}{LTDC\+\_\+\+Lx\+DCCR\+\_\+\+DCGREEN\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+Lx\+DCCR\+\_\+\+DCRED\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f6e16df835aa1d5b5bfcc48455d06a}{LTDC\+\_\+\+Lx\+DCCR\+\_\+\+DCRED\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ LTDC\+\_\+\+Lx\+DCCR\+\_\+\+DCRED\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87bd39aae738ca9d3003a1fdb1805267}{LTDC\+\_\+\+Lx\+DCCR\+\_\+\+DCRED}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f6e16df835aa1d5b5bfcc48455d06a}{LTDC\+\_\+\+Lx\+DCCR\+\_\+\+DCRED\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+Lx\+DCCR\+\_\+\+DCALPHA\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa52347b431dae797613e87e9e32c5570}{LTDC\+\_\+\+Lx\+DCCR\+\_\+\+DCALPHA\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ LTDC\+\_\+\+Lx\+DCCR\+\_\+\+DCALPHA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd6b290af2380f0e6d952200cc7b541}{LTDC\+\_\+\+Lx\+DCCR\+\_\+\+DCALPHA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa52347b431dae797613e87e9e32c5570}{LTDC\+\_\+\+Lx\+DCCR\+\_\+\+DCALPHA\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+Lx\+BFCR\+\_\+\+BF2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga626e1c83751911dc258924f49e3c6ea4}{LTDC\+\_\+\+Lx\+BFCR\+\_\+\+BF2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ LTDC\+\_\+\+Lx\+BFCR\+\_\+\+BF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad28cd200b3c7cb36eeccff2c56fdd649}{LTDC\+\_\+\+Lx\+BFCR\+\_\+\+BF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga626e1c83751911dc258924f49e3c6ea4}{LTDC\+\_\+\+Lx\+BFCR\+\_\+\+BF2\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+Lx\+BFCR\+\_\+\+BF1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb66b94e7d96cd0555385fb8d8709777}{LTDC\+\_\+\+Lx\+BFCR\+\_\+\+BF1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ LTDC\+\_\+\+Lx\+BFCR\+\_\+\+BF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a130d060626796428774293042188f2}{LTDC\+\_\+\+Lx\+BFCR\+\_\+\+BF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb66b94e7d96cd0555385fb8d8709777}{LTDC\+\_\+\+Lx\+BFCR\+\_\+\+BF1\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+Lx\+CFBAR\+\_\+\+CFBADD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664fcf883bb10869d2c8492a1aaf92ca}{LTDC\+\_\+\+Lx\+CFBAR\+\_\+\+CFBADD\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ LTDC\+\_\+\+Lx\+CFBAR\+\_\+\+CFBADD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga533aa67a63316950180faf61ef5b72a9}{LTDC\+\_\+\+Lx\+CFBAR\+\_\+\+CFBADD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664fcf883bb10869d2c8492a1aaf92ca}{LTDC\+\_\+\+Lx\+CFBAR\+\_\+\+CFBADD\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+Lx\+CFBLR\+\_\+\+CFBLL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30777209ac0006736bbef385c46295c7}{LTDC\+\_\+\+Lx\+CFBLR\+\_\+\+CFBLL\+\_\+\+Msk}}~(0x1\+FFFUL $<$$<$ LTDC\+\_\+\+Lx\+CFBLR\+\_\+\+CFBLL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga010df13cba684fbf65e8d4e0200bc8b8}{LTDC\+\_\+\+Lx\+CFBLR\+\_\+\+CFBLL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30777209ac0006736bbef385c46295c7}{LTDC\+\_\+\+Lx\+CFBLR\+\_\+\+CFBLL\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+Lx\+CFBLR\+\_\+\+CFBP\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4856ef86d770cef390f486c9ac7ca562}{LTDC\+\_\+\+Lx\+CFBLR\+\_\+\+CFBP\+\_\+\+Msk}}~(0x1\+FFFUL $<$$<$ LTDC\+\_\+\+Lx\+CFBLR\+\_\+\+CFBP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08649b490876b957949df5334c9bdafe}{LTDC\+\_\+\+Lx\+CFBLR\+\_\+\+CFBP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4856ef86d770cef390f486c9ac7ca562}{LTDC\+\_\+\+Lx\+CFBLR\+\_\+\+CFBP\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+Lx\+CFBLNR\+\_\+\+CFBLNBR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf9e3d0919e10581876a4fa4bd1a5dd7}{LTDC\+\_\+\+Lx\+CFBLNR\+\_\+\+CFBLNBR\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ LTDC\+\_\+\+Lx\+CFBLNR\+\_\+\+CFBLNBR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5209baf02f3685749b1f22ea9de5532}{LTDC\+\_\+\+Lx\+CFBLNR\+\_\+\+CFBLNBR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf9e3d0919e10581876a4fa4bd1a5dd7}{LTDC\+\_\+\+Lx\+CFBLNR\+\_\+\+CFBLNBR\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+Lx\+CLUTWR\+\_\+\+BLUE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade5628dd5b0852f7083af7389f4e2ae0}{LTDC\+\_\+\+Lx\+CLUTWR\+\_\+\+BLUE\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ LTDC\+\_\+\+Lx\+CLUTWR\+\_\+\+BLUE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae00786e8173c10ab75d240557a384590}{LTDC\+\_\+\+Lx\+CLUTWR\+\_\+\+BLUE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade5628dd5b0852f7083af7389f4e2ae0}{LTDC\+\_\+\+Lx\+CLUTWR\+\_\+\+BLUE\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+Lx\+CLUTWR\+\_\+\+GREEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac940d12aa906e75d2413fd7069d16247}{LTDC\+\_\+\+Lx\+CLUTWR\+\_\+\+GREEN\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ LTDC\+\_\+\+Lx\+CLUTWR\+\_\+\+GREEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad69ebaef3fa5e207583c452383902745}{LTDC\+\_\+\+Lx\+CLUTWR\+\_\+\+GREEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac940d12aa906e75d2413fd7069d16247}{LTDC\+\_\+\+Lx\+CLUTWR\+\_\+\+GREEN\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+Lx\+CLUTWR\+\_\+\+RED\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d9bde843a5d89343017ffed12004ad0}{LTDC\+\_\+\+Lx\+CLUTWR\+\_\+\+RED\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ LTDC\+\_\+\+Lx\+CLUTWR\+\_\+\+RED\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94a21e31959c31fcf180c38bb6090043}{LTDC\+\_\+\+Lx\+CLUTWR\+\_\+\+RED}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d9bde843a5d89343017ffed12004ad0}{LTDC\+\_\+\+Lx\+CLUTWR\+\_\+\+RED\+\_\+\+Msk}}
\item 
\#define {\bfseries LTDC\+\_\+\+Lx\+CLUTWR\+\_\+\+CLUTADD\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d311ddfebc4db16403d62ff436ba781}{LTDC\+\_\+\+Lx\+CLUTWR\+\_\+\+CLUTADD\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ LTDC\+\_\+\+Lx\+CLUTWR\+\_\+\+CLUTADD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5b936eefb3a3b537f4914a745d94a41}{LTDC\+\_\+\+Lx\+CLUTWR\+\_\+\+CLUTADD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d311ddfebc4db16403d62ff436ba781}{LTDC\+\_\+\+Lx\+CLUTWR\+\_\+\+CLUTADD\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+GISR0\+\_\+\+GIF0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ca3ab69879deb01d384a716a51dc7a}{MDMA\+\_\+\+GISR0\+\_\+\+GIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+GISR0\+\_\+\+GIF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf51c970bfabd55736cd24367da3ec91b}{MDMA\+\_\+\+GISR0\+\_\+\+GIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ca3ab69879deb01d384a716a51dc7a}{MDMA\+\_\+\+GISR0\+\_\+\+GIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+GISR0\+\_\+\+GIF1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6bd0efdfdba64c20c399f78a4b812e4}{MDMA\+\_\+\+GISR0\+\_\+\+GIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+GISR0\+\_\+\+GIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f60895e43eb5547e8da3e92a9ef35a4}{MDMA\+\_\+\+GISR0\+\_\+\+GIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6bd0efdfdba64c20c399f78a4b812e4}{MDMA\+\_\+\+GISR0\+\_\+\+GIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+GISR0\+\_\+\+GIF2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1951ba8531d3122e5beef6f4bfcde4e2}{MDMA\+\_\+\+GISR0\+\_\+\+GIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+GISR0\+\_\+\+GIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6030b5808171598c7044cf367dff3654}{MDMA\+\_\+\+GISR0\+\_\+\+GIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1951ba8531d3122e5beef6f4bfcde4e2}{MDMA\+\_\+\+GISR0\+\_\+\+GIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+GISR0\+\_\+\+GIF3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cc5bcd6673149ddcfb26488847a8d0b}{MDMA\+\_\+\+GISR0\+\_\+\+GIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+GISR0\+\_\+\+GIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga615b24aae5607d5786d7c3945a81c763}{MDMA\+\_\+\+GISR0\+\_\+\+GIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cc5bcd6673149ddcfb26488847a8d0b}{MDMA\+\_\+\+GISR0\+\_\+\+GIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+GISR0\+\_\+\+GIF4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b5e5afff05a69351ac77402203cbfbf}{MDMA\+\_\+\+GISR0\+\_\+\+GIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+GISR0\+\_\+\+GIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e7025dea2b724a52f205c8b7583c53f}{MDMA\+\_\+\+GISR0\+\_\+\+GIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b5e5afff05a69351ac77402203cbfbf}{MDMA\+\_\+\+GISR0\+\_\+\+GIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+GISR0\+\_\+\+GIF5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4231d42c263a37504201c503cb12715}{MDMA\+\_\+\+GISR0\+\_\+\+GIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+GISR0\+\_\+\+GIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9217295e3c61f78cc29333a44b68018d}{MDMA\+\_\+\+GISR0\+\_\+\+GIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4231d42c263a37504201c503cb12715}{MDMA\+\_\+\+GISR0\+\_\+\+GIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+GISR0\+\_\+\+GIF6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f8989423f79987ee0b7c7004d676c0}{MDMA\+\_\+\+GISR0\+\_\+\+GIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+GISR0\+\_\+\+GIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9afd8cf5e03b363cd471a15198a9fcf}{MDMA\+\_\+\+GISR0\+\_\+\+GIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f8989423f79987ee0b7c7004d676c0}{MDMA\+\_\+\+GISR0\+\_\+\+GIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+GISR0\+\_\+\+GIF7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2990420c5ba6b41d07f83eb008a881d0}{MDMA\+\_\+\+GISR0\+\_\+\+GIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+GISR0\+\_\+\+GIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ccb457a319d532ade9672ed00a7cf2}{MDMA\+\_\+\+GISR0\+\_\+\+GIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2990420c5ba6b41d07f83eb008a881d0}{MDMA\+\_\+\+GISR0\+\_\+\+GIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+GISR0\+\_\+\+GIF8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69b014f88d436d1709dde8ede51e0d0e}{MDMA\+\_\+\+GISR0\+\_\+\+GIF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+GISR0\+\_\+\+GIF8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fa8eb96ff868b173efec9cd602e51a2}{MDMA\+\_\+\+GISR0\+\_\+\+GIF8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69b014f88d436d1709dde8ede51e0d0e}{MDMA\+\_\+\+GISR0\+\_\+\+GIF8\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+GISR0\+\_\+\+GIF9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4535df313ca656dab222dc50d7fe334a}{MDMA\+\_\+\+GISR0\+\_\+\+GIF9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+GISR0\+\_\+\+GIF9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb8d0246899c08c1762990ef2f9bc75}{MDMA\+\_\+\+GISR0\+\_\+\+GIF9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4535df313ca656dab222dc50d7fe334a}{MDMA\+\_\+\+GISR0\+\_\+\+GIF9\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+GISR0\+\_\+\+GIF10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4512c8dd8610cd1e89ea166c03b57e71}{MDMA\+\_\+\+GISR0\+\_\+\+GIF10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+GISR0\+\_\+\+GIF10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f08b33a4022493582eba161817a6fb3}{MDMA\+\_\+\+GISR0\+\_\+\+GIF10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4512c8dd8610cd1e89ea166c03b57e71}{MDMA\+\_\+\+GISR0\+\_\+\+GIF10\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+GISR0\+\_\+\+GIF11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387df93f27adf465fb9fb2eaa1d713de}{MDMA\+\_\+\+GISR0\+\_\+\+GIF11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+GISR0\+\_\+\+GIF11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd04db6fb71b93f25e318dd519080ecd}{MDMA\+\_\+\+GISR0\+\_\+\+GIF11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387df93f27adf465fb9fb2eaa1d713de}{MDMA\+\_\+\+GISR0\+\_\+\+GIF11\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+GISR0\+\_\+\+GIF12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga257854c22e65a5e2c2ac27e536fe9aa1}{MDMA\+\_\+\+GISR0\+\_\+\+GIF12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+GISR0\+\_\+\+GIF12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eed8f013c72a6dfaa5fe6f84d7e8d6f}{MDMA\+\_\+\+GISR0\+\_\+\+GIF12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga257854c22e65a5e2c2ac27e536fe9aa1}{MDMA\+\_\+\+GISR0\+\_\+\+GIF12\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+GISR0\+\_\+\+GIF13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga522951ed77b8d0869a29728de0662034}{MDMA\+\_\+\+GISR0\+\_\+\+GIF13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+GISR0\+\_\+\+GIF13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b02dd3da7f5448477eaab7139a8c9e3}{MDMA\+\_\+\+GISR0\+\_\+\+GIF13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga522951ed77b8d0869a29728de0662034}{MDMA\+\_\+\+GISR0\+\_\+\+GIF13\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+GISR0\+\_\+\+GIF14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcbaf82fe8f50b4b1684fe8940a7bbf7}{MDMA\+\_\+\+GISR0\+\_\+\+GIF14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+GISR0\+\_\+\+GIF14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae506ddfdb3b58c679a032a4382f251c1}{MDMA\+\_\+\+GISR0\+\_\+\+GIF14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcbaf82fe8f50b4b1684fe8940a7bbf7}{MDMA\+\_\+\+GISR0\+\_\+\+GIF14\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+GISR0\+\_\+\+GIF15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e45307d004295972bd9de34b5fd726b}{MDMA\+\_\+\+GISR0\+\_\+\+GIF15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+GISR0\+\_\+\+GIF15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga257402b31dbc2d9545276eb00d581b85}{MDMA\+\_\+\+GISR0\+\_\+\+GIF15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e45307d004295972bd9de34b5fd726b}{MDMA\+\_\+\+GISR0\+\_\+\+GIF15\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CISR\+\_\+\+TEIF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1737a83350c08bc250a735ee325b1cfe}{MDMA\+\_\+\+CISR\+\_\+\+TEIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CISR\+\_\+\+TEIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf88442fd365d32c4408d393e900118a}{MDMA\+\_\+\+CISR\+\_\+\+TEIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1737a83350c08bc250a735ee325b1cfe}{MDMA\+\_\+\+CISR\+\_\+\+TEIF\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CISR\+\_\+\+CTCIF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2361a346ea4f71be307719473404a386}{MDMA\+\_\+\+CISR\+\_\+\+CTCIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CISR\+\_\+\+CTCIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f2fe9057d2268c155c66e51bb0a4cd3}{MDMA\+\_\+\+CISR\+\_\+\+CTCIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2361a346ea4f71be307719473404a386}{MDMA\+\_\+\+CISR\+\_\+\+CTCIF\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CISR\+\_\+\+BRTIF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc695e61106a0fd4268692256c85945b}{MDMA\+\_\+\+CISR\+\_\+\+BRTIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CISR\+\_\+\+BRTIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f28ec64aa005d6ce048a962b83d63ed}{MDMA\+\_\+\+CISR\+\_\+\+BRTIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc695e61106a0fd4268692256c85945b}{MDMA\+\_\+\+CISR\+\_\+\+BRTIF\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CISR\+\_\+\+BTIF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3036ff58cf9155847146b5a00fc689d}{MDMA\+\_\+\+CISR\+\_\+\+BTIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CISR\+\_\+\+BTIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad73a298af18e6ce87de80211468cf681}{MDMA\+\_\+\+CISR\+\_\+\+BTIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3036ff58cf9155847146b5a00fc689d}{MDMA\+\_\+\+CISR\+\_\+\+BTIF\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CISR\+\_\+\+TCIF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaf9b4190d9ccf928a75b07964413be1}{MDMA\+\_\+\+CISR\+\_\+\+TCIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CISR\+\_\+\+TCIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f244d17663f802de4188685939f8216}{MDMA\+\_\+\+CISR\+\_\+\+TCIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaf9b4190d9ccf928a75b07964413be1}{MDMA\+\_\+\+CISR\+\_\+\+TCIF\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CISR\+\_\+\+CRQA\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab88da8c0f50e171c1c8a32cff0e957}{MDMA\+\_\+\+CISR\+\_\+\+CRQA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CISR\+\_\+\+CRQA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91610c0330846e7de98d7646eb605976}{MDMA\+\_\+\+CISR\+\_\+\+CRQA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab88da8c0f50e171c1c8a32cff0e957}{MDMA\+\_\+\+CISR\+\_\+\+CRQA\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CIFCR\+\_\+\+CTEIF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ec0e755a276224668d5d85e8de627ef}{MDMA\+\_\+\+CIFCR\+\_\+\+CTEIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CIFCR\+\_\+\+CTEIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe75b4cce97a0aacffd63d1ee88b9545}{MDMA\+\_\+\+CIFCR\+\_\+\+CTEIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ec0e755a276224668d5d85e8de627ef}{MDMA\+\_\+\+CIFCR\+\_\+\+CTEIF\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CIFCR\+\_\+\+CCTCIF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fa1a21c1523b3a95b4e433b7b581d20}{MDMA\+\_\+\+CIFCR\+\_\+\+CCTCIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CIFCR\+\_\+\+CCTCIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f6ada83fdf63fd785584e54d0dcd94a}{MDMA\+\_\+\+CIFCR\+\_\+\+CCTCIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fa1a21c1523b3a95b4e433b7b581d20}{MDMA\+\_\+\+CIFCR\+\_\+\+CCTCIF\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CIFCR\+\_\+\+CBRTIF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb6a151f49cbe6da20d1a8ca29e69f8}{MDMA\+\_\+\+CIFCR\+\_\+\+CBRTIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CIFCR\+\_\+\+CBRTIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac280d4edc5d4d2fb8e692b2663e6c019}{MDMA\+\_\+\+CIFCR\+\_\+\+CBRTIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb6a151f49cbe6da20d1a8ca29e69f8}{MDMA\+\_\+\+CIFCR\+\_\+\+CBRTIF\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CIFCR\+\_\+\+CBTIF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66caf07bf3302030f186a91f8eda6859}{MDMA\+\_\+\+CIFCR\+\_\+\+CBTIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CIFCR\+\_\+\+CBTIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa79dafdf33d9404d5ca8ca93d30b41cf}{MDMA\+\_\+\+CIFCR\+\_\+\+CBTIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66caf07bf3302030f186a91f8eda6859}{MDMA\+\_\+\+CIFCR\+\_\+\+CBTIF\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CIFCR\+\_\+\+CLTCIF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddfb9c4aed5319ef47dc7cdb7fa1793a}{MDMA\+\_\+\+CIFCR\+\_\+\+CLTCIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CIFCR\+\_\+\+CLTCIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeccd8093d72ed10e746c7b5ceace279}{MDMA\+\_\+\+CIFCR\+\_\+\+CLTCIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddfb9c4aed5319ef47dc7cdb7fa1793a}{MDMA\+\_\+\+CIFCR\+\_\+\+CLTCIF\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CESR\+\_\+\+TEA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4ec2dda59288a8ef8bb5e1177531a9}{MDMA\+\_\+\+CESR\+\_\+\+TEA\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ MDMA\+\_\+\+CESR\+\_\+\+TEA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga523dbe914ccb72aeb8b68ffd2f338ef6}{MDMA\+\_\+\+CESR\+\_\+\+TEA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4ec2dda59288a8ef8bb5e1177531a9}{MDMA\+\_\+\+CESR\+\_\+\+TEA\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CESR\+\_\+\+TED\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e5c23515f9a0922b094add1d3cc3855}{MDMA\+\_\+\+CESR\+\_\+\+TED\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CESR\+\_\+\+TED\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab88faaf7cdf57ee375ac93a95e8fd441}{MDMA\+\_\+\+CESR\+\_\+\+TED}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e5c23515f9a0922b094add1d3cc3855}{MDMA\+\_\+\+CESR\+\_\+\+TED\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CESR\+\_\+\+TELD\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2047912b999fbc93c573fbb71e0bc0b2}{MDMA\+\_\+\+CESR\+\_\+\+TELD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CESR\+\_\+\+TELD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfb83c7f6143dd812a8c565fefb6b29e}{MDMA\+\_\+\+CESR\+\_\+\+TELD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2047912b999fbc93c573fbb71e0bc0b2}{MDMA\+\_\+\+CESR\+\_\+\+TELD\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CESR\+\_\+\+TEMD\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga975d7053b12a8ab8c31bafc595975335}{MDMA\+\_\+\+CESR\+\_\+\+TEMD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CESR\+\_\+\+TEMD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc5cbae01249e4a3056a40a8b338d2d}{MDMA\+\_\+\+CESR\+\_\+\+TEMD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga975d7053b12a8ab8c31bafc595975335}{MDMA\+\_\+\+CESR\+\_\+\+TEMD\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CESR\+\_\+\+ASE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f44d524684da1a1da843aa4bd00b777}{MDMA\+\_\+\+CESR\+\_\+\+ASE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CESR\+\_\+\+ASE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db819fafa277f8947903af4526c54c}{MDMA\+\_\+\+CESR\+\_\+\+ASE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f44d524684da1a1da843aa4bd00b777}{MDMA\+\_\+\+CESR\+\_\+\+ASE\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CESR\+\_\+\+BSE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace4e55b25c66ee275ac23e1a68d7c946}{MDMA\+\_\+\+CESR\+\_\+\+BSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CESR\+\_\+\+BSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace433a2f270cbe1de9c916611ad68c6a}{MDMA\+\_\+\+CESR\+\_\+\+BSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace4e55b25c66ee275ac23e1a68d7c946}{MDMA\+\_\+\+CESR\+\_\+\+BSE\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebddd2bf39ffe53b1c8df397a1f40522}{MDMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a3a8b196868241058a5e099e9cda1ef}{MDMA\+\_\+\+CCR\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebddd2bf39ffe53b1c8df397a1f40522}{MDMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad01f5ba64639f8a232788e8a11f377c4}{MDMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdddcb23d16c5fbb6a163556116fbd4c}{MDMA\+\_\+\+CCR\+\_\+\+TEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad01f5ba64639f8a232788e8a11f377c4}{MDMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CCR\+\_\+\+CTCIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d0d5d89eb9a289cf6519293d1b2004}{MDMA\+\_\+\+CCR\+\_\+\+CTCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CCR\+\_\+\+CTCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadefa541e6bb5062f0ecae2c7f95c5082}{MDMA\+\_\+\+CCR\+\_\+\+CTCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d0d5d89eb9a289cf6519293d1b2004}{MDMA\+\_\+\+CCR\+\_\+\+CTCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CCR\+\_\+\+BRTIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0db8267ebbf03dc014e841db9fc84445}{MDMA\+\_\+\+CCR\+\_\+\+BRTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CCR\+\_\+\+BRTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e458b1dc9663cb5bce66d8bbbccd8c6}{MDMA\+\_\+\+CCR\+\_\+\+BRTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0db8267ebbf03dc014e841db9fc84445}{MDMA\+\_\+\+CCR\+\_\+\+BRTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CCR\+\_\+\+BTIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe0ac7a9ab8e0430d755fac2ffc38618}{MDMA\+\_\+\+CCR\+\_\+\+BTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CCR\+\_\+\+BTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac46954a8902b70f858d54d921e3a81d2}{MDMA\+\_\+\+CCR\+\_\+\+BTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe0ac7a9ab8e0430d755fac2ffc38618}{MDMA\+\_\+\+CCR\+\_\+\+BTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3aaadebac11eb3dad9d867a6fbd7825}{MDMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68296065030eebca929a4006c2974f03}{MDMA\+\_\+\+CCR\+\_\+\+TCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3aaadebac11eb3dad9d867a6fbd7825}{MDMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab43209cd6cb3a86760220d4b4632eb19}{MDMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ MDMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae14502bb421c1d1f8454519fc0d69f49}{MDMA\+\_\+\+CCR\+\_\+\+PL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab43209cd6cb3a86760220d4b4632eb19}{MDMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf761a4e560eb599a27b9ee59a931bbcb}{MDMA\+\_\+\+CCR\+\_\+\+PL\+\_\+0}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84bd5ed973aa2d8f7646b1a43070a8ec}{MDMA\+\_\+\+CCR\+\_\+\+PL\+\_\+1}}~(0x2\+UL $<$$<$ MDMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos)
\item 
\#define {\bfseries MDMA\+\_\+\+CCR\+\_\+\+BEX\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac63f390fa174119a5d2c667df6c95ea0}{MDMA\+\_\+\+CCR\+\_\+\+BEX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CCR\+\_\+\+BEX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab202e8398e0df7423c30c697e4646708}{MDMA\+\_\+\+CCR\+\_\+\+BEX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac63f390fa174119a5d2c667df6c95ea0}{MDMA\+\_\+\+CCR\+\_\+\+BEX\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CCR\+\_\+\+HEX\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06cd7e4620376917f1df8b6cf6dc5d3e}{MDMA\+\_\+\+CCR\+\_\+\+HEX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CCR\+\_\+\+HEX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga590623de84808dca1f06855f475ecae4}{MDMA\+\_\+\+CCR\+\_\+\+HEX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06cd7e4620376917f1df8b6cf6dc5d3e}{MDMA\+\_\+\+CCR\+\_\+\+HEX\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CCR\+\_\+\+WEX\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c5a26bf011ab874945a2dacdb36724a}{MDMA\+\_\+\+CCR\+\_\+\+WEX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CCR\+\_\+\+WEX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa892fc50279fdab3b93322365baf07}{MDMA\+\_\+\+CCR\+\_\+\+WEX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c5a26bf011ab874945a2dacdb36724a}{MDMA\+\_\+\+CCR\+\_\+\+WEX\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CCR\+\_\+\+SWRQ\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9836b6523e242ca9bafce5e72e956bfb}{MDMA\+\_\+\+CCR\+\_\+\+SWRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CCR\+\_\+\+SWRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ccba0311e34981eb6843745a357d8d6}{MDMA\+\_\+\+CCR\+\_\+\+SWRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9836b6523e242ca9bafce5e72e956bfb}{MDMA\+\_\+\+CCR\+\_\+\+SWRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CTCR\+\_\+\+SINC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e25b71d57f1c7998f2115e7bd8778b9}{MDMA\+\_\+\+CTCR\+\_\+\+SINC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+SINC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff751b0703daf7a658332f76213584df}{MDMA\+\_\+\+CTCR\+\_\+\+SINC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e25b71d57f1c7998f2115e7bd8778b9}{MDMA\+\_\+\+CTCR\+\_\+\+SINC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeaa9e56b5e5458994d633ecefd46cc1}{MDMA\+\_\+\+CTCR\+\_\+\+SINC\+\_\+0}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+SINC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcbfc880f9c46c5a016c7f7da72aaa51}{MDMA\+\_\+\+CTCR\+\_\+\+SINC\+\_\+1}}~(0x2\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+SINC\+\_\+\+Pos)
\item 
\#define {\bfseries MDMA\+\_\+\+CTCR\+\_\+\+DINC\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec89658fede3e61bdb4eb13a2462b1ec}{MDMA\+\_\+\+CTCR\+\_\+\+DINC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+DINC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a109118cb2b445d9addb036b7e49451}{MDMA\+\_\+\+CTCR\+\_\+\+DINC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec89658fede3e61bdb4eb13a2462b1ec}{MDMA\+\_\+\+CTCR\+\_\+\+DINC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad17fc8e7ac92f9f4c9227a4646eb2c46}{MDMA\+\_\+\+CTCR\+\_\+\+DINC\+\_\+0}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+DINC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ec1661d2cf4b3303e8f328f8e1240b3}{MDMA\+\_\+\+CTCR\+\_\+\+DINC\+\_\+1}}~(0x2\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+DINC\+\_\+\+Pos)
\item 
\#define {\bfseries MDMA\+\_\+\+CTCR\+\_\+\+SSIZE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea9830c7d4a3d38a281c34691bb99e2}{MDMA\+\_\+\+CTCR\+\_\+\+SSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+SSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac1e8f7dab32a9e7ab544591d90ec764}{MDMA\+\_\+\+CTCR\+\_\+\+SSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea9830c7d4a3d38a281c34691bb99e2}{MDMA\+\_\+\+CTCR\+\_\+\+SSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14e198117d97a021961f5a1d79a6a9bc}{MDMA\+\_\+\+CTCR\+\_\+\+SSIZE\+\_\+0}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+SSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fcdd51ad1308e3cfc2e6026ebf52fbf}{MDMA\+\_\+\+CTCR\+\_\+\+SSIZE\+\_\+1}}~(0x2\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+SSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries MDMA\+\_\+\+CTCR\+\_\+\+DSIZE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e83a57de1d2a8000d876cbbe00bd68}{MDMA\+\_\+\+CTCR\+\_\+\+DSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+DSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9237360d6d2667ab79ef56b6c22fd8c9}{MDMA\+\_\+\+CTCR\+\_\+\+DSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e83a57de1d2a8000d876cbbe00bd68}{MDMA\+\_\+\+CTCR\+\_\+\+DSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9da43167fc27aedccab925647ce89fe7}{MDMA\+\_\+\+CTCR\+\_\+\+DSIZE\+\_\+0}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+DSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b6105c30640f6852a97afc9fff44583}{MDMA\+\_\+\+CTCR\+\_\+\+DSIZE\+\_\+1}}~(0x2\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+DSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries MDMA\+\_\+\+CTCR\+\_\+\+SINCOS\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf75040c99d35fb9d14f1168bea53a9}{MDMA\+\_\+\+CTCR\+\_\+\+SINCOS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+SINCOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74bb412e1888d38dea4e81f2af818bbe}{MDMA\+\_\+\+CTCR\+\_\+\+SINCOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf75040c99d35fb9d14f1168bea53a9}{MDMA\+\_\+\+CTCR\+\_\+\+SINCOS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4581f36fc69a6fdb3f270e0e508deec4}{MDMA\+\_\+\+CTCR\+\_\+\+SINCOS\+\_\+0}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+SINCOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765d9e5449db9290fa051b72addf5793}{MDMA\+\_\+\+CTCR\+\_\+\+SINCOS\+\_\+1}}~(0x2\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+SINCOS\+\_\+\+Pos)
\item 
\#define {\bfseries MDMA\+\_\+\+CTCR\+\_\+\+DINCOS\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae3f1d29d3e4c29f460874c0654e435}{MDMA\+\_\+\+CTCR\+\_\+\+DINCOS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+DINCOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6357cc159443c0d09f59ed6415679382}{MDMA\+\_\+\+CTCR\+\_\+\+DINCOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae3f1d29d3e4c29f460874c0654e435}{MDMA\+\_\+\+CTCR\+\_\+\+DINCOS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9979ed812ff8dc5c844e28f05d2793b}{MDMA\+\_\+\+CTCR\+\_\+\+DINCOS\+\_\+0}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+DINCOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad16842a93a495537b18d190b2c40bfea}{MDMA\+\_\+\+CTCR\+\_\+\+DINCOS\+\_\+1}}~(0x2\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+DINCOS\+\_\+\+Pos)
\item 
\#define {\bfseries MDMA\+\_\+\+CTCR\+\_\+\+SBURST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb88dd48456aa3626eb327e9d2d3d60}{MDMA\+\_\+\+CTCR\+\_\+\+SBURST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+SBURST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga754684415b270a45df861406599d4b8d}{MDMA\+\_\+\+CTCR\+\_\+\+SBURST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb88dd48456aa3626eb327e9d2d3d60}{MDMA\+\_\+\+CTCR\+\_\+\+SBURST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga752503c7016b6fd3e40d2385e2f2ed13}{MDMA\+\_\+\+CTCR\+\_\+\+SBURST\+\_\+0}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+SBURST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e4a2bc4baed35275ce590bfd4322789}{MDMA\+\_\+\+CTCR\+\_\+\+SBURST\+\_\+1}}~(0x2\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+SBURST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e5ad752f740d619a2f477835ff91b1}{MDMA\+\_\+\+CTCR\+\_\+\+SBURST\+\_\+2}}~(0x4\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+SBURST\+\_\+\+Pos)
\item 
\#define {\bfseries MDMA\+\_\+\+CTCR\+\_\+\+DBURST\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad088531e4679fb5eacd66c7693ded196}{MDMA\+\_\+\+CTCR\+\_\+\+DBURST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+DBURST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a6cab40b3f8ff7e915ebd01183e88d0}{MDMA\+\_\+\+CTCR\+\_\+\+DBURST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad088531e4679fb5eacd66c7693ded196}{MDMA\+\_\+\+CTCR\+\_\+\+DBURST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3af0421666f856398e8a685a83d544b3}{MDMA\+\_\+\+CTCR\+\_\+\+DBURST\+\_\+0}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+DBURST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedce3c8c1b0a89e25856b2f6c97216ba}{MDMA\+\_\+\+CTCR\+\_\+\+DBURST\+\_\+1}}~(0x2\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+DBURST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8555e4c26aae6bf611ce176f7bc81d31}{MDMA\+\_\+\+CTCR\+\_\+\+DBURST\+\_\+2}}~(0x4\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+DBURST\+\_\+\+Pos)
\item 
\#define {\bfseries MDMA\+\_\+\+CTCR\+\_\+\+TLEN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d03a8e629c8964c668a7eae211b617}{MDMA\+\_\+\+CTCR\+\_\+\+TLEN\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+TLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3fd46dad4c62b3135ffbe6f58bd5dc6}{MDMA\+\_\+\+CTCR\+\_\+\+TLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d03a8e629c8964c668a7eae211b617}{MDMA\+\_\+\+CTCR\+\_\+\+TLEN\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CTCR\+\_\+\+PKE\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac263a86c0643d851a53a6a6ee46711cb}{MDMA\+\_\+\+CTCR\+\_\+\+PKE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+PKE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad19fb353f1a866c419780dc63408fd32}{MDMA\+\_\+\+CTCR\+\_\+\+PKE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac263a86c0643d851a53a6a6ee46711cb}{MDMA\+\_\+\+CTCR\+\_\+\+PKE\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CTCR\+\_\+\+PAM\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10700ff37cfc70d7bdaac22b3604d31b}{MDMA\+\_\+\+CTCR\+\_\+\+PAM\+\_\+\+Msk}}~(0x3\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+PAM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga764836de88243816a1d8a863b1d08fbe}{MDMA\+\_\+\+CTCR\+\_\+\+PAM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10700ff37cfc70d7bdaac22b3604d31b}{MDMA\+\_\+\+CTCR\+\_\+\+PAM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40ebc64d84e372dc70980e52079b8659}{MDMA\+\_\+\+CTCR\+\_\+\+PAM\+\_\+0}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+PAM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0f4b8dc457aa6bdfcff92047c9c15a6}{MDMA\+\_\+\+CTCR\+\_\+\+PAM\+\_\+1}}~(0x2\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+PAM\+\_\+\+Pos)
\item 
\#define {\bfseries MDMA\+\_\+\+CTCR\+\_\+\+TRGM\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a00fc602a2bae12918e51a02fc5e37}{MDMA\+\_\+\+CTCR\+\_\+\+TRGM\+\_\+\+Msk}}~(0x3\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+TRGM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8f4e73c8657e7be9ca4275236dd79e8}{MDMA\+\_\+\+CTCR\+\_\+\+TRGM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a00fc602a2bae12918e51a02fc5e37}{MDMA\+\_\+\+CTCR\+\_\+\+TRGM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab064a0f20c08cae3a8db99bcfa02bf24}{MDMA\+\_\+\+CTCR\+\_\+\+TRGM\+\_\+0}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+TRGM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20fb3ebc46555eabcfbcbf5f06646202}{MDMA\+\_\+\+CTCR\+\_\+\+TRGM\+\_\+1}}~(0x2\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+TRGM\+\_\+\+Pos)
\item 
\#define {\bfseries MDMA\+\_\+\+CTCR\+\_\+\+SWRM\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e34125a125b6f4cb6a34290d3c80d10}{MDMA\+\_\+\+CTCR\+\_\+\+SWRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+SWRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12bab4853f2467ff1629e477e31b231a}{MDMA\+\_\+\+CTCR\+\_\+\+SWRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e34125a125b6f4cb6a34290d3c80d10}{MDMA\+\_\+\+CTCR\+\_\+\+SWRM\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CTCR\+\_\+\+BWM\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe37454dc2d01d07f45a67d16330a6e}{MDMA\+\_\+\+CTCR\+\_\+\+BWM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CTCR\+\_\+\+BWM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7370a1f99f7cde905298fd7d51b6d2a1}{MDMA\+\_\+\+CTCR\+\_\+\+BWM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe37454dc2d01d07f45a67d16330a6e}{MDMA\+\_\+\+CTCR\+\_\+\+BWM\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CBNDTR\+\_\+\+BNDT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1addc49393a9b5be401e64473dd3f3e5}{MDMA\+\_\+\+CBNDTR\+\_\+\+BNDT\+\_\+\+Msk}}~(0x1\+FFFFUL $<$$<$ MDMA\+\_\+\+CBNDTR\+\_\+\+BNDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae96b367fad972829944458d72e7f445e}{MDMA\+\_\+\+CBNDTR\+\_\+\+BNDT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1addc49393a9b5be401e64473dd3f3e5}{MDMA\+\_\+\+CBNDTR\+\_\+\+BNDT\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CBNDTR\+\_\+\+BRSUM\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a7b09cb690d2a7ebb21f7a1cacf82b5}{MDMA\+\_\+\+CBNDTR\+\_\+\+BRSUM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CBNDTR\+\_\+\+BRSUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8deb26009cd444a090866769c50acee4}{MDMA\+\_\+\+CBNDTR\+\_\+\+BRSUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a7b09cb690d2a7ebb21f7a1cacf82b5}{MDMA\+\_\+\+CBNDTR\+\_\+\+BRSUM\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CBNDTR\+\_\+\+BRDUM\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga456944d0ca4e69929c0a8653fea40e89}{MDMA\+\_\+\+CBNDTR\+\_\+\+BRDUM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CBNDTR\+\_\+\+BRDUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac444e838071254d025f79662083689c5}{MDMA\+\_\+\+CBNDTR\+\_\+\+BRDUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga456944d0ca4e69929c0a8653fea40e89}{MDMA\+\_\+\+CBNDTR\+\_\+\+BRDUM\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CBNDTR\+\_\+\+BRC\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85fc664878337758a159eeea72c8ca8e}{MDMA\+\_\+\+CBNDTR\+\_\+\+BRC\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ MDMA\+\_\+\+CBNDTR\+\_\+\+BRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69bdf94e143ec1bf45f3181761c0747e}{MDMA\+\_\+\+CBNDTR\+\_\+\+BRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85fc664878337758a159eeea72c8ca8e}{MDMA\+\_\+\+CBNDTR\+\_\+\+BRC\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CSAR\+\_\+\+SAR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65ae35c2947c4b1a77e0401a3a4203ac}{MDMA\+\_\+\+CSAR\+\_\+\+SAR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ MDMA\+\_\+\+CSAR\+\_\+\+SAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fd3d265a2dbc7480795fbf335a5ed98}{MDMA\+\_\+\+CSAR\+\_\+\+SAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65ae35c2947c4b1a77e0401a3a4203ac}{MDMA\+\_\+\+CSAR\+\_\+\+SAR\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CDAR\+\_\+\+DAR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1ea19c98cdf0994aeb4b57a0ae7c1b1}{MDMA\+\_\+\+CDAR\+\_\+\+DAR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ MDMA\+\_\+\+CDAR\+\_\+\+DAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf688c13654a46c72fc9f4e280933a992}{MDMA\+\_\+\+CDAR\+\_\+\+DAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1ea19c98cdf0994aeb4b57a0ae7c1b1}{MDMA\+\_\+\+CDAR\+\_\+\+DAR\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CBRUR\+\_\+\+SUV\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07332938c99c647a4f3ccaf749c2d055}{MDMA\+\_\+\+CBRUR\+\_\+\+SUV\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ MDMA\+\_\+\+CBRUR\+\_\+\+SUV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga628be42c2d78c3ec0ea270dc607c3b1c}{MDMA\+\_\+\+CBRUR\+\_\+\+SUV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07332938c99c647a4f3ccaf749c2d055}{MDMA\+\_\+\+CBRUR\+\_\+\+SUV\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CBRUR\+\_\+\+DUV\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73c096b4d0bb3f3f14f9cd1688e3804d}{MDMA\+\_\+\+CBRUR\+\_\+\+DUV\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ MDMA\+\_\+\+CBRUR\+\_\+\+DUV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8daf3bb70c0d65a9e33429552a1a07a}{MDMA\+\_\+\+CBRUR\+\_\+\+DUV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73c096b4d0bb3f3f14f9cd1688e3804d}{MDMA\+\_\+\+CBRUR\+\_\+\+DUV\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CLAR\+\_\+\+LAR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae66306304e28d0d383e98472c3e1752e}{MDMA\+\_\+\+CLAR\+\_\+\+LAR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ MDMA\+\_\+\+CLAR\+\_\+\+LAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3430091fe700f5e3da0cf3720ae8be9b}{MDMA\+\_\+\+CLAR\+\_\+\+LAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae66306304e28d0d383e98472c3e1752e}{MDMA\+\_\+\+CLAR\+\_\+\+LAR\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CTBR\+\_\+\+TSEL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2b174b307d0bff84b49d5ba6b9f4850}{MDMA\+\_\+\+CTBR\+\_\+\+TSEL\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ MDMA\+\_\+\+CTBR\+\_\+\+TSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga517470255474fa21401f7055dd1fbcbe}{MDMA\+\_\+\+CTBR\+\_\+\+TSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2b174b307d0bff84b49d5ba6b9f4850}{MDMA\+\_\+\+CTBR\+\_\+\+TSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CTBR\+\_\+\+SBUS\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e6ce76ea2243fe36f720d866fa312ed}{MDMA\+\_\+\+CTBR\+\_\+\+SBUS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CTBR\+\_\+\+SBUS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac12d2de22569978fed6908a710bb54b7}{MDMA\+\_\+\+CTBR\+\_\+\+SBUS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e6ce76ea2243fe36f720d866fa312ed}{MDMA\+\_\+\+CTBR\+\_\+\+SBUS\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CTBR\+\_\+\+DBUS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3fbc95364e5f5c64eb5ef631d0db4af}{MDMA\+\_\+\+CTBR\+\_\+\+DBUS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDMA\+\_\+\+CTBR\+\_\+\+DBUS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga371e0b38e9bc7e54d4cea145e72aa49c}{MDMA\+\_\+\+CTBR\+\_\+\+DBUS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3fbc95364e5f5c64eb5ef631d0db4af}{MDMA\+\_\+\+CTBR\+\_\+\+DBUS\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CMAR\+\_\+\+MAR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8945f3f2321046f0dbac172808202868}{MDMA\+\_\+\+CMAR\+\_\+\+MAR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ MDMA\+\_\+\+CMAR\+\_\+\+MAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga291e96539a675849e42aba7eeb7bcd44}{MDMA\+\_\+\+CMAR\+\_\+\+MAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8945f3f2321046f0dbac172808202868}{MDMA\+\_\+\+CMAR\+\_\+\+MAR\+\_\+\+Msk}}
\item 
\#define {\bfseries MDMA\+\_\+\+CMDR\+\_\+\+MDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a5a4d20b8494ece3d0ee1fe853c104}{MDMA\+\_\+\+CMDR\+\_\+\+MDR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ MDMA\+\_\+\+CMDR\+\_\+\+MDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae004906e63e595af7d2e5b8b209afc10}{MDMA\+\_\+\+CMDR\+\_\+\+MDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a5a4d20b8494ece3d0ee1fe853c104}{MDMA\+\_\+\+CMDR\+\_\+\+MDR\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+OPAMPx\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1add886109d22824bba50d8c8625fe6}{OPAMP\+\_\+\+CSR\+\_\+\+OPAMPx\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+OPAMPx\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga544aac1da6f16f4eb187e6851b7711f6}{OPAMP\+\_\+\+CSR\+\_\+\+OPAMPx\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1add886109d22824bba50d8c8625fe6}{OPAMP\+\_\+\+CSR\+\_\+\+OPAMPx\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+FORCEVP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga345f95ef33611bbecdb50de73d1e0967}{OPAMP\+\_\+\+CSR\+\_\+\+FORCEVP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+FORCEVP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d6c40d15a61d513be01e5de7ddb024}{OPAMP\+\_\+\+CSR\+\_\+\+FORCEVP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga345f95ef33611bbecdb50de73d1e0967}{OPAMP\+\_\+\+CSR\+\_\+\+FORCEVP\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1cc44b01594db558befcb0e66705480}{OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1adc457f5800c654905ebe4463082910}{OPAMP\+\_\+\+CSR\+\_\+\+VPSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1cc44b01594db558befcb0e66705480}{OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa24b92e92e7f1dca05a5fc30bb3b957a}{OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+0}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea743edc65d0145113c254a103e0dac0}{OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+1}}~(0x2\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Pos)
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada380b084108367ad911b476c581f68d}{OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8d844900337686f187b0d8053dff917}{OPAMP\+\_\+\+CSR\+\_\+\+VMSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada380b084108367ad911b476c581f68d}{OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a48fd6fc77e092ad4573e86fbeb8e1e}{OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+0}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46f1f7f5183b41b90fb25cfe3e920460}{OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+1}}~(0x2\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos)
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+OPAHSM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d61275d690fa4bbd6abd93471681266}{OPAMP\+\_\+\+CSR\+\_\+\+OPAHSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+OPAHSM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga115d0ba6f224077995e08d3cb6e307ff}{OPAMP\+\_\+\+CSR\+\_\+\+OPAHSM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d61275d690fa4bbd6abd93471681266}{OPAMP\+\_\+\+CSR\+\_\+\+OPAHSM\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga585abc89695eadf5e9ead9daf6f6e505}{OPAMP\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7956ed2599bdd9e6527507e543dd687}{OPAMP\+\_\+\+CSR\+\_\+\+CALON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga585abc89695eadf5e9ead9daf6f6e505}{OPAMP\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63d1aeb331c459803aa9d4e036946d7a}{OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac544abc19652bb44e316ffbbbb9e0a40}{OPAMP\+\_\+\+CSR\+\_\+\+CALSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63d1aeb331c459803aa9d4e036946d7a}{OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f60b4b65477d8de6e33eb9f64ba5166}{OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+0}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16084e089d25214e5d630aa8865f44a4}{OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+1}}~(0x2\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Pos)
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbf5c45c8d658cc0f0a8f4838ca4fac2}{OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Msk}}~(0x\+FUL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74ac9ae3fa7fe42f154d0daa42789b29}{OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbf5c45c8d658cc0f0a8f4838ca4fac2}{OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d5b9c273620fd0b3c441d522c415e7}{OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+0}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fde506981f9a5a0d6a195e25b68d99}{OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+1}}~(0x2\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbae1e9ab6290905ad2746e5a65b02c1}{OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+2}}~(0x4\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79f8bb0f05c2dfbc680ad2ffd35a5b0}{OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+3}}~(0x8\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a137cd44ef80f8a325c81a1ca3c0e07}{OPAMP\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bcad44dbf70db471e1cdc52aa3875be}{OPAMP\+\_\+\+CSR\+\_\+\+USERTRIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a137cd44ef80f8a325c81a1ca3c0e07}{OPAMP\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+TSTREF\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0433460c43d95b82df1617c97272f311}{OPAMP\+\_\+\+CSR\+\_\+\+TSTREF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+TSTREF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eb815c097d49149c9523e400f1a6195}{OPAMP\+\_\+\+CSR\+\_\+\+TSTREF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0433460c43d95b82df1617c97272f311}{OPAMP\+\_\+\+CSR\+\_\+\+TSTREF\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+CALOUT\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd0d384b28dddc30c24a83de506bc7e7}{OPAMP\+\_\+\+CSR\+\_\+\+CALOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+CALOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab43dfcde7f913ed8ad5e35b80c520e37}{OPAMP\+\_\+\+CSR\+\_\+\+CALOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd0d384b28dddc30c24a83de506bc7e7}{OPAMP\+\_\+\+CSR\+\_\+\+CALOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP1\+\_\+\+CSR\+\_\+\+OPAEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga328414fe6c71a3165eda6150246776d2}{OPAMP1\+\_\+\+CSR\+\_\+\+OPAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+OPAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd85605b59f2ee6480eb2827aaef113c}{OPAMP1\+\_\+\+CSR\+\_\+\+OPAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga328414fe6c71a3165eda6150246776d2}{OPAMP1\+\_\+\+CSR\+\_\+\+OPAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP1\+\_\+\+CSR\+\_\+\+FORCEVP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d38d48f39d795e8cd3e82bd1756efd}{OPAMP1\+\_\+\+CSR\+\_\+\+FORCEVP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+FORCEVP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf47dc2e82fa314e321425667dc04fd}{OPAMP1\+\_\+\+CSR\+\_\+\+FORCEVP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d38d48f39d795e8cd3e82bd1756efd}{OPAMP1\+\_\+\+CSR\+\_\+\+FORCEVP\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP1\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46af5e984dd50b8329c899c7613aa6af}{OPAMP1\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8b31cce17c2748b8e4fe9a28961772}{OPAMP1\+\_\+\+CSR\+\_\+\+VPSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46af5e984dd50b8329c899c7613aa6af}{OPAMP1\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d96ac89375cf8687dee7e744945777}{OPAMP1\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+0}}~(0x1\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43800c250e1c85d66295fe35acd7ea2f}{OPAMP1\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+1}}~(0x2\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Pos)
\item 
\#define {\bfseries OPAMP1\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dcb65d95398dda89e0f22d4df4777e0}{OPAMP1\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac959fd04fc7c379ba199deb057de149a}{OPAMP1\+\_\+\+CSR\+\_\+\+VMSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dcb65d95398dda89e0f22d4df4777e0}{OPAMP1\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae85543e740bfa45a368fb0f1b19bb84}{OPAMP1\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+0}}~(0x1\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab519fb03bd18cb416f6236f7ef46ab6e}{OPAMP1\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+1}}~(0x2\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos)
\item 
\#define {\bfseries OPAMP1\+\_\+\+CSR\+\_\+\+OPAHSM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b41340d7bcaff27a60cfb136d05a09b}{OPAMP1\+\_\+\+CSR\+\_\+\+OPAHSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+OPAHSM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4412c331e2e9ac697df77558385bc915}{OPAMP1\+\_\+\+CSR\+\_\+\+OPAHSM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b41340d7bcaff27a60cfb136d05a09b}{OPAMP1\+\_\+\+CSR\+\_\+\+OPAHSM\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP1\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab92e7f86f5e42bcc666a65a4de962ab3}{OPAMP1\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881edbd6128ecfd2d2d847efa0a4f474}{OPAMP1\+\_\+\+CSR\+\_\+\+CALON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab92e7f86f5e42bcc666a65a4de962ab3}{OPAMP1\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP1\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6875a32091a2423091132cecb4033300}{OPAMP1\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bb40e20f70ede081630648396036a1c}{OPAMP1\+\_\+\+CSR\+\_\+\+CALSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6875a32091a2423091132cecb4033300}{OPAMP1\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga869f3b674820a73be74b75f2fbdad858}{OPAMP1\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+0}}~(0x1\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4bbfc5dfc66bc6005ff76b69ee8c335}{OPAMP1\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+1}}~(0x2\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Pos)
\item 
\#define {\bfseries OPAMP1\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1779bf0cab2b03f0603296a8336f92d}{OPAMP1\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Msk}}~(0x\+FUL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd9c05df7595efe837af32545b9917a1}{OPAMP1\+\_\+\+CSR\+\_\+\+PGGAIN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1779bf0cab2b03f0603296a8336f92d}{OPAMP1\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga654b6b83b88872230f2ccd04c6b47216}{OPAMP1\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+0}}~(0x1\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1166060b99949bbad35214012dea182d}{OPAMP1\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+1}}~(0x2\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b0dcdbdb76a3f0cb95bf7f8760ee625}{OPAMP1\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+2}}~(0x4\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga093c14de7545f63932ec98e61fd908ed}{OPAMP1\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+3}}~(0x8\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define {\bfseries OPAMP1\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab28c9db62603b3e6c9f4a27d3ab345cd}{OPAMP1\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5f5e943c33c5ba322326443eef14e60}{OPAMP1\+\_\+\+CSR\+\_\+\+USERTRIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab28c9db62603b3e6c9f4a27d3ab345cd}{OPAMP1\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP1\+\_\+\+CSR\+\_\+\+TSTREF\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2e91eb2aa8d87995ddbbe484e3f01ce}{OPAMP1\+\_\+\+CSR\+\_\+\+TSTREF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+TSTREF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga539b44883e800d4ba978d84679877d3c}{OPAMP1\+\_\+\+CSR\+\_\+\+TSTREF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2e91eb2aa8d87995ddbbe484e3f01ce}{OPAMP1\+\_\+\+CSR\+\_\+\+TSTREF\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP1\+\_\+\+CSR\+\_\+\+CALOUT\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga799a85e4c65cd1c83a371583e19ff5af}{OPAMP1\+\_\+\+CSR\+\_\+\+CALOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+CALOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e6b10a105915d63752a8b3a63431b55}{OPAMP1\+\_\+\+CSR\+\_\+\+CALOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga799a85e4c65cd1c83a371583e19ff5af}{OPAMP1\+\_\+\+CSR\+\_\+\+CALOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP2\+\_\+\+CSR\+\_\+\+OPAEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b6654f0c0541272970cda438b44c08}{OPAMP2\+\_\+\+CSR\+\_\+\+OPAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+OPAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989826bfe4bd293f5ee6e9816fb19ce6}{OPAMP2\+\_\+\+CSR\+\_\+\+OPAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b6654f0c0541272970cda438b44c08}{OPAMP2\+\_\+\+CSR\+\_\+\+OPAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP2\+\_\+\+CSR\+\_\+\+FORCEVP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab17990862df0f7b5671a62aebc018272}{OPAMP2\+\_\+\+CSR\+\_\+\+FORCEVP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+FORCEVP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49d35cad769b6a6395f0404a59463476}{OPAMP2\+\_\+\+CSR\+\_\+\+FORCEVP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab17990862df0f7b5671a62aebc018272}{OPAMP2\+\_\+\+CSR\+\_\+\+FORCEVP\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP2\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f6d503ad7dc06aad619d1075428ae5}{OPAMP2\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77246620071c627adfd6b8b57f37b1b6}{OPAMP2\+\_\+\+CSR\+\_\+\+VPSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f6d503ad7dc06aad619d1075428ae5}{OPAMP2\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ab2e3d8517e6353f00b6228066d3d85}{OPAMP2\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+0}}~(0x1\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga177ddb221878dd6f40c5187daa71c6fa}{OPAMP2\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+1}}~(0x2\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Pos)
\item 
\#define {\bfseries OPAMP2\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10b20a570f5e07676fd2034616e5e494}{OPAMP2\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga992aee87662e9ce16f20d8b8e1e4aa41}{OPAMP2\+\_\+\+CSR\+\_\+\+VMSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10b20a570f5e07676fd2034616e5e494}{OPAMP2\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga342d1c6cab886eda343ea75523c12260}{OPAMP2\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+0}}~(0x1\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce54682cf57c873d8d16049024925d2}{OPAMP2\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+1}}~(0x2\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos)
\item 
\#define {\bfseries OPAMP2\+\_\+\+CSR\+\_\+\+OPAHSM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9900767eb8c4457ae530daf034888c}{OPAMP2\+\_\+\+CSR\+\_\+\+OPAHSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+OPAHSM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad8e6f0f865701ee52e8b87ebee8ad0}{OPAMP2\+\_\+\+CSR\+\_\+\+OPAHSM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9900767eb8c4457ae530daf034888c}{OPAMP2\+\_\+\+CSR\+\_\+\+OPAHSM\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP2\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3e47bb9b3b238748e012b72f56eed47}{OPAMP2\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4759e9791164fc2981f9c7ea01f26130}{OPAMP2\+\_\+\+CSR\+\_\+\+CALON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3e47bb9b3b238748e012b72f56eed47}{OPAMP2\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP2\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga572569d99f2fb9dab693ceb50e08b5a0}{OPAMP2\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa298f782dc28b6efb7154619bed7928f}{OPAMP2\+\_\+\+CSR\+\_\+\+CALSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga572569d99f2fb9dab693ceb50e08b5a0}{OPAMP2\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eb7a607f4b70a4a4beae9afbff5385b}{OPAMP2\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+0}}~(0x1\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85dc03c6fbf019a997c1e03c7c078851}{OPAMP2\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+1}}~(0x2\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Pos)
\item 
\#define {\bfseries OPAMP2\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae59f67207566c5a73f4f3ae99a080a04}{OPAMP2\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Msk}}~(0x\+FUL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0422a537329ed9109fb88bab47ecac1}{OPAMP2\+\_\+\+CSR\+\_\+\+PGGAIN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae59f67207566c5a73f4f3ae99a080a04}{OPAMP2\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72fe5c691a4517116374f74126a5d990}{OPAMP2\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+0}}~(0x1\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace741b153f9f224a041a306db31cd892}{OPAMP2\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+1}}~(0x2\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa455b5617bae215c1103e9f2dd6c80f4}{OPAMP2\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+2}}~(0x4\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga923577c4117dc1bb906787ff0cc817ea}{OPAMP2\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+3}}~(0x8\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define {\bfseries OPAMP2\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb953ae136cbd3d5404a452d713d5be}{OPAMP2\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c3c842e7589141e6fb1d9d047595341}{OPAMP2\+\_\+\+CSR\+\_\+\+USERTRIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb953ae136cbd3d5404a452d713d5be}{OPAMP2\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP2\+\_\+\+CSR\+\_\+\+TSTREF\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab002a52d4038972b612a524928d669f2}{OPAMP2\+\_\+\+CSR\+\_\+\+TSTREF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+TSTREF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e2cabfa945436b058990b1280319ca}{OPAMP2\+\_\+\+CSR\+\_\+\+TSTREF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab002a52d4038972b612a524928d669f2}{OPAMP2\+\_\+\+CSR\+\_\+\+TSTREF\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP2\+\_\+\+CSR\+\_\+\+CALOUT\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d9cec22aaafc3a8922b53b90970bc5b}{OPAMP2\+\_\+\+CSR\+\_\+\+CALOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+CALOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b918288dea1ddce23ebe682f8f5dda7}{OPAMP2\+\_\+\+CSR\+\_\+\+CALOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d9cec22aaafc3a8922b53b90970bc5b}{OPAMP2\+\_\+\+CSR\+\_\+\+CALOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+OTR\+\_\+\+TRIMOFFSETN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe1ec1a4d9c84acf7cce79800144e474}{OPAMP\+\_\+\+OTR\+\_\+\+TRIMOFFSETN\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OPAMP\+\_\+\+OTR\+\_\+\+TRIMOFFSETN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8079cde9e7a527d9591c4dbb683efeb5}{OPAMP\+\_\+\+OTR\+\_\+\+TRIMOFFSETN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe1ec1a4d9c84acf7cce79800144e474}{OPAMP\+\_\+\+OTR\+\_\+\+TRIMOFFSETN\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+OTR\+\_\+\+TRIMOFFSETP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce7b29d792d02895287ba75f26c3b6f}{OPAMP\+\_\+\+OTR\+\_\+\+TRIMOFFSETP\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OPAMP\+\_\+\+OTR\+\_\+\+TRIMOFFSETP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c19df17a3c495840a7496397ae6f620}{OPAMP\+\_\+\+OTR\+\_\+\+TRIMOFFSETP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce7b29d792d02895287ba75f26c3b6f}{OPAMP\+\_\+\+OTR\+\_\+\+TRIMOFFSETP\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP1\+\_\+\+OTR\+\_\+\+TRIMOFFSETN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1ee6afd2becb687feb39cf27510a784}{OPAMP1\+\_\+\+OTR\+\_\+\+TRIMOFFSETN\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OPAMP1\+\_\+\+OTR\+\_\+\+TRIMOFFSETN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8f8d0998d2220a73ee802943dcfaa9c}{OPAMP1\+\_\+\+OTR\+\_\+\+TRIMOFFSETN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1ee6afd2becb687feb39cf27510a784}{OPAMP1\+\_\+\+OTR\+\_\+\+TRIMOFFSETN\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP1\+\_\+\+OTR\+\_\+\+TRIMOFFSETP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga359afd4ec85dd0439573ef8888e0a5eb}{OPAMP1\+\_\+\+OTR\+\_\+\+TRIMOFFSETP\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OPAMP1\+\_\+\+OTR\+\_\+\+TRIMOFFSETP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0c77514dae780fb3473a9c000a91f55}{OPAMP1\+\_\+\+OTR\+\_\+\+TRIMOFFSETP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga359afd4ec85dd0439573ef8888e0a5eb}{OPAMP1\+\_\+\+OTR\+\_\+\+TRIMOFFSETP\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP2\+\_\+\+OTR\+\_\+\+TRIMOFFSETN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158824342911959b698a3488b95a1a0a}{OPAMP2\+\_\+\+OTR\+\_\+\+TRIMOFFSETN\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OPAMP2\+\_\+\+OTR\+\_\+\+TRIMOFFSETN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d28d7a551f1d768fed19ee8f5c5ef8a}{OPAMP2\+\_\+\+OTR\+\_\+\+TRIMOFFSETN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158824342911959b698a3488b95a1a0a}{OPAMP2\+\_\+\+OTR\+\_\+\+TRIMOFFSETN\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP2\+\_\+\+OTR\+\_\+\+TRIMOFFSETP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62651728968a537c2c1d2fecedf800fb}{OPAMP2\+\_\+\+OTR\+\_\+\+TRIMOFFSETP\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OPAMP2\+\_\+\+OTR\+\_\+\+TRIMOFFSETP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73bd03c39731a0847da6a983cda5bd05}{OPAMP2\+\_\+\+OTR\+\_\+\+TRIMOFFSETP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62651728968a537c2c1d2fecedf800fb}{OPAMP2\+\_\+\+OTR\+\_\+\+TRIMOFFSETP\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a9df713fbe2886e1d1d44bc9a8c8cae}{OPAMP\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETN\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OPAMP\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c7b814b2c27bb36d185c4001d2ca52}{OPAMP\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a9df713fbe2886e1d1d44bc9a8c8cae}{OPAMP\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETN\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be7c0fe1da21620376ce6e497898abf}{OPAMP\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETP\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OPAMP\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f78e5fcd3b1502b2bf3b07c3d0c463}{OPAMP\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be7c0fe1da21620376ce6e497898abf}{OPAMP\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETP\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP1\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5447de208699076b9637980c959f7b83}{OPAMP1\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETN\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OPAMP1\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef281bf0492610fe3631f8fb889f9fa4}{OPAMP1\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5447de208699076b9637980c959f7b83}{OPAMP1\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETN\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP1\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga222543cc52d75c3129126101240fabcd}{OPAMP1\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETP\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OPAMP1\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f8a7cd538193e503056c820896607f7}{OPAMP1\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga222543cc52d75c3129126101240fabcd}{OPAMP1\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETP\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP2\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac285d9497403f66bea1da1613812cdb7}{OPAMP2\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETN\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OPAMP2\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84848f1f72a458b62f3bdc173064dfba}{OPAMP2\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac285d9497403f66bea1da1613812cdb7}{OPAMP2\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETN\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP2\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4427318e66ef7bf05d52d3dee6068f63}{OPAMP2\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETP\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OPAMP2\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227a0dec1c9689ea0c5ef5f5cc82aad2}{OPAMP2\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4427318e66ef7bf05d52d3dee6068f63}{OPAMP2\+\_\+\+HSOTR\+\_\+\+TRIMHSOFFSETP\+\_\+\+Msk}}
\item 
\#define {\bfseries PSSI\+\_\+\+CR\+\_\+\+OUTEN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914350a3324eaa4496109833a39eb750}{PSSI\+\_\+\+CR\+\_\+\+OUTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PSSI\+\_\+\+CR\+\_\+\+OUTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17ee67d1dec52f93b28aa42ad99f1d5d}{PSSI\+\_\+\+CR\+\_\+\+OUTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914350a3324eaa4496109833a39eb750}{PSSI\+\_\+\+CR\+\_\+\+OUTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries PSSI\+\_\+\+CR\+\_\+\+DMAEN\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01bdc8c8c30cb6b09952963b374d3706}{PSSI\+\_\+\+CR\+\_\+\+DMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PSSI\+\_\+\+CR\+\_\+\+DMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd0c9ab0b6b0724304e1f8e1b371e42}{PSSI\+\_\+\+CR\+\_\+\+DMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01bdc8c8c30cb6b09952963b374d3706}{PSSI\+\_\+\+CR\+\_\+\+DMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries PSSI\+\_\+\+CR\+\_\+\+DERDYCFG\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a573997fa04b809789d603c65e1118b}{PSSI\+\_\+\+CR\+\_\+\+DERDYCFG\+\_\+\+Msk}}~(0x7\+UL $<$$<$ PSSI\+\_\+\+CR\+\_\+\+DERDYCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfd291cb5cb3c1eadd9fed4045276a83}{PSSI\+\_\+\+CR\+\_\+\+DERDYCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a573997fa04b809789d603c65e1118b}{PSSI\+\_\+\+CR\+\_\+\+DERDYCFG\+\_\+\+Msk}}
\item 
\#define {\bfseries PSSI\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9e4e6e80912b8951e14df04d46be849}{PSSI\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PSSI\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d941bdf576dd6182173377d926b1927}{PSSI\+\_\+\+CR\+\_\+\+ENABLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9e4e6e80912b8951e14df04d46be849}{PSSI\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Msk}}
\item 
\#define {\bfseries PSSI\+\_\+\+CR\+\_\+\+EDM\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e406479585b1097245965ca46c13f05}{PSSI\+\_\+\+CR\+\_\+\+EDM\+\_\+\+Msk}}~(0x3\+UL $<$$<$ PSSI\+\_\+\+CR\+\_\+\+EDM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3415080cba1224f0ec4fc73dc5f42596}{PSSI\+\_\+\+CR\+\_\+\+EDM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e406479585b1097245965ca46c13f05}{PSSI\+\_\+\+CR\+\_\+\+EDM\+\_\+\+Msk}}
\item 
\#define {\bfseries PSSI\+\_\+\+CR\+\_\+\+RDYPOL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78c8f911188c19c7fc50a4660662a80d}{PSSI\+\_\+\+CR\+\_\+\+RDYPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PSSI\+\_\+\+CR\+\_\+\+RDYPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc8e98086396c1b8009da306d92e40fd}{PSSI\+\_\+\+CR\+\_\+\+RDYPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78c8f911188c19c7fc50a4660662a80d}{PSSI\+\_\+\+CR\+\_\+\+RDYPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries PSSI\+\_\+\+CR\+\_\+\+DEPOL\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3d660e895ef939729e621f14161f87}{PSSI\+\_\+\+CR\+\_\+\+DEPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PSSI\+\_\+\+CR\+\_\+\+DEPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1add850d462a8183ffb564f3d1248c2c}{PSSI\+\_\+\+CR\+\_\+\+DEPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3d660e895ef939729e621f14161f87}{PSSI\+\_\+\+CR\+\_\+\+DEPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries PSSI\+\_\+\+CR\+\_\+\+CKPOL\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3466e3275a18cddbc570a50a1b1cd877}{PSSI\+\_\+\+CR\+\_\+\+CKPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PSSI\+\_\+\+CR\+\_\+\+CKPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3f4875bd74f04890e0436efda012872}{PSSI\+\_\+\+CR\+\_\+\+CKPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3466e3275a18cddbc570a50a1b1cd877}{PSSI\+\_\+\+CR\+\_\+\+CKPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries PSSI\+\_\+\+SR\+\_\+\+RTT1\+B\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbbffa7c46f766c2d12a1c7a09e5910e}{PSSI\+\_\+\+SR\+\_\+\+RTT1\+B\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PSSI\+\_\+\+SR\+\_\+\+RTT1\+B\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe251f8b07a442b63bed0b1fc16434a3}{PSSI\+\_\+\+SR\+\_\+\+RTT1B}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbbffa7c46f766c2d12a1c7a09e5910e}{PSSI\+\_\+\+SR\+\_\+\+RTT1\+B\+\_\+\+Msk}}
\item 
\#define {\bfseries PSSI\+\_\+\+SR\+\_\+\+RTT4\+B\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga523533d2fc95a7d52f18afd99c972c1b}{PSSI\+\_\+\+SR\+\_\+\+RTT4\+B\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PSSI\+\_\+\+SR\+\_\+\+RTT4\+B\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga016c661857329e8c0b4e3c103ce6b09c}{PSSI\+\_\+\+SR\+\_\+\+RTT4B}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga523533d2fc95a7d52f18afd99c972c1b}{PSSI\+\_\+\+SR\+\_\+\+RTT4\+B\+\_\+\+Msk}}
\item 
\#define {\bfseries PSSI\+\_\+\+RIS\+\_\+\+OVR\+\_\+\+RIS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa947b6e05d3968eedd8b01641f5686a0}{PSSI\+\_\+\+RIS\+\_\+\+OVR\+\_\+\+RIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PSSI\+\_\+\+RIS\+\_\+\+OVR\+\_\+\+RIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6480002aa0c22324454c9c0b3ad636b6}{PSSI\+\_\+\+RIS\+\_\+\+OVR\+\_\+\+RIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa947b6e05d3968eedd8b01641f5686a0}{PSSI\+\_\+\+RIS\+\_\+\+OVR\+\_\+\+RIS\+\_\+\+Msk}}
\item 
\#define {\bfseries PSSI\+\_\+\+IER\+\_\+\+OVR\+\_\+\+IE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c412b9c144e0e4871bf460684c398e5}{PSSI\+\_\+\+IER\+\_\+\+OVR\+\_\+\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PSSI\+\_\+\+IER\+\_\+\+OVR\+\_\+\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52ba614eb1fdd1b3a7c2210700eb694b}{PSSI\+\_\+\+IER\+\_\+\+OVR\+\_\+\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c412b9c144e0e4871bf460684c398e5}{PSSI\+\_\+\+IER\+\_\+\+OVR\+\_\+\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries PSSI\+\_\+\+MIS\+\_\+\+OVR\+\_\+\+MIS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad8ccbb1d7c4499af7a44bf7b2260f17}{PSSI\+\_\+\+MIS\+\_\+\+OVR\+\_\+\+MIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PSSI\+\_\+\+MIS\+\_\+\+OVR\+\_\+\+MIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6ed321e2510eea50bb32e8b0a24e090}{PSSI\+\_\+\+MIS\+\_\+\+OVR\+\_\+\+MIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad8ccbb1d7c4499af7a44bf7b2260f17}{PSSI\+\_\+\+MIS\+\_\+\+OVR\+\_\+\+MIS\+\_\+\+Msk}}
\item 
\#define {\bfseries PSSI\+\_\+\+ICR\+\_\+\+OVR\+\_\+\+ISC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b790f56ee0be6a025d28a75e199a42}{PSSI\+\_\+\+ICR\+\_\+\+OVR\+\_\+\+ISC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PSSI\+\_\+\+ICR\+\_\+\+OVR\+\_\+\+ISC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a8a62275c77ac61f9c24c8440415d45}{PSSI\+\_\+\+ICR\+\_\+\+OVR\+\_\+\+ISC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b790f56ee0be6a025d28a75e199a42}{PSSI\+\_\+\+ICR\+\_\+\+OVR\+\_\+\+ISC\+\_\+\+Msk}}
\item 
\#define {\bfseries PSSI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03ee96ba333de8ff3d5b5573a485e470}{PSSI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ PSSI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacadccdba01de0a1ccc8b045136b6dc5}{PSSI\+\_\+\+DR\+\_\+\+DR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03ee96ba333de8ff3d5b5573a485e470}{PSSI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7904fd9916b82d876de1b619aa32426}{POWER\+\_\+\+DOMAINS\+\_\+\+NUMBER}}~3U
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+ALS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84163079325c550b0ef50e5719900db4}{PWR\+\_\+\+CR1\+\_\+\+ALS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+ALS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52667346e07a0e002e149f8e5424f44d}{PWR\+\_\+\+CR1\+\_\+\+ALS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84163079325c550b0ef50e5719900db4}{PWR\+\_\+\+CR1\+\_\+\+ALS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f375345d4bdca1c7b0e0a34059de32}{PWR\+\_\+\+CR1\+\_\+\+ALS\+\_\+0}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+ALS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf11bc09e00ab0e9fe9630f53e865fbda}{PWR\+\_\+\+CR1\+\_\+\+ALS\+\_\+1}}~(0x2\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+ALS\+\_\+\+Pos)
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+AVDEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad00dae6e2f4319076c6491d752028a12}{PWR\+\_\+\+CR1\+\_\+\+AVDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+AVDEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5d3657986e2d92c7f5f72f4422b0a52}{PWR\+\_\+\+CR1\+\_\+\+AVDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad00dae6e2f4319076c6491d752028a12}{PWR\+\_\+\+CR1\+\_\+\+AVDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+SVOS\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga900f225f778ec8a1e58adb3e66f1edcf}{PWR\+\_\+\+CR1\+\_\+\+SVOS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+SVOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d0305ff376903b25be0c2b855b54766}{PWR\+\_\+\+CR1\+\_\+\+SVOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga900f225f778ec8a1e58adb3e66f1edcf}{PWR\+\_\+\+CR1\+\_\+\+SVOS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68f36ed101595cf6e764515e09282ecb}{PWR\+\_\+\+CR1\+\_\+\+SVOS\+\_\+0}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+SVOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65e6869cb8f2870d89d043aea414d923}{PWR\+\_\+\+CR1\+\_\+\+SVOS\+\_\+1}}~(0x2\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+SVOS\+\_\+\+Pos)
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+FLPS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c98720f1d9752e3a4a6b24595fc2c61}{PWR\+\_\+\+CR1\+\_\+\+FLPS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+FLPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26543bcca0e8dac03aaa2acd0afd4e2c}{PWR\+\_\+\+CR1\+\_\+\+FLPS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c98720f1d9752e3a4a6b24595fc2c61}{PWR\+\_\+\+CR1\+\_\+\+FLPS\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+DBP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f70526c8d2411d1172df0c8830e5689}{PWR\+\_\+\+CR1\+\_\+\+DBP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+DBP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09950f76d292eb9d01f72dd825082f1b}{PWR\+\_\+\+CR1\+\_\+\+DBP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f70526c8d2411d1172df0c8830e5689}{PWR\+\_\+\+CR1\+\_\+\+DBP\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990f01821092730f0ec5e22a477bdc61}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8de82702acc1034f6061ed9d70ec67f}{PWR\+\_\+\+CR1\+\_\+\+PLS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990f01821092730f0ec5e22a477bdc61}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d6b117e018ab6879f4e02e9d12d76f}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+0}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad217f83d25650741fbfc3ed0c1cf59fa}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+1}}~(0x2\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e3a8ec239657933833195b548771d7}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+2}}~(0x4\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+Pos)
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+PVDEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f0908cfcd0d5524009dade20cb2b127}{PWR\+\_\+\+CR1\+\_\+\+PVDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+PVDEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8d2a44a38ed8ca33fdf883344065bd2}{PWR\+\_\+\+CR1\+\_\+\+PVDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f0908cfcd0d5524009dade20cb2b127}{PWR\+\_\+\+CR1\+\_\+\+PVDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+LPDS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga124869d8ec9bf38fd3aa929beb48049e}{PWR\+\_\+\+CR1\+\_\+\+LPDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+LPDS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc60f674740c4000a25b0e3e50ede47d}{PWR\+\_\+\+CR1\+\_\+\+LPDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga124869d8ec9bf38fd3aa929beb48049e}{PWR\+\_\+\+CR1\+\_\+\+LPDS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f90ed5fb8f7820030d4af6dd328e878}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV0}}~(0\+UL)
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV1\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab85ea7277228a0c6ec25ec373cca005c}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c408bce8836b7af46141cddcd6f20ac}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab85ea7277228a0c6ec25ec373cca005c}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV2\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600d940b5745c485e0217acd4d1cfebf}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3ecef9c0e7ba8ce56e16245bc71e08f}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600d940b5745c485e0217acd4d1cfebf}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV3\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad776f453b3ed0633ba3da3df64eab7dc}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga582890057e060cbf8a55109adf7e0de1}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad776f453b3ed0633ba3da3df64eab7dc}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV4\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2594e823cd7a53e1f8283a16594f1f53}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cd20cdf94731917fce93dfd4edbd779}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2594e823cd7a53e1f8283a16594f1f53}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75aa5964c1b4c9cda7f8efefcef46141}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV5\+\_\+\+Msk}}~(0x5\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf62a1df94e4815553b9f4d7a0ba8d38d}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75aa5964c1b4c9cda7f8efefcef46141}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ad16972f5923036dd070e5aed43bc7b}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb05102ebd0b1df9e1224e4dfa4f56f}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ad16972f5923036dd070e5aed43bc7b}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV7\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eca502939612a28bd9028050db6a709}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV7\+\_\+\+Msk}}~(0x7\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac86012781b7d18d72e37caf8995cbe06}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eca502939612a28bd9028050db6a709}{PWR\+\_\+\+CR1\+\_\+\+PLS\+\_\+\+LEV7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4661026831a28ccec36486dfb384a86b}{PWR\+\_\+\+CR1\+\_\+\+ALS\+\_\+\+LEV0}}~(0\+UL)
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+ALS\+\_\+\+LEV1\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270671523242ab80964a55925e15b911}{PWR\+\_\+\+CR1\+\_\+\+ALS\+\_\+\+LEV1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+ALS\+\_\+\+LEV1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa69adb1b0deb5fab2855d3f2bba252ae}{PWR\+\_\+\+CR1\+\_\+\+ALS\+\_\+\+LEV1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270671523242ab80964a55925e15b911}{PWR\+\_\+\+CR1\+\_\+\+ALS\+\_\+\+LEV1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+ALS\+\_\+\+LEV2\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec4f3cacc3aa8d8ee43bf1b0007fc9f4}{PWR\+\_\+\+CR1\+\_\+\+ALS\+\_\+\+LEV2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+ALS\+\_\+\+LEV2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac6de094a39da36056d79dc9a8f30b73}{PWR\+\_\+\+CR1\+\_\+\+ALS\+\_\+\+LEV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec4f3cacc3aa8d8ee43bf1b0007fc9f4}{PWR\+\_\+\+CR1\+\_\+\+ALS\+\_\+\+LEV2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+ALS\+\_\+\+LEV3\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga609901bffa4435561afedc36fe809cab}{PWR\+\_\+\+CR1\+\_\+\+ALS\+\_\+\+LEV3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+ALS\+\_\+\+LEV3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbc1f2eb3a899e3c8179a7ca615df4ec}{PWR\+\_\+\+CR1\+\_\+\+ALS\+\_\+\+LEV3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga609901bffa4435561afedc36fe809cab}{PWR\+\_\+\+CR1\+\_\+\+ALS\+\_\+\+LEV3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CSR1\+\_\+\+AVDO\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c5fa31fabbfc979cacfc29c9d4d2a0e}{PWR\+\_\+\+CSR1\+\_\+\+AVDO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CSR1\+\_\+\+AVDO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0839931d400544985c1955ed9eeb55e9}{PWR\+\_\+\+CSR1\+\_\+\+AVDO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c5fa31fabbfc979cacfc29c9d4d2a0e}{PWR\+\_\+\+CSR1\+\_\+\+AVDO\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CSR1\+\_\+\+ACTVOS\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a3dc8b54c334bbbd0f74db64ac016ec}{PWR\+\_\+\+CSR1\+\_\+\+ACTVOS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ PWR\+\_\+\+CSR1\+\_\+\+ACTVOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f0fd9186e50ca2f1a1eb1a1f26488e}{PWR\+\_\+\+CSR1\+\_\+\+ACTVOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a3dc8b54c334bbbd0f74db64ac016ec}{PWR\+\_\+\+CSR1\+\_\+\+ACTVOS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9c5d4e8c6161d3e38c98310eca4e0ea}{PWR\+\_\+\+CSR1\+\_\+\+ACTVOS\+\_\+0}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CSR1\+\_\+\+ACTVOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf72524d9763dd668c7618da4163147}{PWR\+\_\+\+CSR1\+\_\+\+ACTVOS\+\_\+1}}~(0x2\+UL $<$$<$ PWR\+\_\+\+CSR1\+\_\+\+ACTVOS\+\_\+\+Pos)
\item 
\#define {\bfseries PWR\+\_\+\+CSR1\+\_\+\+ACTVOSRDY\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba977c6fdc34bacce3532bc4c2e681ce}{PWR\+\_\+\+CSR1\+\_\+\+ACTVOSRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CSR1\+\_\+\+ACTVOSRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c8845e351ae1b92d1e6ec45395102f3}{PWR\+\_\+\+CSR1\+\_\+\+ACTVOSRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba977c6fdc34bacce3532bc4c2e681ce}{PWR\+\_\+\+CSR1\+\_\+\+ACTVOSRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CSR1\+\_\+\+PVDO\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae394992cc1ae0f736edaecfc1f6d7f92}{PWR\+\_\+\+CSR1\+\_\+\+PVDO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CSR1\+\_\+\+PVDO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e9a5812547f32576265e00802de3d0}{PWR\+\_\+\+CSR1\+\_\+\+PVDO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae394992cc1ae0f736edaecfc1f6d7f92}{PWR\+\_\+\+CSR1\+\_\+\+PVDO\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+TEMPH\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eb72fad3c09dc26935bac21563ff4c6}{PWR\+\_\+\+CR2\+\_\+\+TEMPH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+TEMPH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab519388ffad6698f98ada73c4bf81248}{PWR\+\_\+\+CR2\+\_\+\+TEMPH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eb72fad3c09dc26935bac21563ff4c6}{PWR\+\_\+\+CR2\+\_\+\+TEMPH\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+TEMPL\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad94206ea2b6d463f6a0dffccc0ef1a60}{PWR\+\_\+\+CR2\+\_\+\+TEMPL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+TEMPL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga186c016996c65b07e913e83155082865}{PWR\+\_\+\+CR2\+\_\+\+TEMPL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad94206ea2b6d463f6a0dffccc0ef1a60}{PWR\+\_\+\+CR2\+\_\+\+TEMPL\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+VBATH\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702e4fdfba613bb09727f4385a6e879d}{PWR\+\_\+\+CR2\+\_\+\+VBATH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+VBATH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac411ccef055ec95447cd8b736221e06}{PWR\+\_\+\+CR2\+\_\+\+VBATH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702e4fdfba613bb09727f4385a6e879d}{PWR\+\_\+\+CR2\+\_\+\+VBATH\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+VBATL\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73bc40399a273800bbcff5cfbe5c5911}{PWR\+\_\+\+CR2\+\_\+\+VBATL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+VBATL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36dd5dc04502cb2bcfbbbad9247d47da}{PWR\+\_\+\+CR2\+\_\+\+VBATL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73bc40399a273800bbcff5cfbe5c5911}{PWR\+\_\+\+CR2\+\_\+\+VBATL\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+BRRDY\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71055192cd471fc534bdfceee4b1f5dd}{PWR\+\_\+\+CR2\+\_\+\+BRRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+BRRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3552758eb3c4985410fe8911560f298}{PWR\+\_\+\+CR2\+\_\+\+BRRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71055192cd471fc534bdfceee4b1f5dd}{PWR\+\_\+\+CR2\+\_\+\+BRRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+MONEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8ff5c7b2f814a36059a08e3a9ef7a93}{PWR\+\_\+\+CR2\+\_\+\+MONEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+MONEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga732609af3be64eef8c4c243ce7f1f46c}{PWR\+\_\+\+CR2\+\_\+\+MONEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8ff5c7b2f814a36059a08e3a9ef7a93}{PWR\+\_\+\+CR2\+\_\+\+MONEN\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+BREN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga153d60d1b60879a5b7b34a3fe2abdc10}{PWR\+\_\+\+CR2\+\_\+\+BREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+BREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8387ab1b7dc6a1d8de702c6bc899c620}{PWR\+\_\+\+CR2\+\_\+\+BREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga153d60d1b60879a5b7b34a3fe2abdc10}{PWR\+\_\+\+CR2\+\_\+\+BREN\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+USB33\+RDY\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68eb1e72fd11115c355fe688a978d476}{PWR\+\_\+\+CR3\+\_\+\+USB33\+RDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+USB33\+RDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64e25571a035b217eee2f8d99f5ca20d}{PWR\+\_\+\+CR3\+\_\+\+USB33\+RDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68eb1e72fd11115c355fe688a978d476}{PWR\+\_\+\+CR3\+\_\+\+USB33\+RDY\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+USBREGEN\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ac513bbcb688c3b80da6eb57bdc14f2}{PWR\+\_\+\+CR3\+\_\+\+USBREGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+USBREGEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb4aff167de72e6d0b786abc6d9e45f}{PWR\+\_\+\+CR3\+\_\+\+USBREGEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ac513bbcb688c3b80da6eb57bdc14f2}{PWR\+\_\+\+CR3\+\_\+\+USBREGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+USB33\+DEN\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85b9f219eaaa2d16d3752e8d1e107f1}{PWR\+\_\+\+CR3\+\_\+\+USB33\+DEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+USB33\+DEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d45cbf0931adfbbca0af29a7740151}{PWR\+\_\+\+CR3\+\_\+\+USB33\+DEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85b9f219eaaa2d16d3752e8d1e107f1}{PWR\+\_\+\+CR3\+\_\+\+USB33\+DEN\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+VBRS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14591fd454618dc93627605a94aed306}{PWR\+\_\+\+CR3\+\_\+\+VBRS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+VBRS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21807d08cdbb2fbd8f42b731a5d528ce}{PWR\+\_\+\+CR3\+\_\+\+VBRS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14591fd454618dc93627605a94aed306}{PWR\+\_\+\+CR3\+\_\+\+VBRS\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+VBE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953cfa97ce5b2f7f4f4e5dff8c36b3a6}{PWR\+\_\+\+CR3\+\_\+\+VBE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+VBE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabba4222905284bb54d6f5157883c30b}{PWR\+\_\+\+CR3\+\_\+\+VBE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953cfa97ce5b2f7f4f4e5dff8c36b3a6}{PWR\+\_\+\+CR3\+\_\+\+VBE\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+SCUEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3472e7d606b122657126a6f1447e578}{PWR\+\_\+\+CR3\+\_\+\+SCUEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+SCUEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a8423dbc59c5572057861d59115222}{PWR\+\_\+\+CR3\+\_\+\+SCUEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3472e7d606b122657126a6f1447e578}{PWR\+\_\+\+CR3\+\_\+\+SCUEN\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+LDOEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aff94bd4e570bc1e3f4ee88ccf7257d}{PWR\+\_\+\+CR3\+\_\+\+LDOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+LDOEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5832efbbab5ab98c031bdb891a7977}{PWR\+\_\+\+CR3\+\_\+\+LDOEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aff94bd4e570bc1e3f4ee88ccf7257d}{PWR\+\_\+\+CR3\+\_\+\+LDOEN\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+BYPASS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e7d038499590167c4b609ff89594af2}{PWR\+\_\+\+CR3\+\_\+\+BYPASS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+BYPASS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18df5e5c7aaa92d19eb53be04121d143}{PWR\+\_\+\+CR3\+\_\+\+BYPASS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e7d038499590167c4b609ff89594af2}{PWR\+\_\+\+CR3\+\_\+\+BYPASS\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CPUCR\+\_\+\+RUN\+\_\+\+D3\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacda3ac71f9ec3facbce55352f833086b}{PWR\+\_\+\+CPUCR\+\_\+\+RUN\+\_\+\+D3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CPUCR\+\_\+\+RUN\+\_\+\+D3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf5c1446a0dda567000b561094f31c2}{PWR\+\_\+\+CPUCR\+\_\+\+RUN\+\_\+\+D3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacda3ac71f9ec3facbce55352f833086b}{PWR\+\_\+\+CPUCR\+\_\+\+RUN\+\_\+\+D3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CPUCR\+\_\+\+CSSF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2698b7e2a08220d8258c22297259c77e}{PWR\+\_\+\+CPUCR\+\_\+\+CSSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CPUCR\+\_\+\+CSSF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga852ddeb6ccda1c58d5674b856b122b17}{PWR\+\_\+\+CPUCR\+\_\+\+CSSF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2698b7e2a08220d8258c22297259c77e}{PWR\+\_\+\+CPUCR\+\_\+\+CSSF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CPUCR\+\_\+\+SBF\+\_\+\+D2\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga877f09df40fd20e3c2c2dba2d86198f7}{PWR\+\_\+\+CPUCR\+\_\+\+SBF\+\_\+\+D2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CPUCR\+\_\+\+SBF\+\_\+\+D2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc791cb5b4c8721626121b0588576db3}{PWR\+\_\+\+CPUCR\+\_\+\+SBF\+\_\+\+D2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga877f09df40fd20e3c2c2dba2d86198f7}{PWR\+\_\+\+CPUCR\+\_\+\+SBF\+\_\+\+D2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CPUCR\+\_\+\+SBF\+\_\+\+D1\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6f88d7ea037453ceb36a3be837a402d}{PWR\+\_\+\+CPUCR\+\_\+\+SBF\+\_\+\+D1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CPUCR\+\_\+\+SBF\+\_\+\+D1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1143e41195931bccc6b9cebd7defadf8}{PWR\+\_\+\+CPUCR\+\_\+\+SBF\+\_\+\+D1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6f88d7ea037453ceb36a3be837a402d}{PWR\+\_\+\+CPUCR\+\_\+\+SBF\+\_\+\+D1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CPUCR\+\_\+\+SBF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf46e75d2f1bde7311bf708bcf4b85054}{PWR\+\_\+\+CPUCR\+\_\+\+SBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CPUCR\+\_\+\+SBF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d4e251da597e8edc8374d3c7bf48c28}{PWR\+\_\+\+CPUCR\+\_\+\+SBF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf46e75d2f1bde7311bf708bcf4b85054}{PWR\+\_\+\+CPUCR\+\_\+\+SBF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CPUCR\+\_\+\+STOPF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eebc68f040759bdb41e1b3074ca7e68}{PWR\+\_\+\+CPUCR\+\_\+\+STOPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CPUCR\+\_\+\+STOPF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e53d09fb0c22170ff5b37f7587762ec}{PWR\+\_\+\+CPUCR\+\_\+\+STOPF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eebc68f040759bdb41e1b3074ca7e68}{PWR\+\_\+\+CPUCR\+\_\+\+STOPF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CPUCR\+\_\+\+PDDS\+\_\+\+D3\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5b58e208c699f77fe2c815359793184}{PWR\+\_\+\+CPUCR\+\_\+\+PDDS\+\_\+\+D3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CPUCR\+\_\+\+PDDS\+\_\+\+D3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7939570e266aa5f257e8314f14154bb7}{PWR\+\_\+\+CPUCR\+\_\+\+PDDS\+\_\+\+D3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5b58e208c699f77fe2c815359793184}{PWR\+\_\+\+CPUCR\+\_\+\+PDDS\+\_\+\+D3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CPUCR\+\_\+\+PDDS\+\_\+\+D2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c5db8094a8d8aee8c1ae11a7f9abeb}{PWR\+\_\+\+CPUCR\+\_\+\+PDDS\+\_\+\+D2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CPUCR\+\_\+\+PDDS\+\_\+\+D2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d847c56f1d197f0f0520b432a90ffb9}{PWR\+\_\+\+CPUCR\+\_\+\+PDDS\+\_\+\+D2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c5db8094a8d8aee8c1ae11a7f9abeb}{PWR\+\_\+\+CPUCR\+\_\+\+PDDS\+\_\+\+D2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CPUCR\+\_\+\+PDDS\+\_\+\+D1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776612b4294351b57aea2e62ff88229d}{PWR\+\_\+\+CPUCR\+\_\+\+PDDS\+\_\+\+D1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CPUCR\+\_\+\+PDDS\+\_\+\+D1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49eefe139ecdaf7012ae122292f9f2b2}{PWR\+\_\+\+CPUCR\+\_\+\+PDDS\+\_\+\+D1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776612b4294351b57aea2e62ff88229d}{PWR\+\_\+\+CPUCR\+\_\+\+PDDS\+\_\+\+D1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+D3\+CR\+\_\+\+VOS\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7570fd5081f6012ad7574cf66aca0cb8}{PWR\+\_\+\+D3\+CR\+\_\+\+VOS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ PWR\+\_\+\+D3\+CR\+\_\+\+VOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5566cb64c9ef928873024d23f3721050}{PWR\+\_\+\+D3\+CR\+\_\+\+VOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7570fd5081f6012ad7574cf66aca0cb8}{PWR\+\_\+\+D3\+CR\+\_\+\+VOS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabea91864a518cdbc6ea132be6e6af4af}{PWR\+\_\+\+D3\+CR\+\_\+\+VOS\+\_\+0}}~(0x1\+UL $<$$<$ PWR\+\_\+\+D3\+CR\+\_\+\+VOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bb6c55fe5c72ab2fb75f12fccd9a032}{PWR\+\_\+\+D3\+CR\+\_\+\+VOS\+\_\+1}}~(0x2\+UL $<$$<$ PWR\+\_\+\+D3\+CR\+\_\+\+VOS\+\_\+\+Pos)
\item 
\#define {\bfseries PWR\+\_\+\+D3\+CR\+\_\+\+VOSRDY\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49feed061647410604d730bab8200d08}{PWR\+\_\+\+D3\+CR\+\_\+\+VOSRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+D3\+CR\+\_\+\+VOSRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga474482bd93a0c1b2924cdb5d528c5948}{PWR\+\_\+\+D3\+CR\+\_\+\+VOSRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49feed061647410604d730bab8200d08}{PWR\+\_\+\+D3\+CR\+\_\+\+VOSRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+WKUPCR\+\_\+\+WKUPC6\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2385f133b65c72e2c094e89b6d470a2a}{PWR\+\_\+\+WKUPCR\+\_\+\+WKUPC6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+WKUPCR\+\_\+\+WKUPC6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2163c159213a47b5aa6c498c8257e0c}{PWR\+\_\+\+WKUPCR\+\_\+\+WKUPC6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2385f133b65c72e2c094e89b6d470a2a}{PWR\+\_\+\+WKUPCR\+\_\+\+WKUPC6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+WKUPCR\+\_\+\+WKUPC4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7436b51a21d69088c34bbfa372ac30}{PWR\+\_\+\+WKUPCR\+\_\+\+WKUPC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+WKUPCR\+\_\+\+WKUPC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga223b7bd00095a8b2e4fdaa8acb7e35d8}{PWR\+\_\+\+WKUPCR\+\_\+\+WKUPC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7436b51a21d69088c34bbfa372ac30}{PWR\+\_\+\+WKUPCR\+\_\+\+WKUPC4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+WKUPCR\+\_\+\+WKUPC2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d28fce8494f766b73696a24985d6044}{PWR\+\_\+\+WKUPCR\+\_\+\+WKUPC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+WKUPCR\+\_\+\+WKUPC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff74d63fa86695d3eed64c759eb5bed}{PWR\+\_\+\+WKUPCR\+\_\+\+WKUPC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d28fce8494f766b73696a24985d6044}{PWR\+\_\+\+WKUPCR\+\_\+\+WKUPC2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+WKUPCR\+\_\+\+WKUPC1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6efb0beb675c7bdf7f9c697a165aa4d8}{PWR\+\_\+\+WKUPCR\+\_\+\+WKUPC1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+WKUPCR\+\_\+\+WKUPC1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f7106e80257d68575ec69d4ba3df1b}{PWR\+\_\+\+WKUPCR\+\_\+\+WKUPC1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6efb0beb675c7bdf7f9c697a165aa4d8}{PWR\+\_\+\+WKUPCR\+\_\+\+WKUPC1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+WKUPFR\+\_\+\+WKUPF6\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2c5be9495bd6979cbe690052181cb6b}{PWR\+\_\+\+WKUPFR\+\_\+\+WKUPF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+WKUPFR\+\_\+\+WKUPF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff4a9218c5dd8a61f6edc1633ea91d1}{PWR\+\_\+\+WKUPFR\+\_\+\+WKUPF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2c5be9495bd6979cbe690052181cb6b}{PWR\+\_\+\+WKUPFR\+\_\+\+WKUPF6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+WKUPFR\+\_\+\+WKUPF4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ed725148c37ad05f3e3826b1af42984}{PWR\+\_\+\+WKUPFR\+\_\+\+WKUPF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+WKUPFR\+\_\+\+WKUPF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c527dcba2e6b9184b62691c6c7984c4}{PWR\+\_\+\+WKUPFR\+\_\+\+WKUPF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ed725148c37ad05f3e3826b1af42984}{PWR\+\_\+\+WKUPFR\+\_\+\+WKUPF4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+WKUPFR\+\_\+\+WKUPF2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1882482b2f3b292bc6068d046abc3e10}{PWR\+\_\+\+WKUPFR\+\_\+\+WKUPF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+WKUPFR\+\_\+\+WKUPF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga703c5e67341ec2a5dbe3d01c32e70d49}{PWR\+\_\+\+WKUPFR\+\_\+\+WKUPF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1882482b2f3b292bc6068d046abc3e10}{PWR\+\_\+\+WKUPFR\+\_\+\+WKUPF2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+WKUPFR\+\_\+\+WKUPF1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c0d9c38ab479d89c34cf2c674140691}{PWR\+\_\+\+WKUPFR\+\_\+\+WKUPF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+WKUPFR\+\_\+\+WKUPF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3e1821b5493f98f758bef31203d9d4}{PWR\+\_\+\+WKUPFR\+\_\+\+WKUPF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c0d9c38ab479d89c34cf2c674140691}{PWR\+\_\+\+WKUPFR\+\_\+\+WKUPF1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD6\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58a519c95c6559665e7aad57d0551346}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9eefdf321062b4fa05ef4e5a3aaf94b}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58a519c95c6559665e7aad57d0551346}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d5a3d0ab78f6109034c19c77a97dd6}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD6\+\_\+0}}~(0x1\+UL $<$$<$ PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19fb590b22d6f128a5a925a038a770ae}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD6\+\_\+1}}~(0x2\+UL $<$$<$ PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD6\+\_\+\+Pos)
\item 
\#define {\bfseries PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD4\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga789a5eb60be9e4797b0e549894924dce}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3672d42ee10ca9cf435bcb73c1efb947}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga789a5eb60be9e4797b0e549894924dce}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadecaba1ba5de3f42a276278911cf2ab5}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD4\+\_\+0}}~(0x1\+UL $<$$<$ PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7c30b87e421d3f4c4102467cb6052ee}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD4\+\_\+1}}~(0x2\+UL $<$$<$ PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD4\+\_\+\+Pos)
\item 
\#define {\bfseries PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD2\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e21fdeeadb51403102f041ab228c61}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c4c9d3110d324381d6ce4ab59c642bc}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e21fdeeadb51403102f041ab228c61}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa822d38b5d26aaaa41b3f507180bccc0}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD2\+\_\+0}}~(0x1\+UL $<$$<$ PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28da1201fe5ef1748538bc9217be1508}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD2\+\_\+1}}~(0x2\+UL $<$$<$ PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD2\+\_\+\+Pos)
\item 
\#define {\bfseries PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD1\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8e0834033d019b055c13a7cffb88c87}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d4d277d03905aeac07b79e81c9af0ac}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8e0834033d019b055c13a7cffb88c87}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf49f5430759ee9c1c29bba036cd7de84}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD1\+\_\+0}}~(0x1\+UL $<$$<$ PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37cf67afc36d759530dc9ebac4283883}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD1\+\_\+1}}~(0x2\+UL $<$$<$ PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPPUPD1\+\_\+\+Pos)
\item 
\#define {\bfseries PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPP6\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe31c6d4815d5cb43e9063dd8c06425d}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPP6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPP6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac74ff4f910dd9d8b1936652a32633e83}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPP6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe31c6d4815d5cb43e9063dd8c06425d}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPP6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPP4\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90878cda3e71440082eee8ead39de618}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43b560d7efa4e38c262f915a70617b8b}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90878cda3e71440082eee8ead39de618}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPP4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPP2\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0796b5b6b08d8db34e422ca84dc70aa}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab75598efca41eaa4355e22146a8fd88b}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0796b5b6b08d8db34e422ca84dc70aa}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPP2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPP1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9a797d9db2eb1951d62bff3a9ca4c7}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga429746227c2e81c7716695342b77f10e}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9a797d9db2eb1951d62bff3a9ca4c7}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPP1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPEN6\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c5dea59ceed21a232b05ade047284b6}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPEN6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPEN6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb7008891cb55f69825cec54505e3090}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPEN6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c5dea59ceed21a232b05ade047284b6}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPEN6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPEN4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c8a9be0498d5698a06ba01fa9431686}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPEN4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPEN4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaf01588cb3fb50f633b7c0fac730be5}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPEN4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c8a9be0498d5698a06ba01fa9431686}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPEN4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPEN2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf17a249d85d4c1fa32ef0a1ed0791c7f}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPEN2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPEN2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57bb5a1d823c85bff792206f67a9fa65}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPEN2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf17a249d85d4c1fa32ef0a1ed0791c7f}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPEN2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPEN1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac71e9b0cf8000c8553b90ae272b66dd3}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPEN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPEN1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cb58726bd2fd0cef12f971e6b33e199}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPEN1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac71e9b0cf8000c8553b90ae272b66dd3}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPEN1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bdd2c2c026804cbcaeeb2c121cc3984}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPEN\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51971fa9a6969571e2a0279398f9ba3b}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bdd2c2c026804cbcaeeb2c121cc3984}{PWR\+\_\+\+WKUPEPR\+\_\+\+WKUPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+VER\+\_\+3\+\_\+0}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21adcb31640b6407baff549c0e7d1af0}{RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21adcb31640b6407baff549c0e7d1af0}{RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSIKERON\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga082ffaaa797e5be06892b682090c5366}{RCC\+\_\+\+CR\+\_\+\+HSIKERON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSIKERON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\+\_\+\+CR\+\_\+\+HSIKERON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga082ffaaa797e5be06892b682090c5366}{RCC\+\_\+\+CR\+\_\+\+HSIKERON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c613573a83b8399c228dca39063947}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\+\_\+\+CR\+\_\+\+HSIRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c613573a83b8399c228dca39063947}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d5a6a84aa21bf04c2980e0bb9a441d}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9}{RCC\+\_\+\+CR\+\_\+\+HSIDIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d5a6a84aa21bf04c2980e0bb9a441d}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga468823398f54d90a0769f9cc24327091}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+1}}~(0x0\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955d82cf94af28b08afcb83a9f852f2c}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+2}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2004eb0292646109b952f098d6f4e96}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+4}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga637113a8938220c13c9048fde6c00ef0}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+8}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSIDIVF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba91231bbfa2e24b20ec5912615f66c3}{RCC\+\_\+\+CR\+\_\+\+HSIDIVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSIDIVF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3fcb8d0f9b48b602b94bd55c31bdda4}{RCC\+\_\+\+CR\+\_\+\+HSIDIVF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba91231bbfa2e24b20ec5912615f66c3}{RCC\+\_\+\+CR\+\_\+\+HSIDIVF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+CSION\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1186342c84e27f6f0d60e6f4abb5fe}{RCC\+\_\+\+CR\+\_\+\+CSION\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+CSION\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b501eadb2c4fd9aa2a9c32502e5653}{RCC\+\_\+\+CR\+\_\+\+CSION}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1186342c84e27f6f0d60e6f4abb5fe}{RCC\+\_\+\+CR\+\_\+\+CSION\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+CSIRDY\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f778137832c833bd4582b155a3d166}{RCC\+\_\+\+CR\+\_\+\+CSIRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+CSIRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d971927bd61ee8d8c607e0c93a82b27}{RCC\+\_\+\+CR\+\_\+\+CSIRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f778137832c833bd4582b155a3d166}{RCC\+\_\+\+CR\+\_\+\+CSIRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+CSIKERON\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c32b6c42f776279653817fc43ad3888}{RCC\+\_\+\+CR\+\_\+\+CSIKERON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+CSIKERON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ce8304061c77e829afaa5f2abc4711}{RCC\+\_\+\+CR\+\_\+\+CSIKERON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c32b6c42f776279653817fc43ad3888}{RCC\+\_\+\+CR\+\_\+\+CSIKERON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSI48\+ON\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga271dd83a4e69907d871af84169af51e8}{RCC\+\_\+\+CR\+\_\+\+HSI48\+ON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSI48\+ON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca95d519a1d398b417e5ce4b3fd14c51}{RCC\+\_\+\+CR\+\_\+\+HSI48\+ON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga271dd83a4e69907d871af84169af51e8}{RCC\+\_\+\+CR\+\_\+\+HSI48\+ON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSI48\+RDY\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3869d36689a8b1ffed96d671131774b1}{RCC\+\_\+\+CR\+\_\+\+HSI48\+RDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSI48\+RDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf176896e539add94390480346a732d1}{RCC\+\_\+\+CR\+\_\+\+HSI48\+RDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3869d36689a8b1ffed96d671131774b1}{RCC\+\_\+\+CR\+\_\+\+HSI48\+RDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+D1\+CKRDY\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fd6abcd8a179ebedabca2ae35c7b2e9}{RCC\+\_\+\+CR\+\_\+\+D1\+CKRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+D1\+CKRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b350cd32eccef992d0755f44a2bbacd}{RCC\+\_\+\+CR\+\_\+\+D1\+CKRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fd6abcd8a179ebedabca2ae35c7b2e9}{RCC\+\_\+\+CR\+\_\+\+D1\+CKRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+D2\+CKRDY\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44bae713706ddcd8b092df17f5362d4d}{RCC\+\_\+\+CR\+\_\+\+D2\+CKRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+D2\+CKRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga707885ce2c3a516dfb7742bd8111af2b}{RCC\+\_\+\+CR\+\_\+\+D2\+CKRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44bae713706ddcd8b092df17f5362d4d}{RCC\+\_\+\+CR\+\_\+\+D2\+CKRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f5167bea85df0b393de9d3846ea8d1}{RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\+\_\+\+CR\+\_\+\+HSEON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f5167bea85df0b393de9d3846ea8d1}{RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993e8ee50d7049e18ec9ee1e5ddcaa64}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\+\_\+\+CR\+\_\+\+HSERDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993e8ee50d7049e18ec9ee1e5ddcaa64}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac04d2021b54bf9a1b66578c67a436b45}{RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\+\_\+\+CR\+\_\+\+HSEBYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac04d2021b54bf9a1b66578c67a436b45}{RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+CSSHSEON\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5ff7b33b2b95eac9d239907118f64e}{RCC\+\_\+\+CR\+\_\+\+CSSHSEON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+CSSHSEON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac82238a861d7c3fb32a66b060216c2d3}{RCC\+\_\+\+CR\+\_\+\+CSSHSEON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5ff7b33b2b95eac9d239907118f64e}{RCC\+\_\+\+CR\+\_\+\+CSSHSEON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLL1\+ON\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga825df18d83b9dc96ed3b18f0f7cf90dc}{RCC\+\_\+\+CR\+\_\+\+PLL1\+ON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLL1\+ON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cad9a81f5c5544f46c742ae1aa64ae2}{RCC\+\_\+\+CR\+\_\+\+PLL1\+ON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga825df18d83b9dc96ed3b18f0f7cf90dc}{RCC\+\_\+\+CR\+\_\+\+PLL1\+ON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLL1\+RDY\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab32834ddf0263c9802fb856a4bb82d9d}{RCC\+\_\+\+CR\+\_\+\+PLL1\+RDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLL1\+RDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cbfbda9151a0d8953f3460e07a95db}{RCC\+\_\+\+CR\+\_\+\+PLL1\+RDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab32834ddf0263c9802fb856a4bb82d9d}{RCC\+\_\+\+CR\+\_\+\+PLL1\+RDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLL2\+ON\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2caec9ddaf96db4d8abb632eaf4bef2}{RCC\+\_\+\+CR\+\_\+\+PLL2\+ON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLL2\+ON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga250f64c1041b823f2bd5dbbb4c54a2d5}{RCC\+\_\+\+CR\+\_\+\+PLL2\+ON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2caec9ddaf96db4d8abb632eaf4bef2}{RCC\+\_\+\+CR\+\_\+\+PLL2\+ON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLL2\+RDY\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac40e25dab5d89c6c626ab3ac8a1cee33}{RCC\+\_\+\+CR\+\_\+\+PLL2\+RDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLL2\+RDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24fa002379ec3fd9063457f412250327}{RCC\+\_\+\+CR\+\_\+\+PLL2\+RDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac40e25dab5d89c6c626ab3ac8a1cee33}{RCC\+\_\+\+CR\+\_\+\+PLL2\+RDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLL3\+ON\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932b0bcf275b50167828b9a2ec1d3002}{RCC\+\_\+\+CR\+\_\+\+PLL3\+ON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLL3\+ON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e7f10468741ab47dc34808af0e49b2b}{RCC\+\_\+\+CR\+\_\+\+PLL3\+ON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932b0bcf275b50167828b9a2ec1d3002}{RCC\+\_\+\+CR\+\_\+\+PLL3\+ON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLL3\+RDY\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48e411bc47901b8b5fa8c216443388a}{RCC\+\_\+\+CR\+\_\+\+PLL3\+RDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLL3\+RDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea07157abac14618b2ac3f2e9bfa9b9}{RCC\+\_\+\+CR\+\_\+\+PLL3\+RDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48e411bc47901b8b5fa8c216443388a}{RCC\+\_\+\+CR\+\_\+\+PLL3\+RDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dd7c471ec3ba4587e0cecdc8238f87}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\+\_\+\+CR\+\_\+\+PLLON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dd7c471ec3ba4587e0cecdc8238f87}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga237ae9216a3ae5c1f6833a52995413df}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa12d7ac6a7f0f91d066aeb2c6071888}{RCC\+\_\+\+CR\+\_\+\+PLLRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga237ae9216a3ae5c1f6833a52995413df}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae77bc58d065ba094d60197f31acc6a}{RCC\+\_\+\+HSICFGR\+\_\+\+HSICAL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a8cebaaf8b9bfaa339d3ffcb14e0508}{RCC\+\_\+\+HSICFGR\+\_\+\+HSICAL\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae77bc58d065ba094d60197f31acc6a}{RCC\+\_\+\+HSICFGR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86550d68a84739296f1bb83c17abb095}{RCC\+\_\+\+HSICFGR\+\_\+\+HSICAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a8cebaaf8b9bfaa339d3ffcb14e0508}{RCC\+\_\+\+HSICFGR\+\_\+\+HSICAL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7574e6059a3bfe0b5ced25e5d79f009}{RCC\+\_\+\+HSICFGR\+\_\+\+HSICAL\+\_\+0}}~(0x001\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae77bc58d065ba094d60197f31acc6a}{RCC\+\_\+\+HSICFGR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca19dc352ad9741898eae691a9bd47c4}{RCC\+\_\+\+HSICFGR\+\_\+\+HSICAL\+\_\+1}}~(0x002\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae77bc58d065ba094d60197f31acc6a}{RCC\+\_\+\+HSICFGR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c0d0aea6809f1e706781446d47cef5}{RCC\+\_\+\+HSICFGR\+\_\+\+HSICAL\+\_\+2}}~(0x004\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae77bc58d065ba094d60197f31acc6a}{RCC\+\_\+\+HSICFGR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67957f9904528db423609a40c1067f31}{RCC\+\_\+\+HSICFGR\+\_\+\+HSICAL\+\_\+3}}~(0x008\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae77bc58d065ba094d60197f31acc6a}{RCC\+\_\+\+HSICFGR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1071b822253b8573fdc44e3430e4f982}{RCC\+\_\+\+HSICFGR\+\_\+\+HSICAL\+\_\+4}}~(0x010\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae77bc58d065ba094d60197f31acc6a}{RCC\+\_\+\+HSICFGR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad77e08795026f488c72fbd5cb1892541}{RCC\+\_\+\+HSICFGR\+\_\+\+HSICAL\+\_\+5}}~(0x020\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae77bc58d065ba094d60197f31acc6a}{RCC\+\_\+\+HSICFGR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69d8f2c01a8a8687b6834b0e0fb9fa3f}{RCC\+\_\+\+HSICFGR\+\_\+\+HSICAL\+\_\+6}}~(0x040\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae77bc58d065ba094d60197f31acc6a}{RCC\+\_\+\+HSICFGR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga220a6b49a287babb28f4e0b5c34fea05}{RCC\+\_\+\+HSICFGR\+\_\+\+HSICAL\+\_\+7}}~(0x080\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae77bc58d065ba094d60197f31acc6a}{RCC\+\_\+\+HSICFGR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7de70c3f7f7fb04b5aecfc4d9a4eaeff}{RCC\+\_\+\+HSICFGR\+\_\+\+HSICAL\+\_\+8}}~(0x100\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae77bc58d065ba094d60197f31acc6a}{RCC\+\_\+\+HSICFGR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9a386823cf522a78cd1300f9ad232d8}{RCC\+\_\+\+HSICFGR\+\_\+\+HSICAL\+\_\+9}}~(0x200\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae77bc58d065ba094d60197f31acc6a}{RCC\+\_\+\+HSICFGR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf855e9ab2cb82ed2ffb25358b5762f3c}{RCC\+\_\+\+HSICFGR\+\_\+\+HSICAL\+\_\+10}}~(0x400\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae77bc58d065ba094d60197f31acc6a}{RCC\+\_\+\+HSICFGR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b8c34d733217abba194af5984f87433}{RCC\+\_\+\+HSICFGR\+\_\+\+HSICAL\+\_\+11}}~(0x800\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae77bc58d065ba094d60197f31acc6a}{RCC\+\_\+\+HSICFGR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define {\bfseries RCC\+\_\+\+HSICFGR\+\_\+\+HSITRIM\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga517c9583fe6416fca33cf32784868db8}{RCC\+\_\+\+HSICFGR\+\_\+\+HSITRIM\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ RCC\+\_\+\+HSICFGR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4142773cbc937f72e59f77ea1b8128c2}{RCC\+\_\+\+HSICFGR\+\_\+\+HSITRIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga517c9583fe6416fca33cf32784868db8}{RCC\+\_\+\+HSICFGR\+\_\+\+HSITRIM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga272ffd5dec4abd597718fa8247b32a27}{RCC\+\_\+\+HSICFGR\+\_\+\+HSITRIM\+\_\+0}}~(0x01\+UL $<$$<$ RCC\+\_\+\+HSICFGR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1924c9057dce51ef6b44aed0a18ddc1b}{RCC\+\_\+\+HSICFGR\+\_\+\+HSITRIM\+\_\+1}}~(0x02\+UL $<$$<$ RCC\+\_\+\+HSICFGR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b49bbf8f19ffe30ec8f44e14035cbd7}{RCC\+\_\+\+HSICFGR\+\_\+\+HSITRIM\+\_\+2}}~(0x04\+UL $<$$<$ RCC\+\_\+\+HSICFGR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60506e29b1f6993f9e134bc0d00d2e1d}{RCC\+\_\+\+HSICFGR\+\_\+\+HSITRIM\+\_\+3}}~(0x08\+UL $<$$<$ RCC\+\_\+\+HSICFGR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga585b9f63cf39e1db7ed30c282bf0923e}{RCC\+\_\+\+HSICFGR\+\_\+\+HSITRIM\+\_\+4}}~(0x10\+UL $<$$<$ RCC\+\_\+\+HSICFGR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782243a7243611957d470baa883ab980}{RCC\+\_\+\+HSICFGR\+\_\+\+HSITRIM\+\_\+5}}~(0x20\+UL $<$$<$ RCC\+\_\+\+HSICFGR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8fd2c202c4be05550d6f177d5ce2b77}{RCC\+\_\+\+HSICFGR\+\_\+\+HSITRIM\+\_\+6}}~(0x40\+UL $<$$<$ RCC\+\_\+\+HSICFGR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e576cf6ef12380199803654b9afd52}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4b1e4e58ad40bf255aa74417116057c}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e576cf6ef12380199803654b9afd52}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ded016a4d2c8fa1f96dcc4e353d8138}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4b1e4e58ad40bf255aa74417116057c}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1634750f75fb79a644130f3d570530}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+0}}~(0x001\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e576cf6ef12380199803654b9afd52}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace3c5a33b7f636ef42661ec584a07062}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+1}}~(0x002\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e576cf6ef12380199803654b9afd52}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4739a34fd6abd0a46800462ad6f5048}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+2}}~(0x004\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e576cf6ef12380199803654b9afd52}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5770adea9203a930bf32fdd146c27cc6}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+3}}~(0x008\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e576cf6ef12380199803654b9afd52}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2fddeb266e64d1562cc6c6cdf14dff}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+4}}~(0x010\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e576cf6ef12380199803654b9afd52}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac806e730f87d04a89be4278389696b69}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+5}}~(0x020\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e576cf6ef12380199803654b9afd52}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a8ad636a6e5d3ebdafa7c574b928f25}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+6}}~(0x040\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e576cf6ef12380199803654b9afd52}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac863ec1da270864a1ce26f0657a28a}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+7}}~(0x080\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e576cf6ef12380199803654b9afd52}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabff22e7452073c3b831044bc74e9c97}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+8}}~(0x100\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e576cf6ef12380199803654b9afd52}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9785568b7086550e1770ab9cd9367ce}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+9}}~(0x200\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e576cf6ef12380199803654b9afd52}{RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+CAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga507c828903cd11a4a6d2fc83034e22e5}{RCC\+\_\+\+CSICFGR\+\_\+\+CSICAL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7453e6288d86dda1eac3c5d21787df01}{RCC\+\_\+\+CSICFGR\+\_\+\+CSICAL\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga507c828903cd11a4a6d2fc83034e22e5}{RCC\+\_\+\+CSICFGR\+\_\+\+CSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0c2caac7915b3908e99e5443b4811c}{RCC\+\_\+\+CSICFGR\+\_\+\+CSICAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7453e6288d86dda1eac3c5d21787df01}{RCC\+\_\+\+CSICFGR\+\_\+\+CSICAL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e8885e6c58ba0f843bd1a4b748e7b5a}{RCC\+\_\+\+CSICFGR\+\_\+\+CSICAL\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga507c828903cd11a4a6d2fc83034e22e5}{RCC\+\_\+\+CSICFGR\+\_\+\+CSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562e0875865b8d3aab65b93f0b63901c}{RCC\+\_\+\+CSICFGR\+\_\+\+CSICAL\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga507c828903cd11a4a6d2fc83034e22e5}{RCC\+\_\+\+CSICFGR\+\_\+\+CSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeb4d2b6458e39223bb3e0c20aab8e88}{RCC\+\_\+\+CSICFGR\+\_\+\+CSICAL\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga507c828903cd11a4a6d2fc83034e22e5}{RCC\+\_\+\+CSICFGR\+\_\+\+CSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18e05db1073748653eacdffb5006d84f}{RCC\+\_\+\+CSICFGR\+\_\+\+CSICAL\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga507c828903cd11a4a6d2fc83034e22e5}{RCC\+\_\+\+CSICFGR\+\_\+\+CSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b23ae51b4af193307fa42354af34d6}{RCC\+\_\+\+CSICFGR\+\_\+\+CSICAL\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga507c828903cd11a4a6d2fc83034e22e5}{RCC\+\_\+\+CSICFGR\+\_\+\+CSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5a1856455d4c3229999cba53bc25c36}{RCC\+\_\+\+CSICFGR\+\_\+\+CSICAL\+\_\+5}}~(0x20\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga507c828903cd11a4a6d2fc83034e22e5}{RCC\+\_\+\+CSICFGR\+\_\+\+CSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c1a16cdda12a042df9beb85903a0f87}{RCC\+\_\+\+CSICFGR\+\_\+\+CSICAL\+\_\+6}}~(0x40\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga507c828903cd11a4a6d2fc83034e22e5}{RCC\+\_\+\+CSICFGR\+\_\+\+CSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64a69fc765fab4c46231eeee4c0e93cc}{RCC\+\_\+\+CSICFGR\+\_\+\+CSICAL\+\_\+7}}~(0x80\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga507c828903cd11a4a6d2fc83034e22e5}{RCC\+\_\+\+CSICFGR\+\_\+\+CSICAL\+\_\+\+Pos}})
\item 
\#define {\bfseries RCC\+\_\+\+CSICFGR\+\_\+\+CSITRIM\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0762aa4c18d87ad9e1becc9c789c2a15}{RCC\+\_\+\+CSICFGR\+\_\+\+CSITRIM\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ RCC\+\_\+\+CSICFGR\+\_\+\+CSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841b37f161d57def8ced6cd757ab0461}{RCC\+\_\+\+CSICFGR\+\_\+\+CSITRIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0762aa4c18d87ad9e1becc9c789c2a15}{RCC\+\_\+\+CSICFGR\+\_\+\+CSITRIM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9782f8eff5b52cf3ff3f6597f3f3489b}{RCC\+\_\+\+CSICFGR\+\_\+\+CSITRIM\+\_\+0}}~(0x01\+UL $<$$<$ RCC\+\_\+\+CSICFGR\+\_\+\+CSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aad9376230a0510df0a141d1829539f}{RCC\+\_\+\+CSICFGR\+\_\+\+CSITRIM\+\_\+1}}~(0x02\+UL $<$$<$ RCC\+\_\+\+CSICFGR\+\_\+\+CSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4acd21b18a559e4fb5869fe37f918f3}{RCC\+\_\+\+CSICFGR\+\_\+\+CSITRIM\+\_\+2}}~(0x04\+UL $<$$<$ RCC\+\_\+\+CSICFGR\+\_\+\+CSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c6f94427ad103e5ea654bc56945a51}{RCC\+\_\+\+CSICFGR\+\_\+\+CSITRIM\+\_\+3}}~(0x08\+UL $<$$<$ RCC\+\_\+\+CSICFGR\+\_\+\+CSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf60e44bb75632ef3769a8cdbc2c075d2}{RCC\+\_\+\+CSICFGR\+\_\+\+CSITRIM\+\_\+4}}~(0x10\+UL $<$$<$ RCC\+\_\+\+CSICFGR\+\_\+\+CSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93014650d814591058af938a5eccb50e}{RCC\+\_\+\+CSICFGR\+\_\+\+CSITRIM\+\_\+5}}~(0x20\+UL $<$$<$ RCC\+\_\+\+CSICFGR\+\_\+\+CSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ad7777386bbf5555ef8b02939197aa}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\+\_\+\+CFGR\+\_\+\+SW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ad7777386bbf5555ef8b02939197aa}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0495262b4cde5ca966447fedae87598}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI}}~(0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d58136497ff6a8f082ab58beee4131}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+CSI}}~(0x00000001\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE}}~(0x00000002\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bda4ab2df66059b731208784012f667}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL1}}~(0x00000003\+UL)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0b6cd7629c047bcc4ac3e88d920e25}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\+\_\+\+CFGR\+\_\+\+SWS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0b6cd7629c047bcc4ac3e88d920e25}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c3d2a015d59ca804bcb50e79e45a66b}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI}}~(0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9224f51c8ff898d674651e0d1f42cb17}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+CSI}}~(0x00000008\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE}}~(0x00000010\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776d54497552ddb777f9bb98a1c6af24}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL1}}~(0x00000018\+UL)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+STOPWUCK\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6143e405db23a48628ba159ca1bae0e5}{RCC\+\_\+\+CFGR\+\_\+\+STOPWUCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+STOPWUCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623e4f1eb613f4793d3d500c1cfd746a}{RCC\+\_\+\+CFGR\+\_\+\+STOPWUCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6143e405db23a48628ba159ca1bae0e5}{RCC\+\_\+\+CFGR\+\_\+\+STOPWUCK\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+STOPKERWUCK\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e45c15f91eb3fcfb3b3f0ccca4fe894}{RCC\+\_\+\+CFGR\+\_\+\+STOPKERWUCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+STOPKERWUCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc89cbee6dc0e89e1c453fbfea80bd2}{RCC\+\_\+\+CFGR\+\_\+\+STOPKERWUCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e45c15f91eb3fcfb3b3f0ccca4fe894}{RCC\+\_\+\+CFGR\+\_\+\+STOPKERWUCK\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Pos}~(8U)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Msk}~(0x3\+FUL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c067c52ecd135252c691aad32c0b83}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE}}~RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Msk
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702f887571365eeb42d74b9b9cc6fe0d}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1191ba4a2e089f9921d77be57394dec4}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae62885f29418cc83a57964fe631282cb}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c703b8d9827f58e7ea783c6a9b74e41}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+3}}~(0x8\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02b93e5154259a1a201bbb9c9b903c0a}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+4}}~(0x10\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f07fb126db9d6e8a5f9c781820052d4}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+5}}~(0x20\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+TIMPRE\+\_\+\+Pos}~(15U)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+TIMPRE\+\_\+\+Msk}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+TIMPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d6448d5ee420f8cc87b22b1201f5be2}{RCC\+\_\+\+CFGR\+\_\+\+TIMPRE}}~RCC\+\_\+\+CFGR\+\_\+\+TIMPRE\+\_\+\+Msk
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+\+Pos}~(22U)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+\+Msk}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26eb4a66eeff0ba17e9d2a06cf937ca4}{RCC\+\_\+\+CFGR\+\_\+\+MCO1}}~RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+\+Msk
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe73b3ad484eeecfa1556021677ecf4a}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+0}}~(0x1\+UL $<$$<$  RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7e8d1da534f052ce835f06227a9b7a}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+1}}~(0x2\+UL $<$$<$  RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad45738e19d9cacd194685869bd6e6945}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+2}}~(0x4\+UL $<$$<$  RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+\+Pos}~(18U)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+\+Msk}~(0x\+FUL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23171ca70972a106109a6e0804385ec5}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE}}~RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+\+Msk
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebcaff127fd7a89e83e450cca28e4d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+3}}~(0x8\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+\+Pos}~(25U)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+\+Msk}~(0x\+FUL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae387252f29b6f98cc1fffc4fa0719b6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE}}~RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+\+Msk
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83dfcd5a1ce89869c82723f7eb9223ed}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8d7cb746efc7511fa97ddfef2df793}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8773dfae91e6576d490fbee4aa2a639}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a9923d407e269f8d9d30961bcf33c59}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+3}}~(0x8\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+\+Pos}~(29U)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+\+Msk}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga022248a1167714f4d847b89243dc5244}{RCC\+\_\+\+CFGR\+\_\+\+MCO2}}~RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+\+Msk
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203156a3f57e2c4498999c7901e0defd}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fdba9682ff474255248f84e6851932a}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae66a07cf6846bbbf597aa8bf877b682a}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf921ff3e34351696bdd78d5302c47f02}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1428aaf52e3ff1ddde491156dbed9df1}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf921ff3e34351696bdd78d5302c47f02}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960b9d04afa68703b8bca77c5c02b4df}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1428aaf52e3ff1ddde491156dbed9df1}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac94d4481651605b153693ddd8a00d2f2}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf921ff3e34351696bdd78d5302c47f02}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6723ffd7c35429a331cfbfaf25907c7}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf921ff3e34351696bdd78d5302c47f02}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b664f8d0b878ff058bf34d05986f4d4}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf921ff3e34351696bdd78d5302c47f02}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4caf987b009073185d44fe6cc400f430}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf921ff3e34351696bdd78d5302c47f02}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2667fa782212f598b0b86e44b024183}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV1}}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd0cc671c6dc266d1587de1120b91307}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab61843c0945f8aba5ce178374b5638cf}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd0cc671c6dc266d1587de1120b91307}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c16416b8c0ba5a30b8565eff43b612}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4\+\_\+\+Msk}}~(0x9\+UL $<$$<$ RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19976cd7802204f4a770c8c1ea056da}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c16416b8c0ba5a30b8565eff43b612}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277cf04a834f02b7dd118cd88161188b}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8\+\_\+\+Msk}}~(0x5\+UL $<$$<$ RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga968c86a34a0c17e4ca1879c2f427f62a}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277cf04a834f02b7dd118cd88161188b}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga134bc6b1ae86bf96d1dd1a4a266f5174}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16\+\_\+\+Msk}}~(0x\+BUL $<$$<$ RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93d2490fb5035fbd213a91399313c4b}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga134bc6b1ae86bf96d1dd1a4a266f5174}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf678b6f2e8e15c0d620b771fec946259}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f2e9e6d1fa41c44f640814af4687333}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf678b6f2e8e15c0d620b771fec946259}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga786ca9c8d03ada26c538aa095f0ac802}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128\+\_\+\+Msk}}~(0x\+DUL $<$$<$ RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga146c1e4ea7a501f251d18367931e1742}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga786ca9c8d03ada26c538aa095f0ac802}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58b18af23ef9a89fc4d422c0d5395f10}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga741f8c1e633b5250cc8ebce89bae2e7b}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58b18af23ef9a89fc4d422c0d5395f10}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace54de33af1fd01c2e99d2465962161e}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb07a2dcc7ae9d998b844fca18438344}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace54de33af1fd01c2e99d2465962161e}{RCC\+\_\+\+D1\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30359518dec5891fefbb8a19cb35123b}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga156ad49f4491b54e9c1bd6029814a03d}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30359518dec5891fefbb8a19cb35123b}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c9c8196486548fa23901e95770eb12}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96e38ffe2540755d0d888e20e9b0c1f9}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57c6b7ed9d952929d38b378bb414e86c}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995d9946326d78a0e3f954d2991e3b33}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+\+DIV1}}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+\+DIV2\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274310e1098dd90944a7f938cef876e3}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+\+DIV2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+\+DIV2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab218cf08c0570996c33abf059619ffab}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+\+DIV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274310e1098dd90944a7f938cef876e3}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+\+DIV2\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+\+DIV4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7706fd676b71e35d6f1e17f39a6c02}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+\+DIV4\+\_\+\+Msk}}~(0x5\+UL $<$$<$ RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+\+DIV4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64a8a7aeca486c11d7279f4379676ea5}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+\+DIV4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7706fd676b71e35d6f1e17f39a6c02}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+\+DIV4\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+\+DIV8\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b6c4154ba2281c930d7cf6df7c9e62}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+\+DIV8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+\+DIV8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2079d14b822781fe6a217799abf6a10}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+\+DIV8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b6c4154ba2281c930d7cf6df7c9e62}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+\+DIV8\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+\+DIV16\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09d2114c8ba79ade78d4bcde55afa5d7}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+\+DIV16\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+\+DIV16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f28fddbb5e91a2ea8fdc8aff6833b5e}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+\+DIV16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09d2114c8ba79ade78d4bcde55afa5d7}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+PPRE\+\_\+\+DIV16\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad859a68eb73a12f19081e5ef72a44ff2}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3540a30f12c991c09836c93c80f4162c}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad859a68eb73a12f19081e5ef72a44ff2}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ecd142b8e0111a3ac84fad15417c8bf}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba342d712e928d0dc836d3867e7a1971}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88699bfb9d22ca7ed475be045a90772f}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01d07886bf970d2632add8f57d2207cb}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+3}}~(0x8\+UL $<$$<$ RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f13b5b21553271c32135210e495004}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV1}}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV2\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf67ded748e01f742765bbe3c23422a0a}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cfab4814173e2b3213ad7727f059cb8}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf67ded748e01f742765bbe3c23422a0a}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV2\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV4\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac85c5dcb45bd0399f45461d2341eae40}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV4\+\_\+\+Msk}}~(0x9\+UL $<$$<$ RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c255fc12c3214555474fd62bf756cd}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac85c5dcb45bd0399f45461d2341eae40}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV4\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV8\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga342a57cdce4f7be4e330758329441cc0}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV8\+\_\+\+Msk}}~(0x5\+UL $<$$<$ RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241720e0b66a9de6b8a3d794e98d1130}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga342a57cdce4f7be4e330758329441cc0}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV8\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV16\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba49526c154356aa1f15f6aec242605e}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV16\+\_\+\+Msk}}~(0x\+BUL $<$$<$ RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga730eaf45e069c2c301dadd4354be4301}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba49526c154356aa1f15f6aec242605e}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV16\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV64\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea6b34a5f88cc50c1f411eb6ca17e40a}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV64\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV64\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f0ebb95412d819a19e76f9000654554}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV64}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea6b34a5f88cc50c1f411eb6ca17e40a}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV64\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV128\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc9df4facaef58110481b4ec03132b4d}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV128\+\_\+\+Msk}}~(0x\+DUL $<$$<$ RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV128\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7868c04eb709e5ce23d3fff381f3193b}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV128}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc9df4facaef58110481b4ec03132b4d}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV128\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV256\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ff2daadf2d0725b9d1ab5796e94a627}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV256\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV256\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab20955e1430aa019c1aba0f0d8f1e456}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV256}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ff2daadf2d0725b9d1ab5796e94a627}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV256\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV512\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5eb22bfc34862ce37978a7ceab3791b}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV512\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV512\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga568cedeb53798ff9791fb2eefe90d65a}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV512}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5eb22bfc34862ce37978a7ceab3791b}{RCC\+\_\+\+D1\+CFGR\+\_\+\+D1\+CPRE\+\_\+\+DIV512\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a2479508b83b86cd2a4c4eaadddda9}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32dff8180c071daa0f3212ce78058315}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a2479508b83b86cd2a4c4eaadddda9}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc0b703ac99ca7cbbb12cd785b2d836}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32dff8180c071daa0f3212ce78058315}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1444b6ecd5fa1e5bc10813749a162815}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a2479508b83b86cd2a4c4eaadddda9}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1893923da4111ada818c2122ec98fb6}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a2479508b83b86cd2a4c4eaadddda9}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c628816f46af160a843972c2e60491f}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a2479508b83b86cd2a4c4eaadddda9}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94c2da576293d9faebed4c7d317d3446}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+\+DIV1}}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+\+DIV2\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627ee512cc4c875d55c68326ad0897d9}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+\+DIV2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+\+DIV2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b5550a8d241b2f13313c9774031fbe}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+\+DIV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627ee512cc4c875d55c68326ad0897d9}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+\+DIV2\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+\+DIV4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba3eb3f17ed25e0c43d00ad5b9f0481f}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+\+DIV4\+\_\+\+Msk}}~(0x5\+UL $<$$<$ RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+\+DIV4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d2e384c7610373f2385299230dbc313}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+\+DIV4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba3eb3f17ed25e0c43d00ad5b9f0481f}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+\+DIV4\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+\+DIV8\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79daa5ad035ce0bcf9bc6fc18c828b6}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+\+DIV8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+\+DIV8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6eb59d29f70e2cd01968e9156830b79}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+\+DIV8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79daa5ad035ce0bcf9bc6fc18c828b6}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+\+DIV8\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+\+DIV16\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d6daad72f64c41f92c0d9666ff22076}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+\+DIV16\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+\+DIV16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga058ade9a3b7933dc250f8fb4fea998a1}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+\+DIV16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d6daad72f64c41f92c0d9666ff22076}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE1\+\_\+\+DIV16\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga259e3de194b3e84e3823d04a0cc7591e}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37ebc780e5ce2006ace8919baaae06a}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga259e3de194b3e84e3823d04a0cc7591e}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada4d722bb056eabd13cacdb6b21f0e36}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07750bad5a91a2db894bf0e7d1f13f01}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80fe009dba30bcfcb4a9cce4e1485eaa}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae099e18599dd074b3b3255cedd185ed0}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+\+DIV1}}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+\+DIV2\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5246bcd761e0958eee89826afe91b7}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+\+DIV2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+\+DIV2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166c38f3316e209285e9d3a1358907e8}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+\+DIV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5246bcd761e0958eee89826afe91b7}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+\+DIV2\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+\+DIV4\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada91b9950181dba945f13ab5f621190a}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+\+DIV4\+\_\+\+Msk}}~(0x5\+UL $<$$<$ RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+\+DIV4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cc4620f14efc68c894d98c618927cb9}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+\+DIV4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada91b9950181dba945f13ab5f621190a}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+\+DIV4\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+\+DIV8\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae55afa9c3e5a16596e5e8f7aa7691a94}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+\+DIV8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+\+DIV8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc6b5884a1c3fb9fff27f12f3d614f8}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+\+DIV8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae55afa9c3e5a16596e5e8f7aa7691a94}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+\+DIV8\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+\+DIV16\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga863b17ae0a71cb399a99061116ae6f6a}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+\+DIV16\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+\+DIV16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa119f4d0d21c0133e81826746d6e1f08}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+\+DIV16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga863b17ae0a71cb399a99061116ae6f6a}{RCC\+\_\+\+D2\+CFGR\+\_\+\+D2\+PPRE2\+\_\+\+DIV16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab92df8385a7e296303680e6428e28fd0}{RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4321a6e0b727cd528698da2b197dcae7}{RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab92df8385a7e296303680e6428e28fd0}{RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c6b1922986a9444c5835cb0f9de4be5}{RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4321a6e0b727cd528698da2b197dcae7}{RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9782a0a4c400e2a290d9958211173b7}{RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab92df8385a7e296303680e6428e28fd0}{RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06703f58af0075a0e2fd2bb35ed25bb0}{RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab92df8385a7e296303680e6428e28fd0}{RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c69af46d58c763f5bac872d5206a5c4}{RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab92df8385a7e296303680e6428e28fd0}{RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabb66527ee5b4b93f7b7bd4988c1dd6a}{RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+\+DIV1}}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+\+DIV2\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf3907f2d3a2b91256d49ab911f87804}{RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+\+DIV2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+\+DIV2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373b66cf2e76aae80306776bda4b7a22}{RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+\+DIV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf3907f2d3a2b91256d49ab911f87804}{RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+\+DIV2\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+\+DIV4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35c2d2bafba306082cbf42be3af466f7}{RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+\+DIV4\+\_\+\+Msk}}~(0x5\+UL $<$$<$ RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+\+DIV4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9887d150df66d31273a695392c960f7}{RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+\+DIV4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35c2d2bafba306082cbf42be3af466f7}{RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+\+DIV4\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+\+DIV8\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb4b401aebdbf728ed9d465b177b2dc4}{RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+\+DIV8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+\+DIV8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecb3d4cc0ce368dc84b0562031ea0a30}{RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+\+DIV8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb4b401aebdbf728ed9d465b177b2dc4}{RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+\+DIV8\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+\+DIV16\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67877c4b675097587f9744405ddb1993}{RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+\+DIV16\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+\+DIV16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga452bcf10e65b5c3c047dc9e99778030c}{RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+\+DIV16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67877c4b675097587f9744405ddb1993}{RCC\+\_\+\+D3\+CFGR\+\_\+\+D3\+PPRE\+\_\+\+DIV16\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdb90dbefeb83908df9b668ffb43577e}{RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdb90dbefeb83908df9b668ffb43577e}{RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c42706b17047912b1a38f9805c96cfb}{RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC\+\_\+\+HSI}}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC\+\_\+\+CSI\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40bdf6dbbcf59fb17328f53adf4d77d6}{RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC\+\_\+\+CSI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC\+\_\+\+CSI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0cbb42400ca201719e4c9c70872a62}{RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC\+\_\+\+CSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40bdf6dbbcf59fb17328f53adf4d77d6}{RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC\+\_\+\+CSI\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cf7d62bc854f58fc68d40bc0b1c191e}{RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3e57fce1733b4a53b9478a7d0e36e00}{RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC\+\_\+\+HSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cf7d62bc854f58fc68d40bc0b1c191e}{RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC\+\_\+\+NONE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fae59f0d127aa8bb9b590fd5fb47e71}{RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC\+\_\+\+NONE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC\+\_\+\+NONE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae935c81f86249b47c7fbf1251c00e6d7}{RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC\+\_\+\+NONE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fae59f0d127aa8bb9b590fd5fb47e71}{RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC\+\_\+\+NONE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79e0759dfc815ce05a0f384565baf919}{RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM1\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM1\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79e0759dfc815ce05a0f384565baf919}{RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0e57c7e801a0640159196488ba816f6}{RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM1\+\_\+0}}~(0x01\+UL $<$$<$ RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba32938cde5749fd0b71836254730d33}{RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM1\+\_\+1}}~(0x02\+UL $<$$<$ RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8df2bf8858528686a3fc7c1a6c7da7e}{RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM1\+\_\+2}}~(0x04\+UL $<$$<$ RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde8f67484410d49f3eb20eea497c949}{RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM1\+\_\+3}}~(0x08\+UL $<$$<$ RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b920a45a9e3e83e940822e6b9f997d6}{RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM1\+\_\+4}}~(0x10\+UL $<$$<$ RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6de51f5da38ab55c706f56483365e71c}{RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM1\+\_\+5}}~(0x20\+UL $<$$<$ RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM1\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM2\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1afda50781f46688c0fc806237f92c6}{RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM2\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM2\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1afda50781f46688c0fc806237f92c6}{RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf37e34234e797d4127e3de388e9ea9f7}{RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM2\+\_\+0}}~(0x01\+UL $<$$<$ RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga314fb78a4fc1103773af099f0b0a87b2}{RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM2\+\_\+1}}~(0x02\+UL $<$$<$ RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b5a07d298ba68b58548ababa9c927ab}{RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM2\+\_\+2}}~(0x04\+UL $<$$<$ RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac466f3bd484fa9cc0b59c03af01612c0}{RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM2\+\_\+3}}~(0x08\+UL $<$$<$ RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a994ac864722683219b6116f015db1}{RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM2\+\_\+4}}~(0x10\+UL $<$$<$ RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2df1b5326f40b5b6cbfd2fe94924252}{RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM2\+\_\+5}}~(0x20\+UL $<$$<$ RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM2\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM3\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf38411f54ae533987dbd27e581edf2b}{RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM3\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM3\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf38411f54ae533987dbd27e581edf2b}{RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga327c041145525e54837a9998b1f39635}{RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM3\+\_\+0}}~(0x01\+UL $<$$<$ RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a2c8796297e53e78c1ad9db61dd1a0c}{RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM3\+\_\+1}}~(0x02\+UL $<$$<$ RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab89f0947667aa111ec4a551c6fa78ab}{RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM3\+\_\+2}}~(0x04\+UL $<$$<$ RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga826eb2ab66fec497ebc45222ccbe52aa}{RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM3\+\_\+3}}~(0x08\+UL $<$$<$ RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a4b35672f75a5bfabb188bccb467ff3}{RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM3\+\_\+4}}~(0x10\+UL $<$$<$ RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ba177d0fbfd72b748225f350e18dbb0}{RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM3\+\_\+5}}~(0x20\+UL $<$$<$ RCC\+\_\+\+PLLCKSELR\+\_\+\+DIVM3\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+FRACEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e1a69a3c43ef0a6befd08e2c415769}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+FRACEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+FRACEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+FRACEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e1a69a3c43ef0a6befd08e2c415769}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+FRACEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+VCOSEL\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7037d78c20c16c4980f8653d7171a696}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+VCOSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+VCOSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+VCOSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7037d78c20c16c4980f8653d7171a696}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+VCOSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac51c835a82234d0131bf966e34d1682e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac51c835a82234d0131bf966e34d1682e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc71fddb32b3b613c0c57fba30ab2413}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE\+\_\+0}}~(0x0\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb4447b4d3d4630081c8db37e2737112}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE\+\_\+1}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae66558f91af4a6b59d67b7e811a80517}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE\+\_\+2}}~(0x2\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf20b768cb4546fb55ad658730a5e0a8}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE\+\_\+3}}~(0x3\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+FRACEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd71714459258c04ee1a3094198c4670}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+FRACEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+FRACEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+FRACEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd71714459258c04ee1a3094198c4670}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+FRACEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+VCOSEL\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad23855395a3217b9aabdf1e59580f6c8}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+VCOSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+VCOSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+VCOSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad23855395a3217b9aabdf1e59580f6c8}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+VCOSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+RGE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5ab2892c9c18fcd9d8f9d995551d3f4}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+RGE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+RGE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+RGE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5ab2892c9c18fcd9d8f9d995551d3f4}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+RGE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1dbd385df9a330b0919f75de1f6308}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+RGE\+\_\+0}}~(0x0\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+RGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b160f559489b51a6526f95cc70d4c80}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+RGE\+\_\+1}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+RGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aca79bebc2d3a00a41f0519cf42dfe3}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+RGE\+\_\+2}}~(0x2\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+RGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cf1d904d667e5a554e16f701d85331}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+RGE\+\_\+3}}~(0x3\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLL2\+RGE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+FRACEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba4a1cd29aa92a95df965c932ca060f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+FRACEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+FRACEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+FRACEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba4a1cd29aa92a95df965c932ca060f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+FRACEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+VCOSEL\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga072955096b9bab9d17d751d180cd345b}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+VCOSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+VCOSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+VCOSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga072955096b9bab9d17d751d180cd345b}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+VCOSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+RGE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59d7571f08ac79d305cb9591400c90ea}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+RGE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+RGE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+RGE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59d7571f08ac79d305cb9591400c90ea}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+RGE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7487553018c704a0a4b0c28b7a1d3c3}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+RGE\+\_\+0}}~(0x0\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+RGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cb01d15ad48bbb79ee7f26f0ca4b5fe}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+RGE\+\_\+1}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+RGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebf059ec4b4a804a5dc38035e1b36d50}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+RGE\+\_\+2}}~(0x2\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+RGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460bb2cdd4006fddb37449f097094ad9}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+RGE\+\_\+3}}~(0x3\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+RGE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+DIVP1\+EN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff538cda149f589dd0d1a0ee4355e280}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVP1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+DIVP1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+DIVP1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff538cda149f589dd0d1a0ee4355e280}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVP1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+DIVQ1\+EN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5bf3bf7e10c3cb45bed3de065aa532b}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVQ1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+DIVQ1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+DIVQ1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5bf3bf7e10c3cb45bed3de065aa532b}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVQ1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+DIVR1\+EN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ca60e071d318ce8e4ea57c799660de}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVR1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+DIVR1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+DIVR1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ca60e071d318ce8e4ea57c799660de}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVR1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+DIVP2\+EN\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6051028c96d7a2843503fd3bfff602b}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVP2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+DIVP2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+DIVP2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6051028c96d7a2843503fd3bfff602b}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVP2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+DIVQ2\+EN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e8c7608c15fb9e529647e5d7fd46aa}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVQ2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+DIVQ2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+DIVQ2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e8c7608c15fb9e529647e5d7fd46aa}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVQ2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+DIVR2\+EN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f22b3d03ac153dbf8caf80a42296a5}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVR2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+DIVR2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+DIVR2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f22b3d03ac153dbf8caf80a42296a5}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVR2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+DIVP3\+EN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c70f341612ee12d2a35a5a0812e96d7}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVP3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+DIVP3\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+DIVP3\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c70f341612ee12d2a35a5a0812e96d7}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVP3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+DIVQ3\+EN\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cba48ff3dba0f7d6840de8ae55c4cbf}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVQ3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+DIVQ3\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+DIVQ3\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cba48ff3dba0f7d6840de8ae55c4cbf}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVQ3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+DIVR3\+EN\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69c4ee7f99f88dc746c6f76eb9e62415}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVR3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+DIVR3\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+DIVR3\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69c4ee7f99f88dc746c6f76eb9e62415}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVR3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL1\+DIVR\+\_\+\+N1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49727902ec3323cf2909750001a200ff}{RCC\+\_\+\+PLL1\+DIVR\+\_\+\+N1\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ RCC\+\_\+\+PLL1\+DIVR\+\_\+\+N1\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLL1\+DIVR\+\_\+\+N1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49727902ec3323cf2909750001a200ff}{RCC\+\_\+\+PLL1\+DIVR\+\_\+\+N1\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL1\+DIVR\+\_\+\+P1\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37ea40bbfd566d11d500fbc4ef3997eb}{RCC\+\_\+\+PLL1\+DIVR\+\_\+\+P1\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ RCC\+\_\+\+PLL1\+DIVR\+\_\+\+P1\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLL1\+DIVR\+\_\+\+P1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37ea40bbfd566d11d500fbc4ef3997eb}{RCC\+\_\+\+PLL1\+DIVR\+\_\+\+P1\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL1\+DIVR\+\_\+\+Q1\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f3c690eb8d02e2c0f7cc428c0666f91}{RCC\+\_\+\+PLL1\+DIVR\+\_\+\+Q1\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ RCC\+\_\+\+PLL1\+DIVR\+\_\+\+Q1\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLL1\+DIVR\+\_\+\+Q1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f3c690eb8d02e2c0f7cc428c0666f91}{RCC\+\_\+\+PLL1\+DIVR\+\_\+\+Q1\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL1\+DIVR\+\_\+\+R1\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30dde8a17aefda8f650ded4477ec98c}{RCC\+\_\+\+PLL1\+DIVR\+\_\+\+R1\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ RCC\+\_\+\+PLL1\+DIVR\+\_\+\+R1\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLL1\+DIVR\+\_\+\+R1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30dde8a17aefda8f650ded4477ec98c}{RCC\+\_\+\+PLL1\+DIVR\+\_\+\+R1\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL1\+FRACR\+\_\+\+FRACN1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadd538e9c540fb8509a9af12b81f422b}{RCC\+\_\+\+PLL1\+FRACR\+\_\+\+FRACN1\+\_\+\+Msk}}~(0x1\+FFFUL $<$$<$ RCC\+\_\+\+PLL1\+FRACR\+\_\+\+FRACN1\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLL1\+FRACR\+\_\+\+FRACN1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadd538e9c540fb8509a9af12b81f422b}{RCC\+\_\+\+PLL1\+FRACR\+\_\+\+FRACN1\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL2\+DIVR\+\_\+\+N2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e9f9944225f965f5ad9d8251bbf0b0}{RCC\+\_\+\+PLL2\+DIVR\+\_\+\+N2\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ RCC\+\_\+\+PLL2\+DIVR\+\_\+\+N2\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLL2\+DIVR\+\_\+\+N2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e9f9944225f965f5ad9d8251bbf0b0}{RCC\+\_\+\+PLL2\+DIVR\+\_\+\+N2\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL2\+DIVR\+\_\+\+P2\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d18dac35500b8698dd187f0ad3ea7d2}{RCC\+\_\+\+PLL2\+DIVR\+\_\+\+P2\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ RCC\+\_\+\+PLL2\+DIVR\+\_\+\+P2\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLL2\+DIVR\+\_\+\+P2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d18dac35500b8698dd187f0ad3ea7d2}{RCC\+\_\+\+PLL2\+DIVR\+\_\+\+P2\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL2\+DIVR\+\_\+\+Q2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb1aafa209a21531d03ee777d13ef08}{RCC\+\_\+\+PLL2\+DIVR\+\_\+\+Q2\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ RCC\+\_\+\+PLL2\+DIVR\+\_\+\+Q2\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLL2\+DIVR\+\_\+\+Q2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb1aafa209a21531d03ee777d13ef08}{RCC\+\_\+\+PLL2\+DIVR\+\_\+\+Q2\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL2\+DIVR\+\_\+\+R2\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb7ea19dcb1ea54816b048f0fcb8d608}{RCC\+\_\+\+PLL2\+DIVR\+\_\+\+R2\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ RCC\+\_\+\+PLL2\+DIVR\+\_\+\+R2\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLL2\+DIVR\+\_\+\+R2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb7ea19dcb1ea54816b048f0fcb8d608}{RCC\+\_\+\+PLL2\+DIVR\+\_\+\+R2\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL2\+FRACR\+\_\+\+FRACN2\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01eed11564843976cb7e880e2f69888f}{RCC\+\_\+\+PLL2\+FRACR\+\_\+\+FRACN2\+\_\+\+Msk}}~(0x1\+FFFUL $<$$<$ RCC\+\_\+\+PLL2\+FRACR\+\_\+\+FRACN2\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLL2\+FRACR\+\_\+\+FRACN2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01eed11564843976cb7e880e2f69888f}{RCC\+\_\+\+PLL2\+FRACR\+\_\+\+FRACN2\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL3\+DIVR\+\_\+\+N3\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b63b8472ffa3b850a06dc74b405113}{RCC\+\_\+\+PLL3\+DIVR\+\_\+\+N3\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ RCC\+\_\+\+PLL3\+DIVR\+\_\+\+N3\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLL3\+DIVR\+\_\+\+N3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b63b8472ffa3b850a06dc74b405113}{RCC\+\_\+\+PLL3\+DIVR\+\_\+\+N3\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL3\+DIVR\+\_\+\+P3\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6591d5c35c38c091ff5f796c6901370f}{RCC\+\_\+\+PLL3\+DIVR\+\_\+\+P3\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ RCC\+\_\+\+PLL3\+DIVR\+\_\+\+P3\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLL3\+DIVR\+\_\+\+P3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6591d5c35c38c091ff5f796c6901370f}{RCC\+\_\+\+PLL3\+DIVR\+\_\+\+P3\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL3\+DIVR\+\_\+\+Q3\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67b6cba1b1fc7368c9b6bde9792d8f0e}{RCC\+\_\+\+PLL3\+DIVR\+\_\+\+Q3\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ RCC\+\_\+\+PLL3\+DIVR\+\_\+\+Q3\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLL3\+DIVR\+\_\+\+Q3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67b6cba1b1fc7368c9b6bde9792d8f0e}{RCC\+\_\+\+PLL3\+DIVR\+\_\+\+Q3\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL3\+DIVR\+\_\+\+R3\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7863dd97f6d9e93357d6d5b27e962320}{RCC\+\_\+\+PLL3\+DIVR\+\_\+\+R3\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ RCC\+\_\+\+PLL3\+DIVR\+\_\+\+R3\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLL3\+DIVR\+\_\+\+R3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7863dd97f6d9e93357d6d5b27e962320}{RCC\+\_\+\+PLL3\+DIVR\+\_\+\+R3\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL3\+FRACR\+\_\+\+FRACN3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3c7ba92d54175f1dbd43e29fc4d53d3}{RCC\+\_\+\+PLL3\+FRACR\+\_\+\+FRACN3\+\_\+\+Msk}}~(0x1\+FFFUL $<$$<$ RCC\+\_\+\+PLL3\+FRACR\+\_\+\+FRACN3\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLL3\+FRACR\+\_\+\+FRACN3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3c7ba92d54175f1dbd43e29fc4d53d3}{RCC\+\_\+\+PLL3\+FRACR\+\_\+\+FRACN3\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CCIPR\+\_\+\+FMCSEL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f7e7dab169c9456f571298bdf636b41}{RCC\+\_\+\+D1\+CCIPR\+\_\+\+FMCSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+D1\+CCIPR\+\_\+\+FMCSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CCIPR\+\_\+\+FMCSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f7e7dab169c9456f571298bdf636b41}{RCC\+\_\+\+D1\+CCIPR\+\_\+\+FMCSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4baecfa5c78cc0540c395ac044655a53}{RCC\+\_\+\+D1\+CCIPR\+\_\+\+FMCSEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D1\+CCIPR\+\_\+\+FMCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaacb866dc98f3d1626ddccf31ca5fae}{RCC\+\_\+\+D1\+CCIPR\+\_\+\+FMCSEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+D1\+CCIPR\+\_\+\+FMCSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CCIPR\+\_\+\+OCTOSPISEL\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47cb7b945d9ff5437736e11d1969d023}{RCC\+\_\+\+D1\+CCIPR\+\_\+\+OCTOSPISEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+D1\+CCIPR\+\_\+\+OCTOSPISEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CCIPR\+\_\+\+OCTOSPISEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47cb7b945d9ff5437736e11d1969d023}{RCC\+\_\+\+D1\+CCIPR\+\_\+\+OCTOSPISEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a519d6cd775a25473ea3d357abde5e}{RCC\+\_\+\+D1\+CCIPR\+\_\+\+OCTOSPISEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D1\+CCIPR\+\_\+\+OCTOSPISEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed559423a6a2acfc5ccfe6f5f7ba4aa5}{RCC\+\_\+\+D1\+CCIPR\+\_\+\+OCTOSPISEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+D1\+CCIPR\+\_\+\+OCTOSPISEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CCIPR\+\_\+\+SDMMCSEL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga304536155806f008c5d9c1093a4663a3}{RCC\+\_\+\+D1\+CCIPR\+\_\+\+SDMMCSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D1\+CCIPR\+\_\+\+SDMMCSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CCIPR\+\_\+\+SDMMCSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga304536155806f008c5d9c1093a4663a3}{RCC\+\_\+\+D1\+CCIPR\+\_\+\+SDMMCSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CCIPR\+\_\+\+CKPERSEL\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2c80656f0c0f58fa15752fc31ddf6db}{RCC\+\_\+\+D1\+CCIPR\+\_\+\+CKPERSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+D1\+CCIPR\+\_\+\+CKPERSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D1\+CCIPR\+\_\+\+CKPERSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2c80656f0c0f58fa15752fc31ddf6db}{RCC\+\_\+\+D1\+CCIPR\+\_\+\+CKPERSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0a603ce5cb6f320285fc2cddd7004c6}{RCC\+\_\+\+D1\+CCIPR\+\_\+\+CKPERSEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D1\+CCIPR\+\_\+\+CKPERSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f50cc708c87d92688fcd5e7ef887652}{RCC\+\_\+\+D1\+CCIPR\+\_\+\+CKPERSEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+D1\+CCIPR\+\_\+\+CKPERSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SAI1\+SEL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a6b09fe8f724a1702e64bf9d5fe4ace}{RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SAI1\+SEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SAI1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SAI1\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a6b09fe8f724a1702e64bf9d5fe4ace}{RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SAI1\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f5eb1d663330f4aaba838284675b288}{RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SAI1\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SAI1\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cdeee359b907efbbcdbbf115f67d059}{RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SAI1\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SAI1\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305564b5a10a5d5fac960772ae4d5ca1}{RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SAI1\+SEL\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SAI1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPI123\+SEL\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8de9649dd8d2e97283b012174f341ec0}{RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPI123\+SEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPI123\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPI123\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8de9649dd8d2e97283b012174f341ec0}{RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPI123\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fe345c776cd47f0b85dad536bc189cf}{RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPI123\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPI123\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa939960ca4d40d5a3b9eadafeb38f7d4}{RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPI123\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPI123\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c09789d329381268e04b36db1fc0af}{RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPI123\+SEL\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPI123\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c8da0d3874352a4bafe513eda2a6e3}{RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPI45\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c8da0d3874352a4bafe513eda2a6e3}{RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga181dfc3fc372fab71dd2090c234ceab6}{RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd7b339a4f388577e6bcbc7348882f8e}{RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74fca2373d93216da97985f44aa6b04c}{RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPDIFSEL\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d0d537d779793b655d9b292d6a30c8}{RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPDIFSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPDIFSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPDIFSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d0d537d779793b655d9b292d6a30c8}{RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPDIFSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba641457c85f8314a210a2318a40a924}{RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPDIFSEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPDIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga011041617ed7cdef597af72504657671}{RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPDIFSEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SPDIFSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+DFSDM1\+SEL\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b0ed05cf3ff51aa75cdc120318b0a33}{RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+DFSDM1\+SEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+DFSDM1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+DFSDM1\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b0ed05cf3ff51aa75cdc120318b0a33}{RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+DFSDM1\+SEL\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+FDCANSEL\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1c2c3f328a4f89859ad232a65e3650}{RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+FDCANSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+FDCANSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+FDCANSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1c2c3f328a4f89859ad232a65e3650}{RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+FDCANSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd231b277a2599a82f3e637fb0b95f15}{RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+FDCANSEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+FDCANSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga918a01e5c293f7888dfc5f1bd0efd275}{RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+FDCANSEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+FDCANSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SWPSEL\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff70f6cab5ef005228027eccf6e249c4}{RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SWPSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SWPSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SWPSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff70f6cab5ef005228027eccf6e249c4}{RCC\+\_\+\+D2\+CCIP1\+R\+\_\+\+SWPSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USART16910\+SEL\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3811592ba6b39b20e9b493a46d030a1f}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USART16910\+SEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USART16910\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USART16910\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3811592ba6b39b20e9b493a46d030a1f}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USART16910\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fdca01a55d97e2c6937f9d6d22ea506}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USART16910\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USART16910\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b531cec7709c5a46dfc8e160cf1fd1f}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USART16910\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USART16910\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef3582f002ae1143b192d5e3a7ac9f4}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USART16910\+SEL\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USART16910\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USART28\+SEL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d6bba4d082824853d63f2be415afa02}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USART28\+SEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USART28\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USART28\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d6bba4d082824853d63f2be415afa02}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USART28\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab232b3733c56e8f8827cbcbcb2059ade}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USART28\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USART28\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3da7719c8b83d862f6108e39618774d}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USART28\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USART28\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a20648b504954a465b5ff36276083b2}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USART28\+SEL\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USART28\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+RNGSEL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39621cdf6ce78e747cd12285bad3963e}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+RNGSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+RNGSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+RNGSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39621cdf6ce78e747cd12285bad3963e}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+RNGSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa78f15d150cf785281ed87af6a8acc7d}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+RNGSEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+RNGSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf01d52762f192fa6bcc4dfeca97a127a}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+RNGSEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+RNGSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+I2\+C1235\+SEL\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ff1fdd6625add0bd02d7907762ec4c8}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+I2\+C1235\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+I2\+C1235\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+I2\+C1235\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ff1fdd6625add0bd02d7907762ec4c8}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+I2\+C1235\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36971f96e1ab0b14c98d284ced421d42}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+I2\+C1235\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+I2\+C1235\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a0c6133a442cf9272fedee952cab0a}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+I2\+C1235\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+I2\+C1235\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USBSEL\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d98a2c42feccb7e3d8e19c791fddd57}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USBSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USBSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USBSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d98a2c42feccb7e3d8e19c791fddd57}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USBSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd5249d5aeb1d7b73ef560bb8cc1e2d}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USBSEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USBSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2b0187a0edbc7c778cc230055500ace}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USBSEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+USBSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+CECSEL\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfda21871ef273a34f94e04ddd323f82}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+CECSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+CECSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+CECSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfda21871ef273a34f94e04ddd323f82}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+CECSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a9f3a530efeb7d4330a0a335b111422}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+CECSEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+CECSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53c1edfb4d4db435cf39a09f2353136d}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+CECSEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+CECSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+LPTIM1\+SEL\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92afd928770e3131ee4e140d873cb1ee}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+LPTIM1\+SEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+LPTIM1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+LPTIM1\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92afd928770e3131ee4e140d873cb1ee}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+LPTIM1\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf077cde1981042b93707ba508903c89}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+LPTIM1\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+LPTIM1\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4696a5fafe651ad921e4b49a2f95f6b1}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+LPTIM1\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+LPTIM1\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d9a0d6e73907d10a4c6ed4e0050e271}{RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+LPTIM1\+SEL\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+D2\+CCIP2\+R\+\_\+\+LPTIM1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14a69af7a8fc2283c6fcb7c5b9f1d329}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPUART1\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14a69af7a8fc2283c6fcb7c5b9f1d329}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30b67f86f8be936a72f124b99f285b1d}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d208195626996c11d57a06b2497a5a3}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353def46228b317a720c782377007505}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+CCIPR\+\_\+\+I2\+C4\+SEL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cc00c108f85cde215edd9a7a67373c4}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+I2\+C4\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+I2\+C4\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+CCIPR\+\_\+\+I2\+C4\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cc00c108f85cde215edd9a7a67373c4}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+I2\+C4\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54e62a84e0fa98a4a3ae51bb1964b8f9}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+I2\+C4\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+I2\+C4\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga796fb716e10ac3a6354d0805e227b641}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+I2\+C4\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+I2\+C4\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35e3ba2136b4bbca920a04b263e5d82}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPTIM2\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35e3ba2136b4bbca920a04b263e5d82}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f75b00696317df02a4379e5d52b05e6}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab26e893e79a8d0c08b47d42dcbd2dc5a}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fc9106bf557c5bbac24b4dca98f591a}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPTIM345\+SEL\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cb54ea0847c903968346d27a6939210}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPTIM345\+SEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPTIM345\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPTIM345\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cb54ea0847c903968346d27a6939210}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPTIM345\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155ab8b25440280b5b569327dc1daf97}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPTIM345\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPTIM345\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b5081fccaaba0cfc7e4a43f1c3e0cf}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPTIM345\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPTIM345\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506a68010e7dde3e1d4c870e50ff3bc9}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPTIM345\+SEL\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+LPTIM345\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+CCIPR\+\_\+\+SAI4\+ASEL\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadc31b4a1cfcb94373c74a0221d4d2d0}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+SAI4\+ASEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+SAI4\+ASEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+CCIPR\+\_\+\+SAI4\+ASEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadc31b4a1cfcb94373c74a0221d4d2d0}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+SAI4\+ASEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b6c08e070af8ca631e0e3e5bfcdaf8b}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+SAI4\+ASEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+SAI4\+ASEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e052516f6e1390b033c70f068d5df47}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+SAI4\+ASEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+SAI4\+ASEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97f8c00c2991789986b7b419ac8e4c3b}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+SAI4\+ASEL\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+SAI4\+ASEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+CCIPR\+\_\+\+SAI4\+BSEL\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a072386aed2721ff9e5a17088d78b38}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+SAI4\+BSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+SAI4\+BSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+CCIPR\+\_\+\+SAI4\+BSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a072386aed2721ff9e5a17088d78b38}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+SAI4\+BSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafad7771888c0b2a35adcf4ec0ce72ec4}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+SAI4\+BSEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+SAI4\+BSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0a55a29760007507de433dc87ea12b}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+SAI4\+BSEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+SAI4\+BSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1b01f3f1ba91729bbc744d022c9be6f}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+SAI4\+BSEL\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+SAI4\+BSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga741c21b8937398bf5daa0bd64c801b36}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+CCIPR\+\_\+\+ADCSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga741c21b8937398bf5daa0bd64c801b36}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad65f9b479f5321984cbc2f6a3d7c52ee}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+ADCSEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fa0c43d496e37e1511d6802e337663e}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+ADCSEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+CCIPR\+\_\+\+SPI6\+SEL\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b0c2ae203abe368063a106e32c851d}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+SPI6\+SEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+SPI6\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+CCIPR\+\_\+\+SPI6\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b0c2ae203abe368063a106e32c851d}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+SPI6\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b7b8e72417f52e57d50b37bd8a46359}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+SPI6\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+SPI6\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b116f69b92046795749f7d52226cf5}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+SPI6\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+SPI6\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ccc9782ee24286227f234f1bb72b47d}{RCC\+\_\+\+D3\+CCIPR\+\_\+\+SPI6\+SEL\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+D3\+CCIPR\+\_\+\+SPI6\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3af1012b1cdd87ec22b6aee5276f6531}{RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3af1012b1cdd87ec22b6aee5276f6531}{RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+LSERDYIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61aee7f1d942d3c9bb884d911ceced34}{RCC\+\_\+\+CIER\+\_\+\+LSERDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+LSERDYIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+LSERDYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61aee7f1d942d3c9bb884d911ceced34}{RCC\+\_\+\+CIER\+\_\+\+LSERDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec4b0b4830075a4477e1d13848b4be10}{RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec4b0b4830075a4477e1d13848b4be10}{RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+HSERDYIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aed0a9126463d4053397a611b2319d8}{RCC\+\_\+\+CIER\+\_\+\+HSERDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+HSERDYIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+HSERDYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aed0a9126463d4053397a611b2319d8}{RCC\+\_\+\+CIER\+\_\+\+HSERDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+CSIRDYIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga073df0f866841d87d3a1ec284340b8a2}{RCC\+\_\+\+CIER\+\_\+\+CSIRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+CSIRDYIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+CSIRDYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga073df0f866841d87d3a1ec284340b8a2}{RCC\+\_\+\+CIER\+\_\+\+CSIRDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+HSI48\+RDYIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac49f535261e6694eb705e97eba2085b9}{RCC\+\_\+\+CIER\+\_\+\+HSI48\+RDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+HSI48\+RDYIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+HSI48\+RDYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac49f535261e6694eb705e97eba2085b9}{RCC\+\_\+\+CIER\+\_\+\+HSI48\+RDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+PLL1\+RDYIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef6fba9fe21bd008b7b106e2181338f8}{RCC\+\_\+\+CIER\+\_\+\+PLL1\+RDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+PLL1\+RDYIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+PLL1\+RDYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef6fba9fe21bd008b7b106e2181338f8}{RCC\+\_\+\+CIER\+\_\+\+PLL1\+RDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+PLL2\+RDYIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a4e721319c2bcce2676cda7953a0c9}{RCC\+\_\+\+CIER\+\_\+\+PLL2\+RDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+PLL2\+RDYIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+PLL2\+RDYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a4e721319c2bcce2676cda7953a0c9}{RCC\+\_\+\+CIER\+\_\+\+PLL2\+RDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+PLL3\+RDYIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa13adc4950370ffeef74908b810fd22}{RCC\+\_\+\+CIER\+\_\+\+PLL3\+RDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+PLL3\+RDYIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+PLL3\+RDYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa13adc4950370ffeef74908b810fd22}{RCC\+\_\+\+CIER\+\_\+\+PLL3\+RDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+LSECSSIE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5feaa65daf2f2198ab7dd466bb3ba392}{RCC\+\_\+\+CIER\+\_\+\+LSECSSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+LSECSSIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+LSECSSIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5feaa65daf2f2198ab7dd466bb3ba392}{RCC\+\_\+\+CIER\+\_\+\+LSECSSIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f25634eb3a208e97271f65fc86da047}{RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f25634eb3a208e97271f65fc86da047}{RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+LSERDYF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b0e6acf9d011e906dfa1edf50a750a2}{RCC\+\_\+\+CIFR\+\_\+\+LSERDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+LSERDYF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+LSERDYF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b0e6acf9d011e906dfa1edf50a750a2}{RCC\+\_\+\+CIFR\+\_\+\+LSERDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4de214162b81a435d7cd6f6e2684b7c}{RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4de214162b81a435d7cd6f6e2684b7c}{RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+HSERDYF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2722bfd4effde4066caf3f74477ce72}{RCC\+\_\+\+CIFR\+\_\+\+HSERDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+HSERDYF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+HSERDYF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2722bfd4effde4066caf3f74477ce72}{RCC\+\_\+\+CIFR\+\_\+\+HSERDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+CSIRDYF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f413b0cb17047d46b8105e9113dbcb1}{RCC\+\_\+\+CIFR\+\_\+\+CSIRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+CSIRDYF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+CSIRDYF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f413b0cb17047d46b8105e9113dbcb1}{RCC\+\_\+\+CIFR\+\_\+\+CSIRDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+HSI48\+RDYF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccd9a8dbc82ad3fa3097b8257e47acc9}{RCC\+\_\+\+CIFR\+\_\+\+HSI48\+RDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+HSI48\+RDYF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+HSI48\+RDYF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccd9a8dbc82ad3fa3097b8257e47acc9}{RCC\+\_\+\+CIFR\+\_\+\+HSI48\+RDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15095a042dbcb07e91de0e3473c07ee}{RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15095a042dbcb07e91de0e3473c07ee}{RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+PLL2\+RDYF\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5bdbebe2da0ca24ecb3c2545987d2f5}{RCC\+\_\+\+CIFR\+\_\+\+PLL2\+RDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+PLL2\+RDYF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+PLL2\+RDYF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5bdbebe2da0ca24ecb3c2545987d2f5}{RCC\+\_\+\+CIFR\+\_\+\+PLL2\+RDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+PLL3\+RDYF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada997efecbd5034896f67a14963f43d4}{RCC\+\_\+\+CIFR\+\_\+\+PLL3\+RDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+PLL3\+RDYF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+PLL3\+RDYF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada997efecbd5034896f67a14963f43d4}{RCC\+\_\+\+CIFR\+\_\+\+PLL3\+RDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+LSECSSF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bcaa72ae38f4b5735a7b4a0d860603e}{RCC\+\_\+\+CIFR\+\_\+\+LSECSSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+LSECSSF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+LSECSSF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bcaa72ae38f4b5735a7b4a0d860603e}{RCC\+\_\+\+CIFR\+\_\+\+LSECSSF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+HSECSSF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87430d1801249d7ee211dc86fbd47e4b}{RCC\+\_\+\+CIFR\+\_\+\+HSECSSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+HSECSSF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+HSECSSF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87430d1801249d7ee211dc86fbd47e4b}{RCC\+\_\+\+CIFR\+\_\+\+HSECSSF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+LSIRDYC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e655cc34feada1a64b60fbefa4541f}{RCC\+\_\+\+CICR\+\_\+\+LSIRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+LSIRDYC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+LSIRDYC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e655cc34feada1a64b60fbefa4541f}{RCC\+\_\+\+CICR\+\_\+\+LSIRDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+LSERDYC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3a48f2067bdfc3ed5b8836dfb8579e5}{RCC\+\_\+\+CICR\+\_\+\+LSERDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+LSERDYC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+LSERDYC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3a48f2067bdfc3ed5b8836dfb8579e5}{RCC\+\_\+\+CICR\+\_\+\+LSERDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+HSIRDYC\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb3333a9cd24d04041f5f69ac345b428}{RCC\+\_\+\+CICR\+\_\+\+HSIRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+HSIRDYC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+HSIRDYC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb3333a9cd24d04041f5f69ac345b428}{RCC\+\_\+\+CICR\+\_\+\+HSIRDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+HSERDYC\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b58e826fdabf870a68dc01e88c3845e}{RCC\+\_\+\+CICR\+\_\+\+HSERDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+HSERDYC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+HSERDYC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b58e826fdabf870a68dc01e88c3845e}{RCC\+\_\+\+CICR\+\_\+\+HSERDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+CSIRDYC\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc671689840de411d77ddf9438d61643}{RCC\+\_\+\+CICR\+\_\+\+CSIRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+CSIRDYC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+CSIRDYC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc671689840de411d77ddf9438d61643}{RCC\+\_\+\+CICR\+\_\+\+CSIRDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+HSI48\+RDYC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b65b80bac7c108da9b1515bf85a0121}{RCC\+\_\+\+CICR\+\_\+\+HSI48\+RDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+HSI48\+RDYC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+HSI48\+RDYC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b65b80bac7c108da9b1515bf85a0121}{RCC\+\_\+\+CICR\+\_\+\+HSI48\+RDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+PLLRDYC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6459b12ab87a5d3598caf8561c15ab57}{RCC\+\_\+\+CICR\+\_\+\+PLLRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+PLLRDYC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+PLLRDYC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6459b12ab87a5d3598caf8561c15ab57}{RCC\+\_\+\+CICR\+\_\+\+PLLRDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+PLL2\+RDYC\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea895a659f2adbf797181bf05e086bc1}{RCC\+\_\+\+CICR\+\_\+\+PLL2\+RDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+PLL2\+RDYC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+PLL2\+RDYC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea895a659f2adbf797181bf05e086bc1}{RCC\+\_\+\+CICR\+\_\+\+PLL2\+RDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+PLL3\+RDYC\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9fb670a1be142fe47079e16f9cf63f7}{RCC\+\_\+\+CICR\+\_\+\+PLL3\+RDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+PLL3\+RDYC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+PLL3\+RDYC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9fb670a1be142fe47079e16f9cf63f7}{RCC\+\_\+\+CICR\+\_\+\+PLL3\+RDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+LSECSSC\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77e7944506eb4db0f439911ab33b94ea}{RCC\+\_\+\+CICR\+\_\+\+LSECSSC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+LSECSSC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+LSECSSC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77e7944506eb4db0f439911ab33b94ea}{RCC\+\_\+\+CICR\+\_\+\+LSECSSC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+HSECSSC\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a4a8c771c6b0e29a1edc22450b47227}{RCC\+\_\+\+CICR\+\_\+\+HSECSSC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+HSECSSC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+HSECSSC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a4a8c771c6b0e29a1edc22450b47227}{RCC\+\_\+\+CICR\+\_\+\+HSECSSC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85556465021c4272f4788d52251b29f4}{RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEON}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85556465021c4272f4788d52251b29f4}{RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35093bcccacfeda073a2fb815687549c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSERDY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35093bcccacfeda073a2fb815687549c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5eba5220ddabddf14901a8d44abaf2}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEBYP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5eba5220ddabddf14901a8d44abaf2}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36967244dfcda4039d640f6d9e1e55c6}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEDRV}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36967244dfcda4039d640f6d9e1e55c6}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf168a5913ecf4eb6eb5f87a825aa58}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9a3c17caf7eb216d874b7cf1d90358e}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSECSSON\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cd642ca3ebb0b8f811bce9eaa066ba6}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSECSSON\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSECSSON}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cd642ca3ebb0b8f811bce9eaa066ba6}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b86cd62114e3d5e7f1f9baa255e1b6d}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSECSSD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b86cd62114e3d5e7f1f9baa255e1b6d}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57377b1880634589201dfe8887287e0e}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+RTCSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57377b1880634589201dfe8887287e0e}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6701d58e40e4c16e9be49436fcbe23d0}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4e378027f3293ec520ed6d18c633f4}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b2e482dc6f5c75861f08de8057d1e2}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+RTCEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b2e482dc6f5c75861f08de8057d1e2}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+VSWRST\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2071d7e9d7edcd801b4550ec66ce1995}{RCC\+\_\+\+BDCR\+\_\+\+VSWRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+VSWRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+VSWRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2071d7e9d7edcd801b4550ec66ce1995}{RCC\+\_\+\+BDCR\+\_\+\+VSWRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Pos}~RCC\+\_\+\+BDCR\+\_\+\+VSWRST\+\_\+\+Pos
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2071d7e9d7edcd801b4550ec66ce1995}{RCC\+\_\+\+BDCR\+\_\+\+VSWRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+BDRST}~RCC\+\_\+\+BDCR\+\_\+\+VSWRST
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe63b332158f8886948205ff9edcf248}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LSION}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe63b332158f8886948205ff9edcf248}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a5c93576efd3e5d284351db6125373}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LSIRDY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a5c93576efd3e5d284351db6125373}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+ENR\+\_\+\+MDMAEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4c25d82f8ac094597d0230e7e7c9381}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+MDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+ENR\+\_\+\+MDMAEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+ENR\+\_\+\+MDMAEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4c25d82f8ac094597d0230e7e7c9381}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+MDMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+ENR\+\_\+\+DMA2\+DEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga554430e5cb44c6ce29c406b5b1dbc3c2}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+DMA2\+DEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+ENR\+\_\+\+DMA2\+DEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+ENR\+\_\+\+DMA2\+DEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga554430e5cb44c6ce29c406b5b1dbc3c2}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+DMA2\+DEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga092fdcfd514ac903cd960c11ee20c2a9}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga092fdcfd514ac903cd960c11ee20c2a9}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+ENR\+\_\+\+OSPI1\+EN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4da40941bff9d7e93f672be09e4040c8}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+OSPI1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+ENR\+\_\+\+OSPI1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+ENR\+\_\+\+OSPI1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4da40941bff9d7e93f672be09e4040c8}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+OSPI1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+ENR\+\_\+\+SDMMC1\+EN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab19a3552ece2831795eb6c3b3fc31f45}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+SDMMC1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+ENR\+\_\+\+SDMMC1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+ENR\+\_\+\+SDMMC1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab19a3552ece2831795eb6c3b3fc31f45}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+SDMMC1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+ENR\+\_\+\+OSPI2\+EN\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa74a86a1d8c4a0191f9a3b289eac9d89}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+OSPI2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+ENR\+\_\+\+OSPI2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+ENR\+\_\+\+OSPI2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa74a86a1d8c4a0191f9a3b289eac9d89}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+OSPI2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+ENR\+\_\+\+IOMNGREN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa29cbddff4310d616a9b62d12ab389f8}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+IOMNGREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+ENR\+\_\+\+IOMNGREN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+ENR\+\_\+\+IOMNGREN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa29cbddff4310d616a9b62d12ab389f8}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+IOMNGREN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04b66dc0d69d098db894416722e9871}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04b66dc0d69d098db894416722e9871}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb95b569d5ea1d4c9483fbfd7df37f3a}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb95b569d5ea1d4c9483fbfd7df37f3a}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+ADC12\+EN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86c056d680bc7926940d3be42c69ffd4}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+ADC12\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+ADC12\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+ADC12\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86c056d680bc7926940d3be42c69ffd4}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+ADC12\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETH1\+MACEN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafa4ec9e285de3c346097091fc18c7df}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETH1\+MACEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETH1\+MACEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETH1\+MACEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafa4ec9e285de3c346097091fc18c7df}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETH1\+MACEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETH1\+TXEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5f2b30cf049326f46e504d64fd44b8}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETH1\+TXEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETH1\+TXEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETH1\+TXEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5f2b30cf049326f46e504d64fd44b8}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETH1\+TXEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETH1\+RXEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb0cf724c75ef47ec109092306947c68}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETH1\+RXEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETH1\+RXEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETH1\+RXEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb0cf724c75ef47ec109092306947c68}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETH1\+RXEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+USB1\+OTGHSEN\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0f2f830a15b52ee027b0c944de2d6b0}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+USB1\+OTGHSEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+USB1\+OTGHSEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+USB1\+OTGHSEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0f2f830a15b52ee027b0c944de2d6b0}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+USB1\+OTGHSEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+USB1\+OTGHSULPIEN\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88935c1868ece1fb9cdb6e7e66b9dc2c}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+USB1\+OTGHSULPIEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+USB1\+OTGHSULPIEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+USB1\+OTGHSULPIEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88935c1868ece1fb9cdb6e7e66b9dc2c}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+USB1\+OTGHSULPIEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMI\+\_\+\+PSSIEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac419820d00de2c4b2f313cf68f3e9982}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMI\+\_\+\+PSSIEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMI\+\_\+\+PSSIEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMI\+\_\+\+PSSIEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac419820d00de2c4b2f313cf68f3e9982}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMI\+\_\+\+PSSIEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe2170ecd918ffe5d888e76c3dcd5cab}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe2170ecd918ffe5d888e76c3dcd5cab}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+SDMMC2\+EN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c84fede7d51965afda5a3648d8a1121}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+SDMMC2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+SDMMC2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+SDMMC2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c84fede7d51965afda5a3648d8a1121}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+SDMMC2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+FMACEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6375f4d855dc79e5526ed18968f407c6}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+FMACEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+FMACEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+FMACEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6375f4d855dc79e5526ed18968f407c6}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+FMACEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+CORDICEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga073dde388bb068a7102ffe588242ea6d}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+CORDICEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+CORDICEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+CORDICEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga073dde388bb068a7102ffe588242ea6d}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+CORDICEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+SRAM1\+EN\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f02ee752bd813ce9471e54dfbb7a2b}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+SRAM1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+SRAM1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+SRAM1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f02ee752bd813ce9471e54dfbb7a2b}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+SRAM1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+SRAM2\+EN\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0b34bedda41a17b18db65da2f22977}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+SRAM2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+SRAM2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+SRAM2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0b34bedda41a17b18db65da2f22977}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+SRAM2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMIEN\+\_\+\+Pos}~RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMI\+\_\+\+PSSIEN\+\_\+\+Pos
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMIEN\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac419820d00de2c4b2f313cf68f3e9982}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMI\+\_\+\+PSSIEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMIEN}~RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMI\+\_\+\+PSSIEN
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+D2\+SRAM1\+EN\+\_\+\+Pos}~RCC\+\_\+\+AHB2\+ENR\+\_\+\+SRAM1\+EN\+\_\+\+Pos
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+D2\+SRAM1\+EN\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f02ee752bd813ce9471e54dfbb7a2b}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+SRAM1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+D2\+SRAM1\+EN}~RCC\+\_\+\+AHB2\+ENR\+\_\+\+SRAM1\+EN
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+D2\+SRAM2\+EN\+\_\+\+Pos}~RCC\+\_\+\+AHB2\+ENR\+\_\+\+SRAM2\+EN\+\_\+\+Pos
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+D2\+SRAM2\+EN\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0b34bedda41a17b18db65da2f22977}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+SRAM2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+D2\+SRAM2\+EN}~RCC\+\_\+\+AHB2\+ENR\+\_\+\+SRAM2\+EN
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOAEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b82b34c1f71a8b1677b2f2c611fa0c3}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOAEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOAEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b82b34c1f71a8b1677b2f2c611fa0c3}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOBEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c16b3ae77a4832208ccda5cbaf98e9a}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOBEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOBEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOBEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c16b3ae77a4832208ccda5cbaf98e9a}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOBEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOCEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94bf152262ebd2cc7c798b193befb536}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOCEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOCEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94bf152262ebd2cc7c798b193befb536}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIODEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c5720c5b82cd89b5c688b0e5f33cd3}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIODEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIODEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIODEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c5720c5b82cd89b5c688b0e5f33cd3}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIODEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOEEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga030569e6321f027822352adce7a14445}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOEEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOEEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOEEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga030569e6321f027822352adce7a14445}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOEEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOFEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dd5327a7e3f2079b0e38753874f5ce0}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOFEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOFEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOFEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dd5327a7e3f2079b0e38753874f5ce0}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOFEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOGEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f202998027f45c0d2afcfe22f958cf}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOGEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOGEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f202998027f45c0d2afcfe22f958cf}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOHEN\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9bd15da02ec894b3d3d8c652718d9c7}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOHEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOHEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOHEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9bd15da02ec894b3d3d8c652718d9c7}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOHEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOJEN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67b99f9067fdfdd670d3750e92484208}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOJEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOJEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOJEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67b99f9067fdfdd670d3750e92484208}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOJEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOKEN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0869c2f4bf1d80aeed1b08bea05bb2f6}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOKEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOKEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0869c2f4bf1d80aeed1b08bea05bb2f6}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+CRCEN\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdd4992722d4d5af08a819fba2897d08}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+CRCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+ENR\+\_\+\+CRCEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+CRCEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdd4992722d4d5af08a819fba2897d08}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+CRCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+BDMAEN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3407c5b424cab622a3adee45c71318}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+BDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+ENR\+\_\+\+BDMAEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+BDMAEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3407c5b424cab622a3adee45c71318}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+BDMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+ADC3\+EN\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac460c7c1787a3e0312fee103d1edc42b}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+ADC3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+ENR\+\_\+\+ADC3\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+ADC3\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac460c7c1787a3e0312fee103d1edc42b}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+ADC3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+HSEMEN\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d74d97cc0eb3f4e2c45d84090faaa20}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+HSEMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+ENR\+\_\+\+HSEMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+HSEMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d74d97cc0eb3f4e2c45d84090faaa20}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+HSEMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+BKPRAMEN\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7500d378df3215e408aab466f01b6193}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+BKPRAMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+ENR\+\_\+\+BKPRAMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+ENR\+\_\+\+BKPRAMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7500d378df3215e408aab466f01b6193}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+BKPRAMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB3\+ENR\+\_\+\+LTDCEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab03828749a6a0cf6bea40135b48cb1f8}{RCC\+\_\+\+APB3\+ENR\+\_\+\+LTDCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB3\+ENR\+\_\+\+LTDCEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB3\+ENR\+\_\+\+LTDCEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab03828749a6a0cf6bea40135b48cb1f8}{RCC\+\_\+\+APB3\+ENR\+\_\+\+LTDCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB3\+ENR\+\_\+\+WWDG1\+EN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac61313d5547f297bb49cf896042606cb}{RCC\+\_\+\+APB3\+ENR\+\_\+\+WWDG1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB3\+ENR\+\_\+\+WWDG1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB3\+ENR\+\_\+\+WWDG1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac61313d5547f297bb49cf896042606cb}{RCC\+\_\+\+APB3\+ENR\+\_\+\+WWDG1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM2\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ad9cefed9f24fb1e4c95985d61a897}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ad9cefed9f24fb1e4c95985d61a897}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM3\+EN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe16381ac72e5fc19921abe2da60871c}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM3\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM3\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe16381ac72e5fc19921abe2da60871c}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM4\+EN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40616af8179d50d25ca059ac662421cb}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM4\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM4\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM4\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40616af8179d50d25ca059ac662421cb}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM4\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM5\+EN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga501799209c2dda1cd6c6d5b7051bb5f8}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM5\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM5\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM5\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga501799209c2dda1cd6c6d5b7051bb5f8}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM5\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM6\+EN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga054db1cef9799356e6e8a716dfb20338}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM6\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM6\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM6\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga054db1cef9799356e6e8a716dfb20338}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM6\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM7\+EN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0a84a53bbb80640a4e6e708b754da0}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM7\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM7\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM7\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0a84a53bbb80640a4e6e708b754da0}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM7\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM12\+EN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe33bf539d01465629aa7f357fc80e8c}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM12\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM12\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM12\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe33bf539d01465629aa7f357fc80e8c}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM12\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM13\+EN\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80fb4dcc467866d8b55896fb50fb0ccc}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM13\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM13\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM13\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80fb4dcc467866d8b55896fb50fb0ccc}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM13\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM14\+EN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1d5b04aa8523f06052dcf586901d23}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM14\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM14\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM14\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1d5b04aa8523f06052dcf586901d23}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM14\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+LPTIM1\+EN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae3d6bd197e4bf4289d875da0b83cdcd}{RCC\+\_\+\+APB1\+LENR\+\_\+\+LPTIM1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LENR\+\_\+\+LPTIM1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+LPTIM1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae3d6bd197e4bf4289d875da0b83cdcd}{RCC\+\_\+\+APB1\+LENR\+\_\+\+LPTIM1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+SPI2\+EN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5262d3d1bf66713481d6949c860488d}{RCC\+\_\+\+APB1\+LENR\+\_\+\+SPI2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LENR\+\_\+\+SPI2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+SPI2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5262d3d1bf66713481d6949c860488d}{RCC\+\_\+\+APB1\+LENR\+\_\+\+SPI2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+SPI3\+EN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d70b11728ee2d468acbe53cf05c8032}{RCC\+\_\+\+APB1\+LENR\+\_\+\+SPI3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LENR\+\_\+\+SPI3\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+SPI3\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d70b11728ee2d468acbe53cf05c8032}{RCC\+\_\+\+APB1\+LENR\+\_\+\+SPI3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+SPDIFRXEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009a3aabe585f9077eeaf773592aa91b}{RCC\+\_\+\+APB1\+LENR\+\_\+\+SPDIFRXEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LENR\+\_\+\+SPDIFRXEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+SPDIFRXEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009a3aabe585f9077eeaf773592aa91b}{RCC\+\_\+\+APB1\+LENR\+\_\+\+SPDIFRXEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+USART2\+EN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1217e51fe1d9753f0c61397370e7db4e}{RCC\+\_\+\+APB1\+LENR\+\_\+\+USART2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LENR\+\_\+\+USART2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+USART2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1217e51fe1d9753f0c61397370e7db4e}{RCC\+\_\+\+APB1\+LENR\+\_\+\+USART2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+USART3\+EN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga703a2e99207348e3f3efacf29b5ff594}{RCC\+\_\+\+APB1\+LENR\+\_\+\+USART3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LENR\+\_\+\+USART3\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+USART3\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga703a2e99207348e3f3efacf29b5ff594}{RCC\+\_\+\+APB1\+LENR\+\_\+\+USART3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+UART4\+EN\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc4f1f1a2ab2f57eede51b1ba9d24c1}{RCC\+\_\+\+APB1\+LENR\+\_\+\+UART4\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LENR\+\_\+\+UART4\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+UART4\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc4f1f1a2ab2f57eede51b1ba9d24c1}{RCC\+\_\+\+APB1\+LENR\+\_\+\+UART4\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+UART5\+EN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad40f68176c74953c892a6d3c22a6ad4f}{RCC\+\_\+\+APB1\+LENR\+\_\+\+UART5\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LENR\+\_\+\+UART5\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+UART5\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad40f68176c74953c892a6d3c22a6ad4f}{RCC\+\_\+\+APB1\+LENR\+\_\+\+UART5\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C1\+EN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99b2d1d236aea9cc60f17848cf53aea4}{RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99b2d1d236aea9cc60f17848cf53aea4}{RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C2\+EN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2b4ce52fcec188dab5dbf74c3bdca67}{RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2b4ce52fcec188dab5dbf74c3bdca67}{RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C3\+EN\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14cc9648bb2466bc6b2915359a330083}{RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C3\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C3\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14cc9648bb2466bc6b2915359a330083}{RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C5\+EN\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd2e9633978a635fc446e942bdd8c94}{RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C5\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C5\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C5\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd2e9633978a635fc446e942bdd8c94}{RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C5\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+CECEN\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7b4ac99749150f02c5a8f09093dac5f}{RCC\+\_\+\+APB1\+LENR\+\_\+\+CECEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LENR\+\_\+\+CECEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+CECEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7b4ac99749150f02c5a8f09093dac5f}{RCC\+\_\+\+APB1\+LENR\+\_\+\+CECEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+DAC12\+EN\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf66ef05e92b2edd1817a5a407b18632f}{RCC\+\_\+\+APB1\+LENR\+\_\+\+DAC12\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LENR\+\_\+\+DAC12\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+DAC12\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf66ef05e92b2edd1817a5a407b18632f}{RCC\+\_\+\+APB1\+LENR\+\_\+\+DAC12\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+UART7\+EN\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabafbc4e142c6d9d43a8d415f61247d8a}{RCC\+\_\+\+APB1\+LENR\+\_\+\+UART7\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LENR\+\_\+\+UART7\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+UART7\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabafbc4e142c6d9d43a8d415f61247d8a}{RCC\+\_\+\+APB1\+LENR\+\_\+\+UART7\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+UART8\+EN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0f74fd83b8aeba4df2a68521a98715f}{RCC\+\_\+\+APB1\+LENR\+\_\+\+UART8\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LENR\+\_\+\+UART8\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+UART8\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0f74fd83b8aeba4df2a68521a98715f}{RCC\+\_\+\+APB1\+LENR\+\_\+\+UART8\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+HDMICECEN\+\_\+\+Pos}~RCC\+\_\+\+APB1\+LENR\+\_\+\+CECEN\+\_\+\+Pos
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+HDMICECEN\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7b4ac99749150f02c5a8f09093dac5f}{RCC\+\_\+\+APB1\+LENR\+\_\+\+CECEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LENR\+\_\+\+HDMICECEN}~RCC\+\_\+\+APB1\+LENR\+\_\+\+CECEN
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HENR\+\_\+\+CRSEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf53796a742f49877ca4f7d336debacd}{RCC\+\_\+\+APB1\+HENR\+\_\+\+CRSEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+HENR\+\_\+\+CRSEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HENR\+\_\+\+CRSEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf53796a742f49877ca4f7d336debacd}{RCC\+\_\+\+APB1\+HENR\+\_\+\+CRSEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HENR\+\_\+\+SWPMIEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37f4e53e76395b5bb064ae3d66e047be}{RCC\+\_\+\+APB1\+HENR\+\_\+\+SWPMIEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+HENR\+\_\+\+SWPMIEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HENR\+\_\+\+SWPMIEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37f4e53e76395b5bb064ae3d66e047be}{RCC\+\_\+\+APB1\+HENR\+\_\+\+SWPMIEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HENR\+\_\+\+OPAMPEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a6483f4f5cc15f4e04a348b91d26e2}{RCC\+\_\+\+APB1\+HENR\+\_\+\+OPAMPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+HENR\+\_\+\+OPAMPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HENR\+\_\+\+OPAMPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a6483f4f5cc15f4e04a348b91d26e2}{RCC\+\_\+\+APB1\+HENR\+\_\+\+OPAMPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HENR\+\_\+\+MDIOSEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d1fed10e7b6323016d393d026a1d6cd}{RCC\+\_\+\+APB1\+HENR\+\_\+\+MDIOSEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+HENR\+\_\+\+MDIOSEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HENR\+\_\+\+MDIOSEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d1fed10e7b6323016d393d026a1d6cd}{RCC\+\_\+\+APB1\+HENR\+\_\+\+MDIOSEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HENR\+\_\+\+FDCANEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb1fc72d39764db8b974738f43d69b4}{RCC\+\_\+\+APB1\+HENR\+\_\+\+FDCANEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+HENR\+\_\+\+FDCANEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HENR\+\_\+\+FDCANEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb1fc72d39764db8b974738f43d69b4}{RCC\+\_\+\+APB1\+HENR\+\_\+\+FDCANEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HENR\+\_\+\+TIM23\+EN\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga901d38742560a0b2699c71e3f8c43b0d}{RCC\+\_\+\+APB1\+HENR\+\_\+\+TIM23\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+HENR\+\_\+\+TIM23\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HENR\+\_\+\+TIM23\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga901d38742560a0b2699c71e3f8c43b0d}{RCC\+\_\+\+APB1\+HENR\+\_\+\+TIM23\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HENR\+\_\+\+TIM24\+EN\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496fc516887b326688a81fe55507008a}{RCC\+\_\+\+APB1\+HENR\+\_\+\+TIM24\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+HENR\+\_\+\+TIM24\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HENR\+\_\+\+TIM24\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496fc516887b326688a81fe55507008a}{RCC\+\_\+\+APB1\+HENR\+\_\+\+TIM24\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1216bf89d48094b55a4abcc859b037fa}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1216bf89d48094b55a4abcc859b037fa}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace08df04fccb33baccbda0fa4697dc04}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace08df04fccb33baccbda0fa4697dc04}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a185f9bf1e72599fc7d2e02716ee40b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a185f9bf1e72599fc7d2e02716ee40b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d196a71620aa24b125657dfdc9c85bf}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d196a71620aa24b125657dfdc9c85bf}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+UART9\+EN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdaa6c4b924b04a7780f72048fde9fd3}{RCC\+\_\+\+APB2\+ENR\+\_\+\+UART9\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+UART9\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+UART9\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdaa6c4b924b04a7780f72048fde9fd3}{RCC\+\_\+\+APB2\+ENR\+\_\+\+UART9\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+USART10\+EN\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aab5aede6e471bc3307170737a8acef}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART10\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART10\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+USART10\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aab5aede6e471bc3307170737a8acef}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART10\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefba87e52830d0d82cd94eb11089aa1b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefba87e52830d0d82cd94eb11089aa1b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga416e2104fa8eb2d2cb4500e529557a79}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga416e2104fa8eb2d2cb4500e529557a79}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932f2230a1983d1fdbe80b1980773ada}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932f2230a1983d1fdbe80b1980773ada}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f53c33bf4b9222ff46ddea57402bf4}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f53c33bf4b9222ff46ddea57402bf4}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978d11590b2379114a036bc62d642e0d}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978d11590b2379114a036bc62d642e0d}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d5a698eff0fcfb8c79d8c013393396}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d5a698eff0fcfb8c79d8c013393396}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83e14d9a33829f5038150d52a8654515}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83e14d9a33829f5038150d52a8654515}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+DFSDM1\+EN\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f97a159e8d159cf7b46e76887e4309}{RCC\+\_\+\+APB2\+ENR\+\_\+\+DFSDM1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+DFSDM1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+DFSDM1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f97a159e8d159cf7b46e76887e4309}{RCC\+\_\+\+APB2\+ENR\+\_\+\+DFSDM1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+ENR\+\_\+\+SYSCFGEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372ea5e9fc6c841a54c8a9a201c37c76}{RCC\+\_\+\+APB4\+ENR\+\_\+\+SYSCFGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+ENR\+\_\+\+SYSCFGEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+ENR\+\_\+\+SYSCFGEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372ea5e9fc6c841a54c8a9a201c37c76}{RCC\+\_\+\+APB4\+ENR\+\_\+\+SYSCFGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+ENR\+\_\+\+LPUART1\+EN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga328df4088539c6263f8df8bb55c5c751}{RCC\+\_\+\+APB4\+ENR\+\_\+\+LPUART1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+ENR\+\_\+\+LPUART1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+ENR\+\_\+\+LPUART1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga328df4088539c6263f8df8bb55c5c751}{RCC\+\_\+\+APB4\+ENR\+\_\+\+LPUART1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+ENR\+\_\+\+SPI6\+EN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga074064e2fc385c264b3c12097ec5fe1c}{RCC\+\_\+\+APB4\+ENR\+\_\+\+SPI6\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+ENR\+\_\+\+SPI6\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+ENR\+\_\+\+SPI6\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga074064e2fc385c264b3c12097ec5fe1c}{RCC\+\_\+\+APB4\+ENR\+\_\+\+SPI6\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+ENR\+\_\+\+I2\+C4\+EN\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d17e2e8e89f0b3efe96ce6630c7395a}{RCC\+\_\+\+APB4\+ENR\+\_\+\+I2\+C4\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+ENR\+\_\+\+I2\+C4\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+ENR\+\_\+\+I2\+C4\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d17e2e8e89f0b3efe96ce6630c7395a}{RCC\+\_\+\+APB4\+ENR\+\_\+\+I2\+C4\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM2\+EN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac491aae10a47b3f3d3b5c8f4094ba065}{RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac491aae10a47b3f3d3b5c8f4094ba065}{RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM3\+EN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02a2d4d238f1284eac8a8af82e3b0bcf}{RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM3\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM3\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02a2d4d238f1284eac8a8af82e3b0bcf}{RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM4\+EN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1621eccaa1bc4729ca08a2072c6e3ef}{RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM4\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM4\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM4\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1621eccaa1bc4729ca08a2072c6e3ef}{RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM4\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM5\+EN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127554b8ee76426ecc0fa52cc1ba5fe4}{RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM5\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM5\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM5\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127554b8ee76426ecc0fa52cc1ba5fe4}{RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM5\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+ENR\+\_\+\+COMP12\+EN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f1ae1fff143cc6f946f5c8a50573a8}{RCC\+\_\+\+APB4\+ENR\+\_\+\+COMP12\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+ENR\+\_\+\+COMP12\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+ENR\+\_\+\+COMP12\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f1ae1fff143cc6f946f5c8a50573a8}{RCC\+\_\+\+APB4\+ENR\+\_\+\+COMP12\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+ENR\+\_\+\+VREFEN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002e0a731959852cf9f53c8e3034c43c}{RCC\+\_\+\+APB4\+ENR\+\_\+\+VREFEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+ENR\+\_\+\+VREFEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+ENR\+\_\+\+VREFEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002e0a731959852cf9f53c8e3034c43c}{RCC\+\_\+\+APB4\+ENR\+\_\+\+VREFEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+ENR\+\_\+\+RTCAPBEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97c0d5e269c5349ccf731070d0576f2e}{RCC\+\_\+\+APB4\+ENR\+\_\+\+RTCAPBEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+ENR\+\_\+\+RTCAPBEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+ENR\+\_\+\+RTCAPBEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97c0d5e269c5349ccf731070d0576f2e}{RCC\+\_\+\+APB4\+ENR\+\_\+\+RTCAPBEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+ENR\+\_\+\+SAI4\+EN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad9da992d2876f7281e6c8bec3072ae}{RCC\+\_\+\+APB4\+ENR\+\_\+\+SAI4\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+ENR\+\_\+\+SAI4\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+ENR\+\_\+\+SAI4\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad9da992d2876f7281e6c8bec3072ae}{RCC\+\_\+\+APB4\+ENR\+\_\+\+SAI4\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+ENR\+\_\+\+DTSEN\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48da06b2dae27c97915e7cd86690b03}{RCC\+\_\+\+APB4\+ENR\+\_\+\+DTSEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+ENR\+\_\+\+DTSEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+ENR\+\_\+\+DTSEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48da06b2dae27c97915e7cd86690b03}{RCC\+\_\+\+APB4\+ENR\+\_\+\+DTSEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+RSTR\+\_\+\+MDMARST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eb73000ec1eff6c0032bf4b357c6063}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+MDMARST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+RSTR\+\_\+\+MDMARST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+RSTR\+\_\+\+MDMARST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eb73000ec1eff6c0032bf4b357c6063}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+MDMARST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+RSTR\+\_\+\+DMA2\+DRST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe999cea69003984f72ed0aa45a2fbf8}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+DMA2\+DRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+RSTR\+\_\+\+DMA2\+DRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+RSTR\+\_\+\+DMA2\+DRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe999cea69003984f72ed0aa45a2fbf8}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+DMA2\+DRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FMCRST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0968f088792a5ad3f40a5dc428832448}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FMCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FMCRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FMCRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0968f088792a5ad3f40a5dc428832448}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FMCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+RSTR\+\_\+\+OSPI1\+RST\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b786783072113b640444c5c82653d4}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+OSPI1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+RSTR\+\_\+\+OSPI1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+RSTR\+\_\+\+OSPI1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b786783072113b640444c5c82653d4}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+OSPI1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+RSTR\+\_\+\+SDMMC1\+RST\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab86fed7ac22c24173a93267ba5df2291}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+SDMMC1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+RSTR\+\_\+\+SDMMC1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+RSTR\+\_\+\+SDMMC1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab86fed7ac22c24173a93267ba5df2291}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+SDMMC1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+RSTR\+\_\+\+OSPI2\+RST\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac84e9374a04215f6ae82bc3eb5a3e0cf}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+OSPI2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+RSTR\+\_\+\+OSPI2\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+RSTR\+\_\+\+OSPI2\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac84e9374a04215f6ae82bc3eb5a3e0cf}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+OSPI2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+RSTR\+\_\+\+IOMNGRRST\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16318b5ab934ca840440e77d9631b02e}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+IOMNGRRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+RSTR\+\_\+\+IOMNGRRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+RSTR\+\_\+\+IOMNGRRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16318b5ab934ca840440e77d9631b02e}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+IOMNGRRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+RSTR\+\_\+\+CPURST\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga482cb5d2800554fafd97492530ae7f75}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+CPURST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+RSTR\+\_\+\+CPURST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+RSTR\+\_\+\+CPURST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga482cb5d2800554fafd97492530ae7f75}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+CPURST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c336fca84fc656b8412d0a0dab8317e}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c336fca84fc656b8412d0a0dab8317e}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e2d5af9f21f5df26e53863392f46ce}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e2d5af9f21f5df26e53863392f46ce}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+ADC12\+RST\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb7f96dfee604418278d78db6e966fea}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+ADC12\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+ADC12\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+ADC12\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb7f96dfee604418278d78db6e966fea}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+ADC12\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+ETH1\+MACRST\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b0b3572356b591c732eb287330e19ed}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+ETH1\+MACRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+ETH1\+MACRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+ETH1\+MACRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b0b3572356b591c732eb287330e19ed}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+ETH1\+MACRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+USB1\+OTGHSRST\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaebadb38a9723a043c4a27222e81933f}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+USB1\+OTGHSRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+USB1\+OTGHSRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+USB1\+OTGHSRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaebadb38a9723a043c4a27222e81933f}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+USB1\+OTGHSRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DCMI\+\_\+\+PSSIRST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadabe80fa102120239b065bde2c335a58}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DCMI\+\_\+\+PSSIRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DCMI\+\_\+\+PSSIRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DCMI\+\_\+\+PSSIRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadabe80fa102120239b065bde2c335a58}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DCMI\+\_\+\+PSSIRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac557e9b39e599539fb5cc2a100de60}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac557e9b39e599539fb5cc2a100de60}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+SDMMC2\+RST\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga716f0bdafd166716dd0668af24308d8b}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+SDMMC2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+SDMMC2\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+SDMMC2\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga716f0bdafd166716dd0668af24308d8b}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+SDMMC2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+FMACRST\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad193dcfe27f7bf39933532d0d21c9c6f}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+FMACRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+FMACRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+FMACRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad193dcfe27f7bf39933532d0d21c9c6f}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+FMACRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+CORDICRST\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52fb291cd42e79fbd184528c9f396cc8}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+CORDICRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+CORDICRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+CORDICRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52fb291cd42e79fbd184528c9f396cc8}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+CORDICRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DCMIRST\+\_\+\+Pos}~RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DCMI\+\_\+\+PSSIRST\+\_\+\+Pos
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DCMIRST\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadabe80fa102120239b065bde2c335a58}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DCMI\+\_\+\+PSSIRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DCMIRST}~RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DCMI\+\_\+\+PSSIRST
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOARST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga487e93a4682a4bee73e156a2a3b6f4b0}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOARST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOARST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOARST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga487e93a4682a4bee73e156a2a3b6f4b0}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOARST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f0696eca90d61aaa8aa0acad15d2b67}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOBRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f0696eca90d61aaa8aa0acad15d2b67}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd2a003ca16df9e05c3360c71afcbd4}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOCRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd2a003ca16df9e05c3360c71afcbd4}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIODRST\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac01e39febc2eba5317a1ff25d97f28c7}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIODRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIODRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIODRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac01e39febc2eba5317a1ff25d97f28c7}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIODRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOERST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f276d12a4f0f45ee08793797d717c44}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOERST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOERST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOERST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f276d12a4f0f45ee08793797d717c44}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOERST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOFRST\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5fe78a7e2f96616f964471196409732}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOFRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOFRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOFRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5fe78a7e2f96616f964471196409732}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOFRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOGRST\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c75401eb86f506655b7bba25f5092d}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOGRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOGRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOGRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c75401eb86f506655b7bba25f5092d}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOGRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOHRST\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f7439003e573a3b60533fc348746e73}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOHRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOHRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOHRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f7439003e573a3b60533fc348746e73}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOHRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOJRST\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b825bfbf96730fe2f8907f6db8c3e8d}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOJRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOJRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOJRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b825bfbf96730fe2f8907f6db8c3e8d}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOJRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOKRST\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6c5c5012d11a4941cf0220f13cc459}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOKRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOKRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOKRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6c5c5012d11a4941cf0220f13cc459}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOKRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+RSTR\+\_\+\+CRCRST\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab42015bb68c5069b51f6d5cbb2982511}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+CRCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+RSTR\+\_\+\+CRCRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+RSTR\+\_\+\+CRCRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab42015bb68c5069b51f6d5cbb2982511}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+CRCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+RSTR\+\_\+\+BDMARST\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b9aa7da47b800e968b992c16a8b534f}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+BDMARST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+RSTR\+\_\+\+BDMARST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+RSTR\+\_\+\+BDMARST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b9aa7da47b800e968b992c16a8b534f}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+BDMARST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+RSTR\+\_\+\+ADC3\+RST\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f174873e97d570ec31951cf4521b23c}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+ADC3\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+RSTR\+\_\+\+ADC3\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+RSTR\+\_\+\+ADC3\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f174873e97d570ec31951cf4521b23c}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+ADC3\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+RSTR\+\_\+\+HSEMRST\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80386d8070801e79862cf54815e55325}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+HSEMRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+RSTR\+\_\+\+HSEMRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+RSTR\+\_\+\+HSEMRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80386d8070801e79862cf54815e55325}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+HSEMRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB3\+RSTR\+\_\+\+LTDCRST\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c98609eb33cc956ef4b6c53f2f5b3f}{RCC\+\_\+\+APB3\+RSTR\+\_\+\+LTDCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB3\+RSTR\+\_\+\+LTDCRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB3\+RSTR\+\_\+\+LTDCRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c98609eb33cc956ef4b6c53f2f5b3f}{RCC\+\_\+\+APB3\+RSTR\+\_\+\+LTDCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM2\+RST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87a81224c357dac68b14ab40a0d3a53b}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM2\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM2\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87a81224c357dac68b14ab40a0d3a53b}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM3\+RST\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb209f62d543fe7bac0ebf6e9a0094e}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM3\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM3\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM3\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb209f62d543fe7bac0ebf6e9a0094e}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM3\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM4\+RST\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c82476b4aaea3219a5f8732c444ced}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM4\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM4\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM4\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c82476b4aaea3219a5f8732c444ced}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM4\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM5\+RST\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b9669229f7a204c52878ba784c6faa6}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM5\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM5\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM5\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b9669229f7a204c52878ba784c6faa6}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM5\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM6\+RST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410490d1253e426945a49b28d67f08d5}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM6\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM6\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM6\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410490d1253e426945a49b28d67f08d5}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM6\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM7\+RST\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51fbcde1bbb6ecf4ebd93bda042f78aa}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM7\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM7\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM7\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51fbcde1bbb6ecf4ebd93bda042f78aa}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM7\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM12\+RST\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga746e2561f8a5df12028e99ae92b50c9e}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM12\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM12\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM12\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga746e2561f8a5df12028e99ae92b50c9e}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM12\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM13\+RST\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ceb572be7c36bf1078d708df340cfd9}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM13\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM13\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM13\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ceb572be7c36bf1078d708df340cfd9}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM13\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM14\+RST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c6f6be0e6027650408d52c5dcddcb26}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM14\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM14\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM14\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c6f6be0e6027650408d52c5dcddcb26}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM14\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+LPTIM1\+RST\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2c7ba955bfc946770cf6ef0ac46a7d}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+LPTIM1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LRSTR\+\_\+\+LPTIM1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+LPTIM1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2c7ba955bfc946770cf6ef0ac46a7d}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+LPTIM1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPI2\+RST\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad945efe870a73be7a79c8a3fc5e820df}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPI2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPI2\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPI2\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad945efe870a73be7a79c8a3fc5e820df}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPI2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPI3\+RST\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae19830bfb651802815ea9f82ea3e1282}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPI3\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPI3\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPI3\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae19830bfb651802815ea9f82ea3e1282}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPI3\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPDIFRXRST\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f016b4f4332b0194461efcf3678a82}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPDIFRXRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPDIFRXRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPDIFRXRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f016b4f4332b0194461efcf3678a82}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPDIFRXRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+USART2\+RST\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aed879faad8e92190c8873578e8c33d}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+USART2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LRSTR\+\_\+\+USART2\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+USART2\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aed879faad8e92190c8873578e8c33d}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+USART2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+USART3\+RST\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a34fff04a5be932b053f45088a58fea}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+USART3\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LRSTR\+\_\+\+USART3\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+USART3\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a34fff04a5be932b053f45088a58fea}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+USART3\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART4\+RST\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97aa78dfd80d33595c8ddbf60ef5f36c}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART4\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART4\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART4\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97aa78dfd80d33595c8ddbf60ef5f36c}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART4\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART5\+RST\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23b5300031f86d40596d86b7c50968a}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART5\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART5\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART5\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23b5300031f86d40596d86b7c50968a}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART5\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C1\+RST\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d5334d9325c96a2241cd7adc0d3e25d}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d5334d9325c96a2241cd7adc0d3e25d}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C2\+RST\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac53266bee1f75dd2ece49727c156978d}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C2\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C2\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac53266bee1f75dd2ece49727c156978d}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C3\+RST\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad15094649e196cb6b5e17fa4da55d19f}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C3\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C3\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C3\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad15094649e196cb6b5e17fa4da55d19f}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C3\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C5\+RST\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20ff71ad4f9e779fce4c0ed5903b327a}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C5\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C5\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C5\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20ff71ad4f9e779fce4c0ed5903b327a}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C5\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+CECRST\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9b5a52727934c5bf2a742f3d7d5c993}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+CECRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LRSTR\+\_\+\+CECRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+CECRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9b5a52727934c5bf2a742f3d7d5c993}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+CECRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+DAC12\+RST\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e523e872e772fd07c49a8b95e86f05}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+DAC12\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LRSTR\+\_\+\+DAC12\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+DAC12\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e523e872e772fd07c49a8b95e86f05}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+DAC12\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART7\+RST\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b01c4f804d6a9ce10c71a08f6d6c8f1}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART7\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART7\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART7\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b01c4f804d6a9ce10c71a08f6d6c8f1}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART7\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART8\+RST\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa970542a4eacaf8bd4593167ef170549}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART8\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART8\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART8\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa970542a4eacaf8bd4593167ef170549}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART8\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+HDMICECRST\+\_\+\+Pos}~RCC\+\_\+\+APB1\+LRSTR\+\_\+\+CECRST\+\_\+\+Pos
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+HDMICECRST\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9b5a52727934c5bf2a742f3d7d5c993}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+CECRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LRSTR\+\_\+\+HDMICECRST}~RCC\+\_\+\+APB1\+LRSTR\+\_\+\+CECRST
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HRSTR\+\_\+\+CRSRST\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11d2a50166b845223e259afeb691fc1a}{RCC\+\_\+\+APB1\+HRSTR\+\_\+\+CRSRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+HRSTR\+\_\+\+CRSRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HRSTR\+\_\+\+CRSRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11d2a50166b845223e259afeb691fc1a}{RCC\+\_\+\+APB1\+HRSTR\+\_\+\+CRSRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HRSTR\+\_\+\+SWPMIRST\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga767059095c17c0ffdce8f4f03a7d3fa1}{RCC\+\_\+\+APB1\+HRSTR\+\_\+\+SWPMIRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+HRSTR\+\_\+\+SWPMIRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HRSTR\+\_\+\+SWPMIRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga767059095c17c0ffdce8f4f03a7d3fa1}{RCC\+\_\+\+APB1\+HRSTR\+\_\+\+SWPMIRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HRSTR\+\_\+\+OPAMPRST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa05cbf5e460d57a3e044d887c75470cf}{RCC\+\_\+\+APB1\+HRSTR\+\_\+\+OPAMPRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+HRSTR\+\_\+\+OPAMPRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HRSTR\+\_\+\+OPAMPRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa05cbf5e460d57a3e044d887c75470cf}{RCC\+\_\+\+APB1\+HRSTR\+\_\+\+OPAMPRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HRSTR\+\_\+\+MDIOSRST\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce1088a9d9f1fcd1673b6fa5562d49c}{RCC\+\_\+\+APB1\+HRSTR\+\_\+\+MDIOSRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+HRSTR\+\_\+\+MDIOSRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HRSTR\+\_\+\+MDIOSRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce1088a9d9f1fcd1673b6fa5562d49c}{RCC\+\_\+\+APB1\+HRSTR\+\_\+\+MDIOSRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HRSTR\+\_\+\+FDCANRST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24b9c806e0d35cb31d95a29d66bdf8e}{RCC\+\_\+\+APB1\+HRSTR\+\_\+\+FDCANRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+HRSTR\+\_\+\+FDCANRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HRSTR\+\_\+\+FDCANRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24b9c806e0d35cb31d95a29d66bdf8e}{RCC\+\_\+\+APB1\+HRSTR\+\_\+\+FDCANRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HRSTR\+\_\+\+TIM23\+RST\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga746af5462d3c01ee36fa73060708fcae}{RCC\+\_\+\+APB1\+HRSTR\+\_\+\+TIM23\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+HRSTR\+\_\+\+TIM23\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HRSTR\+\_\+\+TIM23\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga746af5462d3c01ee36fa73060708fcae}{RCC\+\_\+\+APB1\+HRSTR\+\_\+\+TIM23\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HRSTR\+\_\+\+TIM24\+RST\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga916ba95dda67f7603211ae0191f32975}{RCC\+\_\+\+APB1\+HRSTR\+\_\+\+TIM24\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+HRSTR\+\_\+\+TIM24\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HRSTR\+\_\+\+TIM24\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga916ba95dda67f7603211ae0191f32975}{RCC\+\_\+\+APB1\+HRSTR\+\_\+\+TIM24\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc9f88241816d51a87a8b4a537c5a2e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc9f88241816d51a87a8b4a537c5a2e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab14242f5f656c5860137bd75f2a0515e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab14242f5f656c5860137bd75f2a0515e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f18e05ca4a63d5b8fe937eb8613005}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f18e05ca4a63d5b8fe937eb8613005}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e37e8ac731047e3df29ca5c7e553cc}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e37e8ac731047e3df29ca5c7e553cc}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+UART9\+RST\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82c73005fc3161c0fb1c3c5a343125f9}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+UART9\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+UART9\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+UART9\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82c73005fc3161c0fb1c3c5a343125f9}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+UART9\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART10\+RST\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4347074c2c89df700f1c6d938dad8caf}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART10\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART10\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART10\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4347074c2c89df700f1c6d938dad8caf}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART10\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7fb16a3052da4a7d11cbdbe838689}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7fb16a3052da4a7d11cbdbe838689}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ba823e1afa67e1b5db5faa1094b200c}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ba823e1afa67e1b5db5faa1094b200c}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM15\+RST\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad033dd35fed6a86bd2cb338cd6f4d393}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM15\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM15\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM15\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad033dd35fed6a86bd2cb338cd6f4d393}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM15\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2de81b2d9a2d058ee856301979c283}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2de81b2d9a2d058ee856301979c283}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f4e95a698b3e22ecd11f48fc97d6be}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f4e95a698b3e22ecd11f48fc97d6be}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI5\+RST\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeac507b2304aa377f4766233c73377b}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI5\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI5\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI5\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeac507b2304aa377f4766233c73377b}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI5\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI1\+RST\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09c08b8ccdb047c6864b28af9869854}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09c08b8ccdb047c6864b28af9869854}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+DFSDM1\+RST\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b12e73ba48eec13072a5448400bbbda}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+DFSDM1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+DFSDM1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+DFSDM1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b12e73ba48eec13072a5448400bbbda}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+DFSDM1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+RSTR\+\_\+\+SYSCFGRST\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54ec5832f6e75f1143b123a69d7a0f51}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+SYSCFGRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+RSTR\+\_\+\+SYSCFGRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+RSTR\+\_\+\+SYSCFGRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54ec5832f6e75f1143b123a69d7a0f51}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+SYSCFGRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPUART1\+RST\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7407d0a408d260bb46813e890a6c2388}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPUART1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPUART1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPUART1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7407d0a408d260bb46813e890a6c2388}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPUART1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+RSTR\+\_\+\+SPI6\+RST\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8ed49ec073aea9e72889ec366e13cfb}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+SPI6\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+RSTR\+\_\+\+SPI6\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+RSTR\+\_\+\+SPI6\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8ed49ec073aea9e72889ec366e13cfb}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+SPI6\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+RSTR\+\_\+\+I2\+C4\+RST\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1d1284bd520ac2cbfeea5bf4f582d53}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+I2\+C4\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+RSTR\+\_\+\+I2\+C4\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+RSTR\+\_\+\+I2\+C4\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1d1284bd520ac2cbfeea5bf4f582d53}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+I2\+C4\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM2\+RST\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga417b3e82efd4ed938981d6b4ed2b5eca}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM2\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM2\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga417b3e82efd4ed938981d6b4ed2b5eca}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM3\+RST\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d967ff489523824b9de788bc6bf673}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM3\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM3\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM3\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d967ff489523824b9de788bc6bf673}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM3\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM4\+RST\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e6dcb97851519febb2aa8e693304bcd}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM4\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM4\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM4\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e6dcb97851519febb2aa8e693304bcd}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM4\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM5\+RST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2210c9a94dd5d98ea42a153d9dd9d79b}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM5\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM5\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM5\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2210c9a94dd5d98ea42a153d9dd9d79b}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM5\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+RSTR\+\_\+\+COMP12\+RST\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7956811f8d0376fec0164daf2c655eb3}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+COMP12\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+RSTR\+\_\+\+COMP12\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+RSTR\+\_\+\+COMP12\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7956811f8d0376fec0164daf2c655eb3}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+COMP12\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+RSTR\+\_\+\+VREFRST\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad425848c075f94f5102732998bcbc22d}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+VREFRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+RSTR\+\_\+\+VREFRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+RSTR\+\_\+\+VREFRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad425848c075f94f5102732998bcbc22d}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+VREFRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+RSTR\+\_\+\+SAI4\+RST\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab91fc51af0303c7cea07e069fc53a0c}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+SAI4\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+RSTR\+\_\+\+SAI4\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+RSTR\+\_\+\+SAI4\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab91fc51af0303c7cea07e069fc53a0c}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+SAI4\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+RSTR\+\_\+\+DTSRST\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c264945b8ef9f1f701ffc1cacafdda2}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+DTSRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+RSTR\+\_\+\+DTSRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+RSTR\+\_\+\+DTSRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c264945b8ef9f1f701ffc1cacafdda2}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+DTSRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+GCR\+\_\+\+WW1\+RSC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a82c25534a6497af4e0148867c252b}{RCC\+\_\+\+GCR\+\_\+\+WW1\+RSC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+GCR\+\_\+\+WW1\+RSC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+GCR\+\_\+\+WW1\+RSC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a82c25534a6497af4e0148867c252b}{RCC\+\_\+\+GCR\+\_\+\+WW1\+RSC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+BDMAAMEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf31ae035d73e2f6447ab67c95c3922bc}{RCC\+\_\+\+D3\+AMR\+\_\+\+BDMAAMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D3\+AMR\+\_\+\+BDMAAMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+BDMAAMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf31ae035d73e2f6447ab67c95c3922bc}{RCC\+\_\+\+D3\+AMR\+\_\+\+BDMAAMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+LPUART1\+AMEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b82ac0d02e52fe904953d3491f54ae3}{RCC\+\_\+\+D3\+AMR\+\_\+\+LPUART1\+AMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D3\+AMR\+\_\+\+LPUART1\+AMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+LPUART1\+AMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b82ac0d02e52fe904953d3491f54ae3}{RCC\+\_\+\+D3\+AMR\+\_\+\+LPUART1\+AMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+SPI6\+AMEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73f52d63be63d0cd214429a4007c270b}{RCC\+\_\+\+D3\+AMR\+\_\+\+SPI6\+AMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D3\+AMR\+\_\+\+SPI6\+AMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+SPI6\+AMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73f52d63be63d0cd214429a4007c270b}{RCC\+\_\+\+D3\+AMR\+\_\+\+SPI6\+AMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+I2\+C4\+AMEN\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga804db0598bb4110b2359f6aeed9cf8ff}{RCC\+\_\+\+D3\+AMR\+\_\+\+I2\+C4\+AMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D3\+AMR\+\_\+\+I2\+C4\+AMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+I2\+C4\+AMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga804db0598bb4110b2359f6aeed9cf8ff}{RCC\+\_\+\+D3\+AMR\+\_\+\+I2\+C4\+AMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+LPTIM2\+AMEN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38408c694497d9b4b019c5e4e03e313b}{RCC\+\_\+\+D3\+AMR\+\_\+\+LPTIM2\+AMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D3\+AMR\+\_\+\+LPTIM2\+AMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+LPTIM2\+AMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38408c694497d9b4b019c5e4e03e313b}{RCC\+\_\+\+D3\+AMR\+\_\+\+LPTIM2\+AMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+LPTIM3\+AMEN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88185f22b1af60e8833e9491144cf8ab}{RCC\+\_\+\+D3\+AMR\+\_\+\+LPTIM3\+AMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D3\+AMR\+\_\+\+LPTIM3\+AMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+LPTIM3\+AMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88185f22b1af60e8833e9491144cf8ab}{RCC\+\_\+\+D3\+AMR\+\_\+\+LPTIM3\+AMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+LPTIM4\+AMEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf183f72daf160e0dd4dd57658ca5d1e7}{RCC\+\_\+\+D3\+AMR\+\_\+\+LPTIM4\+AMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D3\+AMR\+\_\+\+LPTIM4\+AMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+LPTIM4\+AMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf183f72daf160e0dd4dd57658ca5d1e7}{RCC\+\_\+\+D3\+AMR\+\_\+\+LPTIM4\+AMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+LPTIM5\+AMEN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9008f63e735875b47c8c8c289f009de}{RCC\+\_\+\+D3\+AMR\+\_\+\+LPTIM5\+AMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D3\+AMR\+\_\+\+LPTIM5\+AMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+LPTIM5\+AMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9008f63e735875b47c8c8c289f009de}{RCC\+\_\+\+D3\+AMR\+\_\+\+LPTIM5\+AMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+COMP12\+AMEN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d9bcb86b61012c1f74b92b3a8063f73}{RCC\+\_\+\+D3\+AMR\+\_\+\+COMP12\+AMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D3\+AMR\+\_\+\+COMP12\+AMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+COMP12\+AMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d9bcb86b61012c1f74b92b3a8063f73}{RCC\+\_\+\+D3\+AMR\+\_\+\+COMP12\+AMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+VREFAMEN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b156bf99ff67d1a6dfacc499ffe4e5d}{RCC\+\_\+\+D3\+AMR\+\_\+\+VREFAMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D3\+AMR\+\_\+\+VREFAMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+VREFAMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b156bf99ff67d1a6dfacc499ffe4e5d}{RCC\+\_\+\+D3\+AMR\+\_\+\+VREFAMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+RTCAMEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef89d4325a8ff3589125be16a3ee96fa}{RCC\+\_\+\+D3\+AMR\+\_\+\+RTCAMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D3\+AMR\+\_\+\+RTCAMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+RTCAMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef89d4325a8ff3589125be16a3ee96fa}{RCC\+\_\+\+D3\+AMR\+\_\+\+RTCAMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+CRCAMEN\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8418b6b1bbd44400b11abed161387c9}{RCC\+\_\+\+D3\+AMR\+\_\+\+CRCAMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D3\+AMR\+\_\+\+CRCAMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+CRCAMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8418b6b1bbd44400b11abed161387c9}{RCC\+\_\+\+D3\+AMR\+\_\+\+CRCAMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+SAI4\+AMEN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6db3ad39d65a56d057f04f980fb41445}{RCC\+\_\+\+D3\+AMR\+\_\+\+SAI4\+AMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D3\+AMR\+\_\+\+SAI4\+AMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+SAI4\+AMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6db3ad39d65a56d057f04f980fb41445}{RCC\+\_\+\+D3\+AMR\+\_\+\+SAI4\+AMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+ADC3\+AMEN\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f8b6dea1da5aca6817479f6cc997ad0}{RCC\+\_\+\+D3\+AMR\+\_\+\+ADC3\+AMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D3\+AMR\+\_\+\+ADC3\+AMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+ADC3\+AMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f8b6dea1da5aca6817479f6cc997ad0}{RCC\+\_\+\+D3\+AMR\+\_\+\+ADC3\+AMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+DTSAMEN\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3a17783366699cf40178212553728a0}{RCC\+\_\+\+D3\+AMR\+\_\+\+DTSAMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D3\+AMR\+\_\+\+DTSAMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+DTSAMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3a17783366699cf40178212553728a0}{RCC\+\_\+\+D3\+AMR\+\_\+\+DTSAMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+BKPRAMAMEN\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06b95a2167ae6d625368e3d2a50c92a9}{RCC\+\_\+\+D3\+AMR\+\_\+\+BKPRAMAMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D3\+AMR\+\_\+\+BKPRAMAMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+BKPRAMAMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06b95a2167ae6d625368e3d2a50c92a9}{RCC\+\_\+\+D3\+AMR\+\_\+\+BKPRAMAMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+SRAM4\+AMEN\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad314db0f00763b3151775d3a712e0900}{RCC\+\_\+\+D3\+AMR\+\_\+\+SRAM4\+AMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+D3\+AMR\+\_\+\+SRAM4\+AMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+D3\+AMR\+\_\+\+SRAM4\+AMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad314db0f00763b3151775d3a712e0900}{RCC\+\_\+\+D3\+AMR\+\_\+\+SRAM4\+AMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+LPENR\+\_\+\+MDMALPEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0265dba30f2cef126734fd142c8fc88}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+MDMALPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+LPENR\+\_\+\+MDMALPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+LPENR\+\_\+\+MDMALPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0265dba30f2cef126734fd142c8fc88}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+MDMALPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DMA2\+DLPEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f1c94dec3c606b5b901040d4e878b01}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DMA2\+DLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DMA2\+DLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DMA2\+DLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f1c94dec3c606b5b901040d4e878b01}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DMA2\+DLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FLASHLPEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab6192f5825d5be06a6ae32398ba8742}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FLASHLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FLASHLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FLASHLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab6192f5825d5be06a6ae32398ba8742}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FLASHLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FMCLPEN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641ee0b683f83f004f62e4993793428e}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FMCLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FMCLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FMCLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641ee0b683f83f004f62e4993793428e}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FMCLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+LPENR\+\_\+\+OSPI1\+LPEN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga189669edc2663a5a927d1bd56205892d}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+OSPI1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+LPENR\+\_\+\+OSPI1\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+LPENR\+\_\+\+OSPI1\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga189669edc2663a5a927d1bd56205892d}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+OSPI1\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+LPENR\+\_\+\+SDMMC1\+LPEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd9f5595d2413540f013abf2df68d0cf}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+SDMMC1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+LPENR\+\_\+\+SDMMC1\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+LPENR\+\_\+\+SDMMC1\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd9f5595d2413540f013abf2df68d0cf}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+SDMMC1\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+LPENR\+\_\+\+OSPI2\+LPEN\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadceef7361df136f86db64296d8df7173}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+OSPI2\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+LPENR\+\_\+\+OSPI2\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+LPENR\+\_\+\+OSPI2\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadceef7361df136f86db64296d8df7173}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+OSPI2\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+LPENR\+\_\+\+IOMNGRLPEN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11102ca6b1f609b1051af4b4fcee566d}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+IOMNGRLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+LPENR\+\_\+\+IOMNGRLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+LPENR\+\_\+\+IOMNGRLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11102ca6b1f609b1051af4b4fcee566d}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+IOMNGRLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM1\+LPEN\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09d44710d82530f523dd53b0d8bc8892}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM1\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM1\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09d44710d82530f523dd53b0d8bc8892}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM1\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM2\+LPEN\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2e5ab9e2a9a7aca9db87374dc4a24e5}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM2\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM2\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM2\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2e5ab9e2a9a7aca9db87374dc4a24e5}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM2\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+LPENR\+\_\+\+ITCMLPEN\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cdd7a7b63be0618c6ae34d9d3f0e692}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+ITCMLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+LPENR\+\_\+\+ITCMLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+LPENR\+\_\+\+ITCMLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cdd7a7b63be0618c6ae34d9d3f0e692}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+ITCMLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+LPENR\+\_\+\+AXISRAMLPEN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0b912cbf6c754fb6f097e93035ba0ab}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+AXISRAMLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+LPENR\+\_\+\+AXISRAMLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+LPENR\+\_\+\+AXISRAMLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0b912cbf6c754fb6f097e93035ba0ab}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+AXISRAMLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c9b77b3b402f07fd5196bc6ced33032}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c9b77b3b402f07fd5196bc6ced33032}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4daa369b439dbff3744661225897bc}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4daa369b439dbff3744661225897bc}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ADC12\+LPEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee69a42bbc61735040935a0d5c4bd93d}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ADC12\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ADC12\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ADC12\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee69a42bbc61735040935a0d5c4bd93d}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ADC12\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETH1\+MACLPEN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e2d66b27f3250d0351da4aec7c8d16}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETH1\+MACLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETH1\+MACLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETH1\+MACLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e2d66b27f3250d0351da4aec7c8d16}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETH1\+MACLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETH1\+TXLPEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aa9d9c378a822b267f00949c11455f4}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETH1\+TXLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETH1\+TXLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETH1\+TXLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aa9d9c378a822b267f00949c11455f4}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETH1\+TXLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETH1\+RXLPEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8abac30f5e77a2679e7962d867805d32}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETH1\+RXLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETH1\+RXLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETH1\+RXLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8abac30f5e77a2679e7962d867805d32}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETH1\+RXLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSLPEN\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8b48ca2486f539a6a4520f49816b8b5}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8b48ca2486f539a6a4520f49816b8b5}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSULPILPEN\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3ac577d7e65ad952552a6115577a8c1}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSULPILPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSULPILPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSULPILPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3ac577d7e65ad952552a6115577a8c1}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSULPILPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMI\+\_\+\+PSSILPEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3516ea4859f95509bbfde516a171a36e}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMI\+\_\+\+PSSILPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMI\+\_\+\+PSSILPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMI\+\_\+\+PSSILPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3516ea4859f95509bbfde516a171a36e}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMI\+\_\+\+PSSILPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga082f00df13212bc37c2528b69330a304}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga082f00df13212bc37c2528b69330a304}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SDMMC2\+LPEN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fee2c88fec8623c38a7c425a48a0e5e}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SDMMC2\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SDMMC2\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SDMMC2\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fee2c88fec8623c38a7c425a48a0e5e}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SDMMC2\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+FMACLPEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf906a1ae6f7ee14a40035eb90281a7ee}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+FMACLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+LPENR\+\_\+\+FMACLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+FMACLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf906a1ae6f7ee14a40035eb90281a7ee}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+FMACLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+CORDICLPEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga285f67ffc3fd3cdd99ff1e22d1e32309}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+CORDICLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+LPENR\+\_\+\+CORDICLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+CORDICLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga285f67ffc3fd3cdd99ff1e22d1e32309}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+CORDICLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SRAM1\+LPEN\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3019525bf23e35c7b879b2a72bfa3fda}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SRAM1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SRAM1\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SRAM1\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3019525bf23e35c7b879b2a72bfa3fda}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SRAM1\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SRAM2\+LPEN\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga428b327772a73aa479136722f93d4362}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SRAM2\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SRAM2\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SRAM2\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga428b327772a73aa479136722f93d4362}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SRAM2\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN\+\_\+\+Pos}~RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMI\+\_\+\+PSSILPEN\+\_\+\+Pos
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3516ea4859f95509bbfde516a171a36e}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMI\+\_\+\+PSSILPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN}~RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMI\+\_\+\+PSSILPEN
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+D2\+SRAM1\+LPEN\+\_\+\+Pos}~RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SRAM1\+LPEN\+\_\+\+Pos
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+D2\+SRAM1\+LPEN\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3019525bf23e35c7b879b2a72bfa3fda}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SRAM1\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+D2\+SRAM1\+LPEN}~RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SRAM1\+LPEN
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+D2\+SRAM2\+LPEN\+\_\+\+Pos}~RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SRAM2\+LPEN\+\_\+\+Pos
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+D2\+SRAM2\+LPEN\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga428b327772a73aa479136722f93d4362}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SRAM2\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+D2\+SRAM2\+LPEN}~RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SRAM2\+LPEN
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOALPEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8725c4f9dd6c3dc55d7182495ebf621}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOALPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOALPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOALPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8725c4f9dd6c3dc55d7182495ebf621}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOALPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOBLPEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a57264dc7418a30fc775fc23bb92107}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOBLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOBLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOBLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a57264dc7418a30fc775fc23bb92107}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOBLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOCLPEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabadae2bc1955d85c4ac6c59749c8db7d}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOCLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOCLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOCLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabadae2bc1955d85c4ac6c59749c8db7d}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOCLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIODLPEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa59a14bea17542607e7e1648eb999b3d}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIODLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIODLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIODLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa59a14bea17542607e7e1648eb999b3d}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIODLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOELPEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dbc73965981b4e871ca6f4bf89d037a}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOELPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOELPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOELPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dbc73965981b4e871ca6f4bf89d037a}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOELPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOFLPEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa51051103f17998901f74252dc042ab7}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOFLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOFLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOFLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa51051103f17998901f74252dc042ab7}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOFLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOGLPEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac443cc5610f57f10fe92a7bf0f69ce07}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOGLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOGLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOGLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac443cc5610f57f10fe92a7bf0f69ce07}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOGLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOHLPEN\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga152c1f2e8824ed0acd0789823a790a2e}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOHLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOHLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOHLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga152c1f2e8824ed0acd0789823a790a2e}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOHLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOJLPEN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab43b1e87ffb3f7c0fd9fb3d36e1b7159}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOJLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOJLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOJLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab43b1e87ffb3f7c0fd9fb3d36e1b7159}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOJLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOKLPEN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf76b4966a769ce1ba374cc987b535805}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOKLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOKLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOKLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf76b4966a769ce1ba374cc987b535805}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOKLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+CRCLPEN\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adca6e329359f35c68a07c956dc85af}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+CRCLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+LPENR\+\_\+\+CRCLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+CRCLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adca6e329359f35c68a07c956dc85af}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+CRCLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BDMALPEN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabedffd05b9eebb36f5c3b2089a789bc}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BDMALPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BDMALPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BDMALPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabedffd05b9eebb36f5c3b2089a789bc}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BDMALPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+ADC3\+LPEN\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga728590d67ee9fab912beab00e03fe949}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+ADC3\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+LPENR\+\_\+\+ADC3\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+ADC3\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga728590d67ee9fab912beab00e03fe949}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+ADC3\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BKPRAMLPEN\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b3f55549b461be48f2ad594a82d128}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BKPRAMLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BKPRAMLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BKPRAMLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b3f55549b461be48f2ad594a82d128}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BKPRAMLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+SRAM4\+LPEN\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09417760522dde6ff458533630a72093}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+SRAM4\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB4\+LPENR\+\_\+\+SRAM4\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+SRAM4\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09417760522dde6ff458533630a72093}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+SRAM4\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+D3\+SRAM1\+LPEN\+\_\+\+Pos}~RCC\+\_\+\+AHB4\+LPENR\+\_\+\+SRAM4\+LPEN\+\_\+\+Pos
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+D3\+SRAM1\+LPEN\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09417760522dde6ff458533630a72093}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+SRAM4\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB4\+LPENR\+\_\+\+D3\+SRAM1\+LPEN}~RCC\+\_\+\+AHB4\+LPENR\+\_\+\+SRAM4\+LPEN
\item 
\#define {\bfseries RCC\+\_\+\+APB3\+LPENR\+\_\+\+LTDCLPEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25ac09b2cbdf3706256def8ce3bd9f0a}{RCC\+\_\+\+APB3\+LPENR\+\_\+\+LTDCLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB3\+LPENR\+\_\+\+LTDCLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB3\+LPENR\+\_\+\+LTDCLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25ac09b2cbdf3706256def8ce3bd9f0a}{RCC\+\_\+\+APB3\+LPENR\+\_\+\+LTDCLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB3\+LPENR\+\_\+\+WWDG1\+LPEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadcb2932b892284caf73cc0defae49f1}{RCC\+\_\+\+APB3\+LPENR\+\_\+\+WWDG1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB3\+LPENR\+\_\+\+WWDG1\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB3\+LPENR\+\_\+\+WWDG1\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadcb2932b892284caf73cc0defae49f1}{RCC\+\_\+\+APB3\+LPENR\+\_\+\+WWDG1\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM2\+LPEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0370ec1a61c17647aa0a747cf3aac3fb}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM2\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM2\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM2\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0370ec1a61c17647aa0a747cf3aac3fb}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM2\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM3\+LPEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f9d7eb3ffc6f671b4aa9bf789cf2e8}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM3\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM3\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM3\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f9d7eb3ffc6f671b4aa9bf789cf2e8}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM3\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM4\+LPEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f06046c4e66b29c24a2a93126ba3533}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM4\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM4\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM4\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f06046c4e66b29c24a2a93126ba3533}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM4\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM5\+LPEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2584c133b4505355081d15d666b0ca97}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM5\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM5\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM5\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2584c133b4505355081d15d666b0ca97}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM5\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM6\+LPEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8af2457d15f754b3764277612e45272}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM6\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM6\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM6\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8af2457d15f754b3764277612e45272}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM6\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM7\+LPEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab60e0ee3cdc995b36255d6b8cc83c75a}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM7\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM7\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM7\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab60e0ee3cdc995b36255d6b8cc83c75a}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM7\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM12\+LPEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a631ac04e560df379efc78fc8509d48}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM12\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM12\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM12\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a631ac04e560df379efc78fc8509d48}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM12\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM13\+LPEN\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb1f5181a591b6cc190b555a0d2206a6}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM13\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM13\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM13\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb1f5181a591b6cc190b555a0d2206a6}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM13\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM14\+LPEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19b42a09cc2a828b04b980e2054d81b}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM14\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM14\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM14\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19b42a09cc2a828b04b980e2054d81b}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM14\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+LPTIM1\+LPEN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92e3f7797a60164da851dbbbe8df8fd1}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+LPTIM1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LLPENR\+\_\+\+LPTIM1\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+LPTIM1\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92e3f7797a60164da851dbbbe8df8fd1}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+LPTIM1\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI2\+LPEN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0b45910ff0960b853d430ffb8f6e5e5}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI2\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI2\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI2\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0b45910ff0960b853d430ffb8f6e5e5}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI2\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI3\+LPEN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed3a9228d079cbfb2025dce437e25b1}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI3\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI3\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI3\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed3a9228d079cbfb2025dce437e25b1}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI3\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPDIFRXLPEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69def5444e24a097d441bc3d8e9bbfbe}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPDIFRXLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPDIFRXLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPDIFRXLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69def5444e24a097d441bc3d8e9bbfbe}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPDIFRXLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART2\+LPEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0539871b9101dc035fb167154e04c3d}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART2\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART2\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART2\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0539871b9101dc035fb167154e04c3d}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART2\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART3\+LPEN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62c7279741e9fd2821cc08d67872f557}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART3\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART3\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART3\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62c7279741e9fd2821cc08d67872f557}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART3\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART4\+LPEN\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1768af610be0cc0859012a703bb75abb}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART4\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART4\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART4\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1768af610be0cc0859012a703bb75abb}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART4\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART5\+LPEN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeda825f172bb2d7e9272e8f2e9127617}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART5\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART5\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART5\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeda825f172bb2d7e9272e8f2e9127617}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART5\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C1\+LPEN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98dd9ec443ac8ce9e0a13dc8d745e565}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C1\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C1\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98dd9ec443ac8ce9e0a13dc8d745e565}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C1\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C2\+LPEN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fa84c17ee1cf9593c434cb9c62bd718}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C2\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C2\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C2\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fa84c17ee1cf9593c434cb9c62bd718}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C2\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C3\+LPEN\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb3aef1efef4b44774519ef00ebf71e6}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C3\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C3\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C3\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb3aef1efef4b44774519ef00ebf71e6}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C3\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C5\+LPEN\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9df88fb9b0a9ebf103c3fe3c8c0944ce}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C5\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C5\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C5\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9df88fb9b0a9ebf103c3fe3c8c0944ce}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C5\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+CECLPEN\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d77f5060fd9dda0c527adf0b153d5f2}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+CECLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LLPENR\+\_\+\+CECLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+CECLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d77f5060fd9dda0c527adf0b153d5f2}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+CECLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+DAC12\+LPEN\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga233ce57d48be491c463b33e951cadef5}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+DAC12\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LLPENR\+\_\+\+DAC12\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+DAC12\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga233ce57d48be491c463b33e951cadef5}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+DAC12\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART7\+LPEN\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc193599f459be363c235b404a01a89}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART7\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART7\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART7\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc193599f459be363c235b404a01a89}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART7\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART8\+LPEN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeb8d65699c52758dd883e4e1830ae42}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART8\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART8\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART8\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeb8d65699c52758dd883e4e1830ae42}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART8\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+HDMICECEN\+\_\+\+Pos}~RCC\+\_\+\+APB1\+LLPENR\+\_\+\+CECLPEN\+\_\+\+Pos
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+HDMICECEN\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d77f5060fd9dda0c527adf0b153d5f2}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+CECLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LLPENR\+\_\+\+HDMICECEN}~RCC\+\_\+\+APB1\+LLPENR\+\_\+\+CECLPEN
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HLPENR\+\_\+\+CRSLPEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac78815b04de2118afd597f448b4e0162}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+CRSLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+HLPENR\+\_\+\+CRSLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HLPENR\+\_\+\+CRSLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac78815b04de2118afd597f448b4e0162}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+CRSLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HLPENR\+\_\+\+SWPMILPEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga292b9e3c5c95a5511de488deee1582d1}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+SWPMILPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+HLPENR\+\_\+\+SWPMILPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HLPENR\+\_\+\+SWPMILPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga292b9e3c5c95a5511de488deee1582d1}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+SWPMILPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HLPENR\+\_\+\+OPAMPLPEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fe8659a6a5150904fe9ded34d726ef8}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+OPAMPLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+HLPENR\+\_\+\+OPAMPLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HLPENR\+\_\+\+OPAMPLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fe8659a6a5150904fe9ded34d726ef8}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+OPAMPLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HLPENR\+\_\+\+MDIOSLPEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa264d9df6a748c176a29fb1f9a1fc0c2}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+MDIOSLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+HLPENR\+\_\+\+MDIOSLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HLPENR\+\_\+\+MDIOSLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa264d9df6a748c176a29fb1f9a1fc0c2}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+MDIOSLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HLPENR\+\_\+\+FDCANLPEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b030ae1bf264680a8e9173cbc0ac5fe}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+FDCANLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+HLPENR\+\_\+\+FDCANLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HLPENR\+\_\+\+FDCANLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b030ae1bf264680a8e9173cbc0ac5fe}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+FDCANLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HLPENR\+\_\+\+TIM23\+LPEN\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga137734ee63af0e9c836a55eb39d59dfe}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+TIM23\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+HLPENR\+\_\+\+TIM23\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HLPENR\+\_\+\+TIM23\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga137734ee63af0e9c836a55eb39d59dfe}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+TIM23\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HLPENR\+\_\+\+TIM24\+LPEN\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c25eae49d507f491f5f49eed9a02c69}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+TIM24\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+HLPENR\+\_\+\+TIM24\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+HLPENR\+\_\+\+TIM24\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c25eae49d507f491f5f49eed9a02c69}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+TIM24\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858c7e6effbead8e2953c8af89451f05}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858c7e6effbead8e2953c8af89451f05}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193680b82d9cdcefad8ff2ac9e7ed2da}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193680b82d9cdcefad8ff2ac9e7ed2da}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294b9579075d948ff613d153a7a3c3ca}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294b9579075d948ff613d153a7a3c3ca}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4262d6ef04c2c0ebe14c133021f0ae03}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4262d6ef04c2c0ebe14c133021f0ae03}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+UART9\+LPEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2ea92be8e37f946aef4bf733db16dac}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+UART9\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+LPENR\+\_\+\+UART9\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+UART9\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2ea92be8e37f946aef4bf733db16dac}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+UART9\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART10\+LPEN\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bf6b1ebd8ac6e46f6149549f9061cd9}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART10\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART10\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART10\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bf6b1ebd8ac6e46f6149549f9061cd9}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART10\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b71e51ae5bffdaf53ceb522f147892}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b71e51ae5bffdaf53ceb522f147892}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabead3d10b439f6dfcaaec5f78cafd833}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabead3d10b439f6dfcaaec5f78cafd833}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM15\+LPEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68275a62a7127f787cc925076cd9705e}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM15\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM15\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM15\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68275a62a7127f787cc925076cd9705e}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM15\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM16\+LPEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga485d6932c324cb1efcad234a74054c1c}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM16\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM16\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM16\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga485d6932c324cb1efcad234a74054c1c}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM16\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM17\+LPEN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15e9eb87373ed5b3c60f11edf36b2ae8}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM17\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM17\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM17\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15e9eb87373ed5b3c60f11edf36b2ae8}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM17\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0135552913f555553edd5edd303b01c4}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0135552913f555553edd5edd303b01c4}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI1\+LPEN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbb9699e57539bb9439cff657284df9}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI1\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI1\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbb9699e57539bb9439cff657284df9}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI1\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+DFSDM1\+LPEN\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cae5cb33561c6559bcaad1c7c4664b0}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+DFSDM1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+LPENR\+\_\+\+DFSDM1\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+DFSDM1\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cae5cb33561c6559bcaad1c7c4664b0}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+DFSDM1\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+LPENR\+\_\+\+SYSCFGLPEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafecedffba43c51bf9c98e1f56d92256d}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+SYSCFGLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+LPENR\+\_\+\+SYSCFGLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+LPENR\+\_\+\+SYSCFGLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafecedffba43c51bf9c98e1f56d92256d}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+SYSCFGLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPUART1\+LPEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga316ddf403d2c8863e9a4ceffb5283f7f}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPUART1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPUART1\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPUART1\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga316ddf403d2c8863e9a4ceffb5283f7f}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPUART1\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+LPENR\+\_\+\+SPI6\+LPEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfe744353e4d9b63d10cdaea7bab89a9}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+SPI6\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+LPENR\+\_\+\+SPI6\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+LPENR\+\_\+\+SPI6\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfe744353e4d9b63d10cdaea7bab89a9}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+SPI6\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+LPENR\+\_\+\+I2\+C4\+LPEN\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga690cc1f014a8512de71d9a8453d7c819}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+I2\+C4\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+LPENR\+\_\+\+I2\+C4\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+LPENR\+\_\+\+I2\+C4\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga690cc1f014a8512de71d9a8453d7c819}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+I2\+C4\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM2\+LPEN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1b8ac73591773aba2004f7f75f89f9}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM2\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM2\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM2\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1b8ac73591773aba2004f7f75f89f9}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM2\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM3\+LPEN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52d6f7c9a50fb2c0d595c7bb55eee478}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM3\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM3\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM3\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52d6f7c9a50fb2c0d595c7bb55eee478}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM3\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM4\+LPEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf49611a2e501dac83c17584cc797079d}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM4\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM4\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM4\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf49611a2e501dac83c17584cc797079d}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM4\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM5\+LPEN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07c0299bd255c9a1a76defffcc44830e}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM5\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM5\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM5\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07c0299bd255c9a1a76defffcc44830e}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM5\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+LPENR\+\_\+\+COMP12\+LPEN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9475b607116f82017207a90543b23741}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+COMP12\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+LPENR\+\_\+\+COMP12\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+LPENR\+\_\+\+COMP12\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9475b607116f82017207a90543b23741}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+COMP12\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+LPENR\+\_\+\+VREFLPEN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f4dc396d2d3c7134a49f968985a1081}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+VREFLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+LPENR\+\_\+\+VREFLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+LPENR\+\_\+\+VREFLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f4dc396d2d3c7134a49f968985a1081}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+VREFLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+LPENR\+\_\+\+RTCAPBLPEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad63ecf728714c631ba7fb490826c9002}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+RTCAPBLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+LPENR\+\_\+\+RTCAPBLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+LPENR\+\_\+\+RTCAPBLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad63ecf728714c631ba7fb490826c9002}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+RTCAPBLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+LPENR\+\_\+\+SAI4\+LPEN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga187e27f58eed62e8bb8b64712f1d4bd0}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+SAI4\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+LPENR\+\_\+\+SAI4\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+LPENR\+\_\+\+SAI4\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga187e27f58eed62e8bb8b64712f1d4bd0}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+SAI4\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+LPENR\+\_\+\+DTSLPEN\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa06c0646f2c8a8fff3c065b75cd71f4}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+DTSLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB4\+LPENR\+\_\+\+DTSLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB4\+LPENR\+\_\+\+DTSLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa06c0646f2c8a8fff3c065b75cd71f4}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+DTSLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+RSR\+\_\+\+RMVF\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3826e75c833ad1314c93a05ab0d9a7b9}{RCC\+\_\+\+RSR\+\_\+\+RMVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+RSR\+\_\+\+RMVF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+RSR\+\_\+\+RMVF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3826e75c833ad1314c93a05ab0d9a7b9}{RCC\+\_\+\+RSR\+\_\+\+RMVF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+RSR\+\_\+\+CPURSTF\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c0bbbd8340336af049b63a46f254feb}{RCC\+\_\+\+RSR\+\_\+\+CPURSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+RSR\+\_\+\+CPURSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+RSR\+\_\+\+CPURSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c0bbbd8340336af049b63a46f254feb}{RCC\+\_\+\+RSR\+\_\+\+CPURSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+RSR\+\_\+\+D1\+RSTF\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad93e2a594a3a83bbbc4fa1b13b2731cb}{RCC\+\_\+\+RSR\+\_\+\+D1\+RSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+RSR\+\_\+\+D1\+RSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+RSR\+\_\+\+D1\+RSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad93e2a594a3a83bbbc4fa1b13b2731cb}{RCC\+\_\+\+RSR\+\_\+\+D1\+RSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+RSR\+\_\+\+D2\+RSTF\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0fb12cccb7c7800aaebd2a79e3a6b04}{RCC\+\_\+\+RSR\+\_\+\+D2\+RSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+RSR\+\_\+\+D2\+RSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+RSR\+\_\+\+D2\+RSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0fb12cccb7c7800aaebd2a79e3a6b04}{RCC\+\_\+\+RSR\+\_\+\+D2\+RSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+RSR\+\_\+\+BORRSTF\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3334a9a7fa3d07bf1eee1dc02fe7beb}{RCC\+\_\+\+RSR\+\_\+\+BORRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+RSR\+\_\+\+BORRSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+RSR\+\_\+\+BORRSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3334a9a7fa3d07bf1eee1dc02fe7beb}{RCC\+\_\+\+RSR\+\_\+\+BORRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+RSR\+\_\+\+PINRSTF\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9349a07fb3b50c15c55210145edeb73b}{RCC\+\_\+\+RSR\+\_\+\+PINRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+RSR\+\_\+\+PINRSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+RSR\+\_\+\+PINRSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9349a07fb3b50c15c55210145edeb73b}{RCC\+\_\+\+RSR\+\_\+\+PINRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+RSR\+\_\+\+PORRSTF\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52426242f599922570d06eab88b68e68}{RCC\+\_\+\+RSR\+\_\+\+PORRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+RSR\+\_\+\+PORRSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+RSR\+\_\+\+PORRSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52426242f599922570d06eab88b68e68}{RCC\+\_\+\+RSR\+\_\+\+PORRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+RSR\+\_\+\+SFTRSTF\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga230cf672c918008f1d27bf931454c281}{RCC\+\_\+\+RSR\+\_\+\+SFTRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+RSR\+\_\+\+SFTRSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+RSR\+\_\+\+SFTRSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga230cf672c918008f1d27bf931454c281}{RCC\+\_\+\+RSR\+\_\+\+SFTRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+RSR\+\_\+\+IWDG1\+RSTF\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a79b918cdeb165cc1f5badefe04237}{RCC\+\_\+\+RSR\+\_\+\+IWDG1\+RSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+RSR\+\_\+\+IWDG1\+RSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+RSR\+\_\+\+IWDG1\+RSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a79b918cdeb165cc1f5badefe04237}{RCC\+\_\+\+RSR\+\_\+\+IWDG1\+RSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+RSR\+\_\+\+WWDG1\+RSTF\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0323e2327522c755dba7c3722517de53}{RCC\+\_\+\+RSR\+\_\+\+WWDG1\+RSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+RSR\+\_\+\+WWDG1\+RSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+RSR\+\_\+\+WWDG1\+RSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0323e2327522c755dba7c3722517de53}{RCC\+\_\+\+RSR\+\_\+\+WWDG1\+RSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+RSR\+\_\+\+LPWRRSTF\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693687c1d787bd0942018aeb6f4cd59a}{RCC\+\_\+\+RSR\+\_\+\+LPWRRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+RSR\+\_\+\+LPWRRSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+RSR\+\_\+\+LPWRRSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693687c1d787bd0942018aeb6f4cd59a}{RCC\+\_\+\+RSR\+\_\+\+LPWRRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+VER\+\_\+3\+\_\+2}
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+RNGEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee66d4dd5c33fa16a98b001dd63bd73}{RNG\+\_\+\+CR\+\_\+\+RNGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+CR\+\_\+\+RNGEN\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+RNGEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee66d4dd5c33fa16a98b001dd63bd73}{RNG\+\_\+\+CR\+\_\+\+RNGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8253017bd1f0d7652f107266ffb0297b}{RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+IE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8253017bd1f0d7652f107266ffb0297b}{RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+CED\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad88c05386f3c90522a77ddd2c44d0a4}{RNG\+\_\+\+CR\+\_\+\+CED\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+CR\+\_\+\+CED\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+CED}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad88c05386f3c90522a77ddd2c44d0a4}{RNG\+\_\+\+CR\+\_\+\+CED\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG3\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91a04dc7166f97386a7093bd2da51c7f}{RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG3\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG3\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91a04dc7166f97386a7093bd2da51c7f}{RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG3\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+NISTC\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga390aba08e6d93f0fab26690354489af4}{RNG\+\_\+\+CR\+\_\+\+NISTC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+CR\+\_\+\+NISTC\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+NISTC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga390aba08e6d93f0fab26690354489af4}{RNG\+\_\+\+CR\+\_\+\+NISTC\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG2\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga437a211b15f8489de54807ec1acfb6b9}{RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG2\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga437a211b15f8489de54807ec1acfb6b9}{RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG2\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+CLKDIV\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5f670d51b5caa513fce24841af422d3}{RNG\+\_\+\+CR\+\_\+\+CLKDIV\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RNG\+\_\+\+CR\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+CLKDIV}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5f670d51b5caa513fce24841af422d3}{RNG\+\_\+\+CR\+\_\+\+CLKDIV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga593d66fd2efecf1f0e42686602f56073}{RNG\+\_\+\+CR\+\_\+\+CLKDIV\+\_\+0}}~(0x1U $<$$<$ RNG\+\_\+\+CR\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f9e536b44f16691bd667aeb772655d8}{RNG\+\_\+\+CR\+\_\+\+CLKDIV\+\_\+1}}~(0x2U $<$$<$ RNG\+\_\+\+CR\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72a013efc42b47a3ad70784adcffdee8}{RNG\+\_\+\+CR\+\_\+\+CLKDIV\+\_\+2}}~(0x4U $<$$<$ RNG\+\_\+\+CR\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22f23930051262622547034a6d1701e7}{RNG\+\_\+\+CR\+\_\+\+CLKDIV\+\_\+3}}~(0x8U $<$$<$ RNG\+\_\+\+CR\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG1\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0347b1446d0f61a949ee2ecc262e5a39}{RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG1\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG1\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0347b1446d0f61a949ee2ecc262e5a39}{RNG\+\_\+\+CR\+\_\+\+RNG\+\_\+\+CONFIG1\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+CONDRST\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1494f75637b432ef11d938f04dfff2f}{RNG\+\_\+\+CR\+\_\+\+CONDRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+CR\+\_\+\+CONDRST\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+CONDRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1494f75637b432ef11d938f04dfff2f}{RNG\+\_\+\+CR\+\_\+\+CONDRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+CONFIGLOCK\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga430eefc807d33b69351af70500a847d8}{RNG\+\_\+\+CR\+\_\+\+CONFIGLOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+CR\+\_\+\+CONFIGLOCK\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+CONFIGLOCK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga430eefc807d33b69351af70500a847d8}{RNG\+\_\+\+CR\+\_\+\+CONFIGLOCK\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+DRDY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd19bcfa8894faf2ac5f57d287f00a8b}{RNG\+\_\+\+SR\+\_\+\+DRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+SR\+\_\+\+DRDY\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+DRDY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd19bcfa8894faf2ac5f57d287f00a8b}{RNG\+\_\+\+SR\+\_\+\+DRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+CECS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga699d24eb133814c5be46fe6e588cc093}{RNG\+\_\+\+SR\+\_\+\+CECS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+SR\+\_\+\+CECS\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+CECS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga699d24eb133814c5be46fe6e588cc093}{RNG\+\_\+\+SR\+\_\+\+CECS\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+SECS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a312837097b7b3c2528e17a2cfc5f7d}{RNG\+\_\+\+SR\+\_\+\+SECS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+SR\+\_\+\+SECS\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+SECS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a312837097b7b3c2528e17a2cfc5f7d}{RNG\+\_\+\+SR\+\_\+\+SECS\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+CEIS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3efcca0c0381982a8044d09aaa6b6df9}{RNG\+\_\+\+SR\+\_\+\+CEIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+SR\+\_\+\+CEIS\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+CEIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3efcca0c0381982a8044d09aaa6b6df9}{RNG\+\_\+\+SR\+\_\+\+CEIS\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+SEIS\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d78e80e064c7746b98ed89304aab367}{RNG\+\_\+\+SR\+\_\+\+SEIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+SR\+\_\+\+SEIS\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+SEIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d78e80e064c7746b98ed89304aab367}{RNG\+\_\+\+SR\+\_\+\+SEIS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98be62b42b64aa8dee5df4f84ec1679}{RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+PM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98be62b42b64aa8dee5df4f84ec1679}{RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f00fc20610b447daa4b2fcf4730e94}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+HT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f00fc20610b447daa4b2fcf4730e94}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c9af54381689d893ba1b11eb33cd866}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b3ba2cc471b86d041df3c2a1a9ef121}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be6ca68f00b9467ddad84d37f1b6a63}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+HU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be6ca68f00b9467ddad84d37f1b6a63}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddad920d5681960fa702b988ef1f82be}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6206d385d3b3e127b1e63be48f83a63}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e264504542ec2d9b06036e938f7f79d}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40763d3ed48e9f707784bdfd65a9c3ca}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87978332f15306d7db05c3bce2df2c7f}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+MNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87978332f15306d7db05c3bce2df2c7f}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga752747aa90bf35bd57b16bffc7294dfc}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1837f65a11192dd9b8bf249c31ccef7}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f27fb43718df0797664acd2d9c95c1a}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8240cd693ae8c3bf069e10ab08f3adcd}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+MNU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8240cd693ae8c3bf069e10ab08f3adcd}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91d7700822050a352e53aff372a697b}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9c3087e3d4cd490af8334e99467f1dc}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac01a9e4b358ea062bf1c66069a28c126}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b76249e63af249061c0c5532a2a4e5}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ae841c3e4f90face971c95f1228419}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+ST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ae841c3e4f90face971c95f1228419}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0a53dc60816e0790ba69eaff3e87cb0}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948beb7166b70f1fa9e9148a8b6bd3f9}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5f0413990c26a5cf9a857d10243e9b}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65138b7d68cf4db6e391a5e3d31d4a5}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+SU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65138b7d68cf4db6e391a5e3d31d4a5}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4132b0e9d72ff72df7e0062a1e081ca3}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eef03c1de3719d801c970eec53e7500}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbe7e738c8adaaf24f6faca467d6fde2}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44e19720b6691f63ba4f0c38a1fd7f3}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad13d2dbed87fd51194b4d7b080f759}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+YT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad13d2dbed87fd51194b4d7b080f759}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a733698a85cc8f26d346ec8c61c7937}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48c7c9f31a74b6d3b04443ce0414ce9}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c15cd22daf2ef6f9ea6f7341897a435}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7cf7875d489f89d949178e0294d555}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261de093e10c99df510d650bea7b65bb}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+YU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261de093e10c99df510d650bea7b65bb}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeda03e9857e9009b6212df5f97a5d09f}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0b5f7684e31cb1665a848b91601249}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f200469dbc8159adc3b4f25375b601}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592372ccddc93b10e81ed705c9c0f9bc}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa60c7147ae02cf5d6e2ee2c87fb5e7}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+WDU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa60c7147ae02cf5d6e2ee2c87fb5e7}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30cb803b191670a41aea89a91e53fe61}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd26d3601bf8b119af8f96a65a1de60e}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77e907e5efced7628e9933e7cfb4cac6}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5358d94c842b122b8bd260a855afb483}{RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+MT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5358d94c842b122b8bd260a855afb483}{RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614964ed52cb7da4ee76a0f3d16e57bb}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+MU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614964ed52cb7da4ee76a0f3d16e57bb}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f64678df9fe08a2afd732c275ae7a0}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7845ded502c4cc9faeeb6215955f6f1}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a14479cfe6791d300b9a556d158abe}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a420b221dec229c053295c44bcac1b1}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c3834615b1c186a5122c0735e03e09}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+DT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c3834615b1c186a5122c0735e03e09}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8823ee9be7a191912aeef8252517b8a6}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546b218e45c1297e39a586204268cf9d}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4549c0127eff71ac5e1e3b7ef07bf158}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+DU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4549c0127eff71ac5e1e3b7ef07bf158}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffd9b610a0ba3f1caad707ff2fb0a3f}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79b5d9f674be2ecf85c964da6ac0a2a4}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1668f84ec4ddec10f6bcff65983df05b}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54e249241aebdda778618f35dce9f66}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ITSE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae780c849bc9af9fb23d805fa41d6ec4f}{RTC\+\_\+\+CR\+\_\+\+ITSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+ITSE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ITSE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae780c849bc9af9fb23d805fa41d6ec4f}{RTC\+\_\+\+CR\+\_\+\+ITSE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35471924ed2a9a83b6af8bd8e2251f8b}{RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+COE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35471924ed2a9a83b6af8bd8e2251f8b}{RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb684c910bd8e726378e0b51732f952f}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+OSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb684c910bd8e726378e0b51732f952f}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe506838823e3b172a9ed4a3fec7321a}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15fb33aaad62c71bbba2f96652eefb8c}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga717b2d78f96be49ba9d262f3a0eb09e4}{RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+POL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga717b2d78f96be49ba9d262f3a0eb09e4}{RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8dc824636e99382fcd50b39a6fce8dc}{RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+COSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8dc824636e99382fcd50b39a6fce8dc}{RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3675c7d64de46ab9f1cf279d7abaffe2}{RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+BKP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3675c7d64de46ab9f1cf279d7abaffe2}{RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62402c843252c70670b4b6c9ffec5880}{RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+SUB1H}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62402c843252c70670b4b6c9ffec5880}{RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01aac32ee74fbafd54de75ee53bf1417}{RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ADD1H}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01aac32ee74fbafd54de75ee53bf1417}{RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b81fdfb0dbd9719e0eee7b39450bb31}{RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TSIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b81fdfb0dbd9719e0eee7b39450bb31}{RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d862c5a5e56813b86246d22821ac9b}{RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUTIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d862c5a5e56813b86246d22821ac9b}{RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e79f603f18cfbc266cc55162b739260}{RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRBIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e79f603f18cfbc266cc55162b739260}{RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0efcbd64f981117d73fe6d631c48f45e}{RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRAIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0efcbd64f981117d73fe6d631c48f45e}{RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2675d723ea5e54a4e6a7c7bd975efcc}{RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TSE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2675d723ea5e54a4e6a7c7bd975efcc}{RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b45d595cd44d31a7f34609b6e7bf1a}{RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUTE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b45d595cd44d31a7f34609b6e7bf1a}{RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae811bd5a731a4d12d5fabc1c1701e7a}{RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRBE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae811bd5a731a4d12d5fabc1c1701e7a}{RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1adc6f86be463291c228b8a2bd3cfa40}{RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRAE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1adc6f86be463291c228b8a2bd3cfa40}{RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6634873135b509b3a483abcbd1e0f347}{RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+FMT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6634873135b509b3a483abcbd1e0f347}{RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e690c1dc87dff6f36fea71cf6bb57c}{RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+BYPSHAD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e690c1dc87dff6f36fea71cf6bb57c}{RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd611d89bc17e379525602d5ea3a7d54}{RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+REFCKON}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd611d89bc17e379525602d5ea3a7d54}{RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea0c6b68ad8797d97693cbc7fe76d8e}{RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TSEDGE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea0c6b68ad8797d97693cbc7fe76d8e}{RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1961b22823e4f592ac8d1733e079e2a}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUCKSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1961b22823e4f592ac8d1733e079e2a}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f03056e9aa78c133af90b60af72ba79}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360f7ccf7a89c5091f4affe6d1019215}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad247ac722f6900744cdc16f8f45ed923}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ITSF\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada1d8251602e94c317d362ba3e7dee08}{RTC\+\_\+\+ISR\+\_\+\+ITSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+ITSF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ITSF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada1d8251602e94c317d362ba3e7dee08}{RTC\+\_\+\+ISR\+\_\+\+ITSF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+RECALPF\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ab18f49ac6ab32322ebb58131a456ea}{RTC\+\_\+\+ISR\+\_\+\+RECALPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+RECALPF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+RECALPF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ab18f49ac6ab32322ebb58131a456ea}{RTC\+\_\+\+ISR\+\_\+\+RECALPF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TAMP3\+F\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4af8934cc02fa8dd3e931bfce66c9a2a}{RTC\+\_\+\+ISR\+\_\+\+TAMP3\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+TAMP3\+F\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TAMP3F}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4af8934cc02fa8dd3e931bfce66c9a2a}{RTC\+\_\+\+ISR\+\_\+\+TAMP3\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TAMP2\+F\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga436cbba9b17ad91735e876596c8a6914}{RTC\+\_\+\+ISR\+\_\+\+TAMP2\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+TAMP2\+F\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TAMP2F}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga436cbba9b17ad91735e876596c8a6914}{RTC\+\_\+\+ISR\+\_\+\+TAMP2\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TAMP1\+F\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84bbb84dba6aef26a16b2410c3a3ec5d}{RTC\+\_\+\+ISR\+\_\+\+TAMP1\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+TAMP1\+F\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TAMP1F}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84bbb84dba6aef26a16b2410c3a3ec5d}{RTC\+\_\+\+ISR\+\_\+\+TAMP1\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TSOVF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a44c6cf950526be3f768c9175e3e62e}{RTC\+\_\+\+ISR\+\_\+\+TSOVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+TSOVF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TSOVF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a44c6cf950526be3f768c9175e3e62e}{RTC\+\_\+\+ISR\+\_\+\+TSOVF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TSF\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5151d79a2761d423ddbc0b6c3cca1f}{RTC\+\_\+\+ISR\+\_\+\+TSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+TSF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TSF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5151d79a2761d423ddbc0b6c3cca1f}{RTC\+\_\+\+ISR\+\_\+\+TSF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+WUTF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53360cc2baf2a2142289493b2a16c372}{RTC\+\_\+\+ISR\+\_\+\+WUTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+WUTF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+WUTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53360cc2baf2a2142289493b2a16c372}{RTC\+\_\+\+ISR\+\_\+\+WUTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ALRBF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac80e30a64a34bd547229f68b76d63a87}{RTC\+\_\+\+ISR\+\_\+\+ALRBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+ALRBF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ALRBF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac80e30a64a34bd547229f68b76d63a87}{RTC\+\_\+\+ISR\+\_\+\+ALRBF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ALRAF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5aeb3a57686a3bca74ebce43559161e}{RTC\+\_\+\+ISR\+\_\+\+ALRAF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+ALRAF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ALRAF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5aeb3a57686a3bca74ebce43559161e}{RTC\+\_\+\+ISR\+\_\+\+ALRAF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+INIT\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e864e670cc4643c1e65b21da150c74}{RTC\+\_\+\+ISR\+\_\+\+INIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+INIT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+INIT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e864e670cc4643c1e65b21da150c74}{RTC\+\_\+\+ISR\+\_\+\+INIT\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+INITF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a29ce1f3e261024726679c17f42a9b1}{RTC\+\_\+\+ISR\+\_\+\+INITF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+INITF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+INITF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a29ce1f3e261024726679c17f42a9b1}{RTC\+\_\+\+ISR\+\_\+\+INITF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+RSF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f87ecd7737391a4ff0c236a17dbfd32}{RTC\+\_\+\+ISR\+\_\+\+RSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+RSF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+RSF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f87ecd7737391a4ff0c236a17dbfd32}{RTC\+\_\+\+ISR\+\_\+\+RSF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+INITS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25131777233cef2dfffdc178667559e4}{RTC\+\_\+\+ISR\+\_\+\+INITS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+INITS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+INITS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25131777233cef2dfffdc178667559e4}{RTC\+\_\+\+ISR\+\_\+\+INITS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+SHPF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cc41c7b626c5047f97fac12337395d}{RTC\+\_\+\+ISR\+\_\+\+SHPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+SHPF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+SHPF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cc41c7b626c5047f97fac12337395d}{RTC\+\_\+\+ISR\+\_\+\+SHPF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+WUTWF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga673f0ff6267142391ca1d37289b305f2}{RTC\+\_\+\+ISR\+\_\+\+WUTWF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+WUTWF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+WUTWF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga673f0ff6267142391ca1d37289b305f2}{RTC\+\_\+\+ISR\+\_\+\+WUTWF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ALRBWF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cf9f3b0159c2f29749babdc55ef1a1b}{RTC\+\_\+\+ISR\+\_\+\+ALRBWF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+ALRBWF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ALRBWF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cf9f3b0159c2f29749babdc55ef1a1b}{RTC\+\_\+\+ISR\+\_\+\+ALRBWF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ALRAWF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d96dae4fdd343fe6e9ebc7c5f7d80d}{RTC\+\_\+\+ISR\+\_\+\+ALRAWF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+ALRAWF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ALRAWF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d96dae4fdd343fe6e9ebc7c5f7d80d}{RTC\+\_\+\+ISR\+\_\+\+ALRAWF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f883861bb963a097885c5773f3c0b15}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+A}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f883861bb963a097885c5773f3c0b15}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776acde6c1789c37371eb440492825ab}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+S}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776acde6c1789c37371eb440492825ab}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c2d178daf42c0febdbf67583a83b6a0}{RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+WUTR\+\_\+\+WUT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c2d178daf42c0febdbf67583a83b6a0}{RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ade8f686276ed4761f3741cd928b500}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ade8f686276ed4761f3741cd928b500}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf0424c522933862730917c9c79f81b}{RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf0424c522933862730917c9c79f81b}{RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b864018e7de62c954d6fff34bde926f}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+DT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b864018e7de62c954d6fff34bde926f}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb880cece843ba5314120abcf14e9fc}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2e76ce2645d0c9d2587d4172edcd58}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f818fa2666247ad93611752020097b1}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+DU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f818fa2666247ad93611752020097b1}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga687a85ed4e7623bdb60196f706ab62e9}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2ec65de047fdece20083f030cc6cfd}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0050d5e8d64e4f684e325446ea173a}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a55db963d0707fc0ae14bffc51c297}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b72eca3af2788a6df2aab8efdf48c7e}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b72eca3af2788a6df2aab8efdf48c7e}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ed4ff622a2ac83edfaadc596995c61a}{RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+PM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ed4ff622a2ac83edfaadc596995c61a}{RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfbc262cd63d3a1c5cdf4937cc57ec37}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+HT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfbc262cd63d3a1c5cdf4937cc57ec37}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4165b904cdf6bdf4ed6c892d73953453}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab50f98903ad0183c52c40375d45d4d77}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3da70f04ca3c7c2f90ee0d0d3c9201}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+HU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3da70f04ca3c7c2f90ee0d0d3c9201}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756c2c137f6d1f89bba95347245b014c}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2068b4116fca73a63b1c98f51902acef}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7642e83ff425a1fe2695d1100ce7c35}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f516916142b3ea6110619e8dc600d2a}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0fda62acb0b820b859291e4b45e409}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0fda62acb0b820b859291e4b45e409}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac320cc91348b22f3e5c0d6106594c09e}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac320cc91348b22f3e5c0d6106594c09e}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dab36fbc475b7ec4442020f159601c6}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6782f11cc7f8edf401dec2ff436d7968}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf766f39637efe114b38a1aceb352328d}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac05e67cdb4da1882dd5b8f5a8fe51bb2}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MNU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac05e67cdb4da1882dd5b8f5a8fe51bb2}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb5ead84647f92b0d1efcf8decb0dd8f}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga656311cb5632dbc9b4fb5dd2288a6e66}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc164d7ff70842858281cfaff5f29374}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e1199b4140613e8a1dbe283dd89c772}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga838b33a3595df6fe68152bb31f812beb}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga838b33a3595df6fe68152bb31f812beb}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f558ae0134c82f7f64c31a4d8bb33f0}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+ST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f558ae0134c82f7f64c31a4d8bb33f0}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5c1ad41702da26788f5ef52c0d05ca}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e771d8055c52a1186d3f47dd567457a}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fdfe4a92c7ab0c326dc9f2638318f97}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37bf69143ae7921782d1baa390c1c866}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+SU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37bf69143ae7921782d1baa390c1c866}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf99585af681202a201178f8156dffe}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d7edbd0609415ca3a328f8498c4a63c}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga485a8c274aa56f705dc1363484d7085f}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d41833996dbd77a0bfbcd9889957a2}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6359d5b79cd667e4f7f093e0d0ee8320}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6359d5b79cd667e4f7f093e0d0ee8320}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff53d89da5c55043f8d32e800319b0c0}{RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff53d89da5c55043f8d32e800319b0c0}{RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf438133a0350e3c1f9e956ea59c165e}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+DT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf438133a0350e3c1f9e956ea59c165e}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34531fadcc9d2a702b3b7138831fb4c8}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeb8410cfd578e600049846a694dc00d}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba5234dbab35f4bcc6b1a49b633c9d83}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+DU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba5234dbab35f4bcc6b1a49b633c9d83}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9886cb39e9c89c40ddc33c6e7659db5}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga121e8284bdc7ebd634f71e5810dc4f85}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b99f99d3666212ab673dbc9f7f3192}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8551995a404be9f58511ea22dca71f1a}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a10ef06416ab43ddcc978f7c484fd30}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a10ef06416ab43ddcc978f7c484fd30}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb73d11c2f8f01d03b143bf0eb50a3c1}{RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+PM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb73d11c2f8f01d03b143bf0eb50a3c1}{RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1a64e9998a2032590d32d8e93ac89ad}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+HT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1a64e9998a2032590d32d8e93ac89ad}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbddfb1b1ff41f1b76f5ccfb6eb29362}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3219c5b314ca459c8dcb93c140b210cb}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f950667f6001e8b23b88b355cc072a}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+HU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f950667f6001e8b23b88b355cc072a}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0223058b7ae0a4ae57a7a7997440385e}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a7c34c4e83f374790e3ed27a3e23443}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e6d673134918e74d9a0f06ca4dc479}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae538b44aa24031a294442dc47f6849f5}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a678de5920eddb36f8edc45c992aa10}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a678de5920eddb36f8edc45c992aa10}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4abe6f205a3aafc2fdd5930b06ca5250}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4abe6f205a3aafc2fdd5930b06ca5250}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1170e6bedeafe4da96568080fe3bbe3}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56977652001bc709e4c37fce5647eb40}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbdfd2b2b1fc039fe8efdd6df612b220}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ee879ec288fff19824ee589b54972b}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MNU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ee879ec288fff19824ee589b54972b}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93830709da4736a2e8da1cf3a3596dda}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9cab4a9df6a1e45e2a3212b357e1bef}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga869e14a514b3d140a2dcad669e2ab3e0}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec666ddc3d2c205d46d4e1e5bdcf9243}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f741db655cf45b9b6b254c491f3738d}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f741db655cf45b9b6b254c491f3738d}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1a51469b2ad8675eeee8a39ea29ff7}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+ST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1a51469b2ad8675eeee8a39ea29ff7}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2514a54011c9ff7b48939e9cbd13f859}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b6e10efeaeac2898a754e2a360fb27}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e1673ab928b5e43e9fa9b65d2122c}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b09e067d4a36bd9c6a85ec3193da6d2}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+SU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b09e067d4a36bd9c6a85ec3193da6d2}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa325b93084bf6fdc494842e1f0b652}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72ed3dd8ae6a59462a99f8c3d8c316e5}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac21f97b7b207139ffb0d1e6ede81bb91}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b548175b400ee92c11c2c446d6d129b}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81983eda15eb251ae9e94a8290450cb1}{RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+WPR\+\_\+\+KEY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81983eda15eb251ae9e94a8290450cb1}{RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e04530ca01c9863f847c09f51f64304}{RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+SSR\+\_\+\+SS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e04530ca01c9863f847c09f51f64304}{RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c15ddd7f663060a1e540ded10aab86}{RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c15ddd7f663060a1e540ded10aab86}{RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145edd31d622a96121168d7f54af1f63}{RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+SHIFTR\+\_\+\+ADD1S}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145edd31d622a96121168d7f54af1f63}{RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga844125f323c84655caa5d09de90d676a}{RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+PM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga844125f323c84655caa5d09de90d676a}{RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c592f62a64ad486af67101a02badba}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+HT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c592f62a64ad486af67101a02badba}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b682daaa79917786d55c2bf44a80325}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a35c1a1f98f2aeb73235d940922f9cf}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd9c8067bccd2967bbbb5cd3bad9375}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+HU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd9c8067bccd2967bbbb5cd3bad9375}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a235fd8965c706e7f57327f6e5ce72d}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f2bc31a8d01d7621de40d146b15fb7}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d848f11cf3130bb6560d117f97b7da3}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga703c813d88b2c9ab350cb0218ff4bbe7}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eefd1e26e643f63b5550cebcfb7a597}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+MNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eefd1e26e643f63b5550cebcfb7a597}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04bea9e3f4645257b8bd955f3ba80ce}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf30459ae8455ad0fb382dd866446c83}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga513f78562b18cfc36f52e80be9cb20d5}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989ebeea3d902970e5189c667f08dd57}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+MNU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989ebeea3d902970e5189c667f08dd57}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ff1f79f2ab33d00a979979d486bc44}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506d192fef16558c9b0b7ed9e1a9147c}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407a93c758b95a1ebf3c41c36fb6f07e}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55cd85d2e58a819637d15f70f7179a0}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653df3d0cdd6c8235762f5152dda55c9}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+ST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653df3d0cdd6c8235762f5152dda55c9}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d733a561ad71ee4c63c4e0a3ed5f32}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807073dc98612721530a79df5b5c265a}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee05d278bdd457b4f61d797e45520d13}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf868c2dda50075428856aa7551f712c4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+SU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf868c2dda50075428856aa7551f712c4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8990f4d1d493012289778e854c52e97e}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab6f4275d2a15e7307363124c03a64a4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5610b3103a8a6653204f4fe7e9ea8587}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28790ae937a50ba6fb4aff5a9f5afbcb}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9022409e82c29cf18da7efe49032caf}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+WDU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9022409e82c29cf18da7efe49032caf}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e9cbf062e41eecacccde522e24452c1}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44259df3c6dc88e8168c7dcd5e6abf91}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2add59486679cc53f521c139d72852}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11fc35bffeed3dbfb7f08e75f8319da}{RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+MT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11fc35bffeed3dbfb7f08e75f8319da}{RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85638fe2912aec33b38fcfc51e97aa2e}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+MU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85638fe2912aec33b38fcfc51e97aa2e}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cf9d23d49e121268a25445a7eed2f35}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49093134e4ead8b4990e5e1628db0692}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f31eb674f5a67402b6a3eb578b70a5}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad67666c54ef1be79a500484a5e755827}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e5fcdf15ef6bff31a9fa1857f88811}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+DT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e5fcdf15ef6bff31a9fa1857f88811}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81e02a917946bddaa027a04538576533}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga886739ae0e8c0f6144dbd774c203ed5f}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1e801e7d2a8c93a4ac5272a6037dde}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+DU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1e801e7d2a8c93a4ac5272a6037dde}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b7eccac0c3cd20a3f3cd8bce1693ad}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa43ed53b8109ff32755885127ba987ce}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3d774b7df9cff6e6eecafa7c42a059}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga209573a43dd1f21ef569d75593ad03f8}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d13c3c83f99d3bdf8fc33ea42b3aecd}{RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSSSR\+\_\+\+SS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d13c3c83f99d3bdf8fc33ea42b3aecd}{RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5632e54eb1a07b95a3024c2a52665a24}{RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5632e54eb1a07b95a3024c2a52665a24}{RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a1d426d16a747f07e8d8cf98c7275e}{RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALW8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a1d426d16a747f07e8d8cf98c7275e}{RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa75bb89101a1da73b2d78c1486dbf2e2}{RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALW16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa75bb89101a1da73b2d78c1486dbf2e2}{RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347a7b8bed29029bd0d8a78ce03268c8}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347a7b8bed29029bd0d8a78ce03268c8}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeffec95cc4cbbdbc77e907818b8c7ebd}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+0}}~(0x001\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b908b77786838e5e2e8a1ee2cbbeeff}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+1}}~(0x002\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09f14c1ff24a01d51d5b6c0bba220d6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+2}}~(0x004\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9146fbef6a53896f3160c89ed651b90}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+3}}~(0x008\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe04fc9762d3f680f9145a50898c27b}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+4}}~(0x010\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4966c71cab83be4069e0566222d375}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+5}}~(0x020\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae240b185d0c9c6e314a456627e6e4834}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+6}}~(0x040\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8880325073e167137366402f15d5683}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+7}}~(0x080\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8381cc75166acfc4b4c686ad7e5e599a}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+8}}~(0x100\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+MF\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04fc9861710ade347f6319dd2e0557fa}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+MF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+MF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04fc9861710ade347f6319dd2e0557fa}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+MF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+NOERASE\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02b5e3123c535b8419033b6de0e55c1e}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+NOERASE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+NOERASE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+NOERASE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02b5e3123c535b8419033b6de0e55c1e}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+NOERASE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+IE\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11a71fe7662f4501cd5dcd1e09816850}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+IE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+IE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11a71fe7662f4501cd5dcd1e09816850}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+MF\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf46e42e3f2105ebbd437767143307e59}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+MF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+MF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf46e42e3f2105ebbd437767143307e59}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+MF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+NOERASE\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4cd62373ee6c45984fb0a10f46038a9}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+NOERASE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+NOERASE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+NOERASE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4cd62373ee6c45984fb0a10f46038a9}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+NOERASE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+IE\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d200b5a4d223f5f883e82972d6a954}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+IE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+IE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d200b5a4d223f5f883e82972d6a954}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+MF\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga392ddda0bb239c1cdc09098d2c3e7c85}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+MF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+MF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga392ddda0bb239c1cdc09098d2c3e7c85}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+MF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+NOERASE\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb8c661b45c53ad9a79a9ceb3417b411}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+NOERASE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+NOERASE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+NOERASE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb8c661b45c53ad9a79a9ceb3417b411}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+NOERASE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+IE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6408b00ac101c2ab28d69cbc7e24cef}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+IE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+IE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6408b00ac101c2ab28d69cbc7e24cef}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMPPUDIS\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387baf51c02f993befac41120b14f953}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPPUDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMPPUDIS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMPPUDIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387baf51c02f993befac41120b14f953}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPPUDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMPPRCH\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ddaea72771ecfc43a3e229ee8074de}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPPRCH\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMPPRCH\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMPPRCH}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ddaea72771ecfc43a3e229ee8074de}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPPRCH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9871e15634e7eb50948fda4de85894fd}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPPRCH\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMPPRCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8806827095c8ed730640a2f63600a357}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPPRCH\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMPPRCH\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFLT\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8f1e38b01a7e076ae5cdb2c3f76cf75}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFLT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFLT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFLT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8f1e38b01a7e076ae5cdb2c3f76cf75}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFLT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga883ca16d0d05d580b8dc6c82ed1d7305}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFLT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFLT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1abede0bb2ad9d291aad5969994b603a}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFLT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFLT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFREQ\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga091ed26cee7a39a2e233e6f0f2365d9a}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFREQ\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFREQ\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFREQ}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga091ed26cee7a39a2e233e6f0f2365d9a}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFREQ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd672b571bc4d8c189b1fa7b664d5c74}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFREQ\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga907933e9d7271be72a1b592b33e14ca2}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFREQ\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26dc177350926d6a57c613606f3ff0e9}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFREQ\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFREQ\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMPTS\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a23829006d1a9f0ba904bee377c5fc4}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMPTS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMPTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a23829006d1a9f0ba904bee377c5fc4}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPTS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+TRG\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32920dc4eeebf6f7bb6b22bc6e1cbb7}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+TRG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+TRG\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+TRG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32920dc4eeebf6f7bb6b22bc6e1cbb7}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+TRG\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+E\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b414d0129aa9330890b5b9c9629c4b}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+E\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3E}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b414d0129aa9330890b5b9c9629c4b}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+TRG\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c76825aa7e07daf3adabfeb954a2b1}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+TRG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+TRG\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+TRG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c76825aa7e07daf3adabfeb954a2b1}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+TRG\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+E\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55380f23454d9ca6a1c583e87831d86f}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+E\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2E}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55380f23454d9ca6a1c583e87831d86f}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMPIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bce01844bee9283177678304dd07d5a}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMPIE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMPIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bce01844bee9283177678304dd07d5a}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+TRG\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1045f3fcfcf33653b8e849630b3d8246}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+TRG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+TRG\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+TRG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1045f3fcfcf33653b8e849630b3d8246}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+TRG\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+E\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98e37d74a7531f6a4ee2184f6fc71e45}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+E\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1E}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98e37d74a7531f6a4ee2184f6fc71e45}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77d71d0606814b6d20253a645bdb5936}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77d71d0606814b6d20253a645bdb5936}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeebbc0dfc0a20887ef3582feaa5f1c2b}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbdb202f388835593843f480c3b3af57}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95feb5de45a74d7c75c1fc6515c32870}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94c65876a1baf0984a6f85aa836b8d0}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba25e1519a8aa3222912425ae4c4229}{RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMASSR\+\_\+\+SS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba25e1519a8aa3222912425ae4c4229}{RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f65537e9a664f30ca7f3099c6fcc5f}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f65537e9a664f30ca7f3099c6fcc5f}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4d60185d1ac432b24b0a95e2918902f}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9763a1a382e40cc2ebfa6d84369580df}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga598283f8a8926f0dcb7916a2224f79bc}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf017c71fc7eb34519de3945a028677b}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea93544826ca1a8e920ffd0f46c2bbe}{RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBSSR\+\_\+\+SS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea93544826ca1a8e920ffd0f46c2bbe}{RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+OR\+\_\+\+OUT\+\_\+\+RMP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1e7883e788f17a0fb71f53c65ecc66b}{RTC\+\_\+\+OR\+\_\+\+OUT\+\_\+\+RMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+OR\+\_\+\+OUT\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+OR\+\_\+\+OUT\+\_\+\+RMP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1e7883e788f17a0fb71f53c65ecc66b}{RTC\+\_\+\+OR\+\_\+\+OUT\+\_\+\+RMP\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+OR\+\_\+\+ALARMOUTTYPE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2b2b81aa8e0fcbce6d8d199e31d7724}{RTC\+\_\+\+OR\+\_\+\+ALARMOUTTYPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+OR\+\_\+\+ALARMOUTTYPE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+OR\+\_\+\+ALARMOUTTYPE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2b2b81aa8e0fcbce6d8d199e31d7724}{RTC\+\_\+\+OR\+\_\+\+ALARMOUTTYPE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP0\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65152adac13a55042ab984b782cf785b}{RTC\+\_\+\+BKP0\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP0\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP0R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65152adac13a55042ab984b782cf785b}{RTC\+\_\+\+BKP0\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP1\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1232543b3a22da7aac7131e173182686}{RTC\+\_\+\+BKP1\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP1\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP1R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1232543b3a22da7aac7131e173182686}{RTC\+\_\+\+BKP1\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP2\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe778fc6aa04076af499bfe4eef8f5e1}{RTC\+\_\+\+BKP2\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP2\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP2R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe778fc6aa04076af499bfe4eef8f5e1}{RTC\+\_\+\+BKP2\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP3\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e99106bc39a8e81bf48352827d0ddaf}{RTC\+\_\+\+BKP3\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP3\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP3R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e99106bc39a8e81bf48352827d0ddaf}{RTC\+\_\+\+BKP3\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP4\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64613b1fe898ececd40ffe481df742ab}{RTC\+\_\+\+BKP4\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP4\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP4R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64613b1fe898ececd40ffe481df742ab}{RTC\+\_\+\+BKP4\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP5\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2335682b85414d8d53d4fffdfc3bf190}{RTC\+\_\+\+BKP5\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP5\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP5R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2335682b85414d8d53d4fffdfc3bf190}{RTC\+\_\+\+BKP5\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP6\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cca326be267e10381f4d4f9d5951c32}{RTC\+\_\+\+BKP6\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP6\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP6R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cca326be267e10381f4d4f9d5951c32}{RTC\+\_\+\+BKP6\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP7\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ad5bf67535cba7d3de78d72ae79d79}{RTC\+\_\+\+BKP7\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP7\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP7R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ad5bf67535cba7d3de78d72ae79d79}{RTC\+\_\+\+BKP7\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP8\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ae366e9c0ad90225479d0d6d4e1544}{RTC\+\_\+\+BKP8\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP8\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP8R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ae366e9c0ad90225479d0d6d4e1544}{RTC\+\_\+\+BKP8\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP9\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf039d5e2bf31dc293bd3b84a186bd8c8}{RTC\+\_\+\+BKP9\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP9\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP9R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf039d5e2bf31dc293bd3b84a186bd8c8}{RTC\+\_\+\+BKP9\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP10\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425836775a344f3d199760028c01b22f}{RTC\+\_\+\+BKP10\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP10\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP10R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425836775a344f3d199760028c01b22f}{RTC\+\_\+\+BKP10\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP11\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803ec730ae4020d5b80df83b21990b31}{RTC\+\_\+\+BKP11\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP11\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP11R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803ec730ae4020d5b80df83b21990b31}{RTC\+\_\+\+BKP11\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP12\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed050277146eb1c2fa2a8e8eb778888}{RTC\+\_\+\+BKP12\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP12\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP12R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed050277146eb1c2fa2a8e8eb778888}{RTC\+\_\+\+BKP12\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP13\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1c04da88aaae10d0bcf45816608b8e}{RTC\+\_\+\+BKP13\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP13\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP13R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1c04da88aaae10d0bcf45816608b8e}{RTC\+\_\+\+BKP13\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP14\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceeefc705b2bd138b6ec84bd606dbe86}{RTC\+\_\+\+BKP14\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP14\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP14R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceeefc705b2bd138b6ec84bd606dbe86}{RTC\+\_\+\+BKP14\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP15\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae55844e319f165ba23ba0b2d5a9ff2ee}{RTC\+\_\+\+BKP15\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP15\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP15R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae55844e319f165ba23ba0b2d5a9ff2ee}{RTC\+\_\+\+BKP15\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP16\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad53cd82e4d08160a2169cf0d6122ba7a}{RTC\+\_\+\+BKP16\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP16\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP16R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad53cd82e4d08160a2169cf0d6122ba7a}{RTC\+\_\+\+BKP16\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP17\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb00d71ec7bae68636740347f971bb05}{RTC\+\_\+\+BKP17\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP17\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP17R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb00d71ec7bae68636740347f971bb05}{RTC\+\_\+\+BKP17\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP18\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad06553479e94b2bbd23fde19bbcf0667}{RTC\+\_\+\+BKP18\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP18\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP18R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad06553479e94b2bbd23fde19bbcf0667}{RTC\+\_\+\+BKP18\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP19\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd25b421b61fc893df921c7ea4d58f1}{RTC\+\_\+\+BKP19\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP19\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP19R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd25b421b61fc893df921c7ea4d58f1}{RTC\+\_\+\+BKP19\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP20\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8b5f19073a66dcee2eaca0c90923b50}{RTC\+\_\+\+BKP20\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP20\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP20R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8b5f19073a66dcee2eaca0c90923b50}{RTC\+\_\+\+BKP20\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP21\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecfa2f5cd0f514b1398e458bb5fc886}{RTC\+\_\+\+BKP21\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP21\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP21R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecfa2f5cd0f514b1398e458bb5fc886}{RTC\+\_\+\+BKP21\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP22\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7c7c67e5da8197c53cdafa2ff254160}{RTC\+\_\+\+BKP22\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP22\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP22R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7c7c67e5da8197c53cdafa2ff254160}{RTC\+\_\+\+BKP22\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP23\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf14790c23a043d02c4634985264dfd2f}{RTC\+\_\+\+BKP23\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP23\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP23R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf14790c23a043d02c4634985264dfd2f}{RTC\+\_\+\+BKP23\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP24\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2dd76626ef5b916473f3d74b2000c5e}{RTC\+\_\+\+BKP24\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP24\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP24R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2dd76626ef5b916473f3d74b2000c5e}{RTC\+\_\+\+BKP24\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP25\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a0c53403a0c62c71fec1de162c4c9a}{RTC\+\_\+\+BKP25\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP25\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP25R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a0c53403a0c62c71fec1de162c4c9a}{RTC\+\_\+\+BKP25\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP26\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga859f3b1aa74472f46601499d01f9dcd7}{RTC\+\_\+\+BKP26\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP26\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP26R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga859f3b1aa74472f46601499d01f9dcd7}{RTC\+\_\+\+BKP26\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP27\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada28f0d813aa2126009ecb2cb2a609b9}{RTC\+\_\+\+BKP27\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP27\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP27R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada28f0d813aa2126009ecb2cb2a609b9}{RTC\+\_\+\+BKP27\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP28\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga333796bde935736450d94b4127801eab}{RTC\+\_\+\+BKP28\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP28\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP28R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga333796bde935736450d94b4127801eab}{RTC\+\_\+\+BKP28\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP29\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ab1e15c7f06179a39265ce4ee573c4b}{RTC\+\_\+\+BKP29\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP29\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP29R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ab1e15c7f06179a39265ce4ee573c4b}{RTC\+\_\+\+BKP29\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP30\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7968c29d465d088120c8307a66f19e31}{RTC\+\_\+\+BKP30\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP30\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP30R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7968c29d465d088120c8307a66f19e31}{RTC\+\_\+\+BKP30\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP31\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga720a52ec33ec62ce994f2f31d6a91b70}{RTC\+\_\+\+BKP31\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP31\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP31R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga720a52ec33ec62ce994f2f31d6a91b70}{RTC\+\_\+\+BKP31\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP\+\_\+\+NUMBER\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa7bd87fe150df85f5a3bcaca358677}{RTC\+\_\+\+BKP\+\_\+\+NUMBER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+BKP\+\_\+\+NUMBER\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP\+\_\+\+NUMBER}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa7bd87fe150df85f5a3bcaca358677}{RTC\+\_\+\+BKP\+\_\+\+NUMBER\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+CR\+\_\+\+SPDIFEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga263c8297dc1b5960a7e9c83140a6b81d}{SPDIFRX\+\_\+\+CR\+\_\+\+SPDIFEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SPDIFRX\+\_\+\+CR\+\_\+\+SPDIFEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001d1e794c137b7f0b9a074288f3ce95}{SPDIFRX\+\_\+\+CR\+\_\+\+SPDIFEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga263c8297dc1b5960a7e9c83140a6b81d}{SPDIFRX\+\_\+\+CR\+\_\+\+SPDIFEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+CR\+\_\+\+RXDMAEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c9e851a96101363bfca9feb58a0481e}{SPDIFRX\+\_\+\+CR\+\_\+\+RXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+CR\+\_\+\+RXDMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cbb773dec048d21416f8243f4ce8998}{SPDIFRX\+\_\+\+CR\+\_\+\+RXDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c9e851a96101363bfca9feb58a0481e}{SPDIFRX\+\_\+\+CR\+\_\+\+RXDMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+CR\+\_\+\+RXSTEO\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc41fbd68bb86f2aa3cebcfc706a0c7d}{SPDIFRX\+\_\+\+CR\+\_\+\+RXSTEO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+CR\+\_\+\+RXSTEO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab48e91c96013dd27da45fe99753dde43}{SPDIFRX\+\_\+\+CR\+\_\+\+RXSTEO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc41fbd68bb86f2aa3cebcfc706a0c7d}{SPDIFRX\+\_\+\+CR\+\_\+\+RXSTEO\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+CR\+\_\+\+DRFMT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38186fc9f7de7c2a96e1800297bcdc45}{SPDIFRX\+\_\+\+CR\+\_\+\+DRFMT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SPDIFRX\+\_\+\+CR\+\_\+\+DRFMT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5d2d461bbcd923fe3ea3ba2328233cb}{SPDIFRX\+\_\+\+CR\+\_\+\+DRFMT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38186fc9f7de7c2a96e1800297bcdc45}{SPDIFRX\+\_\+\+CR\+\_\+\+DRFMT\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+CR\+\_\+\+PMSK\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3278f818344e8b37a767835a0b9ff0}{SPDIFRX\+\_\+\+CR\+\_\+\+PMSK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+CR\+\_\+\+PMSK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74e23d12c67095b7bc2d30716e5e49c3}{SPDIFRX\+\_\+\+CR\+\_\+\+PMSK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3278f818344e8b37a767835a0b9ff0}{SPDIFRX\+\_\+\+CR\+\_\+\+PMSK\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+CR\+\_\+\+VMSK\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c7661829ad090530be32ba49841cbce}{SPDIFRX\+\_\+\+CR\+\_\+\+VMSK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+CR\+\_\+\+VMSK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga763a362a1374a867a0e46b052aad3e5f}{SPDIFRX\+\_\+\+CR\+\_\+\+VMSK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c7661829ad090530be32ba49841cbce}{SPDIFRX\+\_\+\+CR\+\_\+\+VMSK\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+CR\+\_\+\+CUMSK\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01ea87ad78f1668140503d85e6d446df}{SPDIFRX\+\_\+\+CR\+\_\+\+CUMSK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+CR\+\_\+\+CUMSK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b8f10ef5ccdddcc057a0da752a85ec}{SPDIFRX\+\_\+\+CR\+\_\+\+CUMSK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01ea87ad78f1668140503d85e6d446df}{SPDIFRX\+\_\+\+CR\+\_\+\+CUMSK\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+CR\+\_\+\+PTMSK\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad227d127bfde9e1b176aa96fc7aba548}{SPDIFRX\+\_\+\+CR\+\_\+\+PTMSK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+CR\+\_\+\+PTMSK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabecd8b7bc2803bb21a5a8d6c7a6f6954}{SPDIFRX\+\_\+\+CR\+\_\+\+PTMSK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad227d127bfde9e1b176aa96fc7aba548}{SPDIFRX\+\_\+\+CR\+\_\+\+PTMSK\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+CR\+\_\+\+CBDMAEN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga263b02eb883ae7f6f6da148cdccae96a}{SPDIFRX\+\_\+\+CR\+\_\+\+CBDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+CR\+\_\+\+CBDMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03fe45e0ec5cc5c8851085bd3978f938}{SPDIFRX\+\_\+\+CR\+\_\+\+CBDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga263b02eb883ae7f6f6da148cdccae96a}{SPDIFRX\+\_\+\+CR\+\_\+\+CBDMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+CR\+\_\+\+CHSEL\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80d0e26c2e4c4f79d346e79780ad4ec1}{SPDIFRX\+\_\+\+CR\+\_\+\+CHSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+CR\+\_\+\+CHSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7396e4e88643decddac38350053210cd}{SPDIFRX\+\_\+\+CR\+\_\+\+CHSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80d0e26c2e4c4f79d346e79780ad4ec1}{SPDIFRX\+\_\+\+CR\+\_\+\+CHSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+CR\+\_\+\+NBTR\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274fcb33ac1508ec77459b77f557870b}{SPDIFRX\+\_\+\+CR\+\_\+\+NBTR\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SPDIFRX\+\_\+\+CR\+\_\+\+NBTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68711d79cb8ac595c09c077ff95f62d2}{SPDIFRX\+\_\+\+CR\+\_\+\+NBTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274fcb33ac1508ec77459b77f557870b}{SPDIFRX\+\_\+\+CR\+\_\+\+NBTR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+CR\+\_\+\+WFA\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga780a05d7f22c6cf1f7b0a8ce17d565fe}{SPDIFRX\+\_\+\+CR\+\_\+\+WFA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+CR\+\_\+\+WFA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa301416837bb7c0d589e7790096272f8}{SPDIFRX\+\_\+\+CR\+\_\+\+WFA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga780a05d7f22c6cf1f7b0a8ce17d565fe}{SPDIFRX\+\_\+\+CR\+\_\+\+WFA\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+CR\+\_\+\+INSEL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50714c33197e8c4ba76ef1dbf1ca4687}{SPDIFRX\+\_\+\+CR\+\_\+\+INSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SPDIFRX\+\_\+\+CR\+\_\+\+INSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga122efa96b26b47e05bded265f81535c9}{SPDIFRX\+\_\+\+CR\+\_\+\+INSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50714c33197e8c4ba76ef1dbf1ca4687}{SPDIFRX\+\_\+\+CR\+\_\+\+INSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+CR\+\_\+\+CKSEN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085ac1aaec704780682e87609d3f670d}{SPDIFRX\+\_\+\+CR\+\_\+\+CKSEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+CR\+\_\+\+CKSEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d5a4b2d67f02f3779087db971da8193}{SPDIFRX\+\_\+\+CR\+\_\+\+CKSEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085ac1aaec704780682e87609d3f670d}{SPDIFRX\+\_\+\+CR\+\_\+\+CKSEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+CR\+\_\+\+CKSBKPEN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4169e9770353f64fa4cebfda688b185}{SPDIFRX\+\_\+\+CR\+\_\+\+CKSBKPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+CR\+\_\+\+CKSBKPEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6c61ca26f195133dd9819554ba6440a}{SPDIFRX\+\_\+\+CR\+\_\+\+CKSBKPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4169e9770353f64fa4cebfda688b185}{SPDIFRX\+\_\+\+CR\+\_\+\+CKSBKPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+IMR\+\_\+\+RXNEIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3a59d40c7cb992ba1bb623fdeb1177f}{SPDIFRX\+\_\+\+IMR\+\_\+\+RXNEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+IMR\+\_\+\+RXNEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa0134447bc55493c602076a0756b81}{SPDIFRX\+\_\+\+IMR\+\_\+\+RXNEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3a59d40c7cb992ba1bb623fdeb1177f}{SPDIFRX\+\_\+\+IMR\+\_\+\+RXNEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+IMR\+\_\+\+CSRNEIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac44e5aa67a9bee97b5a5e50d49a9368d}{SPDIFRX\+\_\+\+IMR\+\_\+\+CSRNEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+IMR\+\_\+\+CSRNEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74038bd3fe4089eca6fbf0bb3d6158ec}{SPDIFRX\+\_\+\+IMR\+\_\+\+CSRNEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac44e5aa67a9bee97b5a5e50d49a9368d}{SPDIFRX\+\_\+\+IMR\+\_\+\+CSRNEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+IMR\+\_\+\+PERRIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac37a5213bdc356c3c6ebb78fbc358f55}{SPDIFRX\+\_\+\+IMR\+\_\+\+PERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+IMR\+\_\+\+PERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab749499a8635b7c588b0f03f3d17594b}{SPDIFRX\+\_\+\+IMR\+\_\+\+PERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac37a5213bdc356c3c6ebb78fbc358f55}{SPDIFRX\+\_\+\+IMR\+\_\+\+PERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+IMR\+\_\+\+OVRIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace02976a09f6d0d47dd90b87654f7b7}{SPDIFRX\+\_\+\+IMR\+\_\+\+OVRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+IMR\+\_\+\+OVRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafecd0e2300d70b556f595aae4ca8c389}{SPDIFRX\+\_\+\+IMR\+\_\+\+OVRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace02976a09f6d0d47dd90b87654f7b7}{SPDIFRX\+\_\+\+IMR\+\_\+\+OVRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+IMR\+\_\+\+SBLKIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe5e99f9303749eb8d539c9d5195bae2}{SPDIFRX\+\_\+\+IMR\+\_\+\+SBLKIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+IMR\+\_\+\+SBLKIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92596436733f2fcfec499ca8153cd9e3}{SPDIFRX\+\_\+\+IMR\+\_\+\+SBLKIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe5e99f9303749eb8d539c9d5195bae2}{SPDIFRX\+\_\+\+IMR\+\_\+\+SBLKIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+IMR\+\_\+\+SYNCDIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae00e5e9c1e6c78d3225de13b868dbb8b}{SPDIFRX\+\_\+\+IMR\+\_\+\+SYNCDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+IMR\+\_\+\+SYNCDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a734f78e443108dd76d4ba987a5c25}{SPDIFRX\+\_\+\+IMR\+\_\+\+SYNCDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae00e5e9c1e6c78d3225de13b868dbb8b}{SPDIFRX\+\_\+\+IMR\+\_\+\+SYNCDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+IMR\+\_\+\+IFEIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a83e769be4118c3d44e3b3f41a9f526}{SPDIFRX\+\_\+\+IMR\+\_\+\+IFEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+IMR\+\_\+\+IFEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga823e12e0e63c040893ca35a85b8012fe}{SPDIFRX\+\_\+\+IMR\+\_\+\+IFEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a83e769be4118c3d44e3b3f41a9f526}{SPDIFRX\+\_\+\+IMR\+\_\+\+IFEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32c516e7143882607b15d347c3694e3b}{SPDIFRX\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga246be6a268c9dac7b91354f815df08e3}{SPDIFRX\+\_\+\+SR\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32c516e7143882607b15d347c3694e3b}{SPDIFRX\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+SR\+\_\+\+CSRNE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf12d4a48478468869d7ad866b0c4a947}{SPDIFRX\+\_\+\+SR\+\_\+\+CSRNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+SR\+\_\+\+CSRNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443e62b84a111d99cf941b5080e2c0a8}{SPDIFRX\+\_\+\+SR\+\_\+\+CSRNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf12d4a48478468869d7ad866b0c4a947}{SPDIFRX\+\_\+\+SR\+\_\+\+CSRNE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+SR\+\_\+\+PERR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb2e0ff6c13b3369386157cd0cb65c6}{SPDIFRX\+\_\+\+SR\+\_\+\+PERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+SR\+\_\+\+PERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0811c3a40138a5c751d8dc9387691309}{SPDIFRX\+\_\+\+SR\+\_\+\+PERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb2e0ff6c13b3369386157cd0cb65c6}{SPDIFRX\+\_\+\+SR\+\_\+\+PERR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44a5bfcab4a4cdaf58f28f8cdc48093a}{SPDIFRX\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa9b695cce6e51c2acf47b36b36bc2a5}{SPDIFRX\+\_\+\+SR\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44a5bfcab4a4cdaf58f28f8cdc48093a}{SPDIFRX\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+SR\+\_\+\+SBD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1a1fd288872cbab418b2bbd01590d47}{SPDIFRX\+\_\+\+SR\+\_\+\+SBD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+SR\+\_\+\+SBD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab14753fae702cdaf0098981f80733398}{SPDIFRX\+\_\+\+SR\+\_\+\+SBD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1a1fd288872cbab418b2bbd01590d47}{SPDIFRX\+\_\+\+SR\+\_\+\+SBD\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+SR\+\_\+\+SYNCD\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf2856de92679716f636733a0532951}{SPDIFRX\+\_\+\+SR\+\_\+\+SYNCD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+SR\+\_\+\+SYNCD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa46eb241063eb6436a56470a9bdcba64}{SPDIFRX\+\_\+\+SR\+\_\+\+SYNCD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf2856de92679716f636733a0532951}{SPDIFRX\+\_\+\+SR\+\_\+\+SYNCD\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+SR\+\_\+\+FERR\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f275c6c0b70e00896f667e00159e11e}{SPDIFRX\+\_\+\+SR\+\_\+\+FERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+SR\+\_\+\+FERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37e4cca6a03480acfcbaa60f53b1bd2b}{SPDIFRX\+\_\+\+SR\+\_\+\+FERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f275c6c0b70e00896f667e00159e11e}{SPDIFRX\+\_\+\+SR\+\_\+\+FERR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+SR\+\_\+\+SERR\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeba003e5f906c2165f8b0419782bd3d9}{SPDIFRX\+\_\+\+SR\+\_\+\+SERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+SR\+\_\+\+SERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff44de8e62750f96c32961892a533ad7}{SPDIFRX\+\_\+\+SR\+\_\+\+SERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeba003e5f906c2165f8b0419782bd3d9}{SPDIFRX\+\_\+\+SR\+\_\+\+SERR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+SR\+\_\+\+TERR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d17ea9b24c4e7131ce720ef6091e7a}{SPDIFRX\+\_\+\+SR\+\_\+\+TERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+SR\+\_\+\+TERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d144479154dd2ede2c4e71236610ac5}{SPDIFRX\+\_\+\+SR\+\_\+\+TERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d17ea9b24c4e7131ce720ef6091e7a}{SPDIFRX\+\_\+\+SR\+\_\+\+TERR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+SR\+\_\+\+WIDTH5\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga461de204e696484d410b74c4d4a9974d}{SPDIFRX\+\_\+\+SR\+\_\+\+WIDTH5\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ SPDIFRX\+\_\+\+SR\+\_\+\+WIDTH5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51de1772572836ae8da693d90ce20d17}{SPDIFRX\+\_\+\+SR\+\_\+\+WIDTH5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga461de204e696484d410b74c4d4a9974d}{SPDIFRX\+\_\+\+SR\+\_\+\+WIDTH5\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+IFCR\+\_\+\+PERRCF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ee28dd180db51466904d7a7cf26eae4}{SPDIFRX\+\_\+\+IFCR\+\_\+\+PERRCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+IFCR\+\_\+\+PERRCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4198c2e8c80ad48be6b52183b35026e}{SPDIFRX\+\_\+\+IFCR\+\_\+\+PERRCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ee28dd180db51466904d7a7cf26eae4}{SPDIFRX\+\_\+\+IFCR\+\_\+\+PERRCF\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+IFCR\+\_\+\+OVRCF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78494423d063dc8a3b5a4c1f1d8fbbc7}{SPDIFRX\+\_\+\+IFCR\+\_\+\+OVRCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+IFCR\+\_\+\+OVRCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0374533df6908acbd4715be7effddda0}{SPDIFRX\+\_\+\+IFCR\+\_\+\+OVRCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78494423d063dc8a3b5a4c1f1d8fbbc7}{SPDIFRX\+\_\+\+IFCR\+\_\+\+OVRCF\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+IFCR\+\_\+\+SBDCF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac032c65cd5675f685e63bf1c7d609be8}{SPDIFRX\+\_\+\+IFCR\+\_\+\+SBDCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+IFCR\+\_\+\+SBDCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47082f18d0a8ceb337eacd6c9f4dbe1b}{SPDIFRX\+\_\+\+IFCR\+\_\+\+SBDCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac032c65cd5675f685e63bf1c7d609be8}{SPDIFRX\+\_\+\+IFCR\+\_\+\+SBDCF\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+IFCR\+\_\+\+SYNCDCF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3039fdaca484aa1b4b2f7c5e0d32cd29}{SPDIFRX\+\_\+\+IFCR\+\_\+\+SYNCDCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+IFCR\+\_\+\+SYNCDCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe0d903475266110b2006de06d330485}{SPDIFRX\+\_\+\+IFCR\+\_\+\+SYNCDCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3039fdaca484aa1b4b2f7c5e0d32cd29}{SPDIFRX\+\_\+\+IFCR\+\_\+\+SYNCDCF\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+DR0\+\_\+\+DR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad19fe647f2e76dadf569de36f265f26d}{SPDIFRX\+\_\+\+DR0\+\_\+\+DR\+\_\+\+Msk}}~(0x\+FFFFFFUL $<$$<$ SPDIFRX\+\_\+\+DR0\+\_\+\+DR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3fb459d835208e9710b4ca924a72a59}{SPDIFRX\+\_\+\+DR0\+\_\+\+DR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad19fe647f2e76dadf569de36f265f26d}{SPDIFRX\+\_\+\+DR0\+\_\+\+DR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+DR0\+\_\+\+PE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aaa66f0aa358a25b44b259ac0051c0c}{SPDIFRX\+\_\+\+DR0\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+DR0\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6171e3e00829a9f619ed0f2c72c810a7}{SPDIFRX\+\_\+\+DR0\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aaa66f0aa358a25b44b259ac0051c0c}{SPDIFRX\+\_\+\+DR0\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+DR0\+\_\+\+V\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7ba6555506ed5aba758e3768d0ba1d}{SPDIFRX\+\_\+\+DR0\+\_\+\+V\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+DR0\+\_\+\+V\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e73bff656b8562cb7ec26e1e8cf24e1}{SPDIFRX\+\_\+\+DR0\+\_\+V}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7ba6555506ed5aba758e3768d0ba1d}{SPDIFRX\+\_\+\+DR0\+\_\+\+V\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+DR0\+\_\+\+U\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394b5431c1f74c4d10199b821d3f91b1}{SPDIFRX\+\_\+\+DR0\+\_\+\+U\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+DR0\+\_\+\+U\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90da97e6c81d7abe33bbacfac383b6ae}{SPDIFRX\+\_\+\+DR0\+\_\+U}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394b5431c1f74c4d10199b821d3f91b1}{SPDIFRX\+\_\+\+DR0\+\_\+\+U\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+DR0\+\_\+\+C\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffed7f04e0c2d714d249413e1fca06c3}{SPDIFRX\+\_\+\+DR0\+\_\+\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+DR0\+\_\+\+C\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ed8b928bc82faf32228445eb54d4ab}{SPDIFRX\+\_\+\+DR0\+\_\+C}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffed7f04e0c2d714d249413e1fca06c3}{SPDIFRX\+\_\+\+DR0\+\_\+\+C\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+DR0\+\_\+\+PT\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad063bbd039100628a6fa14da90d1b97f}{SPDIFRX\+\_\+\+DR0\+\_\+\+PT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SPDIFRX\+\_\+\+DR0\+\_\+\+PT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga577dd554a23ba60c5ffda70d0927aa97}{SPDIFRX\+\_\+\+DR0\+\_\+\+PT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad063bbd039100628a6fa14da90d1b97f}{SPDIFRX\+\_\+\+DR0\+\_\+\+PT\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+DR1\+\_\+\+DR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13872cc7ca45b472d1a8fd3411ade586}{SPDIFRX\+\_\+\+DR1\+\_\+\+DR\+\_\+\+Msk}}~(0x\+FFFFFFUL $<$$<$ SPDIFRX\+\_\+\+DR1\+\_\+\+DR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b8796860870062e1ef7edca7f1274d4}{SPDIFRX\+\_\+\+DR1\+\_\+\+DR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13872cc7ca45b472d1a8fd3411ade586}{SPDIFRX\+\_\+\+DR1\+\_\+\+DR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+DR1\+\_\+\+PT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd32d9de729dc25a86003689bf927338}{SPDIFRX\+\_\+\+DR1\+\_\+\+PT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SPDIFRX\+\_\+\+DR1\+\_\+\+PT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe401504f0bd9bcb233550ea9978006d}{SPDIFRX\+\_\+\+DR1\+\_\+\+PT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd32d9de729dc25a86003689bf927338}{SPDIFRX\+\_\+\+DR1\+\_\+\+PT\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+DR1\+\_\+\+C\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd41efe279209ed162ddc0c5b61d8db5}{SPDIFRX\+\_\+\+DR1\+\_\+\+C\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+DR1\+\_\+\+C\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb02c899e0891f2d470056e13bacc0b}{SPDIFRX\+\_\+\+DR1\+\_\+C}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd41efe279209ed162ddc0c5b61d8db5}{SPDIFRX\+\_\+\+DR1\+\_\+\+C\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+DR1\+\_\+\+U\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd4878cd8da194502cfc41f00df8fd45}{SPDIFRX\+\_\+\+DR1\+\_\+\+U\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+DR1\+\_\+\+U\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28358078039728c164c31655d3b98115}{SPDIFRX\+\_\+\+DR1\+\_\+U}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd4878cd8da194502cfc41f00df8fd45}{SPDIFRX\+\_\+\+DR1\+\_\+\+U\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+DR1\+\_\+\+V\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa91a67ff526199edf78cd60206f68b76}{SPDIFRX\+\_\+\+DR1\+\_\+\+V\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+DR1\+\_\+\+V\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40f12401cc0a3309201558a029625fe3}{SPDIFRX\+\_\+\+DR1\+\_\+V}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa91a67ff526199edf78cd60206f68b76}{SPDIFRX\+\_\+\+DR1\+\_\+\+V\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+DR1\+\_\+\+PE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f9127a2d22dd4cc544cf63f0ba10fc}{SPDIFRX\+\_\+\+DR1\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+DR1\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d001e40d01eb1f1e6f1fb330ce84917}{SPDIFRX\+\_\+\+DR1\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f9127a2d22dd4cc544cf63f0ba10fc}{SPDIFRX\+\_\+\+DR1\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+DR1\+\_\+\+DRNL1\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9442d56226075135f3a20077bd056438}{SPDIFRX\+\_\+\+DR1\+\_\+\+DRNL1\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SPDIFRX\+\_\+\+DR1\+\_\+\+DRNL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8063b2287f0ee1dc614100cb65acc7c}{SPDIFRX\+\_\+\+DR1\+\_\+\+DRNL1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9442d56226075135f3a20077bd056438}{SPDIFRX\+\_\+\+DR1\+\_\+\+DRNL1\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+DR1\+\_\+\+DRNL2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7d472ef55b82f3a00acbb135283629}{SPDIFRX\+\_\+\+DR1\+\_\+\+DRNL2\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SPDIFRX\+\_\+\+DR1\+\_\+\+DRNL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabef756a7fc5fd5a224d2dfb4a2f3d19c}{SPDIFRX\+\_\+\+DR1\+\_\+\+DRNL2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7d472ef55b82f3a00acbb135283629}{SPDIFRX\+\_\+\+DR1\+\_\+\+DRNL2\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+CSR\+\_\+\+USR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76695a0e794e08ff070f2fc35227cb69}{SPDIFRX\+\_\+\+CSR\+\_\+\+USR\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SPDIFRX\+\_\+\+CSR\+\_\+\+USR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d722093066c67a6565d50e966359d3}{SPDIFRX\+\_\+\+CSR\+\_\+\+USR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76695a0e794e08ff070f2fc35227cb69}{SPDIFRX\+\_\+\+CSR\+\_\+\+USR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+CSR\+\_\+\+CS\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga356634e33a9ed79b2774dd7ad4811d75}{SPDIFRX\+\_\+\+CSR\+\_\+\+CS\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ SPDIFRX\+\_\+\+CSR\+\_\+\+CS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9c9ca4cd7282b947f3c587c49486f12}{SPDIFRX\+\_\+\+CSR\+\_\+\+CS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga356634e33a9ed79b2774dd7ad4811d75}{SPDIFRX\+\_\+\+CSR\+\_\+\+CS\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+CSR\+\_\+\+SOB\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f31ac689f01c935db9b2cfaaaeeb483}{SPDIFRX\+\_\+\+CSR\+\_\+\+SOB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPDIFRX\+\_\+\+CSR\+\_\+\+SOB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf89c198746a436e3277d96b1e33d2f2f}{SPDIFRX\+\_\+\+CSR\+\_\+\+SOB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f31ac689f01c935db9b2cfaaaeeb483}{SPDIFRX\+\_\+\+CSR\+\_\+\+SOB\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+DIR\+\_\+\+THI\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c82afeb2949a45966bddf5df5ac74a5}{SPDIFRX\+\_\+\+DIR\+\_\+\+THI\+\_\+\+Msk}}~(0x1\+FFFUL $<$$<$ SPDIFRX\+\_\+\+DIR\+\_\+\+THI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2514bffda5c47a8f90ecdd60a88e2c1a}{SPDIFRX\+\_\+\+DIR\+\_\+\+THI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c82afeb2949a45966bddf5df5ac74a5}{SPDIFRX\+\_\+\+DIR\+\_\+\+THI\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+DIR\+\_\+\+TLO\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga579b0da693cd29e1fc9bb449ddb1c63f}{SPDIFRX\+\_\+\+DIR\+\_\+\+TLO\+\_\+\+Msk}}~(0x1\+FFFUL $<$$<$ SPDIFRX\+\_\+\+DIR\+\_\+\+TLO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d42e3c95fa670a51c0077595d5f8cd}{SPDIFRX\+\_\+\+DIR\+\_\+\+TLO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga579b0da693cd29e1fc9bb449ddb1c63f}{SPDIFRX\+\_\+\+DIR\+\_\+\+TLO\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+VERR\+\_\+\+MINREV\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b39b47c8773bd3935f5dd5279bacce}{SPDIFRX\+\_\+\+VERR\+\_\+\+MINREV\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SPDIFRX\+\_\+\+VERR\+\_\+\+MINREV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga426c45e06d9e041951293b21d21b2a50}{SPDIFRX\+\_\+\+VERR\+\_\+\+MINREV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b39b47c8773bd3935f5dd5279bacce}{SPDIFRX\+\_\+\+VERR\+\_\+\+MINREV\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+VERR\+\_\+\+MAJREV\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e4a2d76a5d9c0bd7a829eeb286db7fc}{SPDIFRX\+\_\+\+VERR\+\_\+\+MAJREV\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SPDIFRX\+\_\+\+VERR\+\_\+\+MAJREV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d79b3ba6de2bf6deb58103e21393b7}{SPDIFRX\+\_\+\+VERR\+\_\+\+MAJREV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e4a2d76a5d9c0bd7a829eeb286db7fc}{SPDIFRX\+\_\+\+VERR\+\_\+\+MAJREV\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+IDR\+\_\+\+ID\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga452ab64b19a9d4333f8d886ada3e9d94}{SPDIFRX\+\_\+\+IDR\+\_\+\+ID\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SPDIFRX\+\_\+\+IDR\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabda01edec9229113b3586cd57fe1f708}{SPDIFRX\+\_\+\+IDR\+\_\+\+ID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga452ab64b19a9d4333f8d886ada3e9d94}{SPDIFRX\+\_\+\+IDR\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define {\bfseries SPDIFRX\+\_\+\+SIDR\+\_\+\+SID\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cc4e62f32dc1e7d740831f713062006}{SPDIFRX\+\_\+\+SIDR\+\_\+\+SID\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SPDIFRX\+\_\+\+SIDR\+\_\+\+SID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c1cb70663bb89e577fded0a92d1914e}{SPDIFRX\+\_\+\+SIDR\+\_\+\+SID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cc4e62f32dc1e7d740831f713062006}{SPDIFRX\+\_\+\+SIDR\+\_\+\+SID\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+\+VER\+\_\+\+V2\+\_\+1}
\item 
\#define {\bfseries SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae142457b7ad834dc9568aa2113156e57}{SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc29912477e15bf48a732a8a3b55ae81}{SAI\+\_\+\+GCR\+\_\+\+SYNCIN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae142457b7ad834dc9568aa2113156e57}{SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d53daedcc93ebd30f9c358955cd3362}{SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c65de3f7ddbf31c90da6b1453a2ff69}{SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d05f2b8f20817217b51ba114dd846b2}{SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0b9aa1a30108cdfe3088c4cacaeb27e}{SAI\+\_\+\+GCR\+\_\+\+SYNCOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d05f2b8f20817217b51ba114dd846b2}{SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e3a859999059ec321655a71ff53440f}{SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2c03899faccbae6c741743eb032dedc}{SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7d51e6ffc2732a2278709de466a3bf}{SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51af4b787c1e5e049f3bb22b82902866}{SAI\+\_\+x\+CR1\+\_\+\+MODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7d51e6ffc2732a2278709de466a3bf}{SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24269e60d3836bf6524a8e56b2f8bba1}{SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c25169081899de44a05e793e46d7ca5}{SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa61c528ed530fec9d29caea0801c9471}{SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf8432db16a815678078cb1ffbd31a6f}{SAI\+\_\+x\+CR1\+\_\+\+PRTCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa61c528ed530fec9d29caea0801c9471}{SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d920226316389ecf03b9854ddf9755}{SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8714977ece0c80ddb952222a0923d81d}{SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1442faec160eb3d9bfd355651f5660bb}{SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c1204482a8c5427bffe720848696097}{SAI\+\_\+x\+CR1\+\_\+\+DS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1442faec160eb3d9bfd355651f5660bb}{SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb5dd23287a176f80d241f0dfb8fcc7d}{SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4148a11a2d9ac1a97da766bd585e5c8a}{SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab50b27e8638b16d12ef00e80bf0f097e}{SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+2}}~(0x4\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7090401d3536d75a130fc37ba5abba59}{SAI\+\_\+x\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86dbec701e43531946ca96792b63e5ff}{SAI\+\_\+x\+CR1\+\_\+\+LSBFIRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7090401d3536d75a130fc37ba5abba59}{SAI\+\_\+x\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+CKSTR\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0551438c4a6dafc7e3bf406e1d65b70c}{SAI\+\_\+x\+CR1\+\_\+\+CKSTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+CKSTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2c0c68bf65088e0ddeb9a1759aff3f7}{SAI\+\_\+x\+CR1\+\_\+\+CKSTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0551438c4a6dafc7e3bf406e1d65b70c}{SAI\+\_\+x\+CR1\+\_\+\+CKSTR\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4c02b5747362be1f6cb43a13a195f3}{SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0179f00f5bd962763b6425d930d449db}{SAI\+\_\+x\+CR1\+\_\+\+SYNCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4c02b5747362be1f6cb43a13a195f3}{SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab62d1d3571fbfe85bdaa913b2911856e}{SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad59a87c05a0e147d3ed2364ccf91b18b}{SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+MONO\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd95ae102a9e7119e97ec3280d9a749}{SAI\+\_\+x\+CR1\+\_\+\+MONO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MONO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37f2b989e1a54b2c4393cd222e54f4d2}{SAI\+\_\+x\+CR1\+\_\+\+MONO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd95ae102a9e7119e97ec3280d9a749}{SAI\+\_\+x\+CR1\+\_\+\+MONO\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+OUTDRIV\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga106626aa8411c5971efa5b6e3624fae8}{SAI\+\_\+x\+CR1\+\_\+\+OUTDRIV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+OUTDRIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c79a642d52f20f97ab575f655b1ddea}{SAI\+\_\+x\+CR1\+\_\+\+OUTDRIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga106626aa8411c5971efa5b6e3624fae8}{SAI\+\_\+x\+CR1\+\_\+\+OUTDRIV\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+SAIEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eca508bb68775d39b9c7882ddf6e329}{SAI\+\_\+x\+CR1\+\_\+\+SAIEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+SAIEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7916f81ebe07b5109b0ca405d41eb95b}{SAI\+\_\+x\+CR1\+\_\+\+SAIEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eca508bb68775d39b9c7882ddf6e329}{SAI\+\_\+x\+CR1\+\_\+\+SAIEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+DMAEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27a095203e269d44ceef7182016d190a}{SAI\+\_\+x\+CR1\+\_\+\+DMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+DMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed9d19f7ddcdf86b0db1843a1b0d6cd}{SAI\+\_\+x\+CR1\+\_\+\+DMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27a095203e269d44ceef7182016d190a}{SAI\+\_\+x\+CR1\+\_\+\+DMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+NODIV\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f67f1090f09a579226e8e54a0423967}{SAI\+\_\+x\+CR1\+\_\+\+NODIV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+NODIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98132c4a713c61f232c51b5c5e73622d}{SAI\+\_\+x\+CR1\+\_\+\+NODIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f67f1090f09a579226e8e54a0423967}{SAI\+\_\+x\+CR1\+\_\+\+NODIV\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1ea9e4df0935736849dcdf54611a04d}{SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47d3161434e2c4613f37ebe676735aaf}{SAI\+\_\+x\+CR1\+\_\+\+MCKDIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1ea9e4df0935736849dcdf54611a04d}{SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga485a62dda2c1af628ead9fd7db830c69}{SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+0}}~(0x01\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa253fffbd9bb4a514266afd305016485}{SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+1}}~(0x02\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95fa7d8a7306afaacd841374f5baa3e9}{SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+2}}~(0x04\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac064c863cb6d75c11728a4642079fe99}{SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+3}}~(0x08\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9ee017433e02253c4849a473839d0a2}{SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+4}}~(0x10\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5b55f2b3e55716be03d3706802124fb}{SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+5}}~(0x20\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+MCKEN\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d7f5c8407a52defe29dd77865a0421d}{SAI\+\_\+x\+CR1\+\_\+\+MCKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MCKEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6fc33629f0a5db36cbdbca4dd92a55b}{SAI\+\_\+x\+CR1\+\_\+\+MCKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d7f5c8407a52defe29dd77865a0421d}{SAI\+\_\+x\+CR1\+\_\+\+MCKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+OSR\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a55e96cf1f4c4b81f580ceb06a9232}{SAI\+\_\+x\+CR1\+\_\+\+OSR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+OSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b55272853f143b068b0f34a6ea93490}{SAI\+\_\+x\+CR1\+\_\+\+OSR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a55e96cf1f4c4b81f580ceb06a9232}{SAI\+\_\+x\+CR1\+\_\+\+OSR\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+NOMCK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98132c4a713c61f232c51b5c5e73622d}{SAI\+\_\+x\+CR1\+\_\+\+NODIV}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad40a81a34d00d587f50972ded31d0149}{SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga713102e56f4bb8c7c942662c82d04463}{SAI\+\_\+x\+CR2\+\_\+\+FTH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad40a81a34d00d587f50972ded31d0149}{SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa71082a8712881f93ee19875609c699a}{SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada48fb2897794cd0d5436909c9706046}{SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d5eb07982aa5bbfff3e392351ad7735}{SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+2}}~(0x4\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+CR2\+\_\+\+FFLUSH\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff96f0a1e53a70d90ec40732d61d6ae}{SAI\+\_\+x\+CR2\+\_\+\+FFLUSH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+FFLUSH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2baa86fa37d7709b06a04664a52be0a1}{SAI\+\_\+x\+CR2\+\_\+\+FFLUSH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff96f0a1e53a70d90ec40732d61d6ae}{SAI\+\_\+x\+CR2\+\_\+\+FFLUSH\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR2\+\_\+\+TRIS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6efc5e456fdef347eb5b4a628f2cce}{SAI\+\_\+x\+CR2\+\_\+\+TRIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+TRIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb67ecd983af1e4f8c9a5935c013752d}{SAI\+\_\+x\+CR2\+\_\+\+TRIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6efc5e456fdef347eb5b4a628f2cce}{SAI\+\_\+x\+CR2\+\_\+\+TRIS\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR2\+\_\+\+MUTE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7d3f1efe45598ee57465c7cbb2cb2}{SAI\+\_\+x\+CR2\+\_\+\+MUTE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga000d56139b0c8d823a8000c8c210b247}{SAI\+\_\+x\+CR2\+\_\+\+MUTE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7d3f1efe45598ee57465c7cbb2cb2}{SAI\+\_\+x\+CR2\+\_\+\+MUTE\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR2\+\_\+\+MUTEVAL\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga619f2e0d05d31d7500c5f9f1311a5c34}{SAI\+\_\+x\+CR2\+\_\+\+MUTEVAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTEVAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba4ba2073e0737d432aeca306cc47e2}{SAI\+\_\+x\+CR2\+\_\+\+MUTEVAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga619f2e0d05d31d7500c5f9f1311a5c34}{SAI\+\_\+x\+CR2\+\_\+\+MUTEVAL\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1cbc4c7a73e43a210179d0c78911e5}{SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeea35e023c198d82d24fa64ab3081d9}{SAI\+\_\+x\+CR2\+\_\+\+MUTECNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1cbc4c7a73e43a210179d0c78911e5}{SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga738aaa45d7140ea8adb69990c6b73f11}{SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+0}}~(0x01\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8646398473c7b5d42ae6172796848562}{SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+1}}~(0x02\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga008e089b87f5e7a0a63c565e1f59c206}{SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+2}}~(0x04\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1271dbdafa65f001779fedc9c9320166}{SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+3}}~(0x08\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64fa52897b581b1d2f36a23027f74770}{SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+4}}~(0x10\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga296db2ad211b0c3b4330a4c3b1f0233f}{SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+5}}~(0x20\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+CR2\+\_\+\+CPL\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c39ecaa057468ee1fad2365094ab81e}{SAI\+\_\+x\+CR2\+\_\+\+CPL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+CPL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a8f6db7fd5fe5f0e264fa6c184d02e1}{SAI\+\_\+x\+CR2\+\_\+\+CPL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c39ecaa057468ee1fad2365094ab81e}{SAI\+\_\+x\+CR2\+\_\+\+CPL\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3dd7923dfbd89cb44d9879c1359f522}{SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8732274be296455ea01ac0b95232c4d}{SAI\+\_\+x\+CR2\+\_\+\+COMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3dd7923dfbd89cb44d9879c1359f522}{SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e73ed73e3404aa41ae0edad8af036f8}{SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07d441ea4c041f91e4879a5b32278128}{SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d6ce2796117236185a5b2b438a63bd5}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7145cd48fe5f1135082db1dd5bab5697}{SAI\+\_\+x\+FRCR\+\_\+\+FRL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d6ce2796117236185a5b2b438a63bd5}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeeb587d1dd769e9dba21d96c15b0a5d}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+0}}~(0x01\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0c5bdfa2777ca5890798d7aaf7067b9}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+1}}~(0x02\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e705e32fff1ba410938636af8b5bc38}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+2}}~(0x04\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad568d991beac0d0f1970ec66731c974b}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+3}}~(0x08\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c72db15f0f18329f497d1809be47298}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+4}}~(0x10\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ef47f5def6ac6f7e18c52349e427a0a}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+5}}~(0x20\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37e4b5d4429a6b6558bf92565a16de6a}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+6}}~(0x40\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a63a0bbb35ceb0fedbd1f32c0205544}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+7}}~(0x80\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7018a5b8b4675c935bcff34b09112d}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5da4d6d92e108bac869ca37a1d9510c}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7018a5b8b4675c935bcff34b09112d}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a6c7e235ee451ed574092b0ceb974e1}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+0}}~(0x01\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a74c00e149382365fa40c1fe4535794}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+1}}~(0x02\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3a7f33c72264a5adeb95cb02e413601}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+2}}~(0x04\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12a31862f1e9c31bf35e35eea8920f38}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+3}}~(0x08\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcbbf60f36e99c371327f02a9d151ae}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+4}}~(0x10\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga520f01c1d1fa3f61c3b1acb5864cd6aa}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+5}}~(0x20\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga523a1caf60b37eb9cc56f19e7d0dd91a}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+6}}~(0x40\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+FRCR\+\_\+\+FSDEF\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa196b6a2d38399d7609dc00d616d1df8}{SAI\+\_\+x\+FRCR\+\_\+\+FSDEF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSDEF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b9e1700cf196e3dec87c1362023ca29}{SAI\+\_\+x\+FRCR\+\_\+\+FSDEF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa196b6a2d38399d7609dc00d616d1df8}{SAI\+\_\+x\+FRCR\+\_\+\+FSDEF\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+FRCR\+\_\+\+FSPOL\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd52ffc70b461802914f63872ba9b818}{SAI\+\_\+x\+FRCR\+\_\+\+FSPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e8613bc470ec537f6ee8e93bf06324}{SAI\+\_\+x\+FRCR\+\_\+\+FSPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd52ffc70b461802914f63872ba9b818}{SAI\+\_\+x\+FRCR\+\_\+\+FSPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+FRCR\+\_\+\+FSOFF\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d9f50db25a669948f7ce3fb922fb281}{SAI\+\_\+x\+FRCR\+\_\+\+FSOFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSOFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga250708d79ab12828bb6388390790a406}{SAI\+\_\+x\+FRCR\+\_\+\+FSOFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d9f50db25a669948f7ce3fb922fb281}{SAI\+\_\+x\+FRCR\+\_\+\+FSOFF\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+FRCR\+\_\+\+FSPO}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e8613bc470ec537f6ee8e93bf06324}{SAI\+\_\+x\+FRCR\+\_\+\+FSPOL}}
\item 
\#define {\bfseries SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6d036ba3f7e36c803c71a2a79672d6}{SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7765ebf87061237afaa5995af169e52}{SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6d036ba3f7e36c803c71a2a79672d6}{SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b408483c0ead128ebc644ae18f56640}{SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+0}}~(0x01\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bccac768ad131f506077eb62bae5735}{SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+1}}~(0x02\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd460f33d3668f3ff845d5bcdb09d1a}{SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+2}}~(0x04\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49d37e327ea19b508974044944370f67}{SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+3}}~(0x08\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4dc62365e1f26821a794a1d6d445e65}{SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+4}}~(0x10\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf70a983dcea1fe337fec2bf4021507ac}{SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d5a75af6a1bddfb90900eb32a954b79}{SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf70a983dcea1fe337fec2bf4021507ac}{SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab43df0af67bd0155111e18bcecbdf7ad}{SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf84f10c4f64d886eed350d7227f112a2}{SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d4d243f58aa0f58500eeb7452f0bb1}{SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17cb9f8174d764be83e5317d3e1035d7}{SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d4d243f58aa0f58500eeb7452f0bb1}{SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e4da866d6d37aa5bf683719627e987d}{SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fa38bb50c74d9be58506d6254fcb9eb}{SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6583a05ab1fb085bd3a8efb549a66cd0}{SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+2}}~(0x4\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbba380cbd21b4a615f3e3c6f5787f5b}{SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+3}}~(0x8\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+SLOTR\+\_\+\+SLOTEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga517cf20ca5da6d17ec05b9e5049758c8}{SAI\+\_\+x\+SLOTR\+\_\+\+SLOTEN\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+SLOTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3be5abc4ae85eb99423ad87c2742813}{SAI\+\_\+x\+SLOTR\+\_\+\+SLOTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga517cf20ca5da6d17ec05b9e5049758c8}{SAI\+\_\+x\+SLOTR\+\_\+\+SLOTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+IMR\+\_\+\+OVRUDRIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf65abc8ca7397bba3e07784810672867}{SAI\+\_\+x\+IMR\+\_\+\+OVRUDRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+IMR\+\_\+\+OVRUDRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19cf98322a8a9297bf189674085a3c4d}{SAI\+\_\+x\+IMR\+\_\+\+OVRUDRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf65abc8ca7397bba3e07784810672867}{SAI\+\_\+x\+IMR\+\_\+\+OVRUDRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+IMR\+\_\+\+MUTEDETIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga026858e17c0efd7ad04e831b042834b4}{SAI\+\_\+x\+IMR\+\_\+\+MUTEDETIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+IMR\+\_\+\+MUTEDETIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86d1812361eb7081a60d575fbc1c664e}{SAI\+\_\+x\+IMR\+\_\+\+MUTEDETIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga026858e17c0efd7ad04e831b042834b4}{SAI\+\_\+x\+IMR\+\_\+\+MUTEDETIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+IMR\+\_\+\+WCKCFGIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bfd2169a8c13e6f15fe1a132225b95b}{SAI\+\_\+x\+IMR\+\_\+\+WCKCFGIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+IMR\+\_\+\+WCKCFGIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bce2334c9381068661356c84b947507}{SAI\+\_\+x\+IMR\+\_\+\+WCKCFGIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bfd2169a8c13e6f15fe1a132225b95b}{SAI\+\_\+x\+IMR\+\_\+\+WCKCFGIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+IMR\+\_\+\+FREQIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c7dbd857d1a5b9c88784aca909afc08}{SAI\+\_\+x\+IMR\+\_\+\+FREQIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+IMR\+\_\+\+FREQIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ddbd32ec7f069219827247614454f9}{SAI\+\_\+x\+IMR\+\_\+\+FREQIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c7dbd857d1a5b9c88784aca909afc08}{SAI\+\_\+x\+IMR\+\_\+\+FREQIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+IMR\+\_\+\+CNRDYIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af01186ba392eafd14821bd46230fe7}{SAI\+\_\+x\+IMR\+\_\+\+CNRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+IMR\+\_\+\+CNRDYIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c51a8eacd28e521cf3da6d3a427a32}{SAI\+\_\+x\+IMR\+\_\+\+CNRDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af01186ba392eafd14821bd46230fe7}{SAI\+\_\+x\+IMR\+\_\+\+CNRDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+IMR\+\_\+\+AFSDETIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga339fb62c537f4287f9f2d89b5c847ddf}{SAI\+\_\+x\+IMR\+\_\+\+AFSDETIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+IMR\+\_\+\+AFSDETIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aef4af228a1ce820c6d83615aa5cd5c}{SAI\+\_\+x\+IMR\+\_\+\+AFSDETIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga339fb62c537f4287f9f2d89b5c847ddf}{SAI\+\_\+x\+IMR\+\_\+\+AFSDETIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+IMR\+\_\+\+LFSDETIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94fce570eda325f7d87e569e83066a7}{SAI\+\_\+x\+IMR\+\_\+\+LFSDETIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+IMR\+\_\+\+LFSDETIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ac59347c7f574af79b586a793b2160f}{SAI\+\_\+x\+IMR\+\_\+\+LFSDETIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94fce570eda325f7d87e569e83066a7}{SAI\+\_\+x\+IMR\+\_\+\+LFSDETIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+SR\+\_\+\+OVRUDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae93f1eec99b3a94d70572bfd2954baf3}{SAI\+\_\+x\+SR\+\_\+\+OVRUDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+OVRUDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac935e26343913d548d1fa4a1d53d37df}{SAI\+\_\+x\+SR\+\_\+\+OVRUDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae93f1eec99b3a94d70572bfd2954baf3}{SAI\+\_\+x\+SR\+\_\+\+OVRUDR\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+SR\+\_\+\+MUTEDET\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f2790587c0d4cf75f370439ad149e2}{SAI\+\_\+x\+SR\+\_\+\+MUTEDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+MUTEDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92f97a8a22c3301d76e3704fb70d1234}{SAI\+\_\+x\+SR\+\_\+\+MUTEDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f2790587c0d4cf75f370439ad149e2}{SAI\+\_\+x\+SR\+\_\+\+MUTEDET\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+SR\+\_\+\+WCKCFG\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae95859114172ea9c219fcb679529a77e}{SAI\+\_\+x\+SR\+\_\+\+WCKCFG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+WCKCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac85199d384ead397bc7e5874b948e798}{SAI\+\_\+x\+SR\+\_\+\+WCKCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae95859114172ea9c219fcb679529a77e}{SAI\+\_\+x\+SR\+\_\+\+WCKCFG\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+SR\+\_\+\+FREQ\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1520380c57359677cdecbd5821749707}{SAI\+\_\+x\+SR\+\_\+\+FREQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+FREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5530f57526edd6dc0d2774042f8f5cc}{SAI\+\_\+x\+SR\+\_\+\+FREQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1520380c57359677cdecbd5821749707}{SAI\+\_\+x\+SR\+\_\+\+FREQ\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+SR\+\_\+\+CNRDY\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e66797308c7eab1cacda93d61b1ebe6}{SAI\+\_\+x\+SR\+\_\+\+CNRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+CNRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59176cbf38a7bf9913215ca9cc716da7}{SAI\+\_\+x\+SR\+\_\+\+CNRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e66797308c7eab1cacda93d61b1ebe6}{SAI\+\_\+x\+SR\+\_\+\+CNRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+SR\+\_\+\+AFSDET\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1e59c0b337ca328c2762652b846ba48}{SAI\+\_\+x\+SR\+\_\+\+AFSDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+AFSDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5acc2e10428061bed46dc98ae7aa7f31}{SAI\+\_\+x\+SR\+\_\+\+AFSDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1e59c0b337ca328c2762652b846ba48}{SAI\+\_\+x\+SR\+\_\+\+AFSDET\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+SR\+\_\+\+LFSDET\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0075c459d115ed3ee6e6085209179cf7}{SAI\+\_\+x\+SR\+\_\+\+LFSDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+LFSDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d45adbe2be27461e25ecbf736e0500}{SAI\+\_\+x\+SR\+\_\+\+LFSDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0075c459d115ed3ee6e6085209179cf7}{SAI\+\_\+x\+SR\+\_\+\+LFSDET\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e049ae91d8dbee879191ddab9b6d283}{SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59818375f1cff9c6f6f7236282786e05}{SAI\+\_\+x\+SR\+\_\+\+FLVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e049ae91d8dbee879191ddab9b6d283}{SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga997ab54aae94ba235453fdfabd9d87ce}{SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506ef457d3e6a1b29c0d2d823574d30a}{SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ba36509d0ee8a339bd65002529fe5d}{SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+2}}~(0x4\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+CLRFR\+\_\+\+COVRUDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d7ea4f5a57b4c811beae7dbe80d320b}{SAI\+\_\+x\+CLRFR\+\_\+\+COVRUDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CLRFR\+\_\+\+COVRUDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2055a162a6d48320dd850efe26666986}{SAI\+\_\+x\+CLRFR\+\_\+\+COVRUDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d7ea4f5a57b4c811beae7dbe80d320b}{SAI\+\_\+x\+CLRFR\+\_\+\+COVRUDR\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CLRFR\+\_\+\+CMUTEDET\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea8dac615bfe4da6dbe25987d38121b8}{SAI\+\_\+x\+CLRFR\+\_\+\+CMUTEDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CLRFR\+\_\+\+CMUTEDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc93014165f8d5f1543f08ee91602b8}{SAI\+\_\+x\+CLRFR\+\_\+\+CMUTEDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea8dac615bfe4da6dbe25987d38121b8}{SAI\+\_\+x\+CLRFR\+\_\+\+CMUTEDET\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CLRFR\+\_\+\+CWCKCFG\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2b83aede02830c000ee104dcd47e7db}{SAI\+\_\+x\+CLRFR\+\_\+\+CWCKCFG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CLRFR\+\_\+\+CWCKCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac253542238f77deb2ea84843653cb06b}{SAI\+\_\+x\+CLRFR\+\_\+\+CWCKCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2b83aede02830c000ee104dcd47e7db}{SAI\+\_\+x\+CLRFR\+\_\+\+CWCKCFG\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CLRFR\+\_\+\+CFREQ\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1762733aaa63488c13faacbbe4a0f4a2}{SAI\+\_\+x\+CLRFR\+\_\+\+CFREQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CLRFR\+\_\+\+CFREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6594324f23f4ead6abc8fec3b94e4606}{SAI\+\_\+x\+CLRFR\+\_\+\+CFREQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1762733aaa63488c13faacbbe4a0f4a2}{SAI\+\_\+x\+CLRFR\+\_\+\+CFREQ\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CLRFR\+\_\+\+CCNRDY\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27141ab0eca0964c54981371066f7f4b}{SAI\+\_\+x\+CLRFR\+\_\+\+CCNRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CLRFR\+\_\+\+CCNRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef77e53ee176c9ba61416ca5503ac717}{SAI\+\_\+x\+CLRFR\+\_\+\+CCNRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27141ab0eca0964c54981371066f7f4b}{SAI\+\_\+x\+CLRFR\+\_\+\+CCNRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CLRFR\+\_\+\+CAFSDET\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92a40e4dfe0d74b96b89dd6810450fc3}{SAI\+\_\+x\+CLRFR\+\_\+\+CAFSDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CLRFR\+\_\+\+CAFSDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dc76390a8daf386c8932b54957a6569}{SAI\+\_\+x\+CLRFR\+\_\+\+CAFSDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92a40e4dfe0d74b96b89dd6810450fc3}{SAI\+\_\+x\+CLRFR\+\_\+\+CAFSDET\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CLRFR\+\_\+\+CLFSDET\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8e9b047302722b8705c3d4d9aeda620}{SAI\+\_\+x\+CLRFR\+\_\+\+CLFSDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CLRFR\+\_\+\+CLFSDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf27f000890347520975d00db031f8998}{SAI\+\_\+x\+CLRFR\+\_\+\+CLFSDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8e9b047302722b8705c3d4d9aeda620}{SAI\+\_\+x\+CLRFR\+\_\+\+CLFSDET\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+DR\+\_\+\+DATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f238903828ee3057a5e83c564e99323}{SAI\+\_\+x\+DR\+\_\+\+DATA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SAI\+\_\+x\+DR\+\_\+\+DATA\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+DR\+\_\+\+DATA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f238903828ee3057a5e83c564e99323}{SAI\+\_\+x\+DR\+\_\+\+DATA\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+\+PDMCR\+\_\+\+PDMEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18e6c4a66b5e3a65bcec98bbfaa8864d}{SAI\+\_\+\+PDMCR\+\_\+\+PDMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMCR\+\_\+\+PDMEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad33f38b600680c33fc03d398a9a81c94}{SAI\+\_\+\+PDMCR\+\_\+\+PDMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18e6c4a66b5e3a65bcec98bbfaa8864d}{SAI\+\_\+\+PDMCR\+\_\+\+PDMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+\+PDMCR\+\_\+\+MICNBR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df93d08f3b23b6358a2bf80dbb259da}{SAI\+\_\+\+PDMCR\+\_\+\+MICNBR\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SAI\+\_\+\+PDMCR\+\_\+\+MICNBR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8130cb1892ff292cfaa389a75950444e}{SAI\+\_\+\+PDMCR\+\_\+\+MICNBR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df93d08f3b23b6358a2bf80dbb259da}{SAI\+\_\+\+PDMCR\+\_\+\+MICNBR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2ea118ca23386ee0be0c61ecd93054c}{SAI\+\_\+\+PDMCR\+\_\+\+MICNBR\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMCR\+\_\+\+MICNBR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf10bd3856530f09cd9761621cee880b1}{SAI\+\_\+\+PDMCR\+\_\+\+MICNBR\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+\+PDMCR\+\_\+\+MICNBR\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+\+PDMCR\+\_\+\+CKEN1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7ad7b3b4626de996381d11db69fc53a}{SAI\+\_\+\+PDMCR\+\_\+\+CKEN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMCR\+\_\+\+CKEN1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab070bc89a2d23691cde3ec65fa24e5f4}{SAI\+\_\+\+PDMCR\+\_\+\+CKEN1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7ad7b3b4626de996381d11db69fc53a}{SAI\+\_\+\+PDMCR\+\_\+\+CKEN1\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+\+PDMCR\+\_\+\+CKEN2\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458e53c33271fe432c1da1840f20798e}{SAI\+\_\+\+PDMCR\+\_\+\+CKEN2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMCR\+\_\+\+CKEN2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e47010d444638227cc0642f60b0e752}{SAI\+\_\+\+PDMCR\+\_\+\+CKEN2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458e53c33271fe432c1da1840f20798e}{SAI\+\_\+\+PDMCR\+\_\+\+CKEN2\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+\+PDMCR\+\_\+\+CKEN3\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bae8adf0dbf77cdca94c19d7e009bd0}{SAI\+\_\+\+PDMCR\+\_\+\+CKEN3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMCR\+\_\+\+CKEN3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fcdb6f133f2842d055866bbae9cdd3d}{SAI\+\_\+\+PDMCR\+\_\+\+CKEN3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bae8adf0dbf77cdca94c19d7e009bd0}{SAI\+\_\+\+PDMCR\+\_\+\+CKEN3\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+\+PDMCR\+\_\+\+CKEN4\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36220564199e744cc753662294a1448d}{SAI\+\_\+\+PDMCR\+\_\+\+CKEN4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMCR\+\_\+\+CKEN4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4065c90508829a01716878681c1cc6b9}{SAI\+\_\+\+PDMCR\+\_\+\+CKEN4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36220564199e744cc753662294a1448d}{SAI\+\_\+\+PDMCR\+\_\+\+CKEN4\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fefd63877182dcca0e2a961f1e838ea}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fdddccfb0f709a3a40208aba939cad3}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1L}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fefd63877182dcca0e2a961f1e838ea}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab67460325430d20ca5ce82b0befb7f3e}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3c3385e9ad478e24570c51b1787f685}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc7c2ef79cef08f4e5615787b17259b6}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+2}}~(0x4\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+L\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bae569ff7e9b801f6fb5f90005b4031}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac667108da8e3351103e623d89c5d06e9}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bae569ff7e9b801f6fb5f90005b4031}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab50af8e7f57a72bf3da6cd323aaea858}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74c62ba8c7189d18abf72721180f4834}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54ffcd06e8dc6e0b2419d11055962c28}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+2}}~(0x4\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM1\+R\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae81f6c381d8b5b9a3d81b12c30723d45}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac030af4d2edb5248139964f10c4447e8}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2L}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae81f6c381d8b5b9a3d81b12c30723d45}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef72831f5258e49680c69f7583aeab19}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee9fa47ce8205dd8f153baa70c4f8ff9}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0aa8d36ca520531e3d0070c875b86a}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+2}}~(0x4\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+L\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfd03897f2243b44debe7f5e5a5f2037}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0540721c8fb608023cf8ddc76e4ae9ef}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfd03897f2243b44debe7f5e5a5f2037}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafab46e4863a263b24e7df93d7ec917f8}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2abe1bd2663eddfe663508e3d06d923a}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5200627102926128d1e72f22c057e402}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+2}}~(0x4\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM2\+R\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf405e76daf2adaf0420087a074ab96}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51f6632baa338902b58d420d58fb3b18}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3L}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf405e76daf2adaf0420087a074ab96}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcc35b345be038d1e542b6b806426054}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadf5a1e7461ec8d9613e4cd093bcaf19}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37dd7a371d1005b95f58d99eb7f097b2}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+2}}~(0x4\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+L\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11fe76ecac04e25ddb78d4668599ad8c}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc8ff39ffd1accb93a4076da59ace91}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11fe76ecac04e25ddb78d4668599ad8c}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa30cc1f5b8e8c788030318dfa3e3a300}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf76abe3a865a7860c4f0c318321b958a}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6f3d503c88a5ab10a5de0e8ab58818a}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+2}}~(0x4\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM3\+R\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2badece4a995ae7b1258e5669888e9fe}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6d125c457002aa3925a256ad680a8a6}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4L}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2badece4a995ae7b1258e5669888e9fe}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3bb6f51b74a748878268913c9417078}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa290022fb0757f6f52016800398cd764}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9636a685139ee03dd3198fd444dfe52}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+2}}~(0x4\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+L\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b571960b23d22e4bf0aaf6657a2bbb3}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b3b5988ea3b8b72638dcef0127fb43}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b571960b23d22e4bf0aaf6657a2bbb3}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddfee66bf809af913ad0b885a99b4750}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacf862ea2a48e49e8cb70e63fa99f96}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad65c2e32b237f661be26ebf82e0eceab}{SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+2}}~(0x4\+UL $<$$<$ SAI\+\_\+\+PDMDLY\+\_\+\+DLYM4\+R\+\_\+\+Pos)
\item 
\#define {\bfseries SDMMC\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ece8aee836b92776b043a2e243b6a88}{SDMMC\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SDMMC\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb122df0347f33b2b7f232c50bc0af16}{SDMMC\+\_\+\+POWER\+\_\+\+PWRCTRL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ece8aee836b92776b043a2e243b6a88}{SDMMC\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2679cbd7f8c7dfe0e96d0ee940e96fbe}{SDMMC\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+0}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c5707a613bd54a0d92cde038de8227e}{SDMMC\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+1}}~(0x2\+UL $<$$<$ SDMMC\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+\+Pos)
\item 
\#define {\bfseries SDMMC\+\_\+\+POWER\+\_\+\+VSWITCH\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757e4441e780df00fddb93ea73fa055e}{SDMMC\+\_\+\+POWER\+\_\+\+VSWITCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+POWER\+\_\+\+VSWITCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga968bf3138d971c98c1a3125c21a29ce9}{SDMMC\+\_\+\+POWER\+\_\+\+VSWITCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757e4441e780df00fddb93ea73fa055e}{SDMMC\+\_\+\+POWER\+\_\+\+VSWITCH\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+POWER\+\_\+\+VSWITCHEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0919015b5477245b864b3b9af7f887ff}{SDMMC\+\_\+\+POWER\+\_\+\+VSWITCHEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+POWER\+\_\+\+VSWITCHEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b4c3f219c31d30256e339017c5a5278}{SDMMC\+\_\+\+POWER\+\_\+\+VSWITCHEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0919015b5477245b864b3b9af7f887ff}{SDMMC\+\_\+\+POWER\+\_\+\+VSWITCHEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+POWER\+\_\+\+DIRPOL\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac49a7172363c942ccd8151a475bd3bf5}{SDMMC\+\_\+\+POWER\+\_\+\+DIRPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+POWER\+\_\+\+DIRPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88cd2e9a997031e8a3ce74389ce53fcd}{SDMMC\+\_\+\+POWER\+\_\+\+DIRPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac49a7172363c942ccd8151a475bd3bf5}{SDMMC\+\_\+\+POWER\+\_\+\+DIRPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+CLKCR\+\_\+\+CLKDIV\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93ba5d177e66f4e4f11a954040949f4}{SDMMC\+\_\+\+CLKCR\+\_\+\+CLKDIV\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ SDMMC\+\_\+\+CLKCR\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea90a0b47f6a5cb3f973622bfb5be61b}{SDMMC\+\_\+\+CLKCR\+\_\+\+CLKDIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93ba5d177e66f4e4f11a954040949f4}{SDMMC\+\_\+\+CLKCR\+\_\+\+CLKDIV\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+CLKCR\+\_\+\+PWRSAV\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga514b5ee6c39566250af03c468ec52a9e}{SDMMC\+\_\+\+CLKCR\+\_\+\+PWRSAV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+CLKCR\+\_\+\+PWRSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f0786d18e491c195c762e38f745312d}{SDMMC\+\_\+\+CLKCR\+\_\+\+PWRSAV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga514b5ee6c39566250af03c468ec52a9e}{SDMMC\+\_\+\+CLKCR\+\_\+\+PWRSAV\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0a47b44bd68134a7088c9cec6bd9e38}{SDMMC\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SDMMC\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53238d15f901373c70f4948c466422c2}{SDMMC\+\_\+\+CLKCR\+\_\+\+WIDBUS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0a47b44bd68134a7088c9cec6bd9e38}{SDMMC\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4201a1808b7e3218a3fa13dc4d6b0f9}{SDMMC\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+0}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab699ad42b7dddd3af4dd41e1ef7a410b}{SDMMC\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+1}}~(0x2\+UL $<$$<$ SDMMC\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+\+Pos)
\item 
\#define {\bfseries SDMMC\+\_\+\+CLKCR\+\_\+\+NEGEDGE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19b05a37027a07f6d1d02f095095892}{SDMMC\+\_\+\+CLKCR\+\_\+\+NEGEDGE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+CLKCR\+\_\+\+NEGEDGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5575dd4b16e8f76db8ffa3ab84205e5}{SDMMC\+\_\+\+CLKCR\+\_\+\+NEGEDGE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19b05a37027a07f6d1d02f095095892}{SDMMC\+\_\+\+CLKCR\+\_\+\+NEGEDGE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5dda351734eb6ee72ce16471677f02d}{SDMMC\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73898c6efbc8f7962ba99dc8ae678473}{SDMMC\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5dda351734eb6ee72ce16471677f02d}{SDMMC\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+CLKCR\+\_\+\+DDR\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91eec06b6072dd0c8a60e2ccd7fc83a6}{SDMMC\+\_\+\+CLKCR\+\_\+\+DDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+CLKCR\+\_\+\+DDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ba16abb29b496889f17f348a744b80f}{SDMMC\+\_\+\+CLKCR\+\_\+\+DDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91eec06b6072dd0c8a60e2ccd7fc83a6}{SDMMC\+\_\+\+CLKCR\+\_\+\+DDR\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+CLKCR\+\_\+\+BUSSPEED\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0c0683a228c8ffca7c5c9a7cf6bb09a}{SDMMC\+\_\+\+CLKCR\+\_\+\+BUSSPEED\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+CLKCR\+\_\+\+BUSSPEED\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca8fe40dba4b4aab138536d3212cc30}{SDMMC\+\_\+\+CLKCR\+\_\+\+BUSSPEED}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0c0683a228c8ffca7c5c9a7cf6bb09a}{SDMMC\+\_\+\+CLKCR\+\_\+\+BUSSPEED\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+CLKCR\+\_\+\+SELCLKRX\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae465865bfefa595bac68c13ac11a15d6}{SDMMC\+\_\+\+CLKCR\+\_\+\+SELCLKRX\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SDMMC\+\_\+\+CLKCR\+\_\+\+SELCLKRX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fef3b7cb2c6727b1cb03425c2665a87}{SDMMC\+\_\+\+CLKCR\+\_\+\+SELCLKRX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae465865bfefa595bac68c13ac11a15d6}{SDMMC\+\_\+\+CLKCR\+\_\+\+SELCLKRX\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31f5a6e889ade06ebf086fda1ca43f3e}{SDMMC\+\_\+\+CLKCR\+\_\+\+SELCLKRX\+\_\+0}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+CLKCR\+\_\+\+SELCLKRX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad77830ffc9d0707dfe35ad7626cbaa03}{SDMMC\+\_\+\+CLKCR\+\_\+\+SELCLKRX\+\_\+1}}~(0x2\+UL $<$$<$ SDMMC\+\_\+\+CLKCR\+\_\+\+SELCLKRX\+\_\+\+Pos)
\item 
\#define {\bfseries SDMMC\+\_\+\+ARG\+\_\+\+CMDARG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f1613daa7e41d81100e54e47737284}{SDMMC\+\_\+\+ARG\+\_\+\+CMDARG\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SDMMC\+\_\+\+ARG\+\_\+\+CMDARG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb98ca0913d067ef24dc5ae77aaead9}{SDMMC\+\_\+\+ARG\+\_\+\+CMDARG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f1613daa7e41d81100e54e47737284}{SDMMC\+\_\+\+ARG\+\_\+\+CMDARG\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+CMD\+\_\+\+CMDINDEX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e2dd2faef1f17b22b9ea4ce1c93401}{SDMMC\+\_\+\+CMD\+\_\+\+CMDINDEX\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ SDMMC\+\_\+\+CMD\+\_\+\+CMDINDEX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e1c15c9588468c1302c1e4e77261653}{SDMMC\+\_\+\+CMD\+\_\+\+CMDINDEX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e2dd2faef1f17b22b9ea4ce1c93401}{SDMMC\+\_\+\+CMD\+\_\+\+CMDINDEX\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+CMD\+\_\+\+CMDTRANS\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3247e86bb40876ba43de6fc15b036477}{SDMMC\+\_\+\+CMD\+\_\+\+CMDTRANS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+CMD\+\_\+\+CMDTRANS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07a15f3fa8f45d255bef214bdf4ff4e0}{SDMMC\+\_\+\+CMD\+\_\+\+CMDTRANS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3247e86bb40876ba43de6fc15b036477}{SDMMC\+\_\+\+CMD\+\_\+\+CMDTRANS\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+CMD\+\_\+\+CMDSTOP\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff66243fb19d67e49e3b2828d7b6453}{SDMMC\+\_\+\+CMD\+\_\+\+CMDSTOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+CMD\+\_\+\+CMDSTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad80697c8be40d96a2c0cc5858d2388e9}{SDMMC\+\_\+\+CMD\+\_\+\+CMDSTOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff66243fb19d67e49e3b2828d7b6453}{SDMMC\+\_\+\+CMD\+\_\+\+CMDSTOP\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0615e5c80745c9562df25ba38455f52e}{SDMMC\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SDMMC\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d333417d67929cdd916b947323cf7e}{SDMMC\+\_\+\+CMD\+\_\+\+WAITRESP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0615e5c80745c9562df25ba38455f52e}{SDMMC\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02708f4a3f5070683c373c7aeb3f035}{SDMMC\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+0}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1144b1791761945500d7627c969fffec}{SDMMC\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+1}}~(0x2\+UL $<$$<$ SDMMC\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+\+Pos)
\item 
\#define {\bfseries SDMMC\+\_\+\+CMD\+\_\+\+WAITINT\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dc8444e9112af14cf5df67b0dac58d}{SDMMC\+\_\+\+CMD\+\_\+\+WAITINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+CMD\+\_\+\+WAITINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e27932e37eb3de74eea7f9f07e689a}{SDMMC\+\_\+\+CMD\+\_\+\+WAITINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dc8444e9112af14cf5df67b0dac58d}{SDMMC\+\_\+\+CMD\+\_\+\+WAITINT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+CMD\+\_\+\+WAITPEND\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab86cb576711ccd02b011f8bce7cda1eb}{SDMMC\+\_\+\+CMD\+\_\+\+WAITPEND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+CMD\+\_\+\+WAITPEND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae91836cca981d6b0fde3621876ce078}{SDMMC\+\_\+\+CMD\+\_\+\+WAITPEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab86cb576711ccd02b011f8bce7cda1eb}{SDMMC\+\_\+\+CMD\+\_\+\+WAITPEND\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+CMD\+\_\+\+CPSMEN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga705b5643c32bd79d28c802fd6d591df8}{SDMMC\+\_\+\+CMD\+\_\+\+CPSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+CMD\+\_\+\+CPSMEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0a08be5009835b5537cc75db92378bc}{SDMMC\+\_\+\+CMD\+\_\+\+CPSMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga705b5643c32bd79d28c802fd6d591df8}{SDMMC\+\_\+\+CMD\+\_\+\+CPSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+CMD\+\_\+\+DTHOLD\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa9c68e4ca415de7c5e4385818993b0d}{SDMMC\+\_\+\+CMD\+\_\+\+DTHOLD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+CMD\+\_\+\+DTHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89693d59dba96fe4a59e9d394fdf3830}{SDMMC\+\_\+\+CMD\+\_\+\+DTHOLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa9c68e4ca415de7c5e4385818993b0d}{SDMMC\+\_\+\+CMD\+\_\+\+DTHOLD\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+CMD\+\_\+\+BOOTMODE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf009e81b6d5e0744fb7701ed72928652}{SDMMC\+\_\+\+CMD\+\_\+\+BOOTMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+CMD\+\_\+\+BOOTMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5194a8b947fb624b85240f91813f6629}{SDMMC\+\_\+\+CMD\+\_\+\+BOOTMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf009e81b6d5e0744fb7701ed72928652}{SDMMC\+\_\+\+CMD\+\_\+\+BOOTMODE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+CMD\+\_\+\+BOOTEN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8add1c72b23e85629d2074e7fe3c37cd}{SDMMC\+\_\+\+CMD\+\_\+\+BOOTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+CMD\+\_\+\+BOOTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae78aedbabf15d17694b8bbabc7235cef}{SDMMC\+\_\+\+CMD\+\_\+\+BOOTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8add1c72b23e85629d2074e7fe3c37cd}{SDMMC\+\_\+\+CMD\+\_\+\+BOOTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+CMD\+\_\+\+CMDSUSPEND\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8849c8b2646a977e95a07c7c6a707fcb}{SDMMC\+\_\+\+CMD\+\_\+\+CMDSUSPEND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+CMD\+\_\+\+CMDSUSPEND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35567b18ab94d239a059fcf82efd8b69}{SDMMC\+\_\+\+CMD\+\_\+\+CMDSUSPEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8849c8b2646a977e95a07c7c6a707fcb}{SDMMC\+\_\+\+CMD\+\_\+\+CMDSUSPEND\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+RESPCMD\+\_\+\+RESPCMD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87ced7ecfc7e7ce124f94a8bbf5aa05b}{SDMMC\+\_\+\+RESPCMD\+\_\+\+RESPCMD\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ SDMMC\+\_\+\+RESPCMD\+\_\+\+RESPCMD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e206f7adb1bda900b3135789664ba34}{SDMMC\+\_\+\+RESPCMD\+\_\+\+RESPCMD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87ced7ecfc7e7ce124f94a8bbf5aa05b}{SDMMC\+\_\+\+RESPCMD\+\_\+\+RESPCMD\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+RESP0\+\_\+\+CARDSTATUS0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffcde395d9330773cc369c28b9a25ef4}{SDMMC\+\_\+\+RESP0\+\_\+\+CARDSTATUS0\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SDMMC\+\_\+\+RESP0\+\_\+\+CARDSTATUS0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a76665607a039fc166c00e7636af77}{SDMMC\+\_\+\+RESP0\+\_\+\+CARDSTATUS0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffcde395d9330773cc369c28b9a25ef4}{SDMMC\+\_\+\+RESP0\+\_\+\+CARDSTATUS0\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+RESP1\+\_\+\+CARDSTATUS1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b5f25c0eb9d05c502574d632299316f}{SDMMC\+\_\+\+RESP1\+\_\+\+CARDSTATUS1\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SDMMC\+\_\+\+RESP1\+\_\+\+CARDSTATUS1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec9197b64efae54c6d08eb26f0062b4c}{SDMMC\+\_\+\+RESP1\+\_\+\+CARDSTATUS1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b5f25c0eb9d05c502574d632299316f}{SDMMC\+\_\+\+RESP1\+\_\+\+CARDSTATUS1\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+RESP2\+\_\+\+CARDSTATUS2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4655758dfbab01311fa6ad93a1feb6b2}{SDMMC\+\_\+\+RESP2\+\_\+\+CARDSTATUS2\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SDMMC\+\_\+\+RESP2\+\_\+\+CARDSTATUS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5a856daa6999644c52d7ff763d3560}{SDMMC\+\_\+\+RESP2\+\_\+\+CARDSTATUS2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4655758dfbab01311fa6ad93a1feb6b2}{SDMMC\+\_\+\+RESP2\+\_\+\+CARDSTATUS2\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+RESP3\+\_\+\+CARDSTATUS3\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c9f01b01440fd4141a39c86374ff564}{SDMMC\+\_\+\+RESP3\+\_\+\+CARDSTATUS3\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SDMMC\+\_\+\+RESP3\+\_\+\+CARDSTATUS3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa2d1998f2f5f3321d551b7e8603744}{SDMMC\+\_\+\+RESP3\+\_\+\+CARDSTATUS3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c9f01b01440fd4141a39c86374ff564}{SDMMC\+\_\+\+RESP3\+\_\+\+CARDSTATUS3\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+RESP4\+\_\+\+CARDSTATUS4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf72504409b88bdf4b360a21ad51e8f46}{SDMMC\+\_\+\+RESP4\+\_\+\+CARDSTATUS4\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SDMMC\+\_\+\+RESP4\+\_\+\+CARDSTATUS4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab93a5368ecfc5d22784f2c238ad97304}{SDMMC\+\_\+\+RESP4\+\_\+\+CARDSTATUS4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf72504409b88bdf4b360a21ad51e8f46}{SDMMC\+\_\+\+RESP4\+\_\+\+CARDSTATUS4\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+DTIMER\+\_\+\+DATATIME\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0abcb55be7404b6bf6cf65cb394ddb09}{SDMMC\+\_\+\+DTIMER\+\_\+\+DATATIME\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SDMMC\+\_\+\+DTIMER\+\_\+\+DATATIME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga224a428df9ecc9189df6e22a04097571}{SDMMC\+\_\+\+DTIMER\+\_\+\+DATATIME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0abcb55be7404b6bf6cf65cb394ddb09}{SDMMC\+\_\+\+DTIMER\+\_\+\+DATATIME\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+DLEN\+\_\+\+DATALENGTH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga545b4c7955a454414ac35b694ee093ae}{SDMMC\+\_\+\+DLEN\+\_\+\+DATALENGTH\+\_\+\+Msk}}~(0x1\+FFFFFFUL $<$$<$ SDMMC\+\_\+\+DLEN\+\_\+\+DATALENGTH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5fae2078793d7d6047316af60ab1ab0}{SDMMC\+\_\+\+DLEN\+\_\+\+DATALENGTH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga545b4c7955a454414ac35b694ee093ae}{SDMMC\+\_\+\+DLEN\+\_\+\+DATALENGTH\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+DCTRL\+\_\+\+DTEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad4cfb920cdcef069f1b74331b67940b}{SDMMC\+\_\+\+DCTRL\+\_\+\+DTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+DCTRL\+\_\+\+DTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90892e49a5447bde575387ef238e6342}{SDMMC\+\_\+\+DCTRL\+\_\+\+DTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad4cfb920cdcef069f1b74331b67940b}{SDMMC\+\_\+\+DCTRL\+\_\+\+DTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+DCTRL\+\_\+\+DTDIR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29de6487f02ebee5705f55de1d77b19}{SDMMC\+\_\+\+DCTRL\+\_\+\+DTDIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+DCTRL\+\_\+\+DTDIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa92ab89c4db40d4cec9f0f1e26c5f27d}{SDMMC\+\_\+\+DCTRL\+\_\+\+DTDIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29de6487f02ebee5705f55de1d77b19}{SDMMC\+\_\+\+DCTRL\+\_\+\+DTDIR\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+DCTRL\+\_\+\+DTMODE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2316657b2dc125d7fe591b57783d68d0}{SDMMC\+\_\+\+DCTRL\+\_\+\+DTMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SDMMC\+\_\+\+DCTRL\+\_\+\+DTMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae043db7a31c549b3386ff112319a9cf4}{SDMMC\+\_\+\+DCTRL\+\_\+\+DTMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2316657b2dc125d7fe591b57783d68d0}{SDMMC\+\_\+\+DCTRL\+\_\+\+DTMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf43d76a4edb730bb1b142e2f4a3e2a39}{SDMMC\+\_\+\+DCTRL\+\_\+\+DTMODE\+\_\+0}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+DCTRL\+\_\+\+DTMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4d3382e311b47ffcf307130a544156}{SDMMC\+\_\+\+DCTRL\+\_\+\+DTMODE\+\_\+1}}~(0x2\+UL $<$$<$ SDMMC\+\_\+\+DCTRL\+\_\+\+DTMODE\+\_\+\+Pos)
\item 
\#define {\bfseries SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae95a5821888043cfff50ef1f10c57f5a}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84dfb9cba5c3ad118b6379617c909ac8}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae95a5821888043cfff50ef1f10c57f5a}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafacd555221e3b669839f2bdc24531c06}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+0}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed289ccb613a89c9fbada5cd541b88c4}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+1}}~(0x2\+UL $<$$<$ SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd54ea3ef213738e740a02667bc2d1f}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+2}}~(0x4\+UL $<$$<$ SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70acaa28f679dee46b20847e6627b80c}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+3}}~(0x8\+UL $<$$<$ SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTART\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7177b577a694fe00cb8ca41e00cbe4c}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTART\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTART\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4302f186ec1e43bc38a4357db38fc0fa}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTART}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7177b577a694fe00cb8ca41e00cbe4c}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTART\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTOP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga389305134007d2210ad22904f124c018}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68b631bb91b55ad41472640bff5e2d34}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga389305134007d2210ad22904f124c018}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTOP\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+DCTRL\+\_\+\+RWMOD\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f98e0254fae787e28b682894f1c5f10}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+DCTRL\+\_\+\+RWMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabac7b9cf875b9f9cac927c94387fe911}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f98e0254fae787e28b682894f1c5f10}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+DCTRL\+\_\+\+SDIOEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d8cf4ce28da73970e89fb4ed6c4adc9}{SDMMC\+\_\+\+DCTRL\+\_\+\+SDIOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+DCTRL\+\_\+\+SDIOEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab66312264da16d4693a3c9a9cba33c9e}{SDMMC\+\_\+\+DCTRL\+\_\+\+SDIOEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d8cf4ce28da73970e89fb4ed6c4adc9}{SDMMC\+\_\+\+DCTRL\+\_\+\+SDIOEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+DCTRL\+\_\+\+BOOTACKEN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafea7a2b1676fd414a72ce5971df9dfa6}{SDMMC\+\_\+\+DCTRL\+\_\+\+BOOTACKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+DCTRL\+\_\+\+BOOTACKEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e77b868fbd4a8d2884ec2db56d10313}{SDMMC\+\_\+\+DCTRL\+\_\+\+BOOTACKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafea7a2b1676fd414a72ce5971df9dfa6}{SDMMC\+\_\+\+DCTRL\+\_\+\+BOOTACKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+DCTRL\+\_\+\+FIFORST\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4972f21ee5b88f1b5c9a9ad03b49dbf4}{SDMMC\+\_\+\+DCTRL\+\_\+\+FIFORST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+DCTRL\+\_\+\+FIFORST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbf3719aa057172bc29468487f894dc0}{SDMMC\+\_\+\+DCTRL\+\_\+\+FIFORST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4972f21ee5b88f1b5c9a9ad03b49dbf4}{SDMMC\+\_\+\+DCTRL\+\_\+\+FIFORST\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+DCOUNT\+\_\+\+DATACOUNT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19011ada4453b82820b715aaec1013a}{SDMMC\+\_\+\+DCOUNT\+\_\+\+DATACOUNT\+\_\+\+Msk}}~(0x1\+FFFFFFUL $<$$<$ SDMMC\+\_\+\+DCOUNT\+\_\+\+DATACOUNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8938cd27cee75bf6bd0440768df5a510}{SDMMC\+\_\+\+DCOUNT\+\_\+\+DATACOUNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19011ada4453b82820b715aaec1013a}{SDMMC\+\_\+\+DCOUNT\+\_\+\+DATACOUNT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+CCRCFAIL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa234b4881b38c72981207003455dc065}{SDMMC\+\_\+\+STA\+\_\+\+CCRCFAIL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+CCRCFAIL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae302f98431500f3be2d22e8a2b1997c2}{SDMMC\+\_\+\+STA\+\_\+\+CCRCFAIL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa234b4881b38c72981207003455dc065}{SDMMC\+\_\+\+STA\+\_\+\+CCRCFAIL\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+DCRCFAIL\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508fc9b6e8e359676441a1307bdbbe09}{SDMMC\+\_\+\+STA\+\_\+\+DCRCFAIL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+DCRCFAIL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga512955c76ca837d151737835bfe0b50a}{SDMMC\+\_\+\+STA\+\_\+\+DCRCFAIL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508fc9b6e8e359676441a1307bdbbe09}{SDMMC\+\_\+\+STA\+\_\+\+DCRCFAIL\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+CTIMEOUT\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc41e88f430c966ded0ebd9d0ef8ee22}{SDMMC\+\_\+\+STA\+\_\+\+CTIMEOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+CTIMEOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a1bea5b39c521d3338af0a0a2f4f465}{SDMMC\+\_\+\+STA\+\_\+\+CTIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc41e88f430c966ded0ebd9d0ef8ee22}{SDMMC\+\_\+\+STA\+\_\+\+CTIMEOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+DTIMEOUT\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e21cf9adb974ab3a76ffaf9865d72b8}{SDMMC\+\_\+\+STA\+\_\+\+DTIMEOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+DTIMEOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0330b309e3b0256dab5ae86898b4304d}{SDMMC\+\_\+\+STA\+\_\+\+DTIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e21cf9adb974ab3a76ffaf9865d72b8}{SDMMC\+\_\+\+STA\+\_\+\+DTIMEOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+TXUNDERR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae052bbe1680ab8f0f0335809138fc2c}{SDMMC\+\_\+\+STA\+\_\+\+TXUNDERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+TXUNDERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c8e7dcc980af5b6b74e20832de070a}{SDMMC\+\_\+\+STA\+\_\+\+TXUNDERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae052bbe1680ab8f0f0335809138fc2c}{SDMMC\+\_\+\+STA\+\_\+\+TXUNDERR\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+RXOVERR\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga333620673b6e6e3aecfbd07a53a86983}{SDMMC\+\_\+\+STA\+\_\+\+RXOVERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+RXOVERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b94ec1d6c9711c6f8de9de06afa13e}{SDMMC\+\_\+\+STA\+\_\+\+RXOVERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga333620673b6e6e3aecfbd07a53a86983}{SDMMC\+\_\+\+STA\+\_\+\+RXOVERR\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+CMDREND\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a39273895d1f73c3180603afafc0d4}{SDMMC\+\_\+\+STA\+\_\+\+CMDREND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+CMDREND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f91ee311a3dd0a6fbfda33edba14b7}{SDMMC\+\_\+\+STA\+\_\+\+CMDREND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a39273895d1f73c3180603afafc0d4}{SDMMC\+\_\+\+STA\+\_\+\+CMDREND\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+CMDSENT\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ab134f7a81f6ecb2121340a0fb2560}{SDMMC\+\_\+\+STA\+\_\+\+CMDSENT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+CMDSENT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4d61f93bc59474799dd7a797dfd51e7}{SDMMC\+\_\+\+STA\+\_\+\+CMDSENT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ab134f7a81f6ecb2121340a0fb2560}{SDMMC\+\_\+\+STA\+\_\+\+CMDSENT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+DATAEND\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d903e6c8693d2b89e4801b8d5aa5844}{SDMMC\+\_\+\+STA\+\_\+\+DATAEND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+DATAEND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aa4a59f94c4d0b9d9b93a26811241ee}{SDMMC\+\_\+\+STA\+\_\+\+DATAEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d903e6c8693d2b89e4801b8d5aa5844}{SDMMC\+\_\+\+STA\+\_\+\+DATAEND\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+DHOLD\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5139a6fb1273fd6f8bfce5c1ccacc9cf}{SDMMC\+\_\+\+STA\+\_\+\+DHOLD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+DHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb33c274a84a01b8eb18ad78bdaf413e}{SDMMC\+\_\+\+STA\+\_\+\+DHOLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5139a6fb1273fd6f8bfce5c1ccacc9cf}{SDMMC\+\_\+\+STA\+\_\+\+DHOLD\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+DBCKEND\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f8867c26102dc18e2be5e3b99ac432}{SDMMC\+\_\+\+STA\+\_\+\+DBCKEND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+DBCKEND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a8db621c7560073204b68378eaf0c85}{SDMMC\+\_\+\+STA\+\_\+\+DBCKEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f8867c26102dc18e2be5e3b99ac432}{SDMMC\+\_\+\+STA\+\_\+\+DBCKEND\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+DABORT\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2635caaf394b7cbe2a3fcaddefa00dc}{SDMMC\+\_\+\+STA\+\_\+\+DABORT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+DABORT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742575cbfca459f19f31f53ebb244f62}{SDMMC\+\_\+\+STA\+\_\+\+DABORT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2635caaf394b7cbe2a3fcaddefa00dc}{SDMMC\+\_\+\+STA\+\_\+\+DABORT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+DPSMACT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1867ecbeacf8282e46749f15187bf744}{SDMMC\+\_\+\+STA\+\_\+\+DPSMACT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+DPSMACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61682531a24af37c6f9afb761610f738}{SDMMC\+\_\+\+STA\+\_\+\+DPSMACT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1867ecbeacf8282e46749f15187bf744}{SDMMC\+\_\+\+STA\+\_\+\+DPSMACT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+CPSMACT\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca93a159ef381456866d678a681f5e3}{SDMMC\+\_\+\+STA\+\_\+\+CPSMACT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+CPSMACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea28bcdd229871dbbf7dd18c0e179743}{SDMMC\+\_\+\+STA\+\_\+\+CPSMACT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca93a159ef381456866d678a681f5e3}{SDMMC\+\_\+\+STA\+\_\+\+CPSMACT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+TXFIFOHE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4af1df28c953f69b55a79c7457f2e689}{SDMMC\+\_\+\+STA\+\_\+\+TXFIFOHE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+TXFIFOHE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6e9baf9d62e51f9a8335431a8ed551}{SDMMC\+\_\+\+STA\+\_\+\+TXFIFOHE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4af1df28c953f69b55a79c7457f2e689}{SDMMC\+\_\+\+STA\+\_\+\+TXFIFOHE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+RXFIFOHF\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f05e47fd34ca1294203a8bcb15e22f9}{SDMMC\+\_\+\+STA\+\_\+\+RXFIFOHF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+RXFIFOHF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44d2b6e021df0f11ff532c7a506d006a}{SDMMC\+\_\+\+STA\+\_\+\+RXFIFOHF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f05e47fd34ca1294203a8bcb15e22f9}{SDMMC\+\_\+\+STA\+\_\+\+RXFIFOHF\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+TXFIFOF\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6dcfde3b93c5b2a6f6755dda56f157d}{SDMMC\+\_\+\+STA\+\_\+\+TXFIFOF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+TXFIFOF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9915e386adbb6f619afdd3c68f32e83c}{SDMMC\+\_\+\+STA\+\_\+\+TXFIFOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6dcfde3b93c5b2a6f6755dda56f157d}{SDMMC\+\_\+\+STA\+\_\+\+TXFIFOF\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+RXFIFOF\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72f872c8872d4cd0a2d6f1ae2b85a669}{SDMMC\+\_\+\+STA\+\_\+\+RXFIFOF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+RXFIFOF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b2cb55bae08438649aba0995776fce}{SDMMC\+\_\+\+STA\+\_\+\+RXFIFOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72f872c8872d4cd0a2d6f1ae2b85a669}{SDMMC\+\_\+\+STA\+\_\+\+RXFIFOF\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+TXFIFOE\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9278a58e345f48697e2531b7451b3a1f}{SDMMC\+\_\+\+STA\+\_\+\+TXFIFOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+TXFIFOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae8a094d8aec9a4bd0e0518cfd0c758f}{SDMMC\+\_\+\+STA\+\_\+\+TXFIFOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9278a58e345f48697e2531b7451b3a1f}{SDMMC\+\_\+\+STA\+\_\+\+TXFIFOE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+RXFIFOE\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8afb1d9e3d1b258c10b72a6d5e79432}{SDMMC\+\_\+\+STA\+\_\+\+RXFIFOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+RXFIFOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3993acde757e2b254ae14d3b15cda2fa}{SDMMC\+\_\+\+STA\+\_\+\+RXFIFOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8afb1d9e3d1b258c10b72a6d5e79432}{SDMMC\+\_\+\+STA\+\_\+\+RXFIFOE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+BUSYD0\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga552b29dd0d12e6c590d9e9aad4499eee}{SDMMC\+\_\+\+STA\+\_\+\+BUSYD0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+BUSYD0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1615dc8d6243354f3a3ba73b9d1bc5b3}{SDMMC\+\_\+\+STA\+\_\+\+BUSYD0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga552b29dd0d12e6c590d9e9aad4499eee}{SDMMC\+\_\+\+STA\+\_\+\+BUSYD0\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+BUSYD0\+END\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeac99f75c380f21ba4aed798eb72f7d1}{SDMMC\+\_\+\+STA\+\_\+\+BUSYD0\+END\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+BUSYD0\+END\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga753fdf3ce53c6f87daa0d305079d4fae}{SDMMC\+\_\+\+STA\+\_\+\+BUSYD0\+END}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeac99f75c380f21ba4aed798eb72f7d1}{SDMMC\+\_\+\+STA\+\_\+\+BUSYD0\+END\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+SDIOIT\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac660476cf75cbd2e4ab14381936b5b97}{SDMMC\+\_\+\+STA\+\_\+\+SDIOIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+SDIOIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7e34b8909f8c570efdd57ef929508e}{SDMMC\+\_\+\+STA\+\_\+\+SDIOIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac660476cf75cbd2e4ab14381936b5b97}{SDMMC\+\_\+\+STA\+\_\+\+SDIOIT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+ACKFAIL\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e5a4f2c3b776097c62439e2c4ff1b0}{SDMMC\+\_\+\+STA\+\_\+\+ACKFAIL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+ACKFAIL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca4996ecfb99e23d9ae443bc44135e4}{SDMMC\+\_\+\+STA\+\_\+\+ACKFAIL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e5a4f2c3b776097c62439e2c4ff1b0}{SDMMC\+\_\+\+STA\+\_\+\+ACKFAIL\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+ACKTIMEOUT\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad97bfa3690b796444d06eb727360d62c}{SDMMC\+\_\+\+STA\+\_\+\+ACKTIMEOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+ACKTIMEOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga281a16bfb029445b4dec740d386c64fa}{SDMMC\+\_\+\+STA\+\_\+\+ACKTIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad97bfa3690b796444d06eb727360d62c}{SDMMC\+\_\+\+STA\+\_\+\+ACKTIMEOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+VSWEND\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e8e6a15f99abe1f075840373cc4f66}{SDMMC\+\_\+\+STA\+\_\+\+VSWEND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+VSWEND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga370784d3c3d6ac587f5f269602395196}{SDMMC\+\_\+\+STA\+\_\+\+VSWEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e8e6a15f99abe1f075840373cc4f66}{SDMMC\+\_\+\+STA\+\_\+\+VSWEND\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+CKSTOP\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9fbc561a1feb971fd2a44b0fd15e4a8}{SDMMC\+\_\+\+STA\+\_\+\+CKSTOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+CKSTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fa875a13da3ac450f713debcee9b2b8}{SDMMC\+\_\+\+STA\+\_\+\+CKSTOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9fbc561a1feb971fd2a44b0fd15e4a8}{SDMMC\+\_\+\+STA\+\_\+\+CKSTOP\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+IDMATE\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4ede852fc714f9f3c98ad474cb7443b}{SDMMC\+\_\+\+STA\+\_\+\+IDMATE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+IDMATE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf0b18483018e2bb3e8995e485ee34aa}{SDMMC\+\_\+\+STA\+\_\+\+IDMATE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4ede852fc714f9f3c98ad474cb7443b}{SDMMC\+\_\+\+STA\+\_\+\+IDMATE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+IDMABTC\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bb3e9046e49c7ab1746ea4d14001adb}{SDMMC\+\_\+\+STA\+\_\+\+IDMABTC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+IDMABTC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c55e6035fd8bee7443465e8993385e0}{SDMMC\+\_\+\+STA\+\_\+\+IDMABTC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bb3e9046e49c7ab1746ea4d14001adb}{SDMMC\+\_\+\+STA\+\_\+\+IDMABTC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+CCRCFAILC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffb65734116da9329c340d3327ee56e1}{SDMMC\+\_\+\+ICR\+\_\+\+CCRCFAILC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+CCRCFAILC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad83fbc32bc786012bb9b90fc703dcfd3}{SDMMC\+\_\+\+ICR\+\_\+\+CCRCFAILC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffb65734116da9329c340d3327ee56e1}{SDMMC\+\_\+\+ICR\+\_\+\+CCRCFAILC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+DCRCFAILC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab84fd78526fbd510af28c06c1e0c8af7}{SDMMC\+\_\+\+ICR\+\_\+\+DCRCFAILC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+DCRCFAILC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fdaa1d0d4dab3e2fb0dfc5953dbdb9a}{SDMMC\+\_\+\+ICR\+\_\+\+DCRCFAILC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab84fd78526fbd510af28c06c1e0c8af7}{SDMMC\+\_\+\+ICR\+\_\+\+DCRCFAILC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+CTIMEOUTC\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1545c58478c5b9a791cf5d828072cd}{SDMMC\+\_\+\+ICR\+\_\+\+CTIMEOUTC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+CTIMEOUTC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc65fc61278d59088020aebc497f9c2}{SDMMC\+\_\+\+ICR\+\_\+\+CTIMEOUTC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1545c58478c5b9a791cf5d828072cd}{SDMMC\+\_\+\+ICR\+\_\+\+CTIMEOUTC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+DTIMEOUTC\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdd844f054c29cd0765721df9502945b}{SDMMC\+\_\+\+ICR\+\_\+\+DTIMEOUTC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+DTIMEOUTC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae327f9bfc612122e72bb3d8ad85c0745}{SDMMC\+\_\+\+ICR\+\_\+\+DTIMEOUTC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdd844f054c29cd0765721df9502945b}{SDMMC\+\_\+\+ICR\+\_\+\+DTIMEOUTC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+TXUNDERRC\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga217d5b66bbf1cd7d4045e2276c5f8e39}{SDMMC\+\_\+\+ICR\+\_\+\+TXUNDERRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+TXUNDERRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf861351ba48e0105588338afc6ef820f}{SDMMC\+\_\+\+ICR\+\_\+\+TXUNDERRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga217d5b66bbf1cd7d4045e2276c5f8e39}{SDMMC\+\_\+\+ICR\+\_\+\+TXUNDERRC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+RXOVERRC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5017b8de88212e6d81cf835e3880e61}{SDMMC\+\_\+\+ICR\+\_\+\+RXOVERRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+RXOVERRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90fa040c41b860b3e23720097faa4ead}{SDMMC\+\_\+\+ICR\+\_\+\+RXOVERRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5017b8de88212e6d81cf835e3880e61}{SDMMC\+\_\+\+ICR\+\_\+\+RXOVERRC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+CMDRENDC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ff36a3974f99b9ca41bb5878ea19f30}{SDMMC\+\_\+\+ICR\+\_\+\+CMDRENDC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+CMDRENDC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeef1096013967e7ea2280e6b6ae6124d}{SDMMC\+\_\+\+ICR\+\_\+\+CMDRENDC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ff36a3974f99b9ca41bb5878ea19f30}{SDMMC\+\_\+\+ICR\+\_\+\+CMDRENDC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+CMDSENTC\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25999e2fe3c3cb22c6fa697703f3ac5c}{SDMMC\+\_\+\+ICR\+\_\+\+CMDSENTC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+CMDSENTC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c205f09223ac35ccca5ea601ec0fba5}{SDMMC\+\_\+\+ICR\+\_\+\+CMDSENTC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25999e2fe3c3cb22c6fa697703f3ac5c}{SDMMC\+\_\+\+ICR\+\_\+\+CMDSENTC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+DATAENDC\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad5e19c95917581edf00a096e5cfa2d0}{SDMMC\+\_\+\+ICR\+\_\+\+DATAENDC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+DATAENDC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c103b6ac08359740e9ca80298cc410}{SDMMC\+\_\+\+ICR\+\_\+\+DATAENDC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad5e19c95917581edf00a096e5cfa2d0}{SDMMC\+\_\+\+ICR\+\_\+\+DATAENDC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+DHOLDC\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga287093b9b95e1e5d8ba8ba085d3527d0}{SDMMC\+\_\+\+ICR\+\_\+\+DHOLDC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+DHOLDC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga699d8c8a5b74c5ca5a376db5e9c57194}{SDMMC\+\_\+\+ICR\+\_\+\+DHOLDC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga287093b9b95e1e5d8ba8ba085d3527d0}{SDMMC\+\_\+\+ICR\+\_\+\+DHOLDC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+DBCKENDC\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae513babc7447e5d77871814ca78fb59f}{SDMMC\+\_\+\+ICR\+\_\+\+DBCKENDC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+DBCKENDC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf008ab7e72d0981f3f3673bc4fb9dfa8}{SDMMC\+\_\+\+ICR\+\_\+\+DBCKENDC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae513babc7447e5d77871814ca78fb59f}{SDMMC\+\_\+\+ICR\+\_\+\+DBCKENDC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+DABORTC\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c52c04dce4e3c29945246ba9f3aa047}{SDMMC\+\_\+\+ICR\+\_\+\+DABORTC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+DABORTC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff7531c7754da4580c2d95117128e06}{SDMMC\+\_\+\+ICR\+\_\+\+DABORTC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c52c04dce4e3c29945246ba9f3aa047}{SDMMC\+\_\+\+ICR\+\_\+\+DABORTC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+BUSYD0\+ENDC\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9fb2a1118fdda18a3436030c04a318a}{SDMMC\+\_\+\+ICR\+\_\+\+BUSYD0\+ENDC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+BUSYD0\+ENDC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac77498b7e652749d19c21b7f0b05e2ea}{SDMMC\+\_\+\+ICR\+\_\+\+BUSYD0\+ENDC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9fb2a1118fdda18a3436030c04a318a}{SDMMC\+\_\+\+ICR\+\_\+\+BUSYD0\+ENDC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+SDIOITC\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aa8a23e8512ee76ca6532b18c22a7e4}{SDMMC\+\_\+\+ICR\+\_\+\+SDIOITC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+SDIOITC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cecc5c9bf78ffc7532c52be4b7c180d}{SDMMC\+\_\+\+ICR\+\_\+\+SDIOITC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aa8a23e8512ee76ca6532b18c22a7e4}{SDMMC\+\_\+\+ICR\+\_\+\+SDIOITC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+ACKFAILC\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63339b197c821ca3cf5a9d83cf29aebe}{SDMMC\+\_\+\+ICR\+\_\+\+ACKFAILC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+ACKFAILC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75dda823645f923444286090e4bacc48}{SDMMC\+\_\+\+ICR\+\_\+\+ACKFAILC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63339b197c821ca3cf5a9d83cf29aebe}{SDMMC\+\_\+\+ICR\+\_\+\+ACKFAILC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+ACKTIMEOUTC\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae47b944fbcb4ccb64d140e766a32b9e1}{SDMMC\+\_\+\+ICR\+\_\+\+ACKTIMEOUTC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+ACKTIMEOUTC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dfa5cedd165d36bce9865654496f011}{SDMMC\+\_\+\+ICR\+\_\+\+ACKTIMEOUTC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae47b944fbcb4ccb64d140e766a32b9e1}{SDMMC\+\_\+\+ICR\+\_\+\+ACKTIMEOUTC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+VSWENDC\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98ff0271de7130bfc99ff79c150471ca}{SDMMC\+\_\+\+ICR\+\_\+\+VSWENDC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+VSWENDC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41d157e22942d6e41f748202aa856b8b}{SDMMC\+\_\+\+ICR\+\_\+\+VSWENDC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98ff0271de7130bfc99ff79c150471ca}{SDMMC\+\_\+\+ICR\+\_\+\+VSWENDC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+CKSTOPC\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace3ff0246b3352033d41fb8db7054526}{SDMMC\+\_\+\+ICR\+\_\+\+CKSTOPC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+CKSTOPC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b7850f1eba1fe50e6ab9882b6c1e749}{SDMMC\+\_\+\+ICR\+\_\+\+CKSTOPC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace3ff0246b3352033d41fb8db7054526}{SDMMC\+\_\+\+ICR\+\_\+\+CKSTOPC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+IDMATEC\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89e606aaafc3f5c506eab585b6b701f3}{SDMMC\+\_\+\+ICR\+\_\+\+IDMATEC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+IDMATEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41f5bf6ce8a37d5ea9c1ad91b4623b4e}{SDMMC\+\_\+\+ICR\+\_\+\+IDMATEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89e606aaafc3f5c506eab585b6b701f3}{SDMMC\+\_\+\+ICR\+\_\+\+IDMATEC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+IDMABTCC\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0ab5d00519cf3e32fabb131f128b412}{SDMMC\+\_\+\+ICR\+\_\+\+IDMABTCC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+IDMABTCC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb317c71ccd44fb13aee0ed9a2ba2978}{SDMMC\+\_\+\+ICR\+\_\+\+IDMABTCC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0ab5d00519cf3e32fabb131f128b412}{SDMMC\+\_\+\+ICR\+\_\+\+IDMABTCC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+CCRCFAILIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f53ad8fa719a572615a316567912dc}{SDMMC\+\_\+\+MASK\+\_\+\+CCRCFAILIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+CCRCFAILIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a873f6bcf24503608a81b6421bcf498}{SDMMC\+\_\+\+MASK\+\_\+\+CCRCFAILIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f53ad8fa719a572615a316567912dc}{SDMMC\+\_\+\+MASK\+\_\+\+CCRCFAILIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+DCRCFAILIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd3ee8ccc1010f225a10a6dd3c6da456}{SDMMC\+\_\+\+MASK\+\_\+\+DCRCFAILIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+DCRCFAILIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cac11d9c336275fc081926d506472cd}{SDMMC\+\_\+\+MASK\+\_\+\+DCRCFAILIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd3ee8ccc1010f225a10a6dd3c6da456}{SDMMC\+\_\+\+MASK\+\_\+\+DCRCFAILIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+CTIMEOUTIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c063f7a74e0d5f34ffa3ad8e1a05f8}{SDMMC\+\_\+\+MASK\+\_\+\+CTIMEOUTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+CTIMEOUTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1582096d88149174070136210f5f54}{SDMMC\+\_\+\+MASK\+\_\+\+CTIMEOUTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c063f7a74e0d5f34ffa3ad8e1a05f8}{SDMMC\+\_\+\+MASK\+\_\+\+CTIMEOUTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+DTIMEOUTIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e9923d4ce3dbdb5116c1203e079f2c5}{SDMMC\+\_\+\+MASK\+\_\+\+DTIMEOUTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+DTIMEOUTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d0dc352e940bb9dc846c616cb810fac}{SDMMC\+\_\+\+MASK\+\_\+\+DTIMEOUTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e9923d4ce3dbdb5116c1203e079f2c5}{SDMMC\+\_\+\+MASK\+\_\+\+DTIMEOUTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+TXUNDERRIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d7876ef7ddf4a1048dbdf7b711c6927}{SDMMC\+\_\+\+MASK\+\_\+\+TXUNDERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+TXUNDERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b22913915bd1e095cc552f0a53a3020}{SDMMC\+\_\+\+MASK\+\_\+\+TXUNDERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d7876ef7ddf4a1048dbdf7b711c6927}{SDMMC\+\_\+\+MASK\+\_\+\+TXUNDERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+RXOVERRIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f83163c01c190e803a120ebfe359cd6}{SDMMC\+\_\+\+MASK\+\_\+\+RXOVERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+RXOVERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e3da0f009468fd95c0faf0acb1ab39c}{SDMMC\+\_\+\+MASK\+\_\+\+RXOVERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f83163c01c190e803a120ebfe359cd6}{SDMMC\+\_\+\+MASK\+\_\+\+RXOVERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+CMDRENDIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce9c6538d4f477ba8cf987867b2fb23}{SDMMC\+\_\+\+MASK\+\_\+\+CMDRENDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+CMDRENDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52fddc0264c1d580f934b996a301e263}{SDMMC\+\_\+\+MASK\+\_\+\+CMDRENDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce9c6538d4f477ba8cf987867b2fb23}{SDMMC\+\_\+\+MASK\+\_\+\+CMDRENDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+CMDSENTIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a592952372605a16f5737689bd607cc}{SDMMC\+\_\+\+MASK\+\_\+\+CMDSENTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+CMDSENTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fbb652c5a5fc0202b2968db294fceae}{SDMMC\+\_\+\+MASK\+\_\+\+CMDSENTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a592952372605a16f5737689bd607cc}{SDMMC\+\_\+\+MASK\+\_\+\+CMDSENTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+DATAENDIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dae505961284711cc658641289075ff}{SDMMC\+\_\+\+MASK\+\_\+\+DATAENDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+DATAENDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40f44297d348d1b907741d4bdfdd95d3}{SDMMC\+\_\+\+MASK\+\_\+\+DATAENDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dae505961284711cc658641289075ff}{SDMMC\+\_\+\+MASK\+\_\+\+DATAENDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+DHOLDIE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a27084dbc0e1688b3e3aee54a064bf9}{SDMMC\+\_\+\+MASK\+\_\+\+DHOLDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+DHOLDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb15bfc857f894e34933096535120099}{SDMMC\+\_\+\+MASK\+\_\+\+DHOLDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a27084dbc0e1688b3e3aee54a064bf9}{SDMMC\+\_\+\+MASK\+\_\+\+DHOLDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+DBCKENDIE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b6907e342f66be5e6639e6f9c2fb746}{SDMMC\+\_\+\+MASK\+\_\+\+DBCKENDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+DBCKENDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5714c9eed25a6c9c457400e67c3d4869}{SDMMC\+\_\+\+MASK\+\_\+\+DBCKENDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b6907e342f66be5e6639e6f9c2fb746}{SDMMC\+\_\+\+MASK\+\_\+\+DBCKENDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+DABORTIE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f5c71ba87cce5fb297e94caf4d0bc5a}{SDMMC\+\_\+\+MASK\+\_\+\+DABORTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+DABORTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e59a14dab86fb659b4fa722d4c4c3a8}{SDMMC\+\_\+\+MASK\+\_\+\+DABORTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f5c71ba87cce5fb297e94caf4d0bc5a}{SDMMC\+\_\+\+MASK\+\_\+\+DABORTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+TXFIFOHEIE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf7731c5e5a353c451b06662868451dd}{SDMMC\+\_\+\+MASK\+\_\+\+TXFIFOHEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+TXFIFOHEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e212d6b3567d8d867a06c145d0a85bc}{SDMMC\+\_\+\+MASK\+\_\+\+TXFIFOHEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf7731c5e5a353c451b06662868451dd}{SDMMC\+\_\+\+MASK\+\_\+\+TXFIFOHEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+RXFIFOHFIE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa633821eaf65777ffd22f606fb5c8e88}{SDMMC\+\_\+\+MASK\+\_\+\+RXFIFOHFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+RXFIFOHFIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc3ecb9e532649bcf00984f605334a2}{SDMMC\+\_\+\+MASK\+\_\+\+RXFIFOHFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa633821eaf65777ffd22f606fb5c8e88}{SDMMC\+\_\+\+MASK\+\_\+\+RXFIFOHFIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+RXFIFOFIE\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584f82c9e89fa0ec8b0eecaeef337223}{SDMMC\+\_\+\+MASK\+\_\+\+RXFIFOFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+RXFIFOFIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cb15c414998ec91dffa1a6f6e71dccf}{SDMMC\+\_\+\+MASK\+\_\+\+RXFIFOFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584f82c9e89fa0ec8b0eecaeef337223}{SDMMC\+\_\+\+MASK\+\_\+\+RXFIFOFIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+TXFIFOEIE\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94dbf1975bb083f8a7adee53dcc29c68}{SDMMC\+\_\+\+MASK\+\_\+\+TXFIFOEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+TXFIFOEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8abd2ea143ff14edea5893515b627e2d}{SDMMC\+\_\+\+MASK\+\_\+\+TXFIFOEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94dbf1975bb083f8a7adee53dcc29c68}{SDMMC\+\_\+\+MASK\+\_\+\+TXFIFOEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+BUSYD0\+ENDIE\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6726373930b44ef6be78b192476b69f5}{SDMMC\+\_\+\+MASK\+\_\+\+BUSYD0\+ENDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+BUSYD0\+ENDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace892a7d3f1c64b0c12f77f9a22a8e9e}{SDMMC\+\_\+\+MASK\+\_\+\+BUSYD0\+ENDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6726373930b44ef6be78b192476b69f5}{SDMMC\+\_\+\+MASK\+\_\+\+BUSYD0\+ENDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+SDIOITIE\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f890419caf9165d24fb4709039db71}{SDMMC\+\_\+\+MASK\+\_\+\+SDIOITIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+SDIOITIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c15c65b9b3f1ae7483001a151685a9}{SDMMC\+\_\+\+MASK\+\_\+\+SDIOITIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f890419caf9165d24fb4709039db71}{SDMMC\+\_\+\+MASK\+\_\+\+SDIOITIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+ACKFAILIE\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2905d93a5609a9c475a0507b8cc04e0}{SDMMC\+\_\+\+MASK\+\_\+\+ACKFAILIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+ACKFAILIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a31541becec3095eb5cd60c369e54d4}{SDMMC\+\_\+\+MASK\+\_\+\+ACKFAILIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2905d93a5609a9c475a0507b8cc04e0}{SDMMC\+\_\+\+MASK\+\_\+\+ACKFAILIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+ACKTIMEOUTIE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37119d0903a913ef7bf3707f65dc4ce6}{SDMMC\+\_\+\+MASK\+\_\+\+ACKTIMEOUTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+ACKTIMEOUTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89d7b136a1c650f1fd398c3da37d9c83}{SDMMC\+\_\+\+MASK\+\_\+\+ACKTIMEOUTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37119d0903a913ef7bf3707f65dc4ce6}{SDMMC\+\_\+\+MASK\+\_\+\+ACKTIMEOUTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+VSWENDIE\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c4483bac8b38995fe7f16583ca24a3}{SDMMC\+\_\+\+MASK\+\_\+\+VSWENDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+VSWENDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab20e278720501b5f0e25bd6f41dabc19}{SDMMC\+\_\+\+MASK\+\_\+\+VSWENDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c4483bac8b38995fe7f16583ca24a3}{SDMMC\+\_\+\+MASK\+\_\+\+VSWENDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+CKSTOPIE\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93f9cb53be9afcddf9d9154ed542f7f5}{SDMMC\+\_\+\+MASK\+\_\+\+CKSTOPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+CKSTOPIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd9453292d98eadc9735c53e0dba1c9f}{SDMMC\+\_\+\+MASK\+\_\+\+CKSTOPIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93f9cb53be9afcddf9d9154ed542f7f5}{SDMMC\+\_\+\+MASK\+\_\+\+CKSTOPIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+IDMABTCIE\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeeaf2590d3bc93369a1d3c844c5da73c}{SDMMC\+\_\+\+MASK\+\_\+\+IDMABTCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+IDMABTCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9df340837cd8fb88cc84a68e547c0a3}{SDMMC\+\_\+\+MASK\+\_\+\+IDMABTCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeeaf2590d3bc93369a1d3c844c5da73c}{SDMMC\+\_\+\+MASK\+\_\+\+IDMABTCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ACKTIME\+\_\+\+ACKTIME\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac835f168130fafbe841a8ccdb70dbd43}{SDMMC\+\_\+\+ACKTIME\+\_\+\+ACKTIME\+\_\+\+Msk}}~(0x1\+FFFFFFUL $<$$<$ SDMMC\+\_\+\+ACKTIME\+\_\+\+ACKTIME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga290daaa225a41820d43a873a674ec728}{SDMMC\+\_\+\+ACKTIME\+\_\+\+ACKTIME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac835f168130fafbe841a8ccdb70dbd43}{SDMMC\+\_\+\+ACKTIME\+\_\+\+ACKTIME\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+FIFO\+\_\+\+FIFODATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a6cfccd02f1c02f57ec119254c3ea9}{SDMMC\+\_\+\+FIFO\+\_\+\+FIFODATA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SDMMC\+\_\+\+FIFO\+\_\+\+FIFODATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac678209427653bd955455e84ee76a3f0}{SDMMC\+\_\+\+FIFO\+\_\+\+FIFODATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a6cfccd02f1c02f57ec119254c3ea9}{SDMMC\+\_\+\+FIFO\+\_\+\+FIFODATA\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+IDMA\+\_\+\+IDMAEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga440b782566ef8ce745a826cfbcb965dc}{SDMMC\+\_\+\+IDMA\+\_\+\+IDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+IDMA\+\_\+\+IDMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519fb0e7aa9356642ad47a3d2e8979af}{SDMMC\+\_\+\+IDMA\+\_\+\+IDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga440b782566ef8ce745a826cfbcb965dc}{SDMMC\+\_\+\+IDMA\+\_\+\+IDMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+IDMA\+\_\+\+IDMABMODE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ba7b1efba4dd429f52510e1663334b}{SDMMC\+\_\+\+IDMA\+\_\+\+IDMABMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+IDMA\+\_\+\+IDMABMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6308398759739ab0e69a935833bb2c26}{SDMMC\+\_\+\+IDMA\+\_\+\+IDMABMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ba7b1efba4dd429f52510e1663334b}{SDMMC\+\_\+\+IDMA\+\_\+\+IDMABMODE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+IDMA\+\_\+\+IDMABACT\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c03557c033f9a56600b5f7e0c5b49a1}{SDMMC\+\_\+\+IDMA\+\_\+\+IDMABACT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+IDMA\+\_\+\+IDMABACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac20aa98bc1a7d0b3176f8d3e50554628}{SDMMC\+\_\+\+IDMA\+\_\+\+IDMABACT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c03557c033f9a56600b5f7e0c5b49a1}{SDMMC\+\_\+\+IDMA\+\_\+\+IDMABACT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+IDMABSIZE\+\_\+\+IDMABNDT\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1170a724063b5f81e60fbf1781d6db8}{SDMMC\+\_\+\+IDMABSIZE\+\_\+\+IDMABNDT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ SDMMC\+\_\+\+IDMABSIZE\+\_\+\+IDMABNDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e57abee71ab039b13c5d7c54c3259d4}{SDMMC\+\_\+\+IDMABSIZE\+\_\+\+IDMABNDT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1170a724063b5f81e60fbf1781d6db8}{SDMMC\+\_\+\+IDMABSIZE\+\_\+\+IDMABNDT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad130760fcaac9b2ca1c0d585741e380f}{SDMMC\+\_\+\+IDMABASE0\+\_\+\+IDMABASE0}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0cac1326747e313ebe3472b3915e377}{SDMMC\+\_\+\+IDMABASE1\+\_\+\+IDMABASE1}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define {\bfseries DLYB\+\_\+\+CR\+\_\+\+DEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae983229e6a18b0e472d80c38c02e0d9f}{DLYB\+\_\+\+CR\+\_\+\+DEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DLYB\+\_\+\+CR\+\_\+\+DEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga591d50345b0a24a6a8304bb0c47265bc}{DLYB\+\_\+\+CR\+\_\+\+DEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae983229e6a18b0e472d80c38c02e0d9f}{DLYB\+\_\+\+CR\+\_\+\+DEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DLYB\+\_\+\+CR\+\_\+\+SEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71207f31f408e6622c5e54a4ccb0da9f}{DLYB\+\_\+\+CR\+\_\+\+SEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DLYB\+\_\+\+CR\+\_\+\+SEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a85d55e95dbc675b9f2e41a31c85441}{DLYB\+\_\+\+CR\+\_\+\+SEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71207f31f408e6622c5e54a4ccb0da9f}{DLYB\+\_\+\+CR\+\_\+\+SEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DLYB\+\_\+\+CFGR\+\_\+\+SEL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5dc9c908002b45160d2d651f48a4f15}{DLYB\+\_\+\+CFGR\+\_\+\+SEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DLYB\+\_\+\+CFGR\+\_\+\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1abc370933ccef31e38d1e1f756e56e6}{DLYB\+\_\+\+CFGR\+\_\+\+SEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5dc9c908002b45160d2d651f48a4f15}{DLYB\+\_\+\+CFGR\+\_\+\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea2b492b5c70efae1bd8b9cacbf6305}{DLYB\+\_\+\+CFGR\+\_\+\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ DLYB\+\_\+\+CFGR\+\_\+\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52080e685ace6811350a9c0b94c272f4}{DLYB\+\_\+\+CFGR\+\_\+\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ DLYB\+\_\+\+CFGR\+\_\+\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6566f613be1223e0d937ee0ca4750ca8}{DLYB\+\_\+\+CFGR\+\_\+\+SEL\+\_\+2}}~(0x3\+UL $<$$<$ DLYB\+\_\+\+CFGR\+\_\+\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3463258b21cdbd5055f68a790169b8c}{DLYB\+\_\+\+CFGR\+\_\+\+SEL\+\_\+3}}~(0x8\+UL $<$$<$ DLYB\+\_\+\+CFGR\+\_\+\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries DLYB\+\_\+\+CFGR\+\_\+\+UNIT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaece26e16bc2872d79c793ec4f1208015}{DLYB\+\_\+\+CFGR\+\_\+\+UNIT\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ DLYB\+\_\+\+CFGR\+\_\+\+UNIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84f3aa032e8765329831de5f8f6458f7}{DLYB\+\_\+\+CFGR\+\_\+\+UNIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaece26e16bc2872d79c793ec4f1208015}{DLYB\+\_\+\+CFGR\+\_\+\+UNIT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2d4748e7d312e6f5c4d6562beb53c2e}{DLYB\+\_\+\+CFGR\+\_\+\+UNIT\+\_\+0}}~(0x01\+UL $<$$<$ DLYB\+\_\+\+CFGR\+\_\+\+UNIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaade0adc305ed8e0b2c83f0172345dc49}{DLYB\+\_\+\+CFGR\+\_\+\+UNIT\+\_\+1}}~(0x02\+UL $<$$<$ DLYB\+\_\+\+CFGR\+\_\+\+UNIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d3f34b6319e334069389552eb8cca3e}{DLYB\+\_\+\+CFGR\+\_\+\+UNIT\+\_\+2}}~(0x04\+UL $<$$<$ DLYB\+\_\+\+CFGR\+\_\+\+UNIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23cc7522f76d8140f57f2a196b53e943}{DLYB\+\_\+\+CFGR\+\_\+\+UNIT\+\_\+3}}~(0x08\+UL $<$$<$ DLYB\+\_\+\+CFGR\+\_\+\+UNIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803e6a9ed354f32435f38d5e629a0360}{DLYB\+\_\+\+CFGR\+\_\+\+UNIT\+\_\+4}}~(0x10\+UL $<$$<$ DLYB\+\_\+\+CFGR\+\_\+\+UNIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd1a9c6ebc9f1f49aab87130ca5fa88a}{DLYB\+\_\+\+CFGR\+\_\+\+UNIT\+\_\+5}}~(0x20\+UL $<$$<$ DLYB\+\_\+\+CFGR\+\_\+\+UNIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7a989fcc8e16df04d55c68559ab0091}{DLYB\+\_\+\+CFGR\+\_\+\+UNIT\+\_\+6}}~(0x40\+UL $<$$<$ DLYB\+\_\+\+CFGR\+\_\+\+UNIT\+\_\+\+Pos)
\item 
\#define {\bfseries DLYB\+\_\+\+CFGR\+\_\+\+LNG\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga629930d4fb7c968b7457db70dab6fb1d}{DLYB\+\_\+\+CFGR\+\_\+\+LNG\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DLYB\+\_\+\+CFGR\+\_\+\+LNG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993920bc00ac74f82a53143862c7c777}{DLYB\+\_\+\+CFGR\+\_\+\+LNG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga629930d4fb7c968b7457db70dab6fb1d}{DLYB\+\_\+\+CFGR\+\_\+\+LNG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga770fb1296fcbf46edc06e8fabdf06b56}{DLYB\+\_\+\+CFGR\+\_\+\+LNG\+\_\+0}}~(0x001\+UL $<$$<$ DLYB\+\_\+\+CFGR\+\_\+\+LNG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab882c9c7a991fa00a2418de1dfa6c10e}{DLYB\+\_\+\+CFGR\+\_\+\+LNG\+\_\+1}}~(0x002\+UL $<$$<$ DLYB\+\_\+\+CFGR\+\_\+\+LNG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c8dff7700a8f07a0e1f2cb82a5c993}{DLYB\+\_\+\+CFGR\+\_\+\+LNG\+\_\+2}}~(0x004\+UL $<$$<$ DLYB\+\_\+\+CFGR\+\_\+\+LNG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6b8bbb4860b4759ff1dfc77755c814a}{DLYB\+\_\+\+CFGR\+\_\+\+LNG\+\_\+3}}~(0x008\+UL $<$$<$ DLYB\+\_\+\+CFGR\+\_\+\+LNG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab69fd845bd1237e43f679f8636bbf925}{DLYB\+\_\+\+CFGR\+\_\+\+LNG\+\_\+4}}~(0x010\+UL $<$$<$ DLYB\+\_\+\+CFGR\+\_\+\+LNG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab33fc20e3a9e92810c9b5f74b6a0e6bf}{DLYB\+\_\+\+CFGR\+\_\+\+LNG\+\_\+5}}~(0x020\+UL $<$$<$ DLYB\+\_\+\+CFGR\+\_\+\+LNG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90b37eb6e011ad477f649aa51c172fe1}{DLYB\+\_\+\+CFGR\+\_\+\+LNG\+\_\+6}}~(0x040\+UL $<$$<$ DLYB\+\_\+\+CFGR\+\_\+\+LNG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae89ecb3ad1bb77ad022aa7cba39a37ae}{DLYB\+\_\+\+CFGR\+\_\+\+LNG\+\_\+7}}~(0x080\+UL $<$$<$ DLYB\+\_\+\+CFGR\+\_\+\+LNG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55de128e7126d9a8b85da0d0df14e38e}{DLYB\+\_\+\+CFGR\+\_\+\+LNG\+\_\+8}}~(0x100\+UL $<$$<$ DLYB\+\_\+\+CFGR\+\_\+\+LNG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e3849657620dd4e353085a43e25541}{DLYB\+\_\+\+CFGR\+\_\+\+LNG\+\_\+9}}~(0x200\+UL $<$$<$ DLYB\+\_\+\+CFGR\+\_\+\+LNG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga843877cbf117fe4ea4b297fb0bd349a8}{DLYB\+\_\+\+CFGR\+\_\+\+LNG\+\_\+10}}~(0x400\+UL $<$$<$ DLYB\+\_\+\+CFGR\+\_\+\+LNG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197c3961e7e40aa897251119057bb0e6}{DLYB\+\_\+\+CFGR\+\_\+\+LNG\+\_\+11}}~(0x800\+UL $<$$<$ DLYB\+\_\+\+CFGR\+\_\+\+LNG\+\_\+\+Pos)
\item 
\#define {\bfseries DLYB\+\_\+\+CFGR\+\_\+\+LNGF\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce4bc91692bf611db436e00f9abc76b}{DLYB\+\_\+\+CFGR\+\_\+\+LNGF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DLYB\+\_\+\+CFGR\+\_\+\+LNGF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf58de4ad7d082f0f165ba8284bac5627}{DLYB\+\_\+\+CFGR\+\_\+\+LNGF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce4bc91692bf611db436e00f9abc76b}{DLYB\+\_\+\+CFGR\+\_\+\+LNGF\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf4679f3fe8cfa50ecbac5b45d084bb}{SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\+\_\+\+CR1\+\_\+\+SPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf4679f3fe8cfa50ecbac5b45d084bb}{SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+MASRX\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d1e6d5c1f5370b25d37617b1517eb61}{SPI\+\_\+\+CR1\+\_\+\+MASRX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+MASRX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7d399759fc0606d8ef44845004a9faf}{SPI\+\_\+\+CR1\+\_\+\+MASRX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d1e6d5c1f5370b25d37617b1517eb61}{SPI\+\_\+\+CR1\+\_\+\+MASRX\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+CSTART\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93ff64bfc8973bc6347f01de11b1fb1e}{SPI\+\_\+\+CR1\+\_\+\+CSTART\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CSTART\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1304286c75b4eea9246faa8aea8d9d35}{SPI\+\_\+\+CR1\+\_\+\+CSTART}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93ff64bfc8973bc6347f01de11b1fb1e}{SPI\+\_\+\+CR1\+\_\+\+CSTART\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+CSUSP\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4162fdaeacae8a4cca8602dd8b6ab5d0}{SPI\+\_\+\+CR1\+\_\+\+CSUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CSUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11913f93aaad350abb857fccf2654c2}{SPI\+\_\+\+CR1\+\_\+\+CSUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4162fdaeacae8a4cca8602dd8b6ab5d0}{SPI\+\_\+\+CR1\+\_\+\+CSUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+HDDIR\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04cff7a0cf207a42de9b9dff1bcb0239}{SPI\+\_\+\+CR1\+\_\+\+HDDIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+HDDIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71105846351660951df077c563a0a437}{SPI\+\_\+\+CR1\+\_\+\+HDDIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04cff7a0cf207a42de9b9dff1bcb0239}{SPI\+\_\+\+CR1\+\_\+\+HDDIR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0bfe153c59ffd52199d4b37e3287f89}{SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}{SPI\+\_\+\+CR1\+\_\+\+SSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0bfe153c59ffd52199d4b37e3287f89}{SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+CRC33\+\_\+17\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae010677ab11e30971676c7fbc3a59178}{SPI\+\_\+\+CR1\+\_\+\+CRC33\+\_\+17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CRC33\+\_\+17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa106cc55ef294cde0f750aebd117aad}{SPI\+\_\+\+CR1\+\_\+\+CRC33\+\_\+17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae010677ab11e30971676c7fbc3a59178}{SPI\+\_\+\+CR1\+\_\+\+CRC33\+\_\+17\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+RCRCINI\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad19a4f37a485fae199b430eaa604a69}{SPI\+\_\+\+CR1\+\_\+\+RCRCINI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+RCRCINI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacb99dd866a50efb470836aed787f273}{SPI\+\_\+\+CR1\+\_\+\+RCRCINI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad19a4f37a485fae199b430eaa604a69}{SPI\+\_\+\+CR1\+\_\+\+RCRCINI\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+TCRCINI\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc1ff55a1ccdc53a95f82f92e9f384e}{SPI\+\_\+\+CR1\+\_\+\+TCRCINI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+TCRCINI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad0484985babc3a9f84957458281337c}{SPI\+\_\+\+CR1\+\_\+\+TCRCINI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc1ff55a1ccdc53a95f82f92e9f384e}{SPI\+\_\+\+CR1\+\_\+\+TCRCINI\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+IOLOCK\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08f13fca8faf0892911dce29766147f8}{SPI\+\_\+\+CR1\+\_\+\+IOLOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+IOLOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga924de6adac104ed55c282c0d061ac11f}{SPI\+\_\+\+CR1\+\_\+\+IOLOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08f13fca8faf0892911dce29766147f8}{SPI\+\_\+\+CR1\+\_\+\+IOLOCK\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+TSER\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga596eecbc6e59cb007954a1b5a405422e}{SPI\+\_\+\+CR2\+\_\+\+TSER\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+TSER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68f0df5875b67a12e55d99ff0da2d38b}{SPI\+\_\+\+CR2\+\_\+\+TSER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga596eecbc6e59cb007954a1b5a405422e}{SPI\+\_\+\+CR2\+\_\+\+TSER\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+TSIZE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd92eb17a4f847160ca534279da629af}{SPI\+\_\+\+CR2\+\_\+\+TSIZE\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+TSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf679040af74b6aefa72766069dc7b0f8}{SPI\+\_\+\+CR2\+\_\+\+TSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd92eb17a4f847160ca534279da629af}{SPI\+\_\+\+CR2\+\_\+\+TSIZE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CFG1\+\_\+\+DSIZE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6c12d24cc5826bdd4277963736e3582}{SPI\+\_\+\+CFG1\+\_\+\+DSIZE\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+DSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9090ae865e0d132177fb39e812faa21}{SPI\+\_\+\+CFG1\+\_\+\+DSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6c12d24cc5826bdd4277963736e3582}{SPI\+\_\+\+CFG1\+\_\+\+DSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6689ec2edbd459d26007d14b61b99c9f}{SPI\+\_\+\+CFG1\+\_\+\+DSIZE\+\_\+0}}~(0x01\+UL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+DSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354d3500fb6004bb915eec5ca9c0e7c0}{SPI\+\_\+\+CFG1\+\_\+\+DSIZE\+\_\+1}}~(0x02\+UL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+DSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc0f163b290e4af06d427f3c48763328}{SPI\+\_\+\+CFG1\+\_\+\+DSIZE\+\_\+2}}~(0x04\+UL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+DSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89e7e859f632f6038e4003a5cf671332}{SPI\+\_\+\+CFG1\+\_\+\+DSIZE\+\_\+3}}~(0x08\+UL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+DSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab9ab047e49217d96ac00775ba8fc695}{SPI\+\_\+\+CFG1\+\_\+\+DSIZE\+\_\+4}}~(0x10\+UL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+DSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+CFG1\+\_\+\+FTHLV\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21a4fd1e394bcae96f112d3448680929}{SPI\+\_\+\+CFG1\+\_\+\+FTHLV\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+FTHLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1c7f82a6ed86099d121c4d6dfc63a9}{SPI\+\_\+\+CFG1\+\_\+\+FTHLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21a4fd1e394bcae96f112d3448680929}{SPI\+\_\+\+CFG1\+\_\+\+FTHLV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b5171b9d0f032dee8d053b89813a339}{SPI\+\_\+\+CFG1\+\_\+\+FTHLV\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+FTHLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b198342a13c42911a5e00e9541cc89}{SPI\+\_\+\+CFG1\+\_\+\+FTHLV\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+FTHLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a36ca8825e1056e25a56b7d9baffa6e}{SPI\+\_\+\+CFG1\+\_\+\+FTHLV\+\_\+2}}~(0x4\+UL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+FTHLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3804df630d903a85c899def346a720}{SPI\+\_\+\+CFG1\+\_\+\+FTHLV\+\_\+3}}~(0x8\+UL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+FTHLV\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+CFG1\+\_\+\+UDRCFG\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44d68351a622bd1085a576e84c60db2e}{SPI\+\_\+\+CFG1\+\_\+\+UDRCFG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+UDRCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbc576a4e016b13218347fd2bd3303db}{SPI\+\_\+\+CFG1\+\_\+\+UDRCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44d68351a622bd1085a576e84c60db2e}{SPI\+\_\+\+CFG1\+\_\+\+UDRCFG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77dbb8777fc83d62910a7775b26870b}{SPI\+\_\+\+CFG1\+\_\+\+UDRCFG\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+UDRCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2ef84d2d59adad7d35f91769218fcd5}{SPI\+\_\+\+CFG1\+\_\+\+UDRCFG\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+UDRCFG\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+CFG1\+\_\+\+UDRDET\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga380ff252cd36c5a19e53a94cf3b945af}{SPI\+\_\+\+CFG1\+\_\+\+UDRDET\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+UDRDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf5fdb75a84ac9a9634205b1dcbff3d}{SPI\+\_\+\+CFG1\+\_\+\+UDRDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga380ff252cd36c5a19e53a94cf3b945af}{SPI\+\_\+\+CFG1\+\_\+\+UDRDET\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fbc8512d964f194d96bba1e5dd7582f}{SPI\+\_\+\+CFG1\+\_\+\+UDRDET\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+UDRDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaced6f95340b0146aa0f172f766f1b92c}{SPI\+\_\+\+CFG1\+\_\+\+UDRDET\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+UDRDET\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+CFG1\+\_\+\+RXDMAEN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacec998cc9eb033c1bdc477d111bb760f}{SPI\+\_\+\+CFG1\+\_\+\+RXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+RXDMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa342a40ac86059d414932474d7ff6edd}{SPI\+\_\+\+CFG1\+\_\+\+RXDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacec998cc9eb033c1bdc477d111bb760f}{SPI\+\_\+\+CFG1\+\_\+\+RXDMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CFG1\+\_\+\+TXDMAEN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab99df895eec41b8272803291f36b131e}{SPI\+\_\+\+CFG1\+\_\+\+TXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+TXDMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2a7b767079c91751283143a40aa0e19}{SPI\+\_\+\+CFG1\+\_\+\+TXDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab99df895eec41b8272803291f36b131e}{SPI\+\_\+\+CFG1\+\_\+\+TXDMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CFG1\+\_\+\+CRCSIZE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ee9453cf0f94b1d1f99eb1fb57803cd}{SPI\+\_\+\+CFG1\+\_\+\+CRCSIZE\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+CRCSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07ebb92fa1d04040cf5f40c38216dbd}{SPI\+\_\+\+CFG1\+\_\+\+CRCSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ee9453cf0f94b1d1f99eb1fb57803cd}{SPI\+\_\+\+CFG1\+\_\+\+CRCSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63d5e686b6fd151e24f678a2c6048407}{SPI\+\_\+\+CFG1\+\_\+\+CRCSIZE\+\_\+0}}~(0x01\+UL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+CRCSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad77933df8e57789968e989c83c4afd36}{SPI\+\_\+\+CFG1\+\_\+\+CRCSIZE\+\_\+1}}~(0x02\+UL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+CRCSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aaf6fa7a4d7162d189d36cd5b089b2f}{SPI\+\_\+\+CFG1\+\_\+\+CRCSIZE\+\_\+2}}~(0x04\+UL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+CRCSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a1c52460e3388d8e2bb724dfb67196}{SPI\+\_\+\+CFG1\+\_\+\+CRCSIZE\+\_\+3}}~(0x08\+UL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+CRCSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd3f7a8c12eea958173278477b137ccc}{SPI\+\_\+\+CFG1\+\_\+\+CRCSIZE\+\_\+4}}~(0x10\+UL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+CRCSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+CFG1\+\_\+\+CRCEN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0dd8eb229ec991766b4660cab2ee7}{SPI\+\_\+\+CFG1\+\_\+\+CRCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+CRCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25e56eef69334cb723e24a8d33fb0ef5}{SPI\+\_\+\+CFG1\+\_\+\+CRCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0dd8eb229ec991766b4660cab2ee7}{SPI\+\_\+\+CFG1\+\_\+\+CRCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CFG1\+\_\+\+MBR\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae6fdb0c4c6890e9271a040eeeac0f0}{SPI\+\_\+\+CFG1\+\_\+\+MBR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+MBR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a94302de465966446b502162851b455}{SPI\+\_\+\+CFG1\+\_\+\+MBR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae6fdb0c4c6890e9271a040eeeac0f0}{SPI\+\_\+\+CFG1\+\_\+\+MBR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4353f0b976802aff16d15e423f6db2ee}{SPI\+\_\+\+CFG1\+\_\+\+MBR\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+MBR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e9288760fc7a00cbf642b203a9bf590}{SPI\+\_\+\+CFG1\+\_\+\+MBR\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+MBR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad59457195b8dfd50b986fabf4d3fca8a}{SPI\+\_\+\+CFG1\+\_\+\+MBR\+\_\+2}}~(0x4\+UL $<$$<$ SPI\+\_\+\+CFG1\+\_\+\+MBR\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+CFG2\+\_\+\+MSSI\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad87bdbd9d230d612d8aa83573ce2152}{SPI\+\_\+\+CFG2\+\_\+\+MSSI\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SPI\+\_\+\+CFG2\+\_\+\+MSSI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83164e8c254119b5b02b761d666ef12c}{SPI\+\_\+\+CFG2\+\_\+\+MSSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad87bdbd9d230d612d8aa83573ce2152}{SPI\+\_\+\+CFG2\+\_\+\+MSSI\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga900d959ffb9a80638c0635460801d87b}{SPI\+\_\+\+CFG2\+\_\+\+MSSI\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CFG2\+\_\+\+MSSI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf627003795db4f93ca8396027e17f220}{SPI\+\_\+\+CFG2\+\_\+\+MSSI\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+CFG2\+\_\+\+MSSI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1314372c3e07430712fcdc8c7ba7fb78}{SPI\+\_\+\+CFG2\+\_\+\+MSSI\+\_\+2}}~(0x4\+UL $<$$<$ SPI\+\_\+\+CFG2\+\_\+\+MSSI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23ad4b3de6aaba6ff693521bf77f3729}{SPI\+\_\+\+CFG2\+\_\+\+MSSI\+\_\+3}}~(0x8\+UL $<$$<$ SPI\+\_\+\+CFG2\+\_\+\+MSSI\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+CFG2\+\_\+\+MIDI\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f3697a8c31a13e142d6f08ff275966d}{SPI\+\_\+\+CFG2\+\_\+\+MIDI\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SPI\+\_\+\+CFG2\+\_\+\+MIDI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab902d7b8309b8fedfd9b338618774191}{SPI\+\_\+\+CFG2\+\_\+\+MIDI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f3697a8c31a13e142d6f08ff275966d}{SPI\+\_\+\+CFG2\+\_\+\+MIDI\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ec25ad22752d6fe50bf6ec1831579a8}{SPI\+\_\+\+CFG2\+\_\+\+MIDI\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CFG2\+\_\+\+MIDI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga020031d0b38ab896ba5c163a7de29ae4}{SPI\+\_\+\+CFG2\+\_\+\+MIDI\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+CFG2\+\_\+\+MIDI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2ec798bd0ba7dfb449d614e63665ea2}{SPI\+\_\+\+CFG2\+\_\+\+MIDI\+\_\+2}}~(0x4\+UL $<$$<$ SPI\+\_\+\+CFG2\+\_\+\+MIDI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5ab368daca27c6528d6d4941bfea9c6}{SPI\+\_\+\+CFG2\+\_\+\+MIDI\+\_\+3}}~(0x8\+UL $<$$<$ SPI\+\_\+\+CFG2\+\_\+\+MIDI\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+CFG2\+\_\+\+IOSWP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga322b930ebbf7c763ecb42c54364f813c}{SPI\+\_\+\+CFG2\+\_\+\+IOSWP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CFG2\+\_\+\+IOSWP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a392a021319a1e0fdf422502cfa47f2}{SPI\+\_\+\+CFG2\+\_\+\+IOSWP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga322b930ebbf7c763ecb42c54364f813c}{SPI\+\_\+\+CFG2\+\_\+\+IOSWP\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CFG2\+\_\+\+COMM\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3dd9926eb36e88748ae40059f70ba35}{SPI\+\_\+\+CFG2\+\_\+\+COMM\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SPI\+\_\+\+CFG2\+\_\+\+COMM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b7bf18425d7ade65a2e772fde619bf1}{SPI\+\_\+\+CFG2\+\_\+\+COMM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3dd9926eb36e88748ae40059f70ba35}{SPI\+\_\+\+CFG2\+\_\+\+COMM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab19c27afabbaf50a9e02e2aa0f489383}{SPI\+\_\+\+CFG2\+\_\+\+COMM\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CFG2\+\_\+\+COMM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8577b6cfe88294c5f4326d795338b252}{SPI\+\_\+\+CFG2\+\_\+\+COMM\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+CFG2\+\_\+\+COMM\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+CFG2\+\_\+\+SP\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76710cdbccfa57ebe63c12e32add1f8c}{SPI\+\_\+\+CFG2\+\_\+\+SP\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SPI\+\_\+\+CFG2\+\_\+\+SP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63c870e907f27d909d0eaff45f4ce20d}{SPI\+\_\+\+CFG2\+\_\+\+SP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76710cdbccfa57ebe63c12e32add1f8c}{SPI\+\_\+\+CFG2\+\_\+\+SP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2a319d6039b6cc10375d0100979616b}{SPI\+\_\+\+CFG2\+\_\+\+SP\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CFG2\+\_\+\+SP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga058f4b036edf611ec324e1181c41ae50}{SPI\+\_\+\+CFG2\+\_\+\+SP\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+CFG2\+\_\+\+SP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9582f7d469aa30b6660b22c0ec0acdf1}{SPI\+\_\+\+CFG2\+\_\+\+SP\+\_\+2}}~(0x4\+UL $<$$<$ SPI\+\_\+\+CFG2\+\_\+\+SP\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+CFG2\+\_\+\+MASTER\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bf9b7bcc37b9101a2064586bc441d06}{SPI\+\_\+\+CFG2\+\_\+\+MASTER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CFG2\+\_\+\+MASTER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae374f7d95b2b790e5741a84932b8c63f}{SPI\+\_\+\+CFG2\+\_\+\+MASTER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bf9b7bcc37b9101a2064586bc441d06}{SPI\+\_\+\+CFG2\+\_\+\+MASTER\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CFG2\+\_\+\+LSBFRST\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1739330e228a7d7a7e2ad9d1b6fcf78}{SPI\+\_\+\+CFG2\+\_\+\+LSBFRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CFG2\+\_\+\+LSBFRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff6b7fae6de0289fd47beb27c3120b9}{SPI\+\_\+\+CFG2\+\_\+\+LSBFRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1739330e228a7d7a7e2ad9d1b6fcf78}{SPI\+\_\+\+CFG2\+\_\+\+LSBFRST\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CFG2\+\_\+\+CPHA\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6b06667610d03e5d8433f04429c9ab}{SPI\+\_\+\+CFG2\+\_\+\+CPHA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CFG2\+\_\+\+CPHA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268bfe1b80b116394eef88b75cd3bcbd}{SPI\+\_\+\+CFG2\+\_\+\+CPHA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6b06667610d03e5d8433f04429c9ab}{SPI\+\_\+\+CFG2\+\_\+\+CPHA\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CFG2\+\_\+\+CPOL\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga059020a422ff7e7ff2b9ac862a7ac0ca}{SPI\+\_\+\+CFG2\+\_\+\+CPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CFG2\+\_\+\+CPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9e5874b94f69e2af8d7fd460ff33460}{SPI\+\_\+\+CFG2\+\_\+\+CPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga059020a422ff7e7ff2b9ac862a7ac0ca}{SPI\+\_\+\+CFG2\+\_\+\+CPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CFG2\+\_\+\+SSM\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e94a1b8d2ac40b75f42deffe6d6ac2}{SPI\+\_\+\+CFG2\+\_\+\+SSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CFG2\+\_\+\+SSM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e7364142f9a7eb6b5c59897dd8b72d}{SPI\+\_\+\+CFG2\+\_\+\+SSM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e94a1b8d2ac40b75f42deffe6d6ac2}{SPI\+\_\+\+CFG2\+\_\+\+SSM\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CFG2\+\_\+\+SSIOP\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe68f1345217854a8e54a9e24b745bd4}{SPI\+\_\+\+CFG2\+\_\+\+SSIOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CFG2\+\_\+\+SSIOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1829b079924734042d20b1671fecc1d}{SPI\+\_\+\+CFG2\+\_\+\+SSIOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe68f1345217854a8e54a9e24b745bd4}{SPI\+\_\+\+CFG2\+\_\+\+SSIOP\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CFG2\+\_\+\+SSOE\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2442cd469cd80ab0c88b8d4103804608}{SPI\+\_\+\+CFG2\+\_\+\+SSOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CFG2\+\_\+\+SSOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c9863c4e8e013e090efbe2cc7d82c45}{SPI\+\_\+\+CFG2\+\_\+\+SSOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2442cd469cd80ab0c88b8d4103804608}{SPI\+\_\+\+CFG2\+\_\+\+SSOE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CFG2\+\_\+\+SSOM\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b0ad60ea7d06eeeaa7db47c79e3ec9}{SPI\+\_\+\+CFG2\+\_\+\+SSOM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CFG2\+\_\+\+SSOM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0131b6501f637fa0168c031050818d}{SPI\+\_\+\+CFG2\+\_\+\+SSOM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b0ad60ea7d06eeeaa7db47c79e3ec9}{SPI\+\_\+\+CFG2\+\_\+\+SSOM\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CFG2\+\_\+\+AFCNTR\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26dc3de89b41e8eb5c97647334462d00}{SPI\+\_\+\+CFG2\+\_\+\+AFCNTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CFG2\+\_\+\+AFCNTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d90225cbbced8ab5c382605500e6b8}{SPI\+\_\+\+CFG2\+\_\+\+AFCNTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26dc3de89b41e8eb5c97647334462d00}{SPI\+\_\+\+CFG2\+\_\+\+AFCNTR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+IER\+\_\+\+RXPIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4cbeea8613595ea8300c02de7aa4d5d}{SPI\+\_\+\+IER\+\_\+\+RXPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+IER\+\_\+\+RXPIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87b292843107573ae82aa13d88916646}{SPI\+\_\+\+IER\+\_\+\+RXPIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4cbeea8613595ea8300c02de7aa4d5d}{SPI\+\_\+\+IER\+\_\+\+RXPIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+IER\+\_\+\+TXPIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28ae4bf3a5e17713cdab08016da37058}{SPI\+\_\+\+IER\+\_\+\+TXPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+IER\+\_\+\+TXPIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40ad06dce5bd7f4f2d1db25e8ecd33a4}{SPI\+\_\+\+IER\+\_\+\+TXPIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28ae4bf3a5e17713cdab08016da37058}{SPI\+\_\+\+IER\+\_\+\+TXPIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+IER\+\_\+\+DXPIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29decddf56d28a5802c81145829378c0}{SPI\+\_\+\+IER\+\_\+\+DXPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+IER\+\_\+\+DXPIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fde811db0bae41847c2c56d20e1983b}{SPI\+\_\+\+IER\+\_\+\+DXPIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29decddf56d28a5802c81145829378c0}{SPI\+\_\+\+IER\+\_\+\+DXPIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+IER\+\_\+\+EOTIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89e6034251c5a89251dfd3584180c936}{SPI\+\_\+\+IER\+\_\+\+EOTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+IER\+\_\+\+EOTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd814e85e0f2cc9fd5fbedbd1db232c1}{SPI\+\_\+\+IER\+\_\+\+EOTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89e6034251c5a89251dfd3584180c936}{SPI\+\_\+\+IER\+\_\+\+EOTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+IER\+\_\+\+TXTFIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d7f799b28688f227728defa80c1ba7}{SPI\+\_\+\+IER\+\_\+\+TXTFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+IER\+\_\+\+TXTFIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf329c2e8fb5112c4efdcac4c69bf95fb}{SPI\+\_\+\+IER\+\_\+\+TXTFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d7f799b28688f227728defa80c1ba7}{SPI\+\_\+\+IER\+\_\+\+TXTFIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+IER\+\_\+\+UDRIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c7dd3c004dc253477b805b72905660f}{SPI\+\_\+\+IER\+\_\+\+UDRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+IER\+\_\+\+UDRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33d0436c4b553cc357b52b9ecaaf542f}{SPI\+\_\+\+IER\+\_\+\+UDRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c7dd3c004dc253477b805b72905660f}{SPI\+\_\+\+IER\+\_\+\+UDRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cb64d522ccc87f087c70f635c2c4527}{SPI\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ba53086c19a3260e0555ace5d700c42}{SPI\+\_\+\+IER\+\_\+\+OVRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cb64d522ccc87f087c70f635c2c4527}{SPI\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+IER\+\_\+\+CRCEIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1f58c69082f51b340507e21b33850d2}{SPI\+\_\+\+IER\+\_\+\+CRCEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+IER\+\_\+\+CRCEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga298b617fdd0e3d18562509839aa72fa3}{SPI\+\_\+\+IER\+\_\+\+CRCEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1f58c69082f51b340507e21b33850d2}{SPI\+\_\+\+IER\+\_\+\+CRCEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+IER\+\_\+\+TIFREIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb36374b6ac2e40e92ba856206b3a08}{SPI\+\_\+\+IER\+\_\+\+TIFREIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+IER\+\_\+\+TIFREIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f63f1611444f70daf6b08fc18490ee}{SPI\+\_\+\+IER\+\_\+\+TIFREIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb36374b6ac2e40e92ba856206b3a08}{SPI\+\_\+\+IER\+\_\+\+TIFREIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+IER\+\_\+\+MODFIE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f748bc811bccb2b1146a4bac8d5535a}{SPI\+\_\+\+IER\+\_\+\+MODFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+IER\+\_\+\+MODFIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d05af6bd42d7191edec2763928dee98}{SPI\+\_\+\+IER\+\_\+\+MODFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f748bc811bccb2b1146a4bac8d5535a}{SPI\+\_\+\+IER\+\_\+\+MODFIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+IER\+\_\+\+TSERFIE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga890f9897220651fb29beacc635462b1a}{SPI\+\_\+\+IER\+\_\+\+TSERFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+IER\+\_\+\+TSERFIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a4844bc9d90e49ba0dcacf7787f2e16}{SPI\+\_\+\+IER\+\_\+\+TSERFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga890f9897220651fb29beacc635462b1a}{SPI\+\_\+\+IER\+\_\+\+TSERFIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+RXP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa59af81cbf486f0db3f543c3b29d3b2}{SPI\+\_\+\+SR\+\_\+\+RXP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+RXP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95289b0733d92829f9f0189574dc1d54}{SPI\+\_\+\+SR\+\_\+\+RXP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa59af81cbf486f0db3f543c3b29d3b2}{SPI\+\_\+\+SR\+\_\+\+RXP\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+TXP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6044cb2f8f2ea6a02900333eddb9749}{SPI\+\_\+\+SR\+\_\+\+TXP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+TXP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f7199bbdd797f0238aaaf9cc42e4f64}{SPI\+\_\+\+SR\+\_\+\+TXP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6044cb2f8f2ea6a02900333eddb9749}{SPI\+\_\+\+SR\+\_\+\+TXP\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+DXP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70a3180b2ef42a942115d82c07fd4dbb}{SPI\+\_\+\+SR\+\_\+\+DXP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+DXP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73f785111c63d6e951018ebc0fffacf6}{SPI\+\_\+\+SR\+\_\+\+DXP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70a3180b2ef42a942115d82c07fd4dbb}{SPI\+\_\+\+SR\+\_\+\+DXP\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+EOT\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea66d649205441bc0a6b728ea667d63a}{SPI\+\_\+\+SR\+\_\+\+EOT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+EOT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6af11782cace2048e20c18d4d63e1a}{SPI\+\_\+\+SR\+\_\+\+EOT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea66d649205441bc0a6b728ea667d63a}{SPI\+\_\+\+SR\+\_\+\+EOT\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+TXTF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea751a48a9a606718fa39dc016f5f38e}{SPI\+\_\+\+SR\+\_\+\+TXTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+TXTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0e93a296bc722bab78d526bf1cc2f7d}{SPI\+\_\+\+SR\+\_\+\+TXTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea751a48a9a606718fa39dc016f5f38e}{SPI\+\_\+\+SR\+\_\+\+TXTF\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ceaae6d492b8b844ff2b83e3251d28e}{SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{SPI\+\_\+\+SR\+\_\+\+UDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ceaae6d492b8b844ff2b83e3251d28e}{SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73daf0783ad13468420bbf4d05e150dd}{SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\+\_\+\+SR\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73daf0783ad13468420bbf4d05e150dd}{SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+CRCE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae274199fa94c34f1d6f1b2a031f9efe6}{SPI\+\_\+\+SR\+\_\+\+CRCE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+CRCE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c0cf2db0d5d372242e66e6d7da50b39}{SPI\+\_\+\+SR\+\_\+\+CRCE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae274199fa94c34f1d6f1b2a031f9efe6}{SPI\+\_\+\+SR\+\_\+\+CRCE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+TIFRE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519828789c35e786ae22789c47fad9f3}{SPI\+\_\+\+SR\+\_\+\+TIFRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+TIFRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e3c940fb46d8b32456c59819e615be}{SPI\+\_\+\+SR\+\_\+\+TIFRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519828789c35e786ae22789c47fad9f3}{SPI\+\_\+\+SR\+\_\+\+TIFRE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db9b07f317546b9f724067956b07e9c}{SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{SPI\+\_\+\+SR\+\_\+\+MODF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db9b07f317546b9f724067956b07e9c}{SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+TSERF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ca32696609728ca4d6a739dbe68f135}{SPI\+\_\+\+SR\+\_\+\+TSERF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+TSERF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5332b248a3daf660df7f13098e75da46}{SPI\+\_\+\+SR\+\_\+\+TSERF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ca32696609728ca4d6a739dbe68f135}{SPI\+\_\+\+SR\+\_\+\+TSERF\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+SUSP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8441a6d56748ab2bca9028b72de32c96}{SPI\+\_\+\+SR\+\_\+\+SUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+SUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3294b6597873bd2c0f2acb9e722e18cc}{SPI\+\_\+\+SR\+\_\+\+SUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8441a6d56748ab2bca9028b72de32c96}{SPI\+\_\+\+SR\+\_\+\+SUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+TXC\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0f38014437e9648796059b232646ef2}{SPI\+\_\+\+SR\+\_\+\+TXC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+TXC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1695e2f6e8d042aeae4d9f07e96dfe1a}{SPI\+\_\+\+SR\+\_\+\+TXC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0f38014437e9648796059b232646ef2}{SPI\+\_\+\+SR\+\_\+\+TXC\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+RXPLVL\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0e027cd182c30cc710ea5d1a205c589}{SPI\+\_\+\+SR\+\_\+\+RXPLVL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+RXPLVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c4e3cd9a199757d6f3ac06e5bc110f}{SPI\+\_\+\+SR\+\_\+\+RXPLVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0e027cd182c30cc710ea5d1a205c589}{SPI\+\_\+\+SR\+\_\+\+RXPLVL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga927d85d0857d7a63232e1668f30957b2}{SPI\+\_\+\+SR\+\_\+\+RXPLVL\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+RXPLVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06d2c44cda484d3ac4dc9d81cf056183}{SPI\+\_\+\+SR\+\_\+\+RXPLVL\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+RXPLVL\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+RXWNE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae49635f6a7ac05e9fe8c903d0190c092}{SPI\+\_\+\+SR\+\_\+\+RXWNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+RXWNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6334377efffc8f2733962c827a4bf03}{SPI\+\_\+\+SR\+\_\+\+RXWNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae49635f6a7ac05e9fe8c903d0190c092}{SPI\+\_\+\+SR\+\_\+\+RXWNE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+CTSIZE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab41aae6ff0624357514b73efb8de5f07}{SPI\+\_\+\+SR\+\_\+\+CTSIZE\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SPI\+\_\+\+SR\+\_\+\+CTSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f37d39b4458955b93c69ad7c454dfdf}{SPI\+\_\+\+SR\+\_\+\+CTSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab41aae6ff0624357514b73efb8de5f07}{SPI\+\_\+\+SR\+\_\+\+CTSIZE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+IFCR\+\_\+\+EOTC\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd94a371f391efe8f22fdf0c3093609b}{SPI\+\_\+\+IFCR\+\_\+\+EOTC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+IFCR\+\_\+\+EOTC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a13f7af7ba888d7dbbbf016ccac324b}{SPI\+\_\+\+IFCR\+\_\+\+EOTC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd94a371f391efe8f22fdf0c3093609b}{SPI\+\_\+\+IFCR\+\_\+\+EOTC\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+IFCR\+\_\+\+TXTFC\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a2ca700d544a910db9706fdda1d05e}{SPI\+\_\+\+IFCR\+\_\+\+TXTFC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+IFCR\+\_\+\+TXTFC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45f2b0107d9e8789831c616c984088e0}{SPI\+\_\+\+IFCR\+\_\+\+TXTFC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a2ca700d544a910db9706fdda1d05e}{SPI\+\_\+\+IFCR\+\_\+\+TXTFC\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+IFCR\+\_\+\+UDRC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9249d1c28eaeff444b877917edb710b}{SPI\+\_\+\+IFCR\+\_\+\+UDRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+IFCR\+\_\+\+UDRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13b510c8ba08f0e130469ab6a94c844a}{SPI\+\_\+\+IFCR\+\_\+\+UDRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9249d1c28eaeff444b877917edb710b}{SPI\+\_\+\+IFCR\+\_\+\+UDRC\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+IFCR\+\_\+\+OVRC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade867082530902a1812559f50f16d69a}{SPI\+\_\+\+IFCR\+\_\+\+OVRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+IFCR\+\_\+\+OVRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe909f94add018dc698a1057b6e174da}{SPI\+\_\+\+IFCR\+\_\+\+OVRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade867082530902a1812559f50f16d69a}{SPI\+\_\+\+IFCR\+\_\+\+OVRC\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+IFCR\+\_\+\+CRCEC\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9349f461d6422713ab313ec9e99b18e1}{SPI\+\_\+\+IFCR\+\_\+\+CRCEC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+IFCR\+\_\+\+CRCEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa776b437fb542da2298b25f64d2b4820}{SPI\+\_\+\+IFCR\+\_\+\+CRCEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9349f461d6422713ab313ec9e99b18e1}{SPI\+\_\+\+IFCR\+\_\+\+CRCEC\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+IFCR\+\_\+\+TIFREC\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc0cbb0d6bc6150018eee1dec778e78f}{SPI\+\_\+\+IFCR\+\_\+\+TIFREC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+IFCR\+\_\+\+TIFREC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadec3e1c72d5f45f6b9a2681d8275ffb5}{SPI\+\_\+\+IFCR\+\_\+\+TIFREC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc0cbb0d6bc6150018eee1dec778e78f}{SPI\+\_\+\+IFCR\+\_\+\+TIFREC\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+IFCR\+\_\+\+MODFC\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85383b1e31467506f84a3a6d332d8c61}{SPI\+\_\+\+IFCR\+\_\+\+MODFC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+IFCR\+\_\+\+MODFC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f5f7e482ff62448df98ed1bef9d62b}{SPI\+\_\+\+IFCR\+\_\+\+MODFC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85383b1e31467506f84a3a6d332d8c61}{SPI\+\_\+\+IFCR\+\_\+\+MODFC\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+IFCR\+\_\+\+TSERFC\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c43a1d4126f165be3771686d27bfce}{SPI\+\_\+\+IFCR\+\_\+\+TSERFC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+IFCR\+\_\+\+TSERFC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad058d0a0046d7de998d9d73635009c9e}{SPI\+\_\+\+IFCR\+\_\+\+TSERFC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c43a1d4126f165be3771686d27bfce}{SPI\+\_\+\+IFCR\+\_\+\+TSERFC\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+IFCR\+\_\+\+SUSPC\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e7cf65aa75069bbb1e5e2f5e3104eb6}{SPI\+\_\+\+IFCR\+\_\+\+SUSPC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+IFCR\+\_\+\+SUSPC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63d88f8a3205e7c27d73e90df3d57a34}{SPI\+\_\+\+IFCR\+\_\+\+SUSPC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e7cf65aa75069bbb1e5e2f5e3104eb6}{SPI\+\_\+\+IFCR\+\_\+\+SUSPC\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+TXDR\+\_\+\+TXDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6793b46a3188402586c403837b037a5}{SPI\+\_\+\+TXDR\+\_\+\+TXDR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SPI\+\_\+\+TXDR\+\_\+\+TXDR\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+TXDR\+\_\+\+TXDR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6793b46a3188402586c403837b037a5}{SPI\+\_\+\+TXDR\+\_\+\+TXDR\+\_\+\+Msk}}                          /$\ast$ Transmit Data Register $\ast$/
\item 
\#define {\bfseries SPI\+\_\+\+RXDR\+\_\+\+RXDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb65b18054bfd75ca31f403d9057da2a}{SPI\+\_\+\+RXDR\+\_\+\+RXDR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SPI\+\_\+\+RXDR\+\_\+\+RXDR\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+RXDR\+\_\+\+RXDR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb65b18054bfd75ca31f403d9057da2a}{SPI\+\_\+\+RXDR\+\_\+\+RXDR\+\_\+\+Msk}}                          /$\ast$ Receive Data Register  $\ast$/
\item 
\#define {\bfseries SPI\+\_\+\+CRCPOLY\+\_\+\+CRCPOLY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4a6ddc3b060896731392da48d9dcba8}{SPI\+\_\+\+CRCPOLY\+\_\+\+CRCPOLY\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SPI\+\_\+\+CRCPOLY\+\_\+\+CRCPOLY\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+CRCPOLY\+\_\+\+CRCPOLY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4a6ddc3b060896731392da48d9dcba8}{SPI\+\_\+\+CRCPOLY\+\_\+\+CRCPOLY\+\_\+\+Msk}}                    /$\ast$ CRC Polynomial register  $\ast$/
\item 
\#define {\bfseries SPI\+\_\+\+TXCRC\+\_\+\+TXCRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f9e0d858a5d795ffadda4c10ade370}{SPI\+\_\+\+TXCRC\+\_\+\+TXCRC\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SPI\+\_\+\+TXCRC\+\_\+\+TXCRC\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+TXCRC\+\_\+\+TXCRC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f9e0d858a5d795ffadda4c10ade370}{SPI\+\_\+\+TXCRC\+\_\+\+TXCRC\+\_\+\+Msk}}                        /$\ast$ CRCRegister for transmitter $\ast$/
\item 
\#define {\bfseries SPI\+\_\+\+RXCRC\+\_\+\+RXCRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e7becb0eec54273873b255d7dd8689}{SPI\+\_\+\+RXCRC\+\_\+\+RXCRC\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SPI\+\_\+\+RXCRC\+\_\+\+RXCRC\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+RXCRC\+\_\+\+RXCRC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e7becb0eec54273873b255d7dd8689}{SPI\+\_\+\+RXCRC\+\_\+\+RXCRC\+\_\+\+Msk}}                        /$\ast$ CRCRegister for receiver $\ast$/
\item 
\#define {\bfseries SPI\+\_\+\+UDRDR\+\_\+\+UDRDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0acb0daeca1adda6f6c46b5d1c29785}{SPI\+\_\+\+UDRDR\+\_\+\+UDRDR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SPI\+\_\+\+UDRDR\+\_\+\+UDRDR\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+UDRDR\+\_\+\+UDRDR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0acb0daeca1adda6f6c46b5d1c29785}{SPI\+\_\+\+UDRDR\+\_\+\+UDRDR\+\_\+\+Msk}}                        /$\ast$ Data at slave underrun condition $\ast$/
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67cab1dd9189de25a0aec2cce90479a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67cab1dd9189de25a0aec2cce90479a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ca3fbea0bb2c306c0d7f4bcaee8b0d}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ca3fbea0bb2c306c0d7f4bcaee8b0d}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80a9810d156ca4242a7c0665d150dec}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+2}}~(0x4\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff08fac3bb90bd73b0bdadddb6a1411a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff08fac3bb90bd73b0bdadddb6a1411a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecf52a47dc8d82d6e3d3951c51f4dc1}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecf52a47dc8d82d6e3d3951c51f4dc1}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbffb30650c0d4c84232813213271169}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbffb30650c0d4c84232813213271169}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20ad624085d2e533eea3662cb03d8fa}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6e940d195fa1633cb1b23414f00412}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a842b52587ad0e434153bf9df2ecc50}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a842b52587ad0e434153bf9df2ecc50}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b3b7c3f4fc9a499410bff94553534f5}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c5be1f1c8b4689643e04cd5034e7f5f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b3b7c3f4fc9a499410bff94553534f5}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+FIXCH\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad64acbbd824079990282f9e032d83fd3}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+FIXCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+FIXCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6d82e28cd842db16ceb0a36faafbd73}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+FIXCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad64acbbd824079990282f9e032d83fd3}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+FIXCH\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+WSINV\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga003f3ddd2463bda98e47dd398a181a46}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+WSINV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+WSINV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0abe5455caf68d999ee49491f5d196a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+WSINV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga003f3ddd2463bda98e47dd398a181a46}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+WSINV\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATFMT\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfa31ed1fa689fae75a6b5ec9ec67d43}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATFMT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATFMT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22143cbd7b9985dd4a7cf11e7c018d07}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATFMT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfa31ed1fa689fae75a6b5ec9ec67d43}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATFMT\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SDIV\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97c741b3b8ca4c1039ea399012e36faf}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SDIV\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1a83146bd901493a172ba549345da2}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SDIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97c741b3b8ca4c1039ea399012e36faf}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SDIV\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+ODD\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga275d0c4cd1cc9e32b3c98d1790524d5d}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+ODD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+ODD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34081019e9fa193f6ce3c0f3d34d8852}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+ODD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga275d0c4cd1cc9e32b3c98d1790524d5d}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+ODD\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+MCKOE\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga171ca637c16154a0c3a6cdf5f63f1f0c}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+MCKOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+MCKOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc14a03f240b4f9ea4f8885f21df80f2}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+MCKOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga171ca637c16154a0c3a6cdf5f63f1f0c}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+MCKOE\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C1\+\_\+\+FMP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3089ac7f8ab14e1278fa357bf49ab32e}{SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C1\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C1\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c12184de1ebb0f1653b244941167453}{SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C1\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3089ac7f8ab14e1278fa357bf49ab32e}{SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C1\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C2\+\_\+\+FMP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dd0cc93d8fa209440fd693a4ce16211}{SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C2\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C2\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7f263cd9bde4c4dcc6ce12fd0b04758}{SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C2\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dd0cc93d8fa209440fd693a4ce16211}{SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C2\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C3\+\_\+\+FMP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ae4510b019c992895d44211aaf1f9a}{SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C3\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C3\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90a1ef3a17835cd1eff04baffe8f33d}{SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C3\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ae4510b019c992895d44211aaf1f9a}{SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C3\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C4\+\_\+\+FMP\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac90ce5c2560052974e0750196464159d}{SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C4\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C4\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb2cc39874c5093955fe45c9725e3407}{SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C4\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac90ce5c2560052974e0750196464159d}{SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C4\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe3189cfb61bf0502cf7108c7e31485f}{SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f1109e7172c280e92a0a36a04f955a6}{SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe3189cfb61bf0502cf7108c7e31485f}{SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3617edc3eda86f93bd8c6677cb5bdcf}{SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga857e64c3b9046d7f4e31dcff948ee1fb}{SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3617edc3eda86f93bd8c6677cb5bdcf}{SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef3587aff2966684b794560459787935}{SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20cec3b2133abb30466383a87a73a07d}{SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef3587aff2966684b794560459787935}{SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0bbd618dbab118124bd84fb82079348}{SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32e0273693846a65638ea444795d6860}{SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0bbd618dbab118124bd84fb82079348}{SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+PMCR\+\_\+\+BOOSTEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02dc3121061d5a9b65a36ff215d5a85b}{SYSCFG\+\_\+\+PMCR\+\_\+\+BOOSTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+PMCR\+\_\+\+BOOSTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b2360aaafba9f1c07db18e37b1b03a}{SYSCFG\+\_\+\+PMCR\+\_\+\+BOOSTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02dc3121061d5a9b65a36ff215d5a85b}{SYSCFG\+\_\+\+PMCR\+\_\+\+BOOSTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+PMCR\+\_\+\+BOOSTVDDSEL\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d3f20d1090a878c808d64cf359ef50b}{SYSCFG\+\_\+\+PMCR\+\_\+\+BOOSTVDDSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+PMCR\+\_\+\+BOOSTVDDSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b278640812d1649550593e04a2a7695}{SYSCFG\+\_\+\+PMCR\+\_\+\+BOOSTVDDSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d3f20d1090a878c808d64cf359ef50b}{SYSCFG\+\_\+\+PMCR\+\_\+\+BOOSTVDDSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C5\+\_\+\+FMP\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24fb8a776f7436ba8f6236472739050f}{SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C5\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C5\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35b5716abc5a1c64024238876075817}{SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C5\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24fb8a776f7436ba8f6236472739050f}{SYSCFG\+\_\+\+PMCR\+\_\+\+I2\+C5\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+PMCR\+\_\+\+EPIS\+\_\+\+SEL\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ef43cc3645b59960b19fde7b54a120}{SYSCFG\+\_\+\+PMCR\+\_\+\+EPIS\+\_\+\+SEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+PMCR\+\_\+\+EPIS\+\_\+\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800c0602616f6453ad544018b4324187}{SYSCFG\+\_\+\+PMCR\+\_\+\+EPIS\+\_\+\+SEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ef43cc3645b59960b19fde7b54a120}{SYSCFG\+\_\+\+PMCR\+\_\+\+EPIS\+\_\+\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec7d561890bbc11db54d7bcb8e969bd3}{SYSCFG\+\_\+\+PMCR\+\_\+\+EPIS\+\_\+\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+PMCR\+\_\+\+EPIS\+\_\+\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga759ca7a2da8b9330dd0121df27950548}{SYSCFG\+\_\+\+PMCR\+\_\+\+EPIS\+\_\+\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ SYSCFG\+\_\+\+PMCR\+\_\+\+EPIS\+\_\+\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87e6488ce77fedf3b904bf2dc21a4020}{SYSCFG\+\_\+\+PMCR\+\_\+\+EPIS\+\_\+\+SEL\+\_\+2}}~(0x4\+UL $<$$<$ SYSCFG\+\_\+\+PMCR\+\_\+\+EPIS\+\_\+\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries SYSCFG\+\_\+\+PMCR\+\_\+\+PA0\+SO\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad19a7e170d54a3d3905e298f7e0d1690}{SYSCFG\+\_\+\+PMCR\+\_\+\+PA0\+SO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+PMCR\+\_\+\+PA0\+SO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac09d8a573fcd3e269f5a4615a11157a3}{SYSCFG\+\_\+\+PMCR\+\_\+\+PA0\+SO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad19a7e170d54a3d3905e298f7e0d1690}{SYSCFG\+\_\+\+PMCR\+\_\+\+PA0\+SO\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+PMCR\+\_\+\+PA1\+SO\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cf2e211614e75fecee0f62489519996}{SYSCFG\+\_\+\+PMCR\+\_\+\+PA1\+SO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+PMCR\+\_\+\+PA1\+SO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2bbe7641733bfc09316908de46ea6bf}{SYSCFG\+\_\+\+PMCR\+\_\+\+PA1\+SO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cf2e211614e75fecee0f62489519996}{SYSCFG\+\_\+\+PMCR\+\_\+\+PA1\+SO\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+PMCR\+\_\+\+PC2\+SO\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7edbfeafb2bd68fe3266239cb4b4b48e}{SYSCFG\+\_\+\+PMCR\+\_\+\+PC2\+SO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+PMCR\+\_\+\+PC2\+SO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b0a753193a908694c296b0d28cf775}{SYSCFG\+\_\+\+PMCR\+\_\+\+PC2\+SO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7edbfeafb2bd68fe3266239cb4b4b48e}{SYSCFG\+\_\+\+PMCR\+\_\+\+PC2\+SO\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+PMCR\+\_\+\+PC3\+SO\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1887f48d9b4a4af062d266e3144ab853}{SYSCFG\+\_\+\+PMCR\+\_\+\+PC3\+SO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+PMCR\+\_\+\+PC3\+SO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d6a187be602ef1c97637cb6f7b25919}{SYSCFG\+\_\+\+PMCR\+\_\+\+PC3\+SO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1887f48d9b4a4af062d266e3144ab853}{SYSCFG\+\_\+\+PMCR\+\_\+\+PC3\+SO\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2b219e4d77fac522233905dc0d8de8}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b70d07448c3037234bc2abb8e3d884}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2b219e4d77fac522233905dc0d8de8}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac033e65cf79968349e0fa5e52ebf4ccd}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc84838c77f799cb7e57d6e97c6c16d}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac033e65cf79968349e0fa5e52ebf4ccd}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1383ce11441c048c62e317e78eff0545}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0a0a6b8223777937d8c9012658d6cd}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1383ce11441c048c62e317e78eff0545}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90072fd2defc44f0975836484c9d9bbf}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3bf2306f79ebb709da5ecf83e59ded4}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90072fd2defc44f0975836484c9d9bbf}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6de6aa8e32ae5cd07fd69e42e7226bd1}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\begin{DoxyCompactList}\small\item\em EXTI0 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf43c9ef6b61e39655cbe969967c79a69}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga861a4d7b48ffd93997267baaad12fd51}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6439042c8cd14f99fe3813cff47c0ee}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD}}~((uint32\+\_\+t)0x00000003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb087e2ded8ac927ee9e1fc0234bfdef}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa897f1ac8311e57339eaf7813239eaf4}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PF}}~((uint32\+\_\+t)0x00000005)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98b2d929e79e5cc2ee7961a75a0ab094}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PG}}~((uint32\+\_\+t)0x00000006)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga766d0bf3501e207b0baa066cf756688f}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PH}}~((uint32\+\_\+t)0x00000007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e700a5f59f337d03c187fa0362b7e25}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PJ}}~((uint32\+\_\+t)0x00000009)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc647540eb5508cb2ab48912d8109d6}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PK}}~((uint32\+\_\+t)0x0000000A)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b78c30e4ef4fa441582eb3c102865d}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\begin{DoxyCompactList}\small\item\em EXTI1 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a11fce288d19546c76257483e0dcb6}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45a8c814b13fa19f157364dc715c08a}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cb136eaf357affc4a28a8d423cabbb}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD}}~((uint32\+\_\+t)0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5c3d1e914af78112179a13e9c736d6}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43ea410456aa31dfe6ec4889de62428b}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PF}}~((uint32\+\_\+t)0x00000050)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9118efcafa89eeada012ff5ab98387d}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PG}}~((uint32\+\_\+t)0x00000060)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ac69d7f391e837d8e8adce27704d87d}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PH}}~((uint32\+\_\+t)0x00000070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1232102a76f0a0ccb0324f44e64f4319}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PJ}}~((uint32\+\_\+t)0x00000090)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeafb8444f108af88702f80fb2e4e8b7}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PK}}~((uint32\+\_\+t)0x000000\+A0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4096f472e87e021f4d4c94457ddaf5f1}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\begin{DoxyCompactList}\small\item\em EXTI2 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd240d61fd8a9666621f0dee07a08e5}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03ce7faaf56aa9efcc74af65619e275e}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc35fcdcc89b487fab2901e1f5a7f41b}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD}}~((uint32\+\_\+t)0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3f2b7465d81745f7a772e7689a29618}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab538769f1da056b3f57fb984adeef252}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PF}}~((uint32\+\_\+t)0x00000500)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe4f5fa56e98b42b64e894f7a9216e05}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PG}}~((uint32\+\_\+t)0x00000600)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5ffab92c39cbfc695ce57a4e6177e5}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PH}}~((uint32\+\_\+t)0x00000700)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53128c2b1f3e639d35a1f8e631fa2c13}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PJ}}~((uint32\+\_\+t)0x00000900)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a107628f66d66e8df22fd6811a345bd}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PK}}~((uint32\+\_\+t)0x00000\+A00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ed24773c389f4477944c2c43d106c0}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\begin{DoxyCompactList}\small\item\em EXTI3 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga652183838bb096717551bf8a1917c257}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb1809e5b8a9ebc4b1cbc8967d985929}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga205440ffa174509d57c2b6a1814f8202}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD}}~((uint32\+\_\+t)0x00003000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2b33beb6294fd7a257f0f3a36e0dcda}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40240ee616b6e06ecd8dabe9d8e56e71}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PF}}~((uint32\+\_\+t)0x00005000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa73420dbafb7f20f16c350a12b0a0f5}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PG}}~((uint32\+\_\+t)0x00006000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae49def2961bf528448a4fbb4aa9c9d94}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PH}}~((uint32\+\_\+t)0x00007000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdad8f490346214ec7b3d61b4ea1c7ad}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PJ}}~((uint32\+\_\+t)0x00009000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c1bc7d66cef7e2c38001e533b5a2cb3}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PK}}~((uint32\+\_\+t)0x0000\+A000)
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf05f6030b07cf7ca730a2ea8325e7640}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a57b4872977812e60d521268190e1e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf05f6030b07cf7ca730a2ea8325e7640}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47b595915b1cd571357a04f31c79656}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6682a1b97b04c5c33085ffd2827ccd17}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47b595915b1cd571357a04f31c79656}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadbcd9e40a5da23a133cd3479d326c66}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c50caf6019fd7d5038d77e61f57ad7b}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadbcd9e40a5da23a133cd3479d326c66}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97160d2262cb4ab1ae9098809391f52e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga638ea3bb014752813d064d37b3388950}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97160d2262cb4ab1ae9098809391f52e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51147f1747daf48dbcfad03285ae8889}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\begin{DoxyCompactList}\small\item\em EXTI4 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917aeb0df688d6b34785085fc85d9e47}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ac312beeb19d3bb34a552546477613}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec62164e18d1b525e8272169b1efe642}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD}}~((uint32\+\_\+t)0x00000003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d2292b6a856a8a71d82f595b580b9b}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0adc3c72bddc65977e3ef56df74ed40e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PF}}~((uint32\+\_\+t)0x00000005)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5aad8ed8589e28677332ea0b200617b}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PG}}~((uint32\+\_\+t)0x00000006)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga339f8994c317190a387a96b857aa79d0}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PH}}~((uint32\+\_\+t)0x00000007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d44847f15e222328912aa17c89011ba}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PJ}}~((uint32\+\_\+t)0x00000009)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga725442e7062a50081e6cde9824ef8dda}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PK}}~((uint32\+\_\+t)0x0000000A)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb9581c515a4bdf1ed88fe96d8c24794}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\begin{DoxyCompactList}\small\item\em EXTI5 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90a3f610234dfa13f56e72c76a12be74}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b6bdc1b4bfeda0d4034dc67f1a6046}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea392f1530c7cb794a63d04e268a70}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD}}~((uint32\+\_\+t)0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4e6644d0144bfb0f913cf20eaf2f8e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga740e27c5bead2c914a134ac4ed4d05b3}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PF}}~((uint32\+\_\+t)0x00000050)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d78839e577ab90090abcdcff88e18c8}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PG}}~((uint32\+\_\+t)0x00000060)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a06842a64138b5010186d980cb594f9}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PH}}~((uint32\+\_\+t)0x00000070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46385d25f48fdde97f44899f2b4e575}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PJ}}~((uint32\+\_\+t)0x00000090)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dacedcac988ae8fdf497c8ffcd4abd6}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PK}}~((uint32\+\_\+t)0x000000\+A0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e87c78fb6dfde7c8b7f81fe3b65aae9}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\begin{DoxyCompactList}\small\item\em EXTI6 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6528de8e4ca8741e86ae254e1d6b2a70}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d8745705d5eb84c70a8554f61d59ac}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c97cdece451441e49120e754020cdc}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD}}~((uint32\+\_\+t)0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga804218f2dd83c72e672143ec4f283ad3}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d36de53e52c8a4c7991513fec326df6}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PF}}~((uint32\+\_\+t)0x00000500)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga278997204184bfe7c951c1da327e6fb5}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PG}}~((uint32\+\_\+t)0x00000600)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga283486dccd660fbf830e8c44b0161a63}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PH}}~((uint32\+\_\+t)0x00000700)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb3cdd7a752a460390d6ac94674d1ba0}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PJ}}~((uint32\+\_\+t)0x00000900)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f0361d9e37199eea2e73bb113b7a48}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PK}}~((uint32\+\_\+t)0x00000\+A00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1bfd3af524288b6ce54d7f9aef410a}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\begin{DoxyCompactList}\small\item\em EXTI7 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab18d324986b18858f901febbcc2a57b7}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f53618d9cf13af2b2ecf191da8595a}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38aa3b76227bb8e9d8cedc31c023f63}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD}}~((uint32\+\_\+t)0x00003000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d097c1b5cbb62dc86327604907dcd4}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf2c3a661be3569fffe11515e37de1e4}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PF}}~((uint32\+\_\+t)0x00005000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987bc0488e57b14b0a98e4952df2b539}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PG}}~((uint32\+\_\+t)0x00006000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ce56e15f4eb86a3e262deaa845cb99}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PH}}~((uint32\+\_\+t)0x00007000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa22fad11dd80a70bfb0a91f56ff0e416}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PJ}}~((uint32\+\_\+t)0x00009000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac51ba73786abb388c733ee96ee024de7}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PK}}~((uint32\+\_\+t)0x0000\+A000)
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab693b7e686ba5646959113dd6b408673}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a656b18cc728e38acb72cf8d7e7935}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab693b7e686ba5646959113dd6b408673}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea1b3c5cb074a305ad06709a7023689}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002462e4c233adc6dd502de726994575}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea1b3c5cb074a305ad06709a7023689}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1803c2719fb53533547496e02c8b07d4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc06b17c3b3d393b749bf9924a43a80}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1803c2719fb53533547496e02c8b07d4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c7d37c95e30bf30ac80d455bfa9a842}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa66cc9a579696c8f5c41f5f138ee1e67}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c7d37c95e30bf30ac80d455bfa9a842}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c6843a871f1a06ca25c0de50048b10}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\begin{DoxyCompactList}\small\item\em EXTI8 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4818dc7bffc8dfc2acc48995a62e66c5}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba0d34ff57632d7753981404cef548e2}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15260ba354dee354f0a71e7913009c3}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD}}~((uint32\+\_\+t)0x00000003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185287204b8cead31d3760f65c5ca19d}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425e41001af4b205b8fbfba723572a81}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PF}}~((uint32\+\_\+t)0x00000005)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ecc7a12103b805da045093eb626614d}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PG}}~((uint32\+\_\+t)0x00000006)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PH}}~((uint32\+\_\+t)0x00000007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94bb21b628890c9cec186f42c7ead755}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PJ}}~((uint32\+\_\+t)0x00000009)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49ee5882cc5352f3da49de994bfa158b}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PK}}~((uint32\+\_\+t)0x0000000A)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e284e59c4ff887b2e79851ac0a81c4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\begin{DoxyCompactList}\small\item\em EXTI9 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9271cbc1ed09774a5fef4b379cab260}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc355176941881870c620c0837cab48}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75af3c7a94cfc78361c94b054f9fe064}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD}}~((uint32\+\_\+t)0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce176ef4b389251dadb98d9f59f8fe6}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76ef2422b4d021d0cc038cb6325ed311}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PF}}~((uint32\+\_\+t)0x00000050)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b37bf746ccfe0750aebd28cfa52a0c}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PG}}~((uint32\+\_\+t)0x00000060)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31fdedc4a90328881fe8817f4eef61b2}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PH}}~((uint32\+\_\+t)0x00000070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga344339c633d16052647ab51a275922fa}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PJ}}~((uint32\+\_\+t)0x00000090)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a17c07fd7344e9766e6073561676a56}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PK}}~((uint32\+\_\+t)0x000000\+A0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25acdbb9e916c440c41a060d861130ee}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\begin{DoxyCompactList}\small\item\em EXTI10 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d9aec4349bf38a4a9753b267b7de7e}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d2b81d49e30ab4fe96572be5da8484}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3553c540cd836d465824939c2e3b79}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD}}~((uint32\+\_\+t)0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde568ef1c8f4bfaf18954e8ee0716a9}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ed841a11367cda67c7a416ed6d9b99}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PF}}~((uint32\+\_\+t)0x00000500)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dff840a6986b440e7633a3671ce57cc}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PG}}~((uint32\+\_\+t)0x00000600)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791e7d2bd23ae969540e5509c6718255}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PH}}~((uint32\+\_\+t)0x00000700)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59606bc6eef1b380640138cffd98979b}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PJ}}~((uint32\+\_\+t)0x00000900)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3c70de986e62f51634b964c09e9c5a5}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PK}}~((uint32\+\_\+t)0x00000\+A00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca8a85d4512677eff6ed2aac897a366}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\begin{DoxyCompactList}\small\item\em EXTI11 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb3a8cc6b1763e303986553c0e4e7f8}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b01c8ba6cb27899a4f5fa494bf2b3f5}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a69d636cda0352da0982c54f582787d}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD}}~((uint32\+\_\+t)0x00003000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44affe06868a0490f8d0cbbba51ff412}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66fb050835077047b576b3a510700d64}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PF}}~((uint32\+\_\+t)0x00005000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7b66390eeb4a8d50ebb7e87e2f281b3}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PG}}~((uint32\+\_\+t)0x00006000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58cfe5d03072c259582ba8fefa322bf}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PH}}~((uint32\+\_\+t)0x00007000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8543b917331198709a24b7187dfb754f}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PJ}}~((uint32\+\_\+t)0x00009000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabbcd903487c66d980de73536c74594a}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PK}}~((uint32\+\_\+t)0x0000\+A000)
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabcd55b42c6aa84cdd8c36d7df16fcf5}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4b31f4a75d935b6a52afe6a16463d1}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabcd55b42c6aa84cdd8c36d7df16fcf5}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaf1614a726586aeefae87ca1d803656}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f04cda5bfe876431d5ad864302d7fa1}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaf1614a726586aeefae87ca1d803656}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95bb6740c8bc08eb716e3ef71841e81a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde06df3ec6e357374820a5a615991aa}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95bb6740c8bc08eb716e3ef71841e81a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd325c27cff1ae3de773d5e205a33f4e}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ceaa63866465faa8145ce0c5d9a44d0}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\begin{DoxyCompactList}\small\item\em EXTI12 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8b00a462533a83c75c588340a2fa710}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d27668b1fa6b1accde06aa144faa970}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa46ddd43a361d82abcb3cb7779ac74ff}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD}}~((uint32\+\_\+t)0x00000003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102ee111e27fd67228c169836dd0849e}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9785209e7e13fcf9c4f82d57bae0837}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PF}}~((uint32\+\_\+t)0x00000005)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c78af5f130089bec32d6f782288765c}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PG}}~((uint32\+\_\+t)0x00000006)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7baa5b844b78d3e05326607b2910a6}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PH}}~((uint32\+\_\+t)0x00000007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec7d68aea236bccd244e00c3fced03c4}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PJ}}~((uint32\+\_\+t)0x00000009)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde7c2c95b63ce1412aebbd9df4d58c5}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PK}}~((uint32\+\_\+t)0x0000000A)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0514aaa894c9be44ba47c1346756f90b}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\begin{DoxyCompactList}\small\item\em EXTI13 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e6776e3ebfecc9e78c5aec77c48eff}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7833d4e3c6b7f3878f62a200a6ab14}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed530f628b3c37281f7a583af1cdb3c}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD}}~((uint32\+\_\+t)0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc5424bf39509a989464a81ec0714da}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf4c995587d7bae6436e6793b8214627}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PF}}~((uint32\+\_\+t)0x00000050)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dedb6adbf49c40e5a15ad2afc471155}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PG}}~((uint32\+\_\+t)0x00000060)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61214ec3d87450f54b959aab49ea65b6}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PH}}~((uint32\+\_\+t)0x00000070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab24991447f0782993e757f4b40f9a240}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PJ}}~((uint32\+\_\+t)0x00000090)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab118c00ecfb3f61f84b2a5eb2d440318}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PK}}~((uint32\+\_\+t)0x000000\+A0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad140a68e3e4e0406a182a504679ea9}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\begin{DoxyCompactList}\small\item\em EXTI14 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5c1b8a0f2b4f79bd868bbb2b4eff617}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca668cdd447acb1740566f46de5eb19}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f20b2bfa9dc8b57a987c127c6dfa6fe}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD}}~((uint32\+\_\+t)0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c13c49f6d93865ba05361cd86fddabf}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9df1ee6f60db93301acaa9220a591da9}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PF}}~((uint32\+\_\+t)0x00000500)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8ae4d091bb2c7148188ef430734020a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PG}}~((uint32\+\_\+t)0x00000600)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b38f38fa3957c6bc45ef4282b58377}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PH}}~((uint32\+\_\+t)0x00000700)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a22133144911fc2a0f2f4ba3169978}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PJ}}~((uint32\+\_\+t)0x00000900)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45379e19dc601f9970fae7f4d11a1ed2}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PK}}~((uint32\+\_\+t)0x00000\+A00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2f28920677dd99f9132ed28f7b1d5e2}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PA}}~((uint32\+\_\+t)0x00000000)
\begin{DoxyCompactList}\small\item\em EXTI15 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412f44d6a8f8f60420d7e7f8b5635e09}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49778592caef3a176ee82c9b83e25148}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23e07d92a68cf7f8c3e58b479638885}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD}}~((uint32\+\_\+t)0x00003000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefd64bc0ea005d03068f2e9b8f425944}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e88d51ebabe9f70e5b7c2ad60899d54}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PF}}~((uint32\+\_\+t)0x00005000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d341c45e98ccbd82bf7003bfa56e6b}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PG}}~((uint32\+\_\+t)0x00006000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701c1065ec215a34329017bae69046c3}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PH}}~((uint32\+\_\+t)0x00007000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffa9c5da4a6103fc4e5bded02646de74}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PJ}}~((uint32\+\_\+t)0x00009000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d9198d4fed74451a3c05676aa8c7e8d}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PK}}~((uint32\+\_\+t)0x0000\+A000)
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR\+\_\+\+PVDL\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb40c87ffe2de0d132c63b78ddd10591}{SYSCFG\+\_\+\+CFGR\+\_\+\+PVDL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR\+\_\+\+PVDL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe872acc2230f4a9c8c61d0becd4a85b}{SYSCFG\+\_\+\+CFGR\+\_\+\+PVDL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb40c87ffe2de0d132c63b78ddd10591}{SYSCFG\+\_\+\+CFGR\+\_\+\+PVDL\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR\+\_\+\+FLASHL\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a7fd9578606a87d3887d34f725f21bf}{SYSCFG\+\_\+\+CFGR\+\_\+\+FLASHL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR\+\_\+\+FLASHL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941ad57bf7d854c202923dfaef8ba4c3}{SYSCFG\+\_\+\+CFGR\+\_\+\+FLASHL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a7fd9578606a87d3887d34f725f21bf}{SYSCFG\+\_\+\+CFGR\+\_\+\+FLASHL\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR\+\_\+\+CM7\+L\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a680b62faf33c2f20f48bbedb4d6d7}{SYSCFG\+\_\+\+CFGR\+\_\+\+CM7\+L\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR\+\_\+\+CM7\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga687d5e366cf578d8c99c0c9a42594a66}{SYSCFG\+\_\+\+CFGR\+\_\+\+CM7L}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a680b62faf33c2f20f48bbedb4d6d7}{SYSCFG\+\_\+\+CFGR\+\_\+\+CM7\+L\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR\+\_\+\+BKRAML\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94833747232c73a635093ad069c2e659}{SYSCFG\+\_\+\+CFGR\+\_\+\+BKRAML\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR\+\_\+\+BKRAML\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga171746fd5059701bf7475dd7b19a4499}{SYSCFG\+\_\+\+CFGR\+\_\+\+BKRAML}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94833747232c73a635093ad069c2e659}{SYSCFG\+\_\+\+CFGR\+\_\+\+BKRAML\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR\+\_\+\+SRAM4\+L\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga947626be5e97b10af02ba3bd219dba68}{SYSCFG\+\_\+\+CFGR\+\_\+\+SRAM4\+L\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR\+\_\+\+SRAM4\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga060b71d107d9153ac506ed6076fac455}{SYSCFG\+\_\+\+CFGR\+\_\+\+SRAM4L}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga947626be5e97b10af02ba3bd219dba68}{SYSCFG\+\_\+\+CFGR\+\_\+\+SRAM4\+L\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR\+\_\+\+SRAM2\+L\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e35a1980e5bd0524bd400fa0b9ed790}{SYSCFG\+\_\+\+CFGR\+\_\+\+SRAM2\+L\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR\+\_\+\+SRAM2\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a1e04d5e85ec61347d0bd7cd1dbffb}{SYSCFG\+\_\+\+CFGR\+\_\+\+SRAM2L}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e35a1980e5bd0524bd400fa0b9ed790}{SYSCFG\+\_\+\+CFGR\+\_\+\+SRAM2\+L\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR\+\_\+\+SRAM1\+L\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55fdbe0a1b9ac7ce3db97438e59783d9}{SYSCFG\+\_\+\+CFGR\+\_\+\+SRAM1\+L\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR\+\_\+\+SRAM1\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab30a57911f15034778a70815774d8b}{SYSCFG\+\_\+\+CFGR\+\_\+\+SRAM1L}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55fdbe0a1b9ac7ce3db97438e59783d9}{SYSCFG\+\_\+\+CFGR\+\_\+\+SRAM1\+L\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR\+\_\+\+DTCML\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bea273c356580bdf55ccc08cd340a59}{SYSCFG\+\_\+\+CFGR\+\_\+\+DTCML\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR\+\_\+\+DTCML\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35969855605eecc54ae2e1c6b757b6e0}{SYSCFG\+\_\+\+CFGR\+\_\+\+DTCML}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bea273c356580bdf55ccc08cd340a59}{SYSCFG\+\_\+\+CFGR\+\_\+\+DTCML\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR\+\_\+\+ITCML\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48ef72c674eb8fd7c85b135ee6f9b8d3}{SYSCFG\+\_\+\+CFGR\+\_\+\+ITCML\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR\+\_\+\+ITCML\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f8e470cde2a18d5e90d8826333db01}{SYSCFG\+\_\+\+CFGR\+\_\+\+ITCML}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48ef72c674eb8fd7c85b135ee6f9b8d3}{SYSCFG\+\_\+\+CFGR\+\_\+\+ITCML\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR\+\_\+\+AXISRAML\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac152fdadb1824b7e2eb4efe337bacdb8}{SYSCFG\+\_\+\+CFGR\+\_\+\+AXISRAML\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR\+\_\+\+AXISRAML\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57279acfc068c3e8ab4e1fe47b0bcd57}{SYSCFG\+\_\+\+CFGR\+\_\+\+AXISRAML}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac152fdadb1824b7e2eb4efe337bacdb8}{SYSCFG\+\_\+\+CFGR\+\_\+\+AXISRAML\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CCCSR\+\_\+\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga612dd098875237ab60362ffd3dbe6c3f}{SYSCFG\+\_\+\+CCCSR\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CCCSR\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga244f3c821617ae5464952d028e2bfca9}{SYSCFG\+\_\+\+CCCSR\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga612dd098875237ab60362ffd3dbe6c3f}{SYSCFG\+\_\+\+CCCSR\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CCCSR\+\_\+\+CS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e4752316ed214327455f80c592ff457}{SYSCFG\+\_\+\+CCCSR\+\_\+\+CS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CCCSR\+\_\+\+CS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6596bbbb455bf3f6593c9aa4a350cae9}{SYSCFG\+\_\+\+CCCSR\+\_\+\+CS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e4752316ed214327455f80c592ff457}{SYSCFG\+\_\+\+CCCSR\+\_\+\+CS\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CCCSR\+\_\+\+READY\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f7807e1412e9a91ef78d438ae0c989}{SYSCFG\+\_\+\+CCCSR\+\_\+\+READY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CCCSR\+\_\+\+READY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e0d9f735e06c905fa99c725086c543}{SYSCFG\+\_\+\+CCCSR\+\_\+\+READY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f7807e1412e9a91ef78d438ae0c989}{SYSCFG\+\_\+\+CCCSR\+\_\+\+READY\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CCCSR\+\_\+\+HSLV\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9815f384a67355e4ee38cc8599baa0eb}{SYSCFG\+\_\+\+CCCSR\+\_\+\+HSLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CCCSR\+\_\+\+HSLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107a5052167af396619983b0a9957f33}{SYSCFG\+\_\+\+CCCSR\+\_\+\+HSLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9815f384a67355e4ee38cc8599baa0eb}{SYSCFG\+\_\+\+CCCSR\+\_\+\+HSLV\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CCVR\+\_\+\+NCV\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad1c69c0b67e89a10a778342e8374083}{SYSCFG\+\_\+\+CCVR\+\_\+\+NCV\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+CCVR\+\_\+\+NCV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7cb2b01cea02d9d73fd67f29ad12031}{SYSCFG\+\_\+\+CCVR\+\_\+\+NCV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad1c69c0b67e89a10a778342e8374083}{SYSCFG\+\_\+\+CCVR\+\_\+\+NCV\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CCVR\+\_\+\+PCV\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30248ff04c929ebea46e176168d27111}{SYSCFG\+\_\+\+CCVR\+\_\+\+PCV\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+CCVR\+\_\+\+PCV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1376b39d472dcec645dd842f70831d3f}{SYSCFG\+\_\+\+CCVR\+\_\+\+PCV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30248ff04c929ebea46e176168d27111}{SYSCFG\+\_\+\+CCVR\+\_\+\+PCV\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CCCR\+\_\+\+NCC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab9a26fdfb990d34c8327d601713fea1}{SYSCFG\+\_\+\+CCCR\+\_\+\+NCC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+CCCR\+\_\+\+NCC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82c7c40b1164ddc8697191651c90a4fc}{SYSCFG\+\_\+\+CCCR\+\_\+\+NCC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab9a26fdfb990d34c8327d601713fea1}{SYSCFG\+\_\+\+CCCR\+\_\+\+NCC\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CCCR\+\_\+\+PCC\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90a23c5a99f88764e27cca7ccabcb80e}{SYSCFG\+\_\+\+CCCR\+\_\+\+PCC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+CCCR\+\_\+\+PCC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d606dac4b0ac42bc31e6d42e53277b9}{SYSCFG\+\_\+\+CCCR\+\_\+\+PCC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90a23c5a99f88764e27cca7ccabcb80e}{SYSCFG\+\_\+\+CCCR\+\_\+\+PCC\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+ADC2\+ALT\+\_\+\+ADC2\+\_\+\+ROUT0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga525fb7dfa9b227efab4dfa11ceef122e}{SYSCFG\+\_\+\+ADC2\+ALT\+\_\+\+ADC2\+\_\+\+ROUT0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+ADC2\+ALT\+\_\+\+ADC2\+\_\+\+ROUT0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0be2e3e0fde1aa47d8f39ba5966fe254}{SYSCFG\+\_\+\+ADC2\+ALT\+\_\+\+ADC2\+\_\+\+ROUT0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga525fb7dfa9b227efab4dfa11ceef122e}{SYSCFG\+\_\+\+ADC2\+ALT\+\_\+\+ADC2\+\_\+\+ROUT0\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+ADC2\+ALT\+\_\+\+ADC2\+\_\+\+ROUT1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga901886828e400e28e77786ad0937bddb}{SYSCFG\+\_\+\+ADC2\+ALT\+\_\+\+ADC2\+\_\+\+ROUT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+ADC2\+ALT\+\_\+\+ADC2\+\_\+\+ROUT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb457c2dec9c9d688bdfa4e6620e7f1}{SYSCFG\+\_\+\+ADC2\+ALT\+\_\+\+ADC2\+\_\+\+ROUT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga901886828e400e28e77786ad0937bddb}{SYSCFG\+\_\+\+ADC2\+ALT\+\_\+\+ADC2\+\_\+\+ROUT1\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+PKGR\+\_\+\+PKG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04f23aef757620c544d59e02dba95ca}{SYSCFG\+\_\+\+PKGR\+\_\+\+PKG\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+PKGR\+\_\+\+PKG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb001dbcb67b14fba6da5e61174fede2}{SYSCFG\+\_\+\+PKGR\+\_\+\+PKG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04f23aef757620c544d59e02dba95ca}{SYSCFG\+\_\+\+PKGR\+\_\+\+PKG\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+UR0\+\_\+\+RDP\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa60d7ceedc6378e15ac978a461b8a56d}{SYSCFG\+\_\+\+UR0\+\_\+\+RDP\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ SYSCFG\+\_\+\+UR0\+\_\+\+RDP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9878a554e7729aa5940e3ef9610aef70}{SYSCFG\+\_\+\+UR0\+\_\+\+RDP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa60d7ceedc6378e15ac978a461b8a56d}{SYSCFG\+\_\+\+UR0\+\_\+\+RDP\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+UR2\+\_\+\+BORH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf03a261b00404f4cbb87579dbfd2110e}{SYSCFG\+\_\+\+UR2\+\_\+\+BORH\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SYSCFG\+\_\+\+UR2\+\_\+\+BORH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae6e314afaadaf6dadc4a5a7720d4c41}{SYSCFG\+\_\+\+UR2\+\_\+\+BORH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf03a261b00404f4cbb87579dbfd2110e}{SYSCFG\+\_\+\+UR2\+\_\+\+BORH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga179d16a5c569e270ac463960d3ac797b}{SYSCFG\+\_\+\+UR2\+\_\+\+BORH\+\_\+0}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+UR2\+\_\+\+BORH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5f051a7dcd86f652ba1965a55e485fa}{SYSCFG\+\_\+\+UR2\+\_\+\+BORH\+\_\+1}}~(0x2\+UL $<$$<$ SYSCFG\+\_\+\+UR2\+\_\+\+BORH\+\_\+\+Pos)
\item 
\#define {\bfseries SYSCFG\+\_\+\+UR2\+\_\+\+BOOT\+\_\+\+ADD0\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4a233e1478a8134eedbbff42bd8a550}{SYSCFG\+\_\+\+UR2\+\_\+\+BOOT\+\_\+\+ADD0\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SYSCFG\+\_\+\+UR2\+\_\+\+BOOT\+\_\+\+ADD0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e79ec84bd03ea4ad59c2c25460117e4}{SYSCFG\+\_\+\+UR2\+\_\+\+BOOT\+\_\+\+ADD0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4a233e1478a8134eedbbff42bd8a550}{SYSCFG\+\_\+\+UR2\+\_\+\+BOOT\+\_\+\+ADD0\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+UR3\+\_\+\+BOOT\+\_\+\+ADD1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ba1de8b6554d1de50f0b76ac21b53f}{SYSCFG\+\_\+\+UR3\+\_\+\+BOOT\+\_\+\+ADD1\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SYSCFG\+\_\+\+UR3\+\_\+\+BOOT\+\_\+\+ADD1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac62d8e451645459daccf54565cb13244}{SYSCFG\+\_\+\+UR3\+\_\+\+BOOT\+\_\+\+ADD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ba1de8b6554d1de50f0b76ac21b53f}{SYSCFG\+\_\+\+UR3\+\_\+\+BOOT\+\_\+\+ADD1\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+UR4\+\_\+\+MEPAD\+\_\+\+BANK1\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360bdbb3b31f3cc7e07b2484cafa6aef}{SYSCFG\+\_\+\+UR4\+\_\+\+MEPAD\+\_\+\+BANK1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+UR4\+\_\+\+MEPAD\+\_\+\+BANK1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad030d0a668cba32fc13162a4d6f40dab}{SYSCFG\+\_\+\+UR4\+\_\+\+MEPAD\+\_\+\+BANK1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360bdbb3b31f3cc7e07b2484cafa6aef}{SYSCFG\+\_\+\+UR4\+\_\+\+MEPAD\+\_\+\+BANK1\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+UR5\+\_\+\+MESAD\+\_\+\+BANK1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bff879bb4c6e04841681209dab0bc54}{SYSCFG\+\_\+\+UR5\+\_\+\+MESAD\+\_\+\+BANK1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+UR5\+\_\+\+MESAD\+\_\+\+BANK1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e745c27b1e10e8f7b98a9c4f5a08ed3}{SYSCFG\+\_\+\+UR5\+\_\+\+MESAD\+\_\+\+BANK1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bff879bb4c6e04841681209dab0bc54}{SYSCFG\+\_\+\+UR5\+\_\+\+MESAD\+\_\+\+BANK1\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+UR5\+\_\+\+WRPN\+\_\+\+BANK1\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a5030307acbb0fbe1d43472aa4feb5}{SYSCFG\+\_\+\+UR5\+\_\+\+WRPN\+\_\+\+BANK1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ SYSCFG\+\_\+\+UR5\+\_\+\+WRPN\+\_\+\+BANK1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0974267196f4372ce2647523d322e5cb}{SYSCFG\+\_\+\+UR5\+\_\+\+WRPN\+\_\+\+BANK1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a5030307acbb0fbe1d43472aa4feb5}{SYSCFG\+\_\+\+UR5\+\_\+\+WRPN\+\_\+\+BANK1\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+UR6\+\_\+\+PABEG\+\_\+\+BANK1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8442f6ce136d4aff4f956d01ebde7679}{SYSCFG\+\_\+\+UR6\+\_\+\+PABEG\+\_\+\+BANK1\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ SYSCFG\+\_\+\+UR6\+\_\+\+PABEG\+\_\+\+BANK1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9020e63ad08ae809e59a192af6aeaa9c}{SYSCFG\+\_\+\+UR6\+\_\+\+PABEG\+\_\+\+BANK1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8442f6ce136d4aff4f956d01ebde7679}{SYSCFG\+\_\+\+UR6\+\_\+\+PABEG\+\_\+\+BANK1\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+UR6\+\_\+\+PAEND\+\_\+\+BANK1\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4b3131efcf4ddb5c734f2a649cfd360}{SYSCFG\+\_\+\+UR6\+\_\+\+PAEND\+\_\+\+BANK1\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ SYSCFG\+\_\+\+UR6\+\_\+\+PAEND\+\_\+\+BANK1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga507f3c68b4e7597a2356e478923f3350}{SYSCFG\+\_\+\+UR6\+\_\+\+PAEND\+\_\+\+BANK1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4b3131efcf4ddb5c734f2a649cfd360}{SYSCFG\+\_\+\+UR6\+\_\+\+PAEND\+\_\+\+BANK1\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+UR7\+\_\+\+SABEG\+\_\+\+BANK1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ad237fcb14e6cfb75df13b17259042}{SYSCFG\+\_\+\+UR7\+\_\+\+SABEG\+\_\+\+BANK1\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ SYSCFG\+\_\+\+UR7\+\_\+\+SABEG\+\_\+\+BANK1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad37d2e4df31e6ba910c1989216305618}{SYSCFG\+\_\+\+UR7\+\_\+\+SABEG\+\_\+\+BANK1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ad237fcb14e6cfb75df13b17259042}{SYSCFG\+\_\+\+UR7\+\_\+\+SABEG\+\_\+\+BANK1\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+UR7\+\_\+\+SAEND\+\_\+\+BANK1\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad034f7b5cd0d54184c902e08d55c19}{SYSCFG\+\_\+\+UR7\+\_\+\+SAEND\+\_\+\+BANK1\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ SYSCFG\+\_\+\+UR7\+\_\+\+SAEND\+\_\+\+BANK1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba1b380f33e7274535529a8622d6467c}{SYSCFG\+\_\+\+UR7\+\_\+\+SAEND\+\_\+\+BANK1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad034f7b5cd0d54184c902e08d55c19}{SYSCFG\+\_\+\+UR7\+\_\+\+SAEND\+\_\+\+BANK1\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+UR11\+\_\+\+IWDG1\+M\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2f0d61533cd169cf90fa88782003dfd}{SYSCFG\+\_\+\+UR11\+\_\+\+IWDG1\+M\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+UR11\+\_\+\+IWDG1\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2ebc685638222b9e501c497794199e1}{SYSCFG\+\_\+\+UR11\+\_\+\+IWDG1M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2f0d61533cd169cf90fa88782003dfd}{SYSCFG\+\_\+\+UR11\+\_\+\+IWDG1\+M\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+UR12\+\_\+\+SECURE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8b56ab2f725a31544efee667b88f750}{SYSCFG\+\_\+\+UR12\+\_\+\+SECURE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+UR12\+\_\+\+SECURE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga190524d21ec9f37bbe31d777ba06ad99}{SYSCFG\+\_\+\+UR12\+\_\+\+SECURE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8b56ab2f725a31544efee667b88f750}{SYSCFG\+\_\+\+UR12\+\_\+\+SECURE\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+UR13\+\_\+\+SDRS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa93963a21a10459d44d4aca42a18b45f}{SYSCFG\+\_\+\+UR13\+\_\+\+SDRS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SYSCFG\+\_\+\+UR13\+\_\+\+SDRS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56779163ab865bedd68c472238a0d9c9}{SYSCFG\+\_\+\+UR13\+\_\+\+SDRS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa93963a21a10459d44d4aca42a18b45f}{SYSCFG\+\_\+\+UR13\+\_\+\+SDRS\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+UR13\+\_\+\+D1\+SBRST\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc078064e4937f785beb61ad545a9ab7}{SYSCFG\+\_\+\+UR13\+\_\+\+D1\+SBRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+UR13\+\_\+\+D1\+SBRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd1fd1db8fa4e29d4a2d078e3aca2977}{SYSCFG\+\_\+\+UR13\+\_\+\+D1\+SBRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc078064e4937f785beb61ad545a9ab7}{SYSCFG\+\_\+\+UR13\+\_\+\+D1\+SBRST\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+UR14\+\_\+\+D1\+STPRST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54aa6b81452d2c95d560dee6d1837137}{SYSCFG\+\_\+\+UR14\+\_\+\+D1\+STPRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+UR14\+\_\+\+D1\+STPRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7872c1dbf3a888c0511459fa1c0f092b}{SYSCFG\+\_\+\+UR14\+\_\+\+D1\+STPRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54aa6b81452d2c95d560dee6d1837137}{SYSCFG\+\_\+\+UR14\+\_\+\+D1\+STPRST\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+UR15\+\_\+\+FZIWDGSTB\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfffe1955ce9cf7e5f3314ffb728bc2b}{SYSCFG\+\_\+\+UR15\+\_\+\+FZIWDGSTB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+UR15\+\_\+\+FZIWDGSTB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe21e5e60129a2cd2df78e62b10c77d7}{SYSCFG\+\_\+\+UR15\+\_\+\+FZIWDGSTB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfffe1955ce9cf7e5f3314ffb728bc2b}{SYSCFG\+\_\+\+UR15\+\_\+\+FZIWDGSTB\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+UR16\+\_\+\+FZIWDGSTP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf495b5cf57fbbf0c762ec233f19001}{SYSCFG\+\_\+\+UR16\+\_\+\+FZIWDGSTP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+UR16\+\_\+\+FZIWDGSTP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde2fb8fd82b8d17ab71ee3ddf772a1a}{SYSCFG\+\_\+\+UR16\+\_\+\+FZIWDGSTP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf495b5cf57fbbf0c762ec233f19001}{SYSCFG\+\_\+\+UR16\+\_\+\+FZIWDGSTP\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+UR16\+\_\+\+PKP\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a046251a96e43400e908f66e0621f87}{SYSCFG\+\_\+\+UR16\+\_\+\+PKP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+UR16\+\_\+\+PKP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf761d95d78afb2cbb3e100fe17fe9639}{SYSCFG\+\_\+\+UR16\+\_\+\+PKP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a046251a96e43400e908f66e0621f87}{SYSCFG\+\_\+\+UR16\+\_\+\+PKP\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+UR17\+\_\+\+IOHSLV\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c7a3d29e77a33dc6e2c37151ab65b18}{SYSCFG\+\_\+\+UR17\+\_\+\+IOHSLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+UR17\+\_\+\+IOHSLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80685fbad670194ae9489880e0cd8f81}{SYSCFG\+\_\+\+UR17\+\_\+\+IOHSLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c7a3d29e77a33dc6e2c37151ab65b18}{SYSCFG\+\_\+\+UR17\+\_\+\+IOHSLV\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+UR17\+\_\+\+TCM\+\_\+\+AXI\+\_\+\+CFG\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dceeb7ed0efc21ecc2d2d2054fd0a0c}{SYSCFG\+\_\+\+UR17\+\_\+\+TCM\+\_\+\+AXI\+\_\+\+CFG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SYSCFG\+\_\+\+UR17\+\_\+\+TCM\+\_\+\+AXI\+\_\+\+CFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9ca6d4fa81d4c5af87bdacdb298f905}{SYSCFG\+\_\+\+UR17\+\_\+\+TCM\+\_\+\+AXI\+\_\+\+CFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dceeb7ed0efc21ecc2d2d2054fd0a0c}{SYSCFG\+\_\+\+UR17\+\_\+\+TCM\+\_\+\+AXI\+\_\+\+CFG\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+UR18\+\_\+\+CPU\+\_\+\+FREQ\+\_\+\+BOOST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9899ecb84be384c88c76192d8f6e5b3}{SYSCFG\+\_\+\+UR18\+\_\+\+CPU\+\_\+\+FREQ\+\_\+\+BOOST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+UR18\+\_\+\+CPU\+\_\+\+FREQ\+\_\+\+BOOST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914859816ec9fe07dc6f9645dd05387a}{SYSCFG\+\_\+\+UR18\+\_\+\+CPU\+\_\+\+FREQ\+\_\+\+BOOST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9899ecb84be384c88c76192d8f6e5b3}{SYSCFG\+\_\+\+UR18\+\_\+\+CPU\+\_\+\+FREQ\+\_\+\+BOOST\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97da56aed3ced8c0bd79b0e64aa4331b}{DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf542047cc8ef77c99ac08ea0861062ab}{DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97da56aed3ced8c0bd79b0e64aa4331b}{DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+START\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb5a678cad9e96694d3c99d3e06a675}{DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+START\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+START\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0db79455d35c9b78b7a8bc136033fbe8}{DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+START}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb5a678cad9e96694d3c99d3e06a675}{DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+START\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+INTRIG\+\_\+\+SEL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44cbcd82e13a5ccef693431056f7981a}{DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+INTRIG\+\_\+\+SEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+INTRIG\+\_\+\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f6b6f5e228adbc966925e8cb601ec9}{DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+INTRIG\+\_\+\+SEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44cbcd82e13a5ccef693431056f7981a}{DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+INTRIG\+\_\+\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c5d793d3b1c85e7dbc6641a32fdc222}{DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+INTRIG\+\_\+\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+INTRIG\+\_\+\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4712108ae5ae87acb15558c128effd9}{DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+INTRIG\+\_\+\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+INTRIG\+\_\+\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga198f406d46474abc972fb130b11fc770}{DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+INTRIG\+\_\+\+SEL\+\_\+2}}~(0x4\+UL $<$$<$ DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+INTRIG\+\_\+\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e35d45ac82327478ecdf976b8ce6c8b}{DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+INTRIG\+\_\+\+SEL\+\_\+3}}~(0x8\+UL $<$$<$ DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+INTRIG\+\_\+\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+SMP\+\_\+\+TIME\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6159d14f67aaf3675aeaec66451f9f6c}{DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+SMP\+\_\+\+TIME\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+SMP\+\_\+\+TIME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebcdddbd15878edeef8479ed80fbe97}{DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+SMP\+\_\+\+TIME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6159d14f67aaf3675aeaec66451f9f6c}{DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+SMP\+\_\+\+TIME\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40aa17210a2e1b910924800f01f9927a}{DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+SMP\+\_\+\+TIME\+\_\+0}}~(0x1\+UL $<$$<$ DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+SMP\+\_\+\+TIME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b93e01271aa7e4356817ed300d550ba}{DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+SMP\+\_\+\+TIME\+\_\+1}}~(0x2\+UL $<$$<$ DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+SMP\+\_\+\+TIME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf5835e677e951c6e2dffc54a85d3419}{DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+SMP\+\_\+\+TIME\+\_\+2}}~(0x4\+UL $<$$<$ DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+SMP\+\_\+\+TIME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e895a6feadcaa823128b02d2fef15da}{DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+SMP\+\_\+\+TIME\+\_\+3}}~(0x8\+UL $<$$<$ DTS\+\_\+\+CFGR1\+\_\+\+TS1\+\_\+\+SMP\+\_\+\+TIME\+\_\+\+Pos)
\item 
\#define {\bfseries DTS\+\_\+\+CFGR1\+\_\+\+REFCLK\+\_\+\+SEL\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fdba1f908ea6a25aa848d452e28546}{DTS\+\_\+\+CFGR1\+\_\+\+REFCLK\+\_\+\+SEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DTS\+\_\+\+CFGR1\+\_\+\+REFCLK\+\_\+\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe5b208af9e1cf9d80f64fcb8202cc92}{DTS\+\_\+\+CFGR1\+\_\+\+REFCLK\+\_\+\+SEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fdba1f908ea6a25aa848d452e28546}{DTS\+\_\+\+CFGR1\+\_\+\+REFCLK\+\_\+\+SEL\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+CFGR1\+\_\+\+Q\+\_\+\+MEAS\+\_\+\+OPT\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2fbcad359e4478b560e8fb389d76f14}{DTS\+\_\+\+CFGR1\+\_\+\+Q\+\_\+\+MEAS\+\_\+\+OPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DTS\+\_\+\+CFGR1\+\_\+\+Q\+\_\+\+MEAS\+\_\+\+OPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac94804f7fb494256a1bcc0b7b9711674}{DTS\+\_\+\+CFGR1\+\_\+\+Q\+\_\+\+MEAS\+\_\+\+OPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2fbcad359e4478b560e8fb389d76f14}{DTS\+\_\+\+CFGR1\+\_\+\+Q\+\_\+\+MEAS\+\_\+\+OPT\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+CFGR1\+\_\+\+HSREF\+\_\+\+CLK\+\_\+\+DIV\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07dfe190c85c6e3593602f07dfd27f09}{DTS\+\_\+\+CFGR1\+\_\+\+HSREF\+\_\+\+CLK\+\_\+\+DIV\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ DTS\+\_\+\+CFGR1\+\_\+\+HSREF\+\_\+\+CLK\+\_\+\+DIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ee6a613267950fe335ed6b1f76a033}{DTS\+\_\+\+CFGR1\+\_\+\+HSREF\+\_\+\+CLK\+\_\+\+DIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07dfe190c85c6e3593602f07dfd27f09}{DTS\+\_\+\+CFGR1\+\_\+\+HSREF\+\_\+\+CLK\+\_\+\+DIV\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+T0\+VALR1\+\_\+\+TS1\+\_\+\+FMT0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab009519b27a7de7ef379540d0e91e8f2}{DTS\+\_\+\+T0\+VALR1\+\_\+\+TS1\+\_\+\+FMT0\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DTS\+\_\+\+T0\+VALR1\+\_\+\+TS1\+\_\+\+FMT0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4995c2276b3dadbc4761f7e6bff57d3}{DTS\+\_\+\+T0\+VALR1\+\_\+\+TS1\+\_\+\+FMT0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab009519b27a7de7ef379540d0e91e8f2}{DTS\+\_\+\+T0\+VALR1\+\_\+\+TS1\+\_\+\+FMT0\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+T0\+VALR1\+\_\+\+TS1\+\_\+\+T0\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33050aaafc32898c00557d05aa26c471}{DTS\+\_\+\+T0\+VALR1\+\_\+\+TS1\+\_\+\+T0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DTS\+\_\+\+T0\+VALR1\+\_\+\+TS1\+\_\+\+T0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e679e64daf6ff419c0e930cd81a55ce}{DTS\+\_\+\+T0\+VALR1\+\_\+\+TS1\+\_\+\+T0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33050aaafc32898c00557d05aa26c471}{DTS\+\_\+\+T0\+VALR1\+\_\+\+TS1\+\_\+\+T0\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+RAMPVALR\+\_\+\+TS1\+\_\+\+RAMP\+\_\+\+COEFF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdfc5ee5f00f15d27e36f3212aa9cbd8}{DTS\+\_\+\+RAMPVALR\+\_\+\+TS1\+\_\+\+RAMP\+\_\+\+COEFF\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DTS\+\_\+\+RAMPVALR\+\_\+\+TS1\+\_\+\+RAMP\+\_\+\+COEFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf98803b6f2052a31c1832d857d23e04b}{DTS\+\_\+\+RAMPVALR\+\_\+\+TS1\+\_\+\+RAMP\+\_\+\+COEFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdfc5ee5f00f15d27e36f3212aa9cbd8}{DTS\+\_\+\+RAMPVALR\+\_\+\+TS1\+\_\+\+RAMP\+\_\+\+COEFF\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+ITR1\+\_\+\+TS1\+\_\+\+LITTHD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40dda189805fa8bff5b0645e78dc17c9}{DTS\+\_\+\+ITR1\+\_\+\+TS1\+\_\+\+LITTHD\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DTS\+\_\+\+ITR1\+\_\+\+TS1\+\_\+\+LITTHD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f697b1f978df3271429bb62d9f1b389}{DTS\+\_\+\+ITR1\+\_\+\+TS1\+\_\+\+LITTHD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40dda189805fa8bff5b0645e78dc17c9}{DTS\+\_\+\+ITR1\+\_\+\+TS1\+\_\+\+LITTHD\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+ITR1\+\_\+\+TS1\+\_\+\+HITTHD\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fe4c802c7aba9f57bae05c96aece1f}{DTS\+\_\+\+ITR1\+\_\+\+TS1\+\_\+\+HITTHD\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DTS\+\_\+\+ITR1\+\_\+\+TS1\+\_\+\+HITTHD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2777c38e72a0144da53e5950cef8d84c}{DTS\+\_\+\+ITR1\+\_\+\+TS1\+\_\+\+HITTHD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fe4c802c7aba9f57bae05c96aece1f}{DTS\+\_\+\+ITR1\+\_\+\+TS1\+\_\+\+HITTHD\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+DR\+\_\+\+TS1\+\_\+\+MFREQ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6e4dc42a223ee719c05267c0597d4ca}{DTS\+\_\+\+DR\+\_\+\+TS1\+\_\+\+MFREQ\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DTS\+\_\+\+DR\+\_\+\+TS1\+\_\+\+MFREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5365c326cdfba9ac70fb76a3ec89bec}{DTS\+\_\+\+DR\+\_\+\+TS1\+\_\+\+MFREQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6e4dc42a223ee719c05267c0597d4ca}{DTS\+\_\+\+DR\+\_\+\+TS1\+\_\+\+MFREQ\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+ITEF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe2b5634fe4aed48f6d4cf7ba8df2801}{DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+ITEF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+ITEF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad178d93cb37c6b5b6cae8460388cb7e1}{DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+ITEF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe2b5634fe4aed48f6d4cf7ba8df2801}{DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+ITEF\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+ITLF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8e50a16a34d773b6a9853387c53dbb9}{DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+ITLF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+ITLF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd8e0af5b248e3e264982c76855183de}{DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+ITLF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8e50a16a34d773b6a9853387c53dbb9}{DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+ITLF\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+ITHF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf9d02754ac69cc6aa35495d0837693}{DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+ITHF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+ITHF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cddc8f59938cfa9da0b36458b529274}{DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+ITHF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf9d02754ac69cc6aa35495d0837693}{DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+ITHF\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+AITEF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a83d3f6315fa471264a2f096f763af6}{DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+AITEF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+AITEF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae95f5d4c4cbd0372fda6b9f530aecc0b}{DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+AITEF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a83d3f6315fa471264a2f096f763af6}{DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+AITEF\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+AITLF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3a907299bf50e8970a6ab6abe6bf3f}{DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+AITLF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+AITLF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef71c877111d941fe45ff88cfcc1e9b9}{DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+AITLF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3a907299bf50e8970a6ab6abe6bf3f}{DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+AITLF\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+AITHF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932b48c11bc3c849a949c52345c7a082}{DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+AITHF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+AITHF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae61c8579b5c7ca9e7352cf4813fd5a88}{DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+AITHF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932b48c11bc3c849a949c52345c7a082}{DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+AITHF\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+RDY\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f36bf4cd8d194378813824df5632bb7}{DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+RDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+RDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19057b3960c5afd0948691986e6d558d}{DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+RDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f36bf4cd8d194378813824df5632bb7}{DTS\+\_\+\+SR\+\_\+\+TS1\+\_\+\+RDY\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+ITEEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0abea014a7880142c9f8e12957b4d9f8}{DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+ITEEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+ITEEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89c00eaa2f2d915120c91beb2a81bd66}{DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+ITEEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0abea014a7880142c9f8e12957b4d9f8}{DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+ITEEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+ITLEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d9795350730b59154eeb91e4719adba}{DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+ITLEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+ITLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944e84f93b8cb9cd96e6a5e015b3b6e1}{DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+ITLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d9795350730b59154eeb91e4719adba}{DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+ITLEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+ITHEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eb57efff8cc8e0ab9e3da8ff190c93f}{DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+ITHEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+ITHEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga149bd6469837360e908f3f52abc87899}{DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+ITHEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eb57efff8cc8e0ab9e3da8ff190c93f}{DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+ITHEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+AITEEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6454f9c3a870c1a74261ae01dc65723c}{DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+AITEEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+AITEEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae263d569c2e1fae077549c4deffe3ea8}{DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+AITEEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6454f9c3a870c1a74261ae01dc65723c}{DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+AITEEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+AITLEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga402075f7a5ac69960a2fbf8b63ac762a}{DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+AITLEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+AITLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3827bcf61151abf1269a78cfdcb0f613}{DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+AITLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga402075f7a5ac69960a2fbf8b63ac762a}{DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+AITLEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+AITHEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a481b34d0a41aead66c5c61b4d01ea6}{DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+AITHEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+AITHEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ddaa4bbb5f88b7454d260bd0e7f1a5f}{DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+AITHEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a481b34d0a41aead66c5c61b4d01ea6}{DTS\+\_\+\+ITENR\+\_\+\+TS1\+\_\+\+AITHEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CITEF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae88da8982e3449564fcfefce8404e87}{DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CITEF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CITEF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8ab97e15596c8629601b6c722501240}{DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CITEF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae88da8982e3449564fcfefce8404e87}{DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CITEF\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CITLF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e9161cc14e66c6540081ec3a221ad3}{DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CITLF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CITLF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d078754583b3fa2f9a6e8de07b1b0e}{DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CITLF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e9161cc14e66c6540081ec3a221ad3}{DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CITLF\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CITHF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f955864f64137bd1aba36474c3224b0}{DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CITHF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CITHF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46cec36126f2c4cb711ddd05c395696a}{DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CITHF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f955864f64137bd1aba36474c3224b0}{DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CITHF\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CAITEF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9da91b70eae69fe56e9f395a60a5b55}{DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CAITEF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CAITEF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425236e0f695ac252a12503c8fdec951}{DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CAITEF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9da91b70eae69fe56e9f395a60a5b55}{DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CAITEF\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CAITLF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga589d267c83c5cb7749a334ace481138c}{DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CAITLF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CAITLF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc88f50ec2d45f1eab929dcb7ecf76f9}{DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CAITLF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga589d267c83c5cb7749a334ace481138c}{DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CAITLF\+\_\+\+Msk}}
\item 
\#define {\bfseries DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CAITHF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3128a9db91ee36f01b6a371b6a14225b}{DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CAITHF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CAITHF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5606e1b176597dbb9511dc5690cfea}{DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CAITHF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3128a9db91ee36f01b6a371b6a14225b}{DTS\+\_\+\+ICIFR\+\_\+\+TS1\+\_\+\+CAITHF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae72c0985778f6df3fa43b77511485e9}{TIM\+\_\+\+BREAK\+\_\+\+INPUT\+\_\+\+SUPPORT}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab39f58b244f6d1eb12be39b714e434e5}{TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\+\_\+\+CR1\+\_\+\+CEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab39f58b244f6d1eb12be39b714e434e5}{TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab930af301c357d666089faef3fe38982}{TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\+\_\+\+CR1\+\_\+\+UDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab930af301c357d666089faef3fe38982}{TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b7788d2996e1a0b729c23f6c01df18}{TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\+\_\+\+CR1\+\_\+\+URS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b7788d2996e1a0b729c23f6c01df18}{TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fbbf98af8ecd146d7eae1874c0f115a}{TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\+\_\+\+CR1\+\_\+\+OPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fbbf98af8ecd146d7eae1874c0f115a}{TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f92c5c62905feea73880ccbf6836aa}{TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\+\_\+\+CR1\+\_\+\+DIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f92c5c62905feea73880ccbf6836aa}{TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4916455eb6d08d131dd9ae5b8013ee}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\+\_\+\+CR1\+\_\+\+CMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4916455eb6d08d131dd9ae5b8013ee}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ca6f7810aba73dc8c12f22092d97a2}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ee4adcde3c001d3b97d2eae1730ea9}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e508ecc8ac453c2999b2ca7885f24a8}{TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\+\_\+\+CR1\+\_\+\+ARPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e508ecc8ac453c2999b2ca7885f24a8}{TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0894ca61f67f8ce59882c5a9645f68bd}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\+\_\+\+CR1\+\_\+\+CKD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0894ca61f67f8ce59882c5a9645f68bd}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458d536d82aa3db7d227b0f00b36808f}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+UIFREMAP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa09b833467a8a80aea28716d5807c5d7}{TIM\+\_\+\+CR1\+\_\+\+UIFREMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+UIFREMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c8b29f2a8d1426cf31270643d811c7}{TIM\+\_\+\+CR1\+\_\+\+UIFREMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa09b833467a8a80aea28716d5807c5d7}{TIM\+\_\+\+CR1\+\_\+\+UIFREMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ccf78eb52ea83a81ed28e4815860df9}{TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\+\_\+\+CR2\+\_\+\+CCPC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ccf78eb52ea83a81ed28e4815860df9}{TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9908b05b59b90ba3e42124e7ad4347}{TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{TIM\+\_\+\+CR2\+\_\+\+CCUS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9908b05b59b90ba3e42124e7ad4347}{TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57abe8dfa0dc138ec4c9f4b0dd72299b}{TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{TIM\+\_\+\+CR2\+\_\+\+CCDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57abe8dfa0dc138ec4c9f4b0dd72299b}{TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6c31bf38844218cb8c8ee98aef46c4}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{TIM\+\_\+\+CR2\+\_\+\+MMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6c31bf38844218cb8c8ee98aef46c4}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aef7ed878a1f55f901cfdb25d3842ed}{TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\+\_\+\+CR2\+\_\+\+TI1S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aef7ed878a1f55f901cfdb25d3842ed}{TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a08d73020c32fdaa4cc403f234792b1}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\+\_\+\+CR2\+\_\+\+OIS1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a08d73020c32fdaa4cc403f234792b1}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga146f505a2802837aa5799069416206bc}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69}{TIM\+\_\+\+CR2\+\_\+\+OIS1N}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga146f505a2802837aa5799069416206bc}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2bd7f9b2666aa8205981e1c7ddb446}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61467648a433bd887683b9a4760021fa}{TIM\+\_\+\+CR2\+\_\+\+OIS2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2bd7f9b2666aa8205981e1c7ddb446}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831140b7e39cda6b158041797be1ed37}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769146db660b832f3ef26f892b567bd4}{TIM\+\_\+\+CR2\+\_\+\+OIS2N}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831140b7e39cda6b158041797be1ed37}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5376e0d45eef0125cf133db5a7189a}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad974d7c91edf6f1bd47e892b3b6f7565}{TIM\+\_\+\+CR2\+\_\+\+OIS3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5376e0d45eef0125cf133db5a7189a}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c25a6a16e1d0e6e3ae26eac52d8e08}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20fb9b62a7e8d114fbd180abd9f8ceae}{TIM\+\_\+\+CR2\+\_\+\+OIS3N}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c25a6a16e1d0e6e3ae26eac52d8e08}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8644bc052bc6251ddf877b79a2ef6f48}{TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad644f2f4b26e46587abedc8d3164e56e}{TIM\+\_\+\+CR2\+\_\+\+OIS4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8644bc052bc6251ddf877b79a2ef6f48}{TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS5\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f3b0a193707e2d7ba1421a526a531e2}{TIM\+\_\+\+CR2\+\_\+\+OIS5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c885772c50b24cbef001463b4d6d618}{TIM\+\_\+\+CR2\+\_\+\+OIS5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f3b0a193707e2d7ba1421a526a531e2}{TIM\+\_\+\+CR2\+\_\+\+OIS5\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS6\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47b38c4fd500502e9489ef59908d5633}{TIM\+\_\+\+CR2\+\_\+\+OIS6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf1e1eb07347f77426b72990438c934}{TIM\+\_\+\+CR2\+\_\+\+OIS6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47b38c4fd500502e9489ef59908d5633}{TIM\+\_\+\+CR2\+\_\+\+OIS6\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f56183c230729b98063b3f3876bad47}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae199132077792fb8efa01b87edd1c033}{TIM\+\_\+\+CR2\+\_\+\+MMS2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f56183c230729b98063b3f3876bad47}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07efe60d8d7305b78085233ddaecb990}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0248e35956d0d22ac66dcd67aab317c5}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa49670c71a446e5201994716b08b1527}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3503937610adbf78153c1fcfa4bcd6ea}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34db507d082a38eb597b9a27bb659ace}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Msk}}~(0x10007\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\+\_\+\+SMCR\+\_\+\+SMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34db507d082a38eb597b9a27bb659ace}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}}~(0x00001\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}}~(0x00002\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2}}~(0x00004\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf87a33432788ed16b0582056d03bc29}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+3}}~(0x10000\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aa1e898f53a002c3bddaa336e8888b1}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Msk}}~(0x30007\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{TIM\+\_\+\+SMCR\+\_\+\+TS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aa1e898f53a002c3bddaa336e8888b1}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+0}}~(0x00001\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+1}}~(0x00002\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+2}}~(0x00004\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6abf2e23327e612d1363e664bf1e1221}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+3}}~(0x10000\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf33c88c2d65cf2bcf20dbf80f4ea60}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+4}}~(0x20000\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba3fb13f79aeb124c0f496bef33e4b2}{TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\+\_\+\+SMCR\+\_\+\+MSM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba3fb13f79aeb124c0f496bef33e4b2}{TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e64cbb40275055b1b92a6d3ab0a12}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{TIM\+\_\+\+SMCR\+\_\+\+ETF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e64cbb40275055b1b92a6d3ab0a12}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43745c2894cfc1e5ee619ac85d8d5a62}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga661e6cce23553cf0ad3a60d8573b9a2c}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5528381fb64ffbcc719de478391ae2}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6082700946fc61a6f9d6209e258fcc14}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab319df2e386dc55f421f20a7f4c8a5d4}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{TIM\+\_\+\+SMCR\+\_\+\+ETPS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab319df2e386dc55f421f20a7f4c8a5d4}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d}{TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\+\_\+\+SMCR\+\_\+\+ECE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d}{TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77f8984e6ac3422454b0a586a2b973e3}{TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{TIM\+\_\+\+SMCR\+\_\+\+ETP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77f8984e6ac3422454b0a586a2b973e3}{TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab47c8f36981860ff345f922f6ba02662}{TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\+\_\+\+DIER\+\_\+\+UIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab47c8f36981860ff345f922f6ba02662}{TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdfb1dc6e58a5f1ba2e4379b02f8be7}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdfb1dc6e58a5f1ba2e4379b02f8be7}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db58d01a8e92e3403fb44ecc09e5e5e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db58d01a8e92e3403fb44ecc09e5e5e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78bd5f90a0f2d2d34132ef5568e18779}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78bd5f90a0f2d2d34132ef5568e18779}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5230621c6d2f44c44ff672a07ffaf}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5230621c6d2f44c44ff672a07ffaf}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9af339214666b3251fff9598277b1f}{TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\+\_\+\+DIER\+\_\+\+COMIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9af339214666b3251fff9598277b1f}{TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3e781c907ca4774fae5c089e445f5a}{TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\+\_\+\+DIER\+\_\+\+TIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3e781c907ca4774fae5c089e445f5a}{TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad054244795a6fcd3bc1ff35e4c651982}{TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\+\_\+\+DIER\+\_\+\+BIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad054244795a6fcd3bc1ff35e4c651982}{TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66544291fb58960e9f4018509a4dee09}{TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\+\_\+\+DIER\+\_\+\+UDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66544291fb58960e9f4018509a4dee09}{TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40247fa7b772b644df2754b599e71e22}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40247fa7b772b644df2754b599e71e22}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a3a6d017bcc45df793e9b1d19c013d}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a3a6d017bcc45df793e9b1d19c013d}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade4d3ce6b292c28e2fd7c9e9bd8f6ab6}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade4d3ce6b292c28e2fd7c9e9bd8f6ab6}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81dbfb6c7c8907ec2debd892b48e9ba}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81dbfb6c7c8907ec2debd892b48e9ba}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed00410aeabe33fef5feebbaec1a0a6}{TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\+\_\+\+DIER\+\_\+\+COMDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed00410aeabe33fef5feebbaec1a0a6}{TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd5aee3b64fd928be288ae86b4fa020}{TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\+\_\+\+DIER\+\_\+\+TDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd5aee3b64fd928be288ae86b4fa020}{TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a713154f9408c97cd7b193f23affab2}{TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\+\_\+\+SR\+\_\+\+UIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a713154f9408c97cd7b193f23affab2}{TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce1be8a563567338d87977ddc0aa2c5}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce1be8a563567338d87977ddc0aa2c5}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac970c8ac8779185ba8f313e280c40902}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac970c8ac8779185ba8f313e280c40902}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2e69acc55c8d12f789fc5bf9a5f54}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2e69acc55c8d12f789fc5bf9a5f54}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62087fa2c5fa8166d6b4be7e32c60442}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62087fa2c5fa8166d6b4be7e32c60442}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8af1c1f93eee747aaa7fdc3a5aeb5337}{TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\+\_\+\+SR\+\_\+\+COMIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8af1c1f93eee747aaa7fdc3a5aeb5337}{TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad9bed9cae745d41a987675821b202a}{TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\+\_\+\+SR\+\_\+\+TIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad9bed9cae745d41a987675821b202a}{TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778093c3983d94f88d6da49de96c9826}{TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\+\_\+\+SR\+\_\+\+BIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778093c3983d94f88d6da49de96c9826}{TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+B2\+IF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad64da46f96903b3c765a23c742523ceb}{TIM\+\_\+\+SR\+\_\+\+B2\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+B2\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0c136d9338baf71a64ff650b385645}{TIM\+\_\+\+SR\+\_\+\+B2\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad64da46f96903b3c765a23c742523ceb}{TIM\+\_\+\+SR\+\_\+\+B2\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38020b672e525cf31f3a21a01ee680f}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38020b672e525cf31f3a21a01ee680f}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga772886dce929789865cf7053728488d4}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga772886dce929789865cf7053728488d4}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d466016b806136b3e0251363e7e38d}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d466016b806136b3e0251363e7e38d}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36421d430d4fd0d34d02444b5da804b5}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36421d430d4fd0d34d02444b5da804b5}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC5\+IF\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03cd6a0a4254e5b25bcd29ef3261f65}{TIM\+\_\+\+SR\+\_\+\+CC5\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC5\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2167773377ba03c863cc49342c67789f}{TIM\+\_\+\+SR\+\_\+\+CC5\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03cd6a0a4254e5b25bcd29ef3261f65}{TIM\+\_\+\+SR\+\_\+\+CC5\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC6\+IF\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3081500be344dacdcb4dfc6e4f7c3a1}{TIM\+\_\+\+SR\+\_\+\+CC6\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC6\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad16e2f81b0c4fe28e323f3302c2240db}{TIM\+\_\+\+SR\+\_\+\+CC6\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3081500be344dacdcb4dfc6e4f7c3a1}{TIM\+\_\+\+SR\+\_\+\+CC6\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+SBIF\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0ac27a9dc42c76846ae62f4c9e10ac2}{TIM\+\_\+\+SR\+\_\+\+SBIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+SBIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c84655ac31844ff644f796ef638e06}{TIM\+\_\+\+SR\+\_\+\+SBIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0ac27a9dc42c76846ae62f4c9e10ac2}{TIM\+\_\+\+SR\+\_\+\+SBIF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff315da1492025d608eb2c71e1e4462}{TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}{TIM\+\_\+\+EGR\+\_\+\+UG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff315da1492025d608eb2c71e1e4462}{TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7a2fa9e7341df84a32cf5d54e61ad3}{TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}{TIM\+\_\+\+EGR\+\_\+\+CC1G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7a2fa9e7341df84a32cf5d54e61ad3}{TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa4c983163836490441a78e7bf89b67}{TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}{TIM\+\_\+\+EGR\+\_\+\+CC2G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa4c983163836490441a78e7bf89b67}{TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73c2e5ea59b860e342d2ea5f99ff672}{TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}{TIM\+\_\+\+EGR\+\_\+\+CC3G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73c2e5ea59b860e342d2ea5f99ff672}{TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae87478438e43366db04ac05db1db0e}{TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{TIM\+\_\+\+EGR\+\_\+\+CC4G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae87478438e43366db04ac05db1db0e}{TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04646da2ee78ff6e2d4c483c8050d20}{TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}{TIM\+\_\+\+EGR\+\_\+\+COMG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04646da2ee78ff6e2d4c483c8050d20}{TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb01f674152f674c87c21b6147963d5}{TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}{TIM\+\_\+\+EGR\+\_\+\+TG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb01f674152f674c87c21b6147963d5}{TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbac05839c59f31bd13664890685941}{TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}{TIM\+\_\+\+EGR\+\_\+\+BG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbac05839c59f31bd13664890685941}{TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+B2\+G\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab679f7e61fd5fed9512b4f0bdd1a81a3}{TIM\+\_\+\+EGR\+\_\+\+B2\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+B2\+G\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a7335ccbf7565d45b3efd51c213af2}{TIM\+\_\+\+EGR\+\_\+\+B2G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab679f7e61fd5fed9512b4f0bdd1a81a3}{TIM\+\_\+\+EGR\+\_\+\+B2\+G\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45972a14def2a4e25e20a688e535b80}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\+\_\+\+CCMR1\+\_\+\+CC1S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45972a14def2a4e25e20a688e535b80}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae9383afb4e7ea68c9254f69461ec626}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae9383afb4e7ea68c9254f69461ec626}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ad2b511f62760051b61edc1d666b02}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ad2b511f62760051b61edc1d666b02}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e26a7685848c6cd8572038f06ceab1}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e26a7685848c6cd8572038f06ceab1}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}}~(0x0001\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}}~(0x0002\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}}~(0x0004\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93dfe7865726bc84363684b9fa01c93}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+3}}~(0x1000\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574f991bc328a80c9b44224e9a74d045}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574f991bc328a80c9b44224e9a74d045}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df8354fa71992fddecba93c6309c7f3}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}{TIM\+\_\+\+CCMR1\+\_\+\+CC2S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df8354fa71992fddecba93c6309c7f3}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52bb0e50c11c35dcf42aeff7f1c22874}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78303c37fdbe0be80f5fc7d21e9eba45}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376f7fd88a0dc62039e03bbc2fdd9569}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf610cf77c3c6c936ce7c4f85992e6c}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376f7fd88a0dc62039e03bbc2fdd9569}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664936de978a62b290fe7da4c2b1c395}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddbf508732039730125ab3e87e9d370}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664936de978a62b290fe7da4c2b1c395}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7082e88c67576a8ce483e0534b0ae8cb}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f}{TIM\+\_\+\+CCMR1\+\_\+\+OC2M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7082e88c67576a8ce483e0534b0ae8cb}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb68b91da16ffd509a6c7a2a397083c}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+0}}~(0x0001\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb673b7e2c016191579de704eb842e4}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+1}}~(0x0002\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad039a41e5fe97ddf904a0f9f95eb539e}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+2}}~(0x0004\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4afde805ac7d80768b0e8a94133cc108}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+3}}~(0x1000\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c788cd4e4e8549585b21e050bf91de5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c788cd4e4e8549585b21e050bf91de5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7ca2ec3b7bc576b7883702a45823d2}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7ca2ec3b7bc576b7883702a45823d2}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05673358a44aeaa56daefca67341b29d}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf42b75da9b2f127dca98b6ca616f7add}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8750e792254e281c4999de3fbf9e13}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\+\_\+\+CCMR1\+\_\+\+IC1F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8750e792254e281c4999de3fbf9e13}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dde4afee556d2d8d22885f191da65a6}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga201491465e6864088210bccb8491be84}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa55ab1e0109b055cabef579c32d67b}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23da95530eb6d6451c7c9e451a580f42}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7570c3a71156c52b0d95b4199f5d3e}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7570c3a71156c52b0d95b4199f5d3e}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39206b27b5b1c5941b2a14ee8e2f1223}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae861d74943f3c045421f9fdc8b966841}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1456053707716ae50feded2a118887}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}{TIM\+\_\+\+CCMR1\+\_\+\+IC2F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1456053707716ae50feded2a118887}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d75acd7072f28844074702683d8493f}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e49318b54b16bda6fd7feea7c9a7dd}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932148c784f5cbee4dfcafcbadaf0107}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafece48b6f595ef9717d523fa23cea1e8}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac236d456c1635745129611f040e50392}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260}{TIM\+\_\+\+CCMR2\+\_\+\+CC3S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac236d456c1635745129611f040e50392}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bed6648aad6e8d16196246b355452dc}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef7fdd716098d6370d1fbef9ec6de226}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d8d2847058747ce23a648668ce4dba}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef7fdd716098d6370d1fbef9ec6de226}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340c7064a44bc7478982f5ef7a7655f9}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276fd2250d2b085b73ef51cb4c099d24}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340c7064a44bc7478982f5ef7a7655f9}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e306d8b3f5f98f8bfb6002dc2a7ff06}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52095cae524adb237339bfee92e8168a}{TIM\+\_\+\+CCMR2\+\_\+\+OC3M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e306d8b3f5f98f8bfb6002dc2a7ff06}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga899b26ffa9c5f30f143306b8598a537f}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91476ae2cc3449facafcad82569e14f8}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20394da7afcada6c3fc455b05004cff5}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa715c5b88b33870f6f8763f6df5dab4e}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+3}}~(0x1000\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040e81b609666fec1f0476346bb8b942}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4209d414df704ce96c54abb2ea2df66a}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040e81b609666fec1f0476346bb8b942}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66957133f2ac46cacb14834a6ad46b9b}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048}{TIM\+\_\+\+CCMR2\+\_\+\+CC4S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66957133f2ac46cacb14834a6ad46b9b}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabebaa6bffd90b32563bd0fc1ff4a9499}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6386ec77a3a451954325a1512d44f893}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f0c4e1d96b5dde5af64ea95b2c3880}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70dc197250c2699d470aea1a7a42ad57}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f0c4e1d96b5dde5af64ea95b2c3880}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c07cee007c349ef4ba4a954b341ff4}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e951cd3f6593e321cf79b662a1deaaa}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c07cee007c349ef4ba4a954b341ff4}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffb46fed2d65aab83a895d8f791f84f}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b}{TIM\+\_\+\+CCMR2\+\_\+\+OC4M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffb46fed2d65aab83a895d8f791f84f}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad866f52cce9ce32e3c0d181007b82de5}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd97b1c86dd4953f3382fea317d165af}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga431e5cdc0f3dc02fa5a54aa5193ddbab}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae00088921276b0185b802397e30e45f6}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+3}}~(0x1000\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a3897ea2b9197cbc75507df645faefc}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1447dfe94bdd234382bb1f43307ea5c3}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a3897ea2b9197cbc75507df645faefc}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec127dfbd39286e7467a88e42b0e2a2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc3d11f2e968752bc9ec7131c986c3a6}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec127dfbd39286e7467a88e42b0e2a2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga588513395cbf8be6f4749c140fbf811c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd27b9bdcc161c90dc1712074a66f29d}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac13900fc61a22d5b43f579e5854fa2c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad218af6bd1de72891e1b85d582b766cd}{TIM\+\_\+\+CCMR2\+\_\+\+IC3F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac13900fc61a22d5b43f579e5854fa2c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d5450ebc9ac6ea833a2b341ceea061}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f92a3f831685d6df7ab69e68181849}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9696c3da027f2b292d077f1ab4cdd14b}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289328a0304739b4459fa74978be5aa4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd7591e2de10272f7fafb08cdd1b7b0}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289328a0304739b4459fa74978be5aa4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f7d206409bc551eab06819e17451e4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6690f5e98e02addd5e75643767c6d66}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f59cf5cc82d482d733a365cc7d887c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad51653fd06a591294d432385e794a19e}{TIM\+\_\+\+CCMR2\+\_\+\+IC4F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f59cf5cc82d482d733a365cc7d887c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d5fc8b9a6ea27582cb6c25f9654888c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4dcc1562c0c017493e4ee6b32354e85}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b96de7db8b71ac7e414f247b871a53c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d0f55e5b751f2caed6a943f5682a09}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871be5249ffb7666a32f4e2e60e50a8c}{TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{TIM\+\_\+\+CCER\+\_\+\+CC1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871be5249ffb7666a32f4e2e60e50a8c}{TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3006ecce72e486321261536ae385732f}{TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\+\_\+\+CCER\+\_\+\+CC1P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3006ecce72e486321261536ae385732f}{TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f84300589fc23c7ad7c688b77adffd6}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f84300589fc23c7ad7c688b77adffd6}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ca6b2d577776a67d48e9a7e1863700}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ca6b2d577776a67d48e9a7e1863700}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91010bed31fbd01d7013fe9be759b215}{TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{TIM\+\_\+\+CCER\+\_\+\+CC2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91010bed31fbd01d7013fe9be759b215}{TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f10f70479dce9444a304a58dfa52e1}{TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{TIM\+\_\+\+CCER\+\_\+\+CC2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f10f70479dce9444a304a58dfa52e1}{TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395e49f88082d5e2144801c98047e03b}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395e49f88082d5e2144801c98047e03b}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b294ed91060a15ee77651cd8e688e70}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b294ed91060a15ee77651cd8e688e70}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800a18a966d63d71dfc6cf7e3c18ca08}{TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}{TIM\+\_\+\+CCER\+\_\+\+CC3E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800a18a966d63d71dfc6cf7e3c18ca08}{TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647aadf30c1f4c7850a025bce9e264a6}{TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}{TIM\+\_\+\+CCER\+\_\+\+CC3P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647aadf30c1f4c7850a025bce9e264a6}{TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34cbf30b58b4fa02ddc7c1bab93420b3}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34cbf30b58b4fa02ddc7c1bab93420b3}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013c6bc2ba905dea2713cdef67f39c6f}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013c6bc2ba905dea2713cdef67f39c6f}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8f00da3ce9a145e9c7c0ece18706d05}{TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}{TIM\+\_\+\+CCER\+\_\+\+CC4E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8f00da3ce9a145e9c7c0ece18706d05}{TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22962f81c9abfc88ae30f50b5592d3a7}{TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}{TIM\+\_\+\+CCER\+\_\+\+CC4P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22962f81c9abfc88ae30f50b5592d3a7}{TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e263b29e870a454c029f4a825f4f50e}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b88bff3f38cec0617ce66fa5aef260}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e263b29e870a454c029f4a825f4f50e}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC5\+E\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aabdb39bf8e7840ea4aa0a6a342650e}{TIM\+\_\+\+CCER\+\_\+\+CC5\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC5\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ee3a244dfa78f27f9e248f142defd0}{TIM\+\_\+\+CCER\+\_\+\+CC5E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aabdb39bf8e7840ea4aa0a6a342650e}{TIM\+\_\+\+CCER\+\_\+\+CC5\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC5\+P\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb78c4138706b523ac3a879782702c7}{TIM\+\_\+\+CCER\+\_\+\+CC5\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC5\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cfe53a9c0e07852a83ec2dd09cbb016}{TIM\+\_\+\+CCER\+\_\+\+CC5P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb78c4138706b523ac3a879782702c7}{TIM\+\_\+\+CCER\+\_\+\+CC5\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC6\+E\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef4ea79463170df9a037e2582631e03}{TIM\+\_\+\+CCER\+\_\+\+CC6\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC6\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325a9db5038e4031b332099f9a0c990d}{TIM\+\_\+\+CCER\+\_\+\+CC6E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef4ea79463170df9a037e2582631e03}{TIM\+\_\+\+CCER\+\_\+\+CC6\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC6\+P\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ce2c07d9587bf60ca858a9d14b555c}{TIM\+\_\+\+CCER\+\_\+\+CC6\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC6\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80cc5355d63f2bcf28a31921e2a165e7}{TIM\+\_\+\+CCER\+\_\+\+CC6P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ce2c07d9587bf60ca858a9d14b555c}{TIM\+\_\+\+CCER\+\_\+\+CC6\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac54bb0107f222981fe8c8416af521fd0}{TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc45c0315de82c1c3a38a243bcd00fc}{TIM\+\_\+\+CNT\+\_\+\+CNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac54bb0107f222981fe8c8416af521fd0}{TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CNT\+\_\+\+UIFCPY\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31400d488e545a45eba6e90e0958c069}{TIM\+\_\+\+CNT\+\_\+\+UIFCPY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CNT\+\_\+\+UIFCPY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9060f1ca4c5df1ab6e70af699ac71a16}{TIM\+\_\+\+CNT\+\_\+\+UIFCPY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31400d488e545a45eba6e90e0958c069}{TIM\+\_\+\+CNT\+\_\+\+UIFCPY\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff3a421342fafac2e25421084bd85df}{TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb85e4000ddab0ada67c5964810da35}{TIM\+\_\+\+PSC\+\_\+\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff3a421342fafac2e25421084bd85df}{TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166174bde137aa84aec495eef6907ed3}{TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace50256fdecc38f641050a4a3266e4d9}{TIM\+\_\+\+ARR\+\_\+\+ARR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166174bde137aa84aec495eef6907ed3}{TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e8380ec8ac6138f401fa53833978fc}{TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcef8f28580e36cdfda3be1f7561afc7}{TIM\+\_\+\+RCR\+\_\+\+REP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e8380ec8ac6138f401fa53833978fc}{TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1052d30a540b5332d39cc9e1e23587bb}{TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac927cc11eff415210dcf94657d8dfbe0}{TIM\+\_\+\+CCR1\+\_\+\+CCR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1052d30a540b5332d39cc9e1e23587bb}{TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ef3300e4399d1b036c2e28061d9dd1}{TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751e5efd90bdd1fd5f38609f3f5762ba}{TIM\+\_\+\+CCR2\+\_\+\+CCR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ef3300e4399d1b036c2e28061d9dd1}{TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3983e861f1f4418bf3df69d263550024}{TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e85064d37d387851e95c5c1f35315a1}{TIM\+\_\+\+CCR3\+\_\+\+CCR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3983e861f1f4418bf3df69d263550024}{TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2e10599fa35e837f604584c742551f}{TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c9dd67a6701b5498926ae536773eca}{TIM\+\_\+\+CCR4\+\_\+\+CCR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2e10599fa35e837f604584c742551f}{TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR5\+\_\+\+CCR5\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0f5145f8b7d32afc9558b07c0dc5e4a}{TIM\+\_\+\+CCR5\+\_\+\+CCR5\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TIM\+\_\+\+CCR5\+\_\+\+CCR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a4e24f3276f4c908874940657dc7e7}{TIM\+\_\+\+CCR5\+\_\+\+CCR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0f5145f8b7d32afc9558b07c0dc5e4a}{TIM\+\_\+\+CCR5\+\_\+\+CCR5\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7707fe708a5d704159008c77655f7b}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadce130a8f74c02de0f6e2f8cb0f16b6e}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7707fe708a5d704159008c77655f7b}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b6fd57d6e5600ce69a758e54ffdb98}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b51c31aab6f353303cffb10593a027}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b6fd57d6e5600ce69a758e54ffdb98}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea9e79e0528eefb3b45918774246531}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf84ef0edc60a2bb1d724fd28ae522e}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea9e79e0528eefb3b45918774246531}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR6\+\_\+\+CCR6\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf3f84efc6a97c06036734752c90b890}{TIM\+\_\+\+CCR6\+\_\+\+CCR6\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR6\+\_\+\+CCR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac811f82d51257abd39a3ade0b7e2d990}{TIM\+\_\+\+CCR6\+\_\+\+CCR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf3f84efc6a97c06036734752c90b890}{TIM\+\_\+\+CCR6\+\_\+\+CCR6\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c52bd0a743ce97111f4f7210f4f0875}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{TIM\+\_\+\+BDTR\+\_\+\+DTG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c52bd0a743ce97111f4f7210f4f0875}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b575cca31b0e22ef1d5b842aa162bfc}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+0}}~(0x01\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f33ae1e9b7847a60032a60d0cc7f81d}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+1}}~(0x02\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f06a132eba960bd6cc972e3580d537c}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+2}}~(0x04\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7868643a65285fc7132f040c8950f43}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+3}}~(0x08\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga503b44e30a5fb77c34630d1faca70213}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+4}}~(0x10\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a12ecb0a8dd21bc164d9a345ea564f}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+5}}~(0x20\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d418cbd0db89991522cb6be34a017e}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+6}}~(0x40\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac945c8bcf5567912a88eb2acee53c45b}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+7}}~(0x80\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c7b82190b30d879c3c7b3a46b9ab82}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{TIM\+\_\+\+BDTR\+\_\+\+LOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c7b82190b30d879c3c7b3a46b9ab82}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd1736c8172e7cd098bb591264b07bf}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756df80ff8c34399435f52dca18e6eee}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ff8c5f843f6587554de55163a0f420}{TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{TIM\+\_\+\+BDTR\+\_\+\+OSSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ff8c5f843f6587554de55163a0f420}{TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396c60115df4f4f217ae3b2df15d130c}{TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}{TIM\+\_\+\+BDTR\+\_\+\+OSSR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396c60115df4f4f217ae3b2df15d130c}{TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2272c6e4c575623c1f46f482cd957415}{TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\+\_\+\+BDTR\+\_\+\+BKE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2272c6e4c575623c1f46f482cd957415}{TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101b7d11ccc8db986ee394ec26167130}{TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{TIM\+\_\+\+BDTR\+\_\+\+BKP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101b7d11ccc8db986ee394ec26167130}{TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f2a293cb57e4e53908ff3968b44eda}{TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\+\_\+\+BDTR\+\_\+\+AOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f2a293cb57e4e53908ff3968b44eda}{TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead4c63fdacf9c85e3c997275649aa8e}{TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\+\_\+\+BDTR\+\_\+\+MOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead4c63fdacf9c85e3c997275649aa8e}{TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BKF\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0a7d2ec92bc1d9f2380f35ec05f17b4}{TIM\+\_\+\+BDTR\+\_\+\+BKF\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BKF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2be17c432a12ce3ec4a79aa380a01b6}{TIM\+\_\+\+BDTR\+\_\+\+BKF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0a7d2ec92bc1d9f2380f35ec05f17b4}{TIM\+\_\+\+BDTR\+\_\+\+BKF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BK2\+F\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5227d19ecfa2559de4271672ed8c3e75}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BK2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb338853d60dffd23d45fc67b6649705}{TIM\+\_\+\+BDTR\+\_\+\+BK2F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5227d19ecfa2559de4271672ed8c3e75}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BK2\+E\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910d00d0c755277ce1f85e74cdd2ef93}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BK2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50aff10d1577a94de8c4aa46cd2cbdb5}{TIM\+\_\+\+BDTR\+\_\+\+BK2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910d00d0c755277ce1f85e74cdd2ef93}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BK2\+P\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1760db2566652821d0c0853b898049}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BK2\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94911ade52aef76f5ad41613f9fc9590}{TIM\+\_\+\+BDTR\+\_\+\+BK2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1760db2566652821d0c0853b898049}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BKDSRM\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b6f0983b98efad36bba7aa5868f5df}{TIM\+\_\+\+BDTR\+\_\+\+BKDSRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BKDSRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ed336e59081fe830617f97dcb71678b}{TIM\+\_\+\+BDTR\+\_\+\+BKDSRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b6f0983b98efad36bba7aa5868f5df}{TIM\+\_\+\+BDTR\+\_\+\+BKDSRM\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978f2466e3874ec0b0a0eafeb8b05620}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga759883f669298c750d8dbf3d2fd2fab2}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978f2466e3874ec0b0a0eafeb8b05620}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BKBID\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b1bf3263a1093fd5fc7d64532ef5d46}{TIM\+\_\+\+BDTR\+\_\+\+BKBID\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BKBID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c65231de95b67cb2d115064ab57f60}{TIM\+\_\+\+BDTR\+\_\+\+BKBID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b1bf3263a1093fd5fc7d64532ef5d46}{TIM\+\_\+\+BDTR\+\_\+\+BKBID\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d72088db15cb4b988545ebadb85bf2}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c8126b8cc13f3338b59f1e91202d43}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d72088db15cb4b988545ebadb85bf2}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603bd90bfdd7e08fb4c749c926ae8d0d}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}{TIM\+\_\+\+DCR\+\_\+\+DBA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603bd90bfdd7e08fb4c749c926ae8d0d}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf610e5fe4bb4b10736242df3b62bba}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+0}}~(0x01\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0185643c163930e30f0a1cf5fe364e}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+1}}~(0x02\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa5a89b93b97b0968a7d5563a18ab9d1}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+2}}~(0x04\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105f44ff18cbbd4ff4d60368c9184430}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+3}}~(0x08\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1bc4b6dd7265dee2857f23d835b2dc}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+4}}~(0x10\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d5bc5ed6177c1603a35d52918e5068}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}{TIM\+\_\+\+DCR\+\_\+\+DBL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d5bc5ed6177c1603a35d52918e5068}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677195c0b4892bb6717564c0528126a9}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+0}}~(0x01\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad427ba987877e491f7a2be60e320dbea}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+1}}~(0x02\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga369926f2a8ca5cf635ded9bb4619189c}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+2}}~(0x04\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f1ec849c41d1abd46c528a4ac378c03}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+3}}~(0x08\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607d7b87b1b4bf167aabad36f922a8f9}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+4}}~(0x10\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d6d71391fa416ce5c1aa65e459d92a}{TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afa2fc02bcd75c15122c4eb87d6cf83}{TIM\+\_\+\+DMAR\+\_\+\+DMAB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d6d71391fa416ce5c1aa65e459d92a}{TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41440b5b66b657da3b56d964d5c98e6b}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1bfc494938e6bc6cecf58fe5200956a}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41440b5b66b657da3b56d964d5c98e6b}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9d1be96a903e2317f0fc926e74f2e0}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efaf0e7c00e772ba4662978f4793666}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9d1be96a903e2317f0fc926e74f2e0}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1114d6b40d2a93c67e6d6e8b3544aeac}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9288ac5e548cd27131a8178dbb439148}{TIM\+\_\+\+CCMR3\+\_\+\+OC5M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1114d6b40d2a93c67e6d6e8b3544aeac}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97fd07a7ae92aa6a6b2566d91cbe32fb}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba30d9baa5e308b080bc7c0bc20b388}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc049a5a0b8a82af4416e64229e5a478}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf78cb1c998cc7cf37399aa471e338ab0}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+3}}~(0x1000\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a806bf0c14b4a19f160feb99409e41a}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9317192d013659f6d1708faeeda26922}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a806bf0c14b4a19f160feb99409e41a}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04ba362e1f4bb4f6e1cc441d2c66c8de}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0edb08af3da878d46153477508fbbbf8}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04ba362e1f4bb4f6e1cc441d2c66c8de}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1634df85bbd21e3be7b5d09164d961}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421f1263c2900e4c952424d5cb062476}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1634df85bbd21e3be7b5d09164d961}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf8ce57a967a976fa5a23029743d3cf}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41403a6becee1f75d12757fb922559cb}{TIM\+\_\+\+CCMR3\+\_\+\+OC6M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf8ce57a967a976fa5a23029743d3cf}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bec0b0b21d7f999ac1296bff0d065ca}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga918d4cefba958f09580585eb55e0c253}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7faa4f85b1118969ec7f596ed986cb56}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff0202c101a1709dbf736a349995e7d1}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+3}}~(0x1000\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab43e090b350a0cf1c09071d94970f5f9}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d91bdb4d4c027143628767929f996b9}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab43e090b350a0cf1c09071d94970f5f9}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ee0049b8df69119f14139645af6b35}{TIM1\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf57bc819e4bbae6a1a797ee450ca47b}{TIM1\+\_\+\+AF1\+\_\+\+BKINE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ee0049b8df69119f14139645af6b35}{TIM1\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5471d0e33d3064325df00e364c56a88b}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6399c9c24e9b6e1ff6cabd1592143668}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5471d0e33d3064325df00e364c56a88b}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93fc7d19d888dda408c14a6475e2076f}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f736982f07370994aef89395917cea8}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93fc7d19d888dda408c14a6475e2076f}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF1\+\_\+\+BKDF1\+BK0\+E\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga461f3f8fa904b597c1e192c9b95a1938}{TIM1\+\_\+\+AF1\+\_\+\+BKDF1\+BK0\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKDF1\+BK0\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a1fbf811db43cb28f6d0cf29a62cccc}{TIM1\+\_\+\+AF1\+\_\+\+BKDF1\+BK0E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga461f3f8fa904b597c1e192c9b95a1938}{TIM1\+\_\+\+AF1\+\_\+\+BKDF1\+BK0\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63f3e5646d07373a18e2fd4d25a30f50}{TIM1\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6a36ab915b60400a91c98ee58954b58}{TIM1\+\_\+\+AF1\+\_\+\+BKINP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63f3e5646d07373a18e2fd4d25a30f50}{TIM1\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf777667ea69156bf65616087e1739a4}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga075fca200013e9d58737dab7e829fdbf}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf777667ea69156bf65616087e1739a4}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga619dfd825321a33aa414de0a255cd31e}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa4b524885c20bf3e4c796383e2c917}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga619dfd825321a33aa414de0a255cd31e}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b8a9f934b4338484cb0260dc2944dba}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82c1167c4290d2312a3f3500cc514f2f}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b8a9f934b4338484cb0260dc2944dba}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5c447a1de2571985f74ca5ee201c56}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269809ebc603562522c733f7b518bcc3}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}}~(0x2\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891aa4abfb026ec12d7e78366c57861c}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2}}~(0x4\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b00c39efe4c62ef0c7391da38f4d93e}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3}}~(0x8\+UL $<$$<$ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define {\bfseries TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182745436a70d9bdc070c70d617b9397}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17600cf5d71dd85e964f69fd1242f4fc}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182745436a70d9bdc070c70d617b9397}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+E\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3088620df5c506be8bddc9c59ea85808}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab34af298b16e0ee8725bb15117fcde16}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3088620df5c506be8bddc9c59ea85808}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+E\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d68660be2bf13088befdec7812b2cad}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd3db5b472095c6cb069628f0906d89e}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d68660be2bf13088befdec7812b2cad}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF2\+\_\+\+BK2\+DFBK1\+E\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8da420be8047c3e27a7979ef45a0545d}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+DFBK1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+DFBK1\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3437d31a196ebd13fe110af93a90ae7a}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+DFBK1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8da420be8047c3e27a7979ef45a0545d}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+DFBK1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c16d5098cc269a12ee29ca98e19a952}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d7b34a4506a128eea0c4a6e1adb76fc}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c16d5098cc269a12ee29ca98e19a952}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+P\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73201b6468785d4d7b1bfae8410fe0a5}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c63826c16a444589bde2347eb50d91}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73201b6468785d4d7b1bfae8410fe0a5}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+P\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a421ad91cc7d458b4b2c0bab2df5014}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6612065423ecb49ccbadd6df73f4f543}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a421ad91cc7d458b4b2c0bab2df5014}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8915cb47ed508fdb2f101592ba95d0c4}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5168e7f269c569c733b656bb86b5c3a5}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8915cb47ed508fdb2f101592ba95d0c4}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad452efbdd8b96c975f09b1c10eb43c90}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bcab70466ce0c2bf5b052ef9963d0c7}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf087e796eda8039e10ddd819886d7bb5}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2444901e35b58b44e93e8d5becbe41a9}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff4d8ae0f229b42960fe34be62a3b499}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2444901e35b58b44e93e8d5becbe41a9}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18532138f0c7423e6acb642933937cbb}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac432d94cbea0fec68e3cf56c8b25a532}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bae0418da1fc241616cd59ecba7f1a5}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6bfe7ca7dfeccdf669b10d9f38a2cc3}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c7691289fe369fe66cdfc88269f610}{TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c19a6840ec57afc1b9ae48703f60fc1}{TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c7691289fe369fe66cdfc88269f610}{TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14728f104fbc694ec8e7b6113b8e590}{TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8efb1835c07ece431e7dd9983babf23}{TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90b4e8f53137929ce486beea98d834a6}{TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62bde81d7c849f05ad8b03baa22929e4}{TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc54315dda6bd85b7b3c378f2279a89}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eff9d6247daaa7bdbd6f009ab80d595}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc54315dda6bd85b7b3c378f2279a89}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0b9c7718f9609776afdbb0ebcc3832}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6106b6c27078a60113e888b0142ccb8}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad079354984d07effaacf2ab3a27d92db}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0300181c25de2b9790eeb4fe0976cb52}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries TIM8\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed86e3b05a6e46d84028648026197eb}{TIM8\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a26399138daf0696b05ea11b1099796}{TIM8\+\_\+\+AF1\+\_\+\+BKINE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed86e3b05a6e46d84028648026197eb}{TIM8\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM8\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3c01338314d24d2b0e4694efaca522c}{TIM8\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga836df82cd3d82b6416324d9cc9587f21}{TIM8\+\_\+\+AF1\+\_\+\+BKCMP1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3c01338314d24d2b0e4694efaca522c}{TIM8\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM8\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga384fab0f698a8e94e70d0a84d3799167}{TIM8\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae503de5e32c6166fb86ee5a410b9a680}{TIM8\+\_\+\+AF1\+\_\+\+BKCMP2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga384fab0f698a8e94e70d0a84d3799167}{TIM8\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM8\+\_\+\+AF1\+\_\+\+BKDFBK2\+E\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd6f5f29bc67c5f3bd2b22a6e9deac5f}{TIM8\+\_\+\+AF1\+\_\+\+BKDFBK2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+AF1\+\_\+\+BKDFBK2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc9f1d840a3909b22d82847a9177f894}{TIM8\+\_\+\+AF1\+\_\+\+BKDFBK2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd6f5f29bc67c5f3bd2b22a6e9deac5f}{TIM8\+\_\+\+AF1\+\_\+\+BKDFBK2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM8\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafec825417b60d6070bf3cae0c52b0883}{TIM8\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5cf3bcc5ea86f922144aa264fdba7b4}{TIM8\+\_\+\+AF1\+\_\+\+BKINP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafec825417b60d6070bf3cae0c52b0883}{TIM8\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM8\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb3a8c6301230f263ca8eeb8da58673d}{TIM8\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6c11fac808c378a06afa7d979df9d3d}{TIM8\+\_\+\+AF1\+\_\+\+BKCMP1P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb3a8c6301230f263ca8eeb8da58673d}{TIM8\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM8\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a042141bd9dabc853dad627275b717}{TIM8\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20be3dbcfd00c125272fe41805190b3}{TIM8\+\_\+\+AF1\+\_\+\+BKCMP2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a042141bd9dabc853dad627275b717}{TIM8\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM8\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad10b706b5a26145ff326e4662c567f3b}{TIM8\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM8\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20d6e8785c339c81683f800e7d793880}{TIM8\+\_\+\+AF1\+\_\+\+ETRSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad10b706b5a26145ff326e4662c567f3b}{TIM8\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ff3eda56bcb98d020fa1b1573c4f912}{TIM8\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8115191f924a8817c45e04078725f242}{TIM8\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}}~(0x2\+UL $<$$<$ TIM8\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc91956b73a05f0ab3465a124e27e97}{TIM8\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2}}~(0x4\+UL $<$$<$ TIM8\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97fe71b195c1bbc5175e3db42d09c062}{TIM8\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3}}~(0x8\+UL $<$$<$ TIM8\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define {\bfseries TIM8\+\_\+\+AF2\+\_\+\+BK2\+INE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34aed856f044aa83e29f9a75d827ebf7}{TIM8\+\_\+\+AF2\+\_\+\+BK2\+INE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+AF2\+\_\+\+BK2\+INE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8293820cede67be916c9da9bda3c2006}{TIM8\+\_\+\+AF2\+\_\+\+BK2\+INE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34aed856f044aa83e29f9a75d827ebf7}{TIM8\+\_\+\+AF2\+\_\+\+BK2\+INE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM8\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+E\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33dbc1d0e0b499fd84f8952643e21f4c}{TIM8\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bfecee0e719cb2f887d28753402820b}{TIM8\+\_\+\+AF2\+\_\+\+BK2\+CMP1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33dbc1d0e0b499fd84f8952643e21f4c}{TIM8\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM8\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+E\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8ff101476d79c64a7e2137b765028cf}{TIM8\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bfc08f7003ade730ea4225ed228ae40}{TIM8\+\_\+\+AF2\+\_\+\+BK2\+CMP2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8ff101476d79c64a7e2137b765028cf}{TIM8\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM8\+\_\+\+AF2\+\_\+\+BK2\+DFBK3\+E\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad436e509cb94aa3ac398fcdaa8ebfe05}{TIM8\+\_\+\+AF2\+\_\+\+BK2\+DFBK3\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+AF2\+\_\+\+BK2\+DFBK3\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1fed43eaee73a1400fbb301c80393b6}{TIM8\+\_\+\+AF2\+\_\+\+BK2\+DFBK3E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad436e509cb94aa3ac398fcdaa8ebfe05}{TIM8\+\_\+\+AF2\+\_\+\+BK2\+DFBK3\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM8\+\_\+\+AF2\+\_\+\+BK2\+INP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a5693f391f64407ca9aaac63273825}{TIM8\+\_\+\+AF2\+\_\+\+BK2\+INP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+AF2\+\_\+\+BK2\+INP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a69856465c4c3e9dfaf7b6627d75ed3}{TIM8\+\_\+\+AF2\+\_\+\+BK2\+INP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a5693f391f64407ca9aaac63273825}{TIM8\+\_\+\+AF2\+\_\+\+BK2\+INP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM8\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+P\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2545bc71556f6faab9c74cfc02cc48f6}{TIM8\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74b91057087c06412af59fbdb2d833d}{TIM8\+\_\+\+AF2\+\_\+\+BK2\+CMP1P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2545bc71556f6faab9c74cfc02cc48f6}{TIM8\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM8\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+P\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac83ab6088c14812613be40b39b1a3819}{TIM8\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec050e75f56ec1cc1cce14d83fbdddbd}{TIM8\+\_\+\+AF2\+\_\+\+BK2\+CMP2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac83ab6088c14812613be40b39b1a3819}{TIM8\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM2\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a5e3914df61c444e837ce4e89100fe7}{TIM2\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM2\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0b8ac2f992bbf5c64115e5b819dc1d}{TIM2\+\_\+\+AF1\+\_\+\+ETRSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a5e3914df61c444e837ce4e89100fe7}{TIM2\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa7a4ed17a8432d8c81e31e32dd87e20}{TIM2\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}}~(0x1\+UL $<$$<$ TIM2\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a1413b9834ebc2b96c8eb27b74b0fdc}{TIM2\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}}~(0x2\+UL $<$$<$ TIM2\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38cf3fbfe20afba58f315ace95c88016}{TIM2\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2}}~(0x4\+UL $<$$<$ TIM2\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c32824ee8a50777728ef23acfebe77}{TIM2\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3}}~(0x8\+UL $<$$<$ TIM2\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define {\bfseries TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga154acf2bb62d9df55dbaf541d9a41245}{TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad263a2b731cb8491121dc2fd7aad9030}{TIM3\+\_\+\+AF1\+\_\+\+ETRSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga154acf2bb62d9df55dbaf541d9a41245}{TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf25073af3e775f18278b711d3719957}{TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}}~(0x1\+UL $<$$<$ TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2f65c7035690a99aa19a8111299a73f}{TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}}~(0x2\+UL $<$$<$ TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82db015f0d8579b208124f74a8be0c42}{TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2}}~(0x4\+UL $<$$<$ TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96abf3e7e1220666cad65d4a8c0db7c1}{TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3}}~(0x8\+UL $<$$<$ TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define {\bfseries TIM5\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae01c1793af6a1a5f11dd2ea01f65d682}{TIM5\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM5\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf6d80bd8b0ca98d9b827940f25e041}{TIM5\+\_\+\+AF1\+\_\+\+ETRSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae01c1793af6a1a5f11dd2ea01f65d682}{TIM5\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaeb0ecb379e37e51722902144404520}{TIM5\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}}~(0x1\+UL $<$$<$ TIM5\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92b38d638ecda48a0da085cfd8ce86bf}{TIM5\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}}~(0x2\+UL $<$$<$ TIM5\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea34caf285a37d0c1bc14649045b343}{TIM5\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2}}~(0x4\+UL $<$$<$ TIM5\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73dff7e96fdcdc70629a7945f2b890f2}{TIM5\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3}}~(0x8\+UL $<$$<$ TIM5\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define {\bfseries TIM15\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76758089ea55542cff9fd3adf9c5b215}{TIM15\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM15\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172827580cc1945381e70c9a1e8a62df}{TIM15\+\_\+\+AF1\+\_\+\+BKINE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76758089ea55542cff9fd3adf9c5b215}{TIM15\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM15\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268f55708aff3cc5212411b4ecb0c9c3}{TIM15\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM15\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9dbd7e8b29b6fa318ccce49d2a7a56d}{TIM15\+\_\+\+AF1\+\_\+\+BKCMP1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268f55708aff3cc5212411b4ecb0c9c3}{TIM15\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM15\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace6ad2540a126b4d31ee89f4b5028f69}{TIM15\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM15\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9961fe771f078e8922a9b8f08015a491}{TIM15\+\_\+\+AF1\+\_\+\+BKCMP2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace6ad2540a126b4d31ee89f4b5028f69}{TIM15\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM15\+\_\+\+AF1\+\_\+\+BKDF1\+BK2\+E\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d3d5b28e49d4cb83efd44cc5217d53c}{TIM15\+\_\+\+AF1\+\_\+\+BKDF1\+BK2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM15\+\_\+\+AF1\+\_\+\+BKDF1\+BK2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebc3427fae43750f36d6eca53461fc98}{TIM15\+\_\+\+AF1\+\_\+\+BKDF1\+BK2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d3d5b28e49d4cb83efd44cc5217d53c}{TIM15\+\_\+\+AF1\+\_\+\+BKDF1\+BK2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM15\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2c57464633ffaa9957794385c596e88}{TIM15\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM15\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63cd7c03fc3f50e76637acffbc9ad434}{TIM15\+\_\+\+AF1\+\_\+\+BKINP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2c57464633ffaa9957794385c596e88}{TIM15\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM15\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29c5fa9027b24c143164b7272ad10d3}{TIM15\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM15\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a3d7396ac07d8be8f658fce5444aeb}{TIM15\+\_\+\+AF1\+\_\+\+BKCMP1P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29c5fa9027b24c143164b7272ad10d3}{TIM15\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM15\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a546d714cf9d2683f65395cc49fd192}{TIM15\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM15\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a902998d32a4e09f412e86cfbe32892}{TIM15\+\_\+\+AF1\+\_\+\+BKCMP2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a546d714cf9d2683f65395cc49fd192}{TIM15\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM16\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c0e918da26fe0c7aa8aea295a77092}{TIM16\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM16\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7ebe720622e8bd73d07251a0ea1cac}{TIM16\+\_\+\+AF1\+\_\+\+BKINE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c0e918da26fe0c7aa8aea295a77092}{TIM16\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f10d4c78145d36fce97c7a8d63bbb1}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeae07798c0803560f9bb68cd46b8b17c}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f10d4c78145d36fce97c7a8d63bbb1}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba46c60184be073ff0b48ebfbcbde6c}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de48fc94220b3ecaf90c69cee0355ec}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba46c60184be073ff0b48ebfbcbde6c}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM16\+\_\+\+AF1\+\_\+\+BKDF1\+BK2\+E\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1595b753eb8704b8b9652973a0375790}{TIM16\+\_\+\+AF1\+\_\+\+BKDF1\+BK2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM16\+\_\+\+AF1\+\_\+\+BKDF1\+BK2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26dcb5f40de18173e769611108ce464f}{TIM16\+\_\+\+AF1\+\_\+\+BKDF1\+BK2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1595b753eb8704b8b9652973a0375790}{TIM16\+\_\+\+AF1\+\_\+\+BKDF1\+BK2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM16\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93b2f7221873b7f16f4cce1d5b88ae5f}{TIM16\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM16\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee78e932866db35d04019420de0273a2}{TIM16\+\_\+\+AF1\+\_\+\+BKINP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93b2f7221873b7f16f4cce1d5b88ae5f}{TIM16\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga398adbe1c2073a55175c5bd7ac21ac0e}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d904cf5739614727b5f60d78a0966c}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP1P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga398adbe1c2073a55175c5bd7ac21ac0e}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8659dd635e05e0664889cc772f1c8aef}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd3d5a610e06136b06167fa6185dc98}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8659dd635e05e0664889cc772f1c8aef}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM17\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1f0beb5130cfe4582f7ce595d5fff1}{TIM17\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM17\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga313ac90616ab18fd3679402206b6f1ea}{TIM17\+\_\+\+AF1\+\_\+\+BKINE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1f0beb5130cfe4582f7ce595d5fff1}{TIM17\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga504d4a2b93d1a7a963a32086a21a03c6}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae26f3e134672eee78e618564e38366c3}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga504d4a2b93d1a7a963a32086a21a03c6}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8449ff183ec8e71f90ff6b24055a5126}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga883878f49409332d61314eb1f593082c}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8449ff183ec8e71f90ff6b24055a5126}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM17\+\_\+\+AF1\+\_\+\+BKDF1\+BK2\+E\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad637cbb6bcd68ab5e8adaaba2cc60f05}{TIM17\+\_\+\+AF1\+\_\+\+BKDF1\+BK2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM17\+\_\+\+AF1\+\_\+\+BKDF1\+BK2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15393881ac7cfa5996dc0e26a0b7fca3}{TIM17\+\_\+\+AF1\+\_\+\+BKDF1\+BK2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad637cbb6bcd68ab5e8adaaba2cc60f05}{TIM17\+\_\+\+AF1\+\_\+\+BKDF1\+BK2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM17\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga747c4fbe23cceb857d6a9a83ce56f26c}{TIM17\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM17\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2db62edd7a2a4203adb6c3994d8121b}{TIM17\+\_\+\+AF1\+\_\+\+BKINP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga747c4fbe23cceb857d6a9a83ce56f26c}{TIM17\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a347521592ad9753ed4c88385700629}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccdf804a34961897bdfd2acf9cb62d0}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP1P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a347521592ad9753ed4c88385700629}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabecd98ba7c5a3f97285667dda226ad34}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab47fd56b52dd9df06c5baaa001b558dc}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabecd98ba7c5a3f97285667dda226ad34}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ISR\+\_\+\+CMPM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd7e374f2dc01057c4b2b4a073de293}{LPTIM\+\_\+\+ISR\+\_\+\+CMPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ISR\+\_\+\+CMPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad268979549e2ab5d4e0227e37964e29}{LPTIM\+\_\+\+ISR\+\_\+\+CMPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd7e374f2dc01057c4b2b4a073de293}{LPTIM\+\_\+\+ISR\+\_\+\+CMPM\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ISR\+\_\+\+ARRM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga738f282188e8958763a12993436b396b}{LPTIM\+\_\+\+ISR\+\_\+\+ARRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ISR\+\_\+\+ARRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dca1da3466dc935eebf232c120a42f7}{LPTIM\+\_\+\+ISR\+\_\+\+ARRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga738f282188e8958763a12993436b396b}{LPTIM\+\_\+\+ISR\+\_\+\+ARRM\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7231122f4aa937f6e5496f9a375032}{LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d6fe3ef932a42040b0f9530eae1d014}{LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7231122f4aa937f6e5496f9a375032}{LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ISR\+\_\+\+CMPOK\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fa25d178519d9d1e07d0a8dd33d5d81}{LPTIM\+\_\+\+ISR\+\_\+\+CMPOK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ISR\+\_\+\+CMPOK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cad30aa68cb71dd75c78c01ee3ae870}{LPTIM\+\_\+\+ISR\+\_\+\+CMPOK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fa25d178519d9d1e07d0a8dd33d5d81}{LPTIM\+\_\+\+ISR\+\_\+\+CMPOK\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ISR\+\_\+\+ARROK\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaaa9e9c0a0295592da0aa99997aa10a}{LPTIM\+\_\+\+ISR\+\_\+\+ARROK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ISR\+\_\+\+ARROK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab444687af1f8f9863455191ad061a1d1}{LPTIM\+\_\+\+ISR\+\_\+\+ARROK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaaa9e9c0a0295592da0aa99997aa10a}{LPTIM\+\_\+\+ISR\+\_\+\+ARROK\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ISR\+\_\+\+UP\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga517db9f5fee8e5be22e9ed9de34338d7}{LPTIM\+\_\+\+ISR\+\_\+\+UP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ISR\+\_\+\+UP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c22c593384daf21fbf0648c7157609}{LPTIM\+\_\+\+ISR\+\_\+\+UP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga517db9f5fee8e5be22e9ed9de34338d7}{LPTIM\+\_\+\+ISR\+\_\+\+UP\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ISR\+\_\+\+DOWN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6924a3b6ec9a7541387f1d40e0726abd}{LPTIM\+\_\+\+ISR\+\_\+\+DOWN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ISR\+\_\+\+DOWN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae419eeabea5979ae2658ab6597cb8223}{LPTIM\+\_\+\+ISR\+\_\+\+DOWN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6924a3b6ec9a7541387f1d40e0726abd}{LPTIM\+\_\+\+ISR\+\_\+\+DOWN\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d0e27b84a9db60669043f14f3d89ec8}{LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a73f097347bc05382105a527ee7f2e}{LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d0e27b84a9db60669043f14f3d89ec8}{LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7a9b52575f7bb462d282dab0754c0fc}{LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf43a4be174c9303faef371ec31ab44c}{LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7a9b52575f7bb462d282dab0754c0fc}{LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe35b22bd38a6b942b777a1ee9fb0c63}{LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bdc0939c831c305f180c9d1518b852f}{LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe35b22bd38a6b942b777a1ee9fb0c63}{LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3023d4f15c022e8a57d9d499423efbd6}{LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407e8ab4f0c1dfdca950ca20c5f2527d}{LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3023d4f15c022e8a57d9d499423efbd6}{LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46450f790d87d73e5159faeecd99d226}{LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e0e5526e60b99a2a4958145207bff7d}{LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46450f790d87d73e5159faeecd99d226}{LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ICR\+\_\+\+UPCF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5829e2bd6ea624ccbcb9724f03e9a1d}{LPTIM\+\_\+\+ICR\+\_\+\+UPCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ICR\+\_\+\+UPCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94cea7a7a350f428dc1255dd6d143969}{LPTIM\+\_\+\+ICR\+\_\+\+UPCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5829e2bd6ea624ccbcb9724f03e9a1d}{LPTIM\+\_\+\+ICR\+\_\+\+UPCF\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28120f6c8dc80f5014fb7fe6fedc6d73}{LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d337943cd5849f0b67df2bae113ffe}{LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28120f6c8dc80f5014fb7fe6fedc6d73}{LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+IER\+\_\+\+CMPMIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4ab547325c45d174b52dab47fb10ae3}{LPTIM\+\_\+\+IER\+\_\+\+CMPMIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+IER\+\_\+\+CMPMIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84f1c6ec830c564596756452fac0f057}{LPTIM\+\_\+\+IER\+\_\+\+CMPMIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4ab547325c45d174b52dab47fb10ae3}{LPTIM\+\_\+\+IER\+\_\+\+CMPMIE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+IER\+\_\+\+ARRMIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6521147a135322a518bbf0bf60c394d}{LPTIM\+\_\+\+IER\+\_\+\+ARRMIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+IER\+\_\+\+ARRMIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddf28358beda70d5cabb8bbd2f7acd7}{LPTIM\+\_\+\+IER\+\_\+\+ARRMIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6521147a135322a518bbf0bf60c394d}{LPTIM\+\_\+\+IER\+\_\+\+ARRMIE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5799cd746b83f50ce3cc0e5e432f56}{LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e2214a5cacaee65aa8487788edac8d1}{LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5799cd746b83f50ce3cc0e5e432f56}{LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50650b47231f11edf550ffcbc0c510a7}{LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac117a13cff0f470f7e9645e479301684}{LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50650b47231f11edf550ffcbc0c510a7}{LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+IER\+\_\+\+ARROKIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac72d70b2dafa3445301ce2907ba39b3}{LPTIM\+\_\+\+IER\+\_\+\+ARROKIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+IER\+\_\+\+ARROKIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e16757ed47e0ee03238f7ac41f54119}{LPTIM\+\_\+\+IER\+\_\+\+ARROKIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac72d70b2dafa3445301ce2907ba39b3}{LPTIM\+\_\+\+IER\+\_\+\+ARROKIE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+IER\+\_\+\+UPIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647df93a691567bdda645f15e5dbf0b3}{LPTIM\+\_\+\+IER\+\_\+\+UPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+IER\+\_\+\+UPIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f4fea67fb509ddc013229335c241211}{LPTIM\+\_\+\+IER\+\_\+\+UPIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647df93a691567bdda645f15e5dbf0b3}{LPTIM\+\_\+\+IER\+\_\+\+UPIE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+IER\+\_\+\+DOWNIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf0d38445df80d079702aae01174e30}{LPTIM\+\_\+\+IER\+\_\+\+DOWNIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+IER\+\_\+\+DOWNIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e63fa15734a5d03c1879752ac4ea3e4}{LPTIM\+\_\+\+IER\+\_\+\+DOWNIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf0d38445df80d079702aae01174e30}{LPTIM\+\_\+\+IER\+\_\+\+DOWNIE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f72372ea98b1648628c895894c613a2}{LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae51756ab9cdc0e908f6f272ccc3e221a}{LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f72372ea98b1648628c895894c613a2}{LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47dbd26a12c5443fd0955647b4d39a93}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b93ee347b6a137a97020e71fe2a44ff}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47dbd26a12c5443fd0955647b4d39a93}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6779ec640b23cf833dd2105b8a220af5}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+0}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad084d831c97bad9c75bc5fb870f4c605}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+1}}~(0x2\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Pos)
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff87664b8380f74d415c408fac75d8ef}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga967fdd5160e383d5740de6c393ae76a5}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff87664b8380f74d415c408fac75d8ef}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d8880e8aa2748a1c125bb93711f764d}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+0}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafbe9abc3d0f44a37db62172a80afdb9}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+1}}~(0x2\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Pos)
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0bc1fc6d1ba7310a96dc3e40e94cf1}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fbec2ad1910a83bb7ffbf4f2f9ade9c}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0bc1fc6d1ba7310a96dc3e40e94cf1}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0c0cb2093b00a0e32bc31f71c946c9d}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+0}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014ecb2c212432123a6ee2a01dfc4cce}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+1}}~(0x2\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Pos)
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae330680ff9e06c3d69b55523ad85e5}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd72b0a5dbce113393e4d367b49f5d0c}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae330680ff9e06c3d69b55523ad85e5}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf54ff2bff54f5ff370979c5310f60c16}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+0}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dee510fa2963d13fdf4aa81bb995e9a}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+1}}~(0x2\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga703c870efbbe78646002653cf2333a74}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+2}}~(0x4\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206eab17762f56791b93d8c3ec9c5f15}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519aa19bd79204f1eb94a1d378655634}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206eab17762f56791b93d8c3ec9c5f15}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268e349e4278ec2f405603d1bc82eb2d}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+0}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8c3ef431ee899309d6a8b518fc8af88}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+1}}~(0x2\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3470980d3523263818a124f1642fbbdc}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+2}}~(0x4\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos)
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30f58ca145e568f4be8eadfd7b3f0b6d}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbf1ffffa1a91f49efb93dc6a1571ea4}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30f58ca145e568f4be8eadfd7b3f0b6d}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e2a7ee9793909a72ca469ac52cebf6f}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+0}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga533f47720800bf4619d3f576043b6ce9}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+1}}~(0x2\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Pos)
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9f05dd8291e7351c085cf9fc2549c76}{LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca64047a63144f4d0d4663d1d6ee6da}{LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9f05dd8291e7351c085cf9fc2549c76}{LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+WAVE\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab9d7a59b17326ad6cedabb70c0faf3}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+WAVE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21d04d4b6c31e68728a6c515aa36571c}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab9d7a59b17326ad6cedabb70c0faf3}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9cccc4a18860c1b4a1500945b0dc6d7}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf953b0b77f31228a0ddac549eb0b470e}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9cccc4a18860c1b4a1500945b0dc6d7}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ab0c368193e5c00b8961d10f4c9e51}{LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5dc1fa00988177012c9cb933e50db5d}{LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ab0c368193e5c00b8961d10f4c9e51}{LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347fd1dcb47397008e30d1c1f371361a}{LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360d483b0d8b2a36bf8634319cf3c4a0}{LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347fd1dcb47397008e30d1c1f371361a}{LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+ENC\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f19afb5440831244036ec045d842ab}{LPTIM\+\_\+\+CFGR\+\_\+\+ENC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+ENC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd13a5203732ee6743bf9025ad9f9172}{LPTIM\+\_\+\+CFGR\+\_\+\+ENC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f19afb5440831244036ec045d842ab}{LPTIM\+\_\+\+CFGR\+\_\+\+ENC\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf077af8a00be1e670e37294915fd2a}{LPTIM\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1f4b2d79870055c5c7b622a301ad73}{LPTIM\+\_\+\+CR\+\_\+\+ENABLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf077af8a00be1e670e37294915fd2a}{LPTIM\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9c4bdf05747cce9157336fa8399b7e8}{LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT\+\_\+\+Msk}}~(0x40001\+UL $<$$<$ LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c59145554d8bfa0d636f225a932514}{LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9c4bdf05747cce9157336fa8399b7e8}{LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa04b4aa158a5189ff3981bcccb9756e1}{LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8912f46b6f529d6c632ad2de408ff3}{LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa04b4aa158a5189ff3981bcccb9756e1}{LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CR\+\_\+\+COUNTRST\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871458d48beb71336cdf837c155169c8}{LPTIM\+\_\+\+CR\+\_\+\+COUNTRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CR\+\_\+\+COUNTRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga493e399b4f94654c27f1b5344797bf25}{LPTIM\+\_\+\+CR\+\_\+\+COUNTRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871458d48beb71336cdf837c155169c8}{LPTIM\+\_\+\+CR\+\_\+\+COUNTRST\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CR\+\_\+\+RSTARE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd49d0f65b1112db24a6271b76450378}{LPTIM\+\_\+\+CR\+\_\+\+RSTARE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CR\+\_\+\+RSTARE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15507e781b5f2c336ad57823c8b02a1f}{LPTIM\+\_\+\+CR\+\_\+\+RSTARE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd49d0f65b1112db24a6271b76450378}{LPTIM\+\_\+\+CR\+\_\+\+RSTARE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CMP\+\_\+\+CMP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d9327679862c756efafdbb860dcb394}{LPTIM\+\_\+\+CMP\+\_\+\+CMP\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ LPTIM\+\_\+\+CMP\+\_\+\+CMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0da614536f546b3420c0801d6df70f}{LPTIM\+\_\+\+CMP\+\_\+\+CMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d9327679862c756efafdbb860dcb394}{LPTIM\+\_\+\+CMP\+\_\+\+CMP\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5a1383d56848f5030c2c2557f8621a}{LPTIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ LPTIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac708b2613ec085499446b969b89e90eb}{LPTIM\+\_\+\+ARR\+\_\+\+ARR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5a1383d56848f5030c2c2557f8621a}{LPTIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf423bd32750bf9bda6194a024f9815b8}{LPTIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ LPTIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b069fc9f9436dbc473cee09bb67aae}{LPTIM\+\_\+\+CNT\+\_\+\+CNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf423bd32750bf9bda6194a024f9815b8}{LPTIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR2\+\_\+\+IN1\+SEL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24cba318721a5b05baf92f401f8295b}{LPTIM\+\_\+\+CFGR2\+\_\+\+IN1\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ LPTIM\+\_\+\+CFGR2\+\_\+\+IN1\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c132ac726faf44bb77c748418380c95}{LPTIM\+\_\+\+CFGR2\+\_\+\+IN1\+SEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24cba318721a5b05baf92f401f8295b}{LPTIM\+\_\+\+CFGR2\+\_\+\+IN1\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad8768da23dd74efea59502e40bd33f}{LPTIM\+\_\+\+CFGR2\+\_\+\+IN1\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR2\+\_\+\+IN1\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa54fc823fb91f5cc3535fdc9783acaff}{LPTIM\+\_\+\+CFGR2\+\_\+\+IN1\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ LPTIM\+\_\+\+CFGR2\+\_\+\+IN1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR2\+\_\+\+IN2\+SEL\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16ad9628db12ade98ce230719ca2046}{LPTIM\+\_\+\+CFGR2\+\_\+\+IN2\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ LPTIM\+\_\+\+CFGR2\+\_\+\+IN2\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c3441aa23f39a7a8fee7ad2ee767392}{LPTIM\+\_\+\+CFGR2\+\_\+\+IN2\+SEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16ad9628db12ade98ce230719ca2046}{LPTIM\+\_\+\+CFGR2\+\_\+\+IN2\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bd9f8ec47f08a2eff8b355e47f24d66}{LPTIM\+\_\+\+CFGR2\+\_\+\+IN2\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR2\+\_\+\+IN2\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga901b0de8cf0622b4f4e00a1d165f2add}{LPTIM\+\_\+\+CFGR2\+\_\+\+IN2\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ LPTIM\+\_\+\+CFGR2\+\_\+\+IN2\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries OCTOSPI\+\_\+\+CR\+\_\+\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68dbbbd0298415c12679b6fba7ac9372}{OCTOSPI\+\_\+\+CR\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+CR\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2133aa272db2f827ae21dde515eabbd2}{OCTOSPI\+\_\+\+CR\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68dbbbd0298415c12679b6fba7ac9372}{OCTOSPI\+\_\+\+CR\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+CR\+\_\+\+ABORT\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec46d388e287e06f7712067fa67ca9e3}{OCTOSPI\+\_\+\+CR\+\_\+\+ABORT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+CR\+\_\+\+ABORT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f9736f4765fabf6c10a4e570aa0fb0e}{OCTOSPI\+\_\+\+CR\+\_\+\+ABORT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec46d388e287e06f7712067fa67ca9e3}{OCTOSPI\+\_\+\+CR\+\_\+\+ABORT\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+CR\+\_\+\+DMAEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98801674d0ff1976c4ea427905595409}{OCTOSPI\+\_\+\+CR\+\_\+\+DMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+CR\+\_\+\+DMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cff48b9d6e21bf586525ba3912f4bfb}{OCTOSPI\+\_\+\+CR\+\_\+\+DMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98801674d0ff1976c4ea427905595409}{OCTOSPI\+\_\+\+CR\+\_\+\+DMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+CR\+\_\+\+TCEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb0d446ec6c66a665222a9196359918d}{OCTOSPI\+\_\+\+CR\+\_\+\+TCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+CR\+\_\+\+TCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga812ca08802355a32b266df9057f0f13b}{OCTOSPI\+\_\+\+CR\+\_\+\+TCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb0d446ec6c66a665222a9196359918d}{OCTOSPI\+\_\+\+CR\+\_\+\+TCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+CR\+\_\+\+DQM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64b6c766349197ecb5572487d6e86f46}{OCTOSPI\+\_\+\+CR\+\_\+\+DQM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+CR\+\_\+\+DQM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94be5b8559181fd0817e671b670d9cf6}{OCTOSPI\+\_\+\+CR\+\_\+\+DQM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64b6c766349197ecb5572487d6e86f46}{OCTOSPI\+\_\+\+CR\+\_\+\+DQM\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+CR\+\_\+\+FSEL\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b60ba60c7d84daa7ee2a3cd344877d}{OCTOSPI\+\_\+\+CR\+\_\+\+FSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+CR\+\_\+\+FSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4857aac908ec696b0e3c42db72ce99c}{OCTOSPI\+\_\+\+CR\+\_\+\+FSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b60ba60c7d84daa7ee2a3cd344877d}{OCTOSPI\+\_\+\+CR\+\_\+\+FSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+CR\+\_\+\+FTHRES\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44725fc5ff50ce5fd1c52a70ddcaa21b}{OCTOSPI\+\_\+\+CR\+\_\+\+FTHRES\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OCTOSPI\+\_\+\+CR\+\_\+\+FTHRES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7fb5247fc255005c55b32b598a4226}{OCTOSPI\+\_\+\+CR\+\_\+\+FTHRES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44725fc5ff50ce5fd1c52a70ddcaa21b}{OCTOSPI\+\_\+\+CR\+\_\+\+FTHRES\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+CR\+\_\+\+TEIE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa710c4f04919d2fda868421a3fccacca}{OCTOSPI\+\_\+\+CR\+\_\+\+TEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+CR\+\_\+\+TEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae994dcf7381c8fc1880198a88a8b0af5}{OCTOSPI\+\_\+\+CR\+\_\+\+TEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa710c4f04919d2fda868421a3fccacca}{OCTOSPI\+\_\+\+CR\+\_\+\+TEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+CR\+\_\+\+TCIE\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530ebd765e269aec7970c290419b4818}{OCTOSPI\+\_\+\+CR\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+CR\+\_\+\+TCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae224d7faed1df6bf747ecf15c1488517}{OCTOSPI\+\_\+\+CR\+\_\+\+TCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530ebd765e269aec7970c290419b4818}{OCTOSPI\+\_\+\+CR\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+CR\+\_\+\+FTIE\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ba353faacf5263ef5c974b6fcc4e2c}{OCTOSPI\+\_\+\+CR\+\_\+\+FTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+CR\+\_\+\+FTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4abea22027325ea1fc5a5db31724fde}{OCTOSPI\+\_\+\+CR\+\_\+\+FTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ba353faacf5263ef5c974b6fcc4e2c}{OCTOSPI\+\_\+\+CR\+\_\+\+FTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+CR\+\_\+\+SMIE\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07af5653df4bf29d141f2b0a906504e6}{OCTOSPI\+\_\+\+CR\+\_\+\+SMIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+CR\+\_\+\+SMIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a0fede54b9d3977a040b213cd118d82}{OCTOSPI\+\_\+\+CR\+\_\+\+SMIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07af5653df4bf29d141f2b0a906504e6}{OCTOSPI\+\_\+\+CR\+\_\+\+SMIE\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+CR\+\_\+\+TOIE\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab596c0d3ed11ce91c92931fec1c86849}{OCTOSPI\+\_\+\+CR\+\_\+\+TOIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+CR\+\_\+\+TOIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae82b78f39aae7360078fe1bff1a3252b}{OCTOSPI\+\_\+\+CR\+\_\+\+TOIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab596c0d3ed11ce91c92931fec1c86849}{OCTOSPI\+\_\+\+CR\+\_\+\+TOIE\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+CR\+\_\+\+APMS\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab13ae1fcc527433f1e67dacf36630543}{OCTOSPI\+\_\+\+CR\+\_\+\+APMS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+CR\+\_\+\+APMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99aff9cbd22e8f928e5c3353df6d5c7b}{OCTOSPI\+\_\+\+CR\+\_\+\+APMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab13ae1fcc527433f1e67dacf36630543}{OCTOSPI\+\_\+\+CR\+\_\+\+APMS\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+CR\+\_\+\+PMM\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f2d31faeedf29597acb1a50a8d5ae3a}{OCTOSPI\+\_\+\+CR\+\_\+\+PMM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+CR\+\_\+\+PMM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46a4f40cd7c2d25e334fc9c6caac0dfe}{OCTOSPI\+\_\+\+CR\+\_\+\+PMM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f2d31faeedf29597acb1a50a8d5ae3a}{OCTOSPI\+\_\+\+CR\+\_\+\+PMM\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+CR\+\_\+\+FMODE\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd0f7893d23f03b38be561e3785ab0f4}{OCTOSPI\+\_\+\+CR\+\_\+\+FMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OCTOSPI\+\_\+\+CR\+\_\+\+FMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02ca64a4eb7f3bd9df660af2e3379df1}{OCTOSPI\+\_\+\+CR\+\_\+\+FMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd0f7893d23f03b38be561e3785ab0f4}{OCTOSPI\+\_\+\+CR\+\_\+\+FMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed9e95c218e9813825e542afb062c14d}{OCTOSPI\+\_\+\+CR\+\_\+\+FMODE\+\_\+0}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+CR\+\_\+\+FMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f7f864d3bd90b2e8b53f462627ca5db}{OCTOSPI\+\_\+\+CR\+\_\+\+FMODE\+\_\+1}}~(0x2\+UL $<$$<$ OCTOSPI\+\_\+\+CR\+\_\+\+FMODE\+\_\+\+Pos)
\item 
\#define {\bfseries OCTOSPI\+\_\+\+DCR1\+\_\+\+CKMODE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaa2fabf15e5214ff0c0d8b80f6e72a2}{OCTOSPI\+\_\+\+DCR1\+\_\+\+CKMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+DCR1\+\_\+\+CKMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga720963e8569273ec86eea1eed2191976}{OCTOSPI\+\_\+\+DCR1\+\_\+\+CKMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaa2fabf15e5214ff0c0d8b80f6e72a2}{OCTOSPI\+\_\+\+DCR1\+\_\+\+CKMODE\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+DCR1\+\_\+\+FRCK\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e0cd407dff8e3031d440c57c6a95ac6}{OCTOSPI\+\_\+\+DCR1\+\_\+\+FRCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+DCR1\+\_\+\+FRCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb57d67983308b98fa60989f4e0aa05}{OCTOSPI\+\_\+\+DCR1\+\_\+\+FRCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e0cd407dff8e3031d440c57c6a95ac6}{OCTOSPI\+\_\+\+DCR1\+\_\+\+FRCK\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+DCR1\+\_\+\+DLYBYP\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be435ae9d1781195eb70d3e049bc14a}{OCTOSPI\+\_\+\+DCR1\+\_\+\+DLYBYP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+DCR1\+\_\+\+DLYBYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada9f5cb4a1c495646c0b2f5cdadc4692}{OCTOSPI\+\_\+\+DCR1\+\_\+\+DLYBYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be435ae9d1781195eb70d3e049bc14a}{OCTOSPI\+\_\+\+DCR1\+\_\+\+DLYBYP\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+DCR1\+\_\+\+CSHT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ad93070808f6f4ad0a3101fa20e0682}{OCTOSPI\+\_\+\+DCR1\+\_\+\+CSHT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ OCTOSPI\+\_\+\+DCR1\+\_\+\+CSHT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9864b536763c3bd5a99b1b4bef85cb9e}{OCTOSPI\+\_\+\+DCR1\+\_\+\+CSHT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ad93070808f6f4ad0a3101fa20e0682}{OCTOSPI\+\_\+\+DCR1\+\_\+\+CSHT\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+DCR1\+\_\+\+DEVSIZE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2343c40b22ea6ba8b1d6d34c05dc194}{OCTOSPI\+\_\+\+DCR1\+\_\+\+DEVSIZE\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OCTOSPI\+\_\+\+DCR1\+\_\+\+DEVSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1ca88a60121eed8b268526be823e5ca}{OCTOSPI\+\_\+\+DCR1\+\_\+\+DEVSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2343c40b22ea6ba8b1d6d34c05dc194}{OCTOSPI\+\_\+\+DCR1\+\_\+\+DEVSIZE\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+DCR1\+\_\+\+MTYP\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc44ae1cf5b4d2c453e0285d22f5f7eb}{OCTOSPI\+\_\+\+DCR1\+\_\+\+MTYP\+\_\+\+Msk}}~(0x7\+UL $<$$<$ OCTOSPI\+\_\+\+DCR1\+\_\+\+MTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa375c131acddac050ae91bf5cae1cc3d}{OCTOSPI\+\_\+\+DCR1\+\_\+\+MTYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc44ae1cf5b4d2c453e0285d22f5f7eb}{OCTOSPI\+\_\+\+DCR1\+\_\+\+MTYP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ebf6de00cb7c0888b6136bec324876}{OCTOSPI\+\_\+\+DCR1\+\_\+\+MTYP\+\_\+0}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+DCR1\+\_\+\+MTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1b0231d38caa73c132050bd54d196ab}{OCTOSPI\+\_\+\+DCR1\+\_\+\+MTYP\+\_\+1}}~(0x2\+UL $<$$<$ OCTOSPI\+\_\+\+DCR1\+\_\+\+MTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac05bb96ad6a6d764bd78780a826d4c67}{OCTOSPI\+\_\+\+DCR1\+\_\+\+MTYP\+\_\+2}}~(0x4\+UL $<$$<$ OCTOSPI\+\_\+\+DCR1\+\_\+\+MTYP\+\_\+\+Pos)
\item 
\#define {\bfseries OCTOSPI\+\_\+\+DCR1\+\_\+\+CKCSHT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88cf50427aabc840d8804d9da2c8e0f5}{OCTOSPI\+\_\+\+DCR1\+\_\+\+CKCSHT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ OCTOSPI\+\_\+\+DCR1\+\_\+\+CKCSHT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e71d7bb2dad30ca7da35a620d0e5d9a}{OCTOSPI\+\_\+\+DCR1\+\_\+\+CKCSHT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88cf50427aabc840d8804d9da2c8e0f5}{OCTOSPI\+\_\+\+DCR1\+\_\+\+CKCSHT\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+DCR2\+\_\+\+PRESCALER\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f980f395fa094abccb7759ba7245b41}{OCTOSPI\+\_\+\+DCR2\+\_\+\+PRESCALER\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ OCTOSPI\+\_\+\+DCR2\+\_\+\+PRESCALER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga777632b1668950f6312cd1612b8d0362}{OCTOSPI\+\_\+\+DCR2\+\_\+\+PRESCALER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f980f395fa094abccb7759ba7245b41}{OCTOSPI\+\_\+\+DCR2\+\_\+\+PRESCALER\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+DCR2\+\_\+\+WRAPSIZE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7c6cd8755729cdec409e67447dd702}{OCTOSPI\+\_\+\+DCR2\+\_\+\+WRAPSIZE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ OCTOSPI\+\_\+\+DCR2\+\_\+\+WRAPSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga238239ceb8b2a582df70bacaae4ddd15}{OCTOSPI\+\_\+\+DCR2\+\_\+\+WRAPSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7c6cd8755729cdec409e67447dd702}{OCTOSPI\+\_\+\+DCR2\+\_\+\+WRAPSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff249cc7b85e74a6f7324295eae32181}{OCTOSPI\+\_\+\+DCR2\+\_\+\+WRAPSIZE\+\_\+0}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+DCR2\+\_\+\+WRAPSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78e8a8df45c245bb5df3b6a32fc0b3ec}{OCTOSPI\+\_\+\+DCR2\+\_\+\+WRAPSIZE\+\_\+1}}~(0x2\+UL $<$$<$ OCTOSPI\+\_\+\+DCR2\+\_\+\+WRAPSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga043eac0f638e137426a78c37259bc01f}{OCTOSPI\+\_\+\+DCR2\+\_\+\+WRAPSIZE\+\_\+2}}~(0x4\+UL $<$$<$ OCTOSPI\+\_\+\+DCR2\+\_\+\+WRAPSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries OCTOSPI\+\_\+\+DCR3\+\_\+\+MAXTRAN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd3e522ee3880eb2627779a5c299d0c}{OCTOSPI\+\_\+\+DCR3\+\_\+\+MAXTRAN\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ OCTOSPI\+\_\+\+DCR3\+\_\+\+MAXTRAN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd4a0fc3eb80c13c288dec48dfdfa22}{OCTOSPI\+\_\+\+DCR3\+\_\+\+MAXTRAN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd3e522ee3880eb2627779a5c299d0c}{OCTOSPI\+\_\+\+DCR3\+\_\+\+MAXTRAN\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+DCR3\+\_\+\+CSBOUND\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8cf850b781e54b9c66d75d8e6b5069f}{OCTOSPI\+\_\+\+DCR3\+\_\+\+CSBOUND\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OCTOSPI\+\_\+\+DCR3\+\_\+\+CSBOUND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0953ebb1b86b02619096c4b2680ef120}{OCTOSPI\+\_\+\+DCR3\+\_\+\+CSBOUND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8cf850b781e54b9c66d75d8e6b5069f}{OCTOSPI\+\_\+\+DCR3\+\_\+\+CSBOUND\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+DCR4\+\_\+\+REFRESH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0308db29f7cf43a37c70c973a27ce14c}{OCTOSPI\+\_\+\+DCR4\+\_\+\+REFRESH\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ OCTOSPI\+\_\+\+DCR4\+\_\+\+REFRESH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64080e195bbb64a64ff9e801fed09e7}{OCTOSPI\+\_\+\+DCR4\+\_\+\+REFRESH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0308db29f7cf43a37c70c973a27ce14c}{OCTOSPI\+\_\+\+DCR4\+\_\+\+REFRESH\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+SR\+\_\+\+TEF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab388dd2e39430c309db1d3577541e2d6}{OCTOSPI\+\_\+\+SR\+\_\+\+TEF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+SR\+\_\+\+TEF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb2612f2c3e861c0e5fe194bd5faff88}{OCTOSPI\+\_\+\+SR\+\_\+\+TEF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab388dd2e39430c309db1d3577541e2d6}{OCTOSPI\+\_\+\+SR\+\_\+\+TEF\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+SR\+\_\+\+TCF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafa216138694bb00baf7729921987559}{OCTOSPI\+\_\+\+SR\+\_\+\+TCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+SR\+\_\+\+TCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a35b4065bf2c2920059c92eb4c21dc}{OCTOSPI\+\_\+\+SR\+\_\+\+TCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafa216138694bb00baf7729921987559}{OCTOSPI\+\_\+\+SR\+\_\+\+TCF\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+SR\+\_\+\+FTF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6c507c2e6609774136237d999be51b9}{OCTOSPI\+\_\+\+SR\+\_\+\+FTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+SR\+\_\+\+FTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab597e3838f62fd3507e679b980cf6c0}{OCTOSPI\+\_\+\+SR\+\_\+\+FTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6c507c2e6609774136237d999be51b9}{OCTOSPI\+\_\+\+SR\+\_\+\+FTF\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+SR\+\_\+\+SMF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03d93da5617bdb9abd3ce8959dd040cf}{OCTOSPI\+\_\+\+SR\+\_\+\+SMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+SR\+\_\+\+SMF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga056529db32d87a3e849345e485be7120}{OCTOSPI\+\_\+\+SR\+\_\+\+SMF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03d93da5617bdb9abd3ce8959dd040cf}{OCTOSPI\+\_\+\+SR\+\_\+\+SMF\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+SR\+\_\+\+TOF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac795d8e67041c2f38ee6daafd2e6eb}{OCTOSPI\+\_\+\+SR\+\_\+\+TOF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+SR\+\_\+\+TOF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fcae418687bfd8b2c53d1a35b73e06c}{OCTOSPI\+\_\+\+SR\+\_\+\+TOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac795d8e67041c2f38ee6daafd2e6eb}{OCTOSPI\+\_\+\+SR\+\_\+\+TOF\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+SR\+\_\+\+BUSY\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c28b3bcc41f6ce1e849720d581c86d3}{OCTOSPI\+\_\+\+SR\+\_\+\+BUSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+SR\+\_\+\+BUSY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82fd95e194f38935f36197397e83538b}{OCTOSPI\+\_\+\+SR\+\_\+\+BUSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c28b3bcc41f6ce1e849720d581c86d3}{OCTOSPI\+\_\+\+SR\+\_\+\+BUSY\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+SR\+\_\+\+FLEVEL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46250d56e3c4e59600dae991f620f9d7}{OCTOSPI\+\_\+\+SR\+\_\+\+FLEVEL\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ OCTOSPI\+\_\+\+SR\+\_\+\+FLEVEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ec13eab0f62c0bf5a37ff12aa28600d}{OCTOSPI\+\_\+\+SR\+\_\+\+FLEVEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46250d56e3c4e59600dae991f620f9d7}{OCTOSPI\+\_\+\+SR\+\_\+\+FLEVEL\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+FCR\+\_\+\+CTEF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b34b01a4f3e5bcd8e5e05756ff2a369}{OCTOSPI\+\_\+\+FCR\+\_\+\+CTEF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+FCR\+\_\+\+CTEF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d39f2cb5d496a35bcd462253c5620b}{OCTOSPI\+\_\+\+FCR\+\_\+\+CTEF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b34b01a4f3e5bcd8e5e05756ff2a369}{OCTOSPI\+\_\+\+FCR\+\_\+\+CTEF\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+FCR\+\_\+\+CTCF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06abfe629a17c36471c43317faa562c9}{OCTOSPI\+\_\+\+FCR\+\_\+\+CTCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+FCR\+\_\+\+CTCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96109f03c8a7037ffd977b8b97a94061}{OCTOSPI\+\_\+\+FCR\+\_\+\+CTCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06abfe629a17c36471c43317faa562c9}{OCTOSPI\+\_\+\+FCR\+\_\+\+CTCF\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+FCR\+\_\+\+CSMF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc9373c96001d9debda8dbed943ac9fa}{OCTOSPI\+\_\+\+FCR\+\_\+\+CSMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+FCR\+\_\+\+CSMF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ec3ab7b2add7c35064d1199f3536e19}{OCTOSPI\+\_\+\+FCR\+\_\+\+CSMF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc9373c96001d9debda8dbed943ac9fa}{OCTOSPI\+\_\+\+FCR\+\_\+\+CSMF\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+FCR\+\_\+\+CTOF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab19001a29cf8682ddfc5cd301d5d92b8}{OCTOSPI\+\_\+\+FCR\+\_\+\+CTOF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+FCR\+\_\+\+CTOF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91238b7df728e3ef3824a54910f695ef}{OCTOSPI\+\_\+\+FCR\+\_\+\+CTOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab19001a29cf8682ddfc5cd301d5d92b8}{OCTOSPI\+\_\+\+FCR\+\_\+\+CTOF\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+DLR\+\_\+\+DL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11b4c7fbcf652e48d5e3590a124844a1}{OCTOSPI\+\_\+\+DLR\+\_\+\+DL\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ OCTOSPI\+\_\+\+DLR\+\_\+\+DL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77953edd86ed896ec176e4b860544162}{OCTOSPI\+\_\+\+DLR\+\_\+\+DL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11b4c7fbcf652e48d5e3590a124844a1}{OCTOSPI\+\_\+\+DLR\+\_\+\+DL\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+AR\+\_\+\+ADDRESS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ee85f4c500855eba10afed0f03171a2}{OCTOSPI\+\_\+\+AR\+\_\+\+ADDRESS\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ OCTOSPI\+\_\+\+AR\+\_\+\+ADDRESS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ea512e9ddf6e1637028d1420fcf1cc}{OCTOSPI\+\_\+\+AR\+\_\+\+ADDRESS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ee85f4c500855eba10afed0f03171a2}{OCTOSPI\+\_\+\+AR\+\_\+\+ADDRESS\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10be8b23cd302bd147252f35b69cdbf5}{OCTOSPI\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ OCTOSPI\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c5a166b64eb1fcf412c402c50e06b85}{OCTOSPI\+\_\+\+DR\+\_\+\+DATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10be8b23cd302bd147252f35b69cdbf5}{OCTOSPI\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+PSMKR\+\_\+\+MASK\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d076a29314837aa51bb3d0203950e45}{OCTOSPI\+\_\+\+PSMKR\+\_\+\+MASK\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ OCTOSPI\+\_\+\+PSMKR\+\_\+\+MASK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f9411afa0306c1ba02b6d4992ae2d38}{OCTOSPI\+\_\+\+PSMKR\+\_\+\+MASK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d076a29314837aa51bb3d0203950e45}{OCTOSPI\+\_\+\+PSMKR\+\_\+\+MASK\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+PSMAR\+\_\+\+MATCH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4dc0119a353d9b0eda07c08da4ed8f}{OCTOSPI\+\_\+\+PSMAR\+\_\+\+MATCH\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ OCTOSPI\+\_\+\+PSMAR\+\_\+\+MATCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac77fde6af008da04e482141777ee901f}{OCTOSPI\+\_\+\+PSMAR\+\_\+\+MATCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4dc0119a353d9b0eda07c08da4ed8f}{OCTOSPI\+\_\+\+PSMAR\+\_\+\+MATCH\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+PIR\+\_\+\+INTERVAL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b0a5f1ed3ac08bba75810d2beef258b}{OCTOSPI\+\_\+\+PIR\+\_\+\+INTERVAL\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ OCTOSPI\+\_\+\+PIR\+\_\+\+INTERVAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e33e762bb1777f7a98e8449b8b08f62}{OCTOSPI\+\_\+\+PIR\+\_\+\+INTERVAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b0a5f1ed3ac08bba75810d2beef258b}{OCTOSPI\+\_\+\+PIR\+\_\+\+INTERVAL\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94cfec8f626853378779ca8fa2035829}{OCTOSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5054d5facdc00090ce3600a94867cb50}{OCTOSPI\+\_\+\+CCR\+\_\+\+IMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94cfec8f626853378779ca8fa2035829}{OCTOSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0078dd23ccf0d12f45a139beb724ba39}{OCTOSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+0}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8f90d6730e300bdde07308fc9f0653b}{OCTOSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+1}}~(0x2\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a73e5257e4e8aa9c2c15225c9a86f9f}{OCTOSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+2}}~(0x4\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+\+Pos)
\item 
\#define {\bfseries OCTOSPI\+\_\+\+CCR\+\_\+\+IDTR\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aa41a5e538cf44ba85adafa002d765e}{OCTOSPI\+\_\+\+CCR\+\_\+\+IDTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+IDTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97718b9939c3e06ad73403e3627969ce}{OCTOSPI\+\_\+\+CCR\+\_\+\+IDTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aa41a5e538cf44ba85adafa002d765e}{OCTOSPI\+\_\+\+CCR\+\_\+\+IDTR\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+CCR\+\_\+\+ISIZE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefd62310e83e05e51c218e13577e14ad}{OCTOSPI\+\_\+\+CCR\+\_\+\+ISIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+ISIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb1a996ce2581f12f30794a538e5a6a9}{OCTOSPI\+\_\+\+CCR\+\_\+\+ISIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefd62310e83e05e51c218e13577e14ad}{OCTOSPI\+\_\+\+CCR\+\_\+\+ISIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga432b20acc52e134881ba59f0c24fa82d}{OCTOSPI\+\_\+\+CCR\+\_\+\+ISIZE\+\_\+0}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+ISIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1b1c3e68066e5519ffbe44e24ff9916}{OCTOSPI\+\_\+\+CCR\+\_\+\+ISIZE\+\_\+1}}~(0x2\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+ISIZE\+\_\+\+Pos)
\item 
\#define {\bfseries OCTOSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc8005b5d61e09546e6cf8eaf97d1d4}{OCTOSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6f335f8dee96bccf818beb22dcaf279}{OCTOSPI\+\_\+\+CCR\+\_\+\+ADMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc8005b5d61e09546e6cf8eaf97d1d4}{OCTOSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0fbfc523a3262c5705df1e896719845}{OCTOSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+0}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2e038c1ce79fa4498e9b5a60ec46c8c}{OCTOSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+1}}~(0x2\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0f239fb05f2067650b5061ed51ac65}{OCTOSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+2}}~(0x4\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+\+Pos)
\item 
\#define {\bfseries OCTOSPI\+\_\+\+CCR\+\_\+\+ADDTR\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4102e9b0fc08684902da4a1024b05dd}{OCTOSPI\+\_\+\+CCR\+\_\+\+ADDTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+ADDTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dc209b351de2a99d17b056b735964b4}{OCTOSPI\+\_\+\+CCR\+\_\+\+ADDTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4102e9b0fc08684902da4a1024b05dd}{OCTOSPI\+\_\+\+CCR\+\_\+\+ADDTR\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31cc20ba8da269e091f99c344bdd9698}{OCTOSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3673d1bb40aef6ab9217b2855d383d24}{OCTOSPI\+\_\+\+CCR\+\_\+\+ADSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31cc20ba8da269e091f99c344bdd9698}{OCTOSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga490a9279a1b57d234edba8a50634c272}{OCTOSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+0}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5a46caf8e8ea30a50a723947cc095b}{OCTOSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+1}}~(0x2\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries OCTOSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga859d07fc3467dad81822016af81d5542}{OCTOSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e4c6a8010b7258f64f2e258c8dcc12e}{OCTOSPI\+\_\+\+CCR\+\_\+\+ABMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga859d07fc3467dad81822016af81d5542}{OCTOSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65b4821174db980dde764164800f0412}{OCTOSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+0}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4abd1ae3a11ca58b8ecb845912b1b0f8}{OCTOSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+1}}~(0x2\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf1968aec0393960fa3b7e646d31946f}{OCTOSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+2}}~(0x4\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+\+Pos)
\item 
\#define {\bfseries OCTOSPI\+\_\+\+CCR\+\_\+\+ABDTR\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3235e526d665f4a4ecc1c6f2d6c4a247}{OCTOSPI\+\_\+\+CCR\+\_\+\+ABDTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+ABDTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae61860b47a5a57bddff3b2b6919e7818}{OCTOSPI\+\_\+\+CCR\+\_\+\+ABDTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3235e526d665f4a4ecc1c6f2d6c4a247}{OCTOSPI\+\_\+\+CCR\+\_\+\+ABDTR\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23d6e70a8e25f8520cfbefef0b1a782}{OCTOSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54c0cdf625f452828fd2812f558f4aa8}{OCTOSPI\+\_\+\+CCR\+\_\+\+ABSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23d6e70a8e25f8520cfbefef0b1a782}{OCTOSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ce41407213648a603f3051321f47f2c}{OCTOSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+0}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2cd96cabfc762aa138bce2393edd3d}{OCTOSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+1}}~(0x2\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries OCTOSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe8ad0daaab6c83d4b7fd33387ae6ea7}{OCTOSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga149a66389711dfbbe1df837fbec5fbac}{OCTOSPI\+\_\+\+CCR\+\_\+\+DMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe8ad0daaab6c83d4b7fd33387ae6ea7}{OCTOSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12195548a1ef29255aaab4def14cdf1f}{OCTOSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+0}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b9e7e0c123efe34e3e79792b97d29a}{OCTOSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+1}}~(0x2\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga450a0a0144d9b1de2cefedbdf42ae3be}{OCTOSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+2}}~(0x4\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+\+Pos)
\item 
\#define {\bfseries OCTOSPI\+\_\+\+CCR\+\_\+\+DDTR\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b5e3675aa80a8c7560bf0af94754fb}{OCTOSPI\+\_\+\+CCR\+\_\+\+DDTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+DDTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad850eeda955b55786b03a1fd36dff4a2}{OCTOSPI\+\_\+\+CCR\+\_\+\+DDTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b5e3675aa80a8c7560bf0af94754fb}{OCTOSPI\+\_\+\+CCR\+\_\+\+DDTR\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+CCR\+\_\+\+DQSE\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99bbee924684ad14768f3085ae9e4f8e}{OCTOSPI\+\_\+\+CCR\+\_\+\+DQSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+DQSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08a4412d80b86a4961158d600f50ff07}{OCTOSPI\+\_\+\+CCR\+\_\+\+DQSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99bbee924684ad14768f3085ae9e4f8e}{OCTOSPI\+\_\+\+CCR\+\_\+\+DQSE\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+CCR\+\_\+\+SIOO\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6cc56b608cb4073f285a84d91a2e2c3}{OCTOSPI\+\_\+\+CCR\+\_\+\+SIOO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+CCR\+\_\+\+SIOO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0e6b22b3bba501db68bd1dd682bdd18}{OCTOSPI\+\_\+\+CCR\+\_\+\+SIOO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6cc56b608cb4073f285a84d91a2e2c3}{OCTOSPI\+\_\+\+CCR\+\_\+\+SIOO\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+TCR\+\_\+\+DCYC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb0c0ea220f62c0e25027414293aba0}{OCTOSPI\+\_\+\+TCR\+\_\+\+DCYC\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OCTOSPI\+\_\+\+TCR\+\_\+\+DCYC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6079aecf087ded11abd15f65cbe71e5d}{OCTOSPI\+\_\+\+TCR\+\_\+\+DCYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb0c0ea220f62c0e25027414293aba0}{OCTOSPI\+\_\+\+TCR\+\_\+\+DCYC\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+TCR\+\_\+\+DHQC\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf35ae9df989c2ca291db6671ed828c}{OCTOSPI\+\_\+\+TCR\+\_\+\+DHQC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+TCR\+\_\+\+DHQC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5006e963b3497e6c7dfcd5cb17f81553}{OCTOSPI\+\_\+\+TCR\+\_\+\+DHQC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf35ae9df989c2ca291db6671ed828c}{OCTOSPI\+\_\+\+TCR\+\_\+\+DHQC\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+TCR\+\_\+\+SSHIFT\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183dc8b11178291572ca4c6259e89a47}{OCTOSPI\+\_\+\+TCR\+\_\+\+SSHIFT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+TCR\+\_\+\+SSHIFT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga048731714a9caac330845d2d42ed0555}{OCTOSPI\+\_\+\+TCR\+\_\+\+SSHIFT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183dc8b11178291572ca4c6259e89a47}{OCTOSPI\+\_\+\+TCR\+\_\+\+SSHIFT\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+IR\+\_\+\+INSTRUCTION\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb91f8a5e851bd8ede4dc72aa07b9c8e}{OCTOSPI\+\_\+\+IR\+\_\+\+INSTRUCTION\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ OCTOSPI\+\_\+\+IR\+\_\+\+INSTRUCTION\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab92bf890269a7e8aea16556c0ab3691b}{OCTOSPI\+\_\+\+IR\+\_\+\+INSTRUCTION}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb91f8a5e851bd8ede4dc72aa07b9c8e}{OCTOSPI\+\_\+\+IR\+\_\+\+INSTRUCTION\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+ABR\+\_\+\+ALTERNATE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9989e807a8577526fb4b0daba892d4b7}{OCTOSPI\+\_\+\+ABR\+\_\+\+ALTERNATE\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ OCTOSPI\+\_\+\+ABR\+\_\+\+ALTERNATE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b110a216cb0e1a328656e3ce5d5ba68}{OCTOSPI\+\_\+\+ABR\+\_\+\+ALTERNATE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9989e807a8577526fb4b0daba892d4b7}{OCTOSPI\+\_\+\+ABR\+\_\+\+ALTERNATE\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+LPTR\+\_\+\+TIMEOUT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458e69ef5a185e604d82ed24211aef67}{OCTOSPI\+\_\+\+LPTR\+\_\+\+TIMEOUT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ OCTOSPI\+\_\+\+LPTR\+\_\+\+TIMEOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb1e686dd3cd722568d52f424a684343}{OCTOSPI\+\_\+\+LPTR\+\_\+\+TIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458e69ef5a185e604d82ed24211aef67}{OCTOSPI\+\_\+\+LPTR\+\_\+\+TIMEOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WPCCR\+\_\+\+IMODE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f157c38aa427c8c3c6599ef7da7013}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+IMODE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+IMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5208b57d6d5f2fac6e0cf4dc9e58e020}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+IMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f157c38aa427c8c3c6599ef7da7013}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+IMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155d7df2fc67177e3a1a08d499ed8e0c}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+IMODE\+\_\+0}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+IMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c38acae18aa3aeebc0d45ff9c111d5b}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+IMODE\+\_\+1}}~(0x2\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+IMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef210e1935f36b2191b276a66dfc31cb}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+IMODE\+\_\+2}}~(0x4\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+IMODE\+\_\+\+Pos)
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WPCCR\+\_\+\+IDTR\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a9c2138b6c58c2c255f359a11f4b836}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+IDTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+IDTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3720eec8fbc23f0649b2dc3d488b8504}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+IDTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a9c2138b6c58c2c255f359a11f4b836}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+IDTR\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WPCCR\+\_\+\+ISIZE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb58b2cb1ebaf96753bdc9fdd43c5c33}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ISIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+ISIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de3ba2d673615809eeb9c69e45d75cd}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ISIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb58b2cb1ebaf96753bdc9fdd43c5c33}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ISIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa170f1704670b163a6e896f66d12069c}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ISIZE\+\_\+0}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+ISIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab815ed8529cb0d4465b227781b0fa689}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ISIZE\+\_\+1}}~(0x2\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+ISIZE\+\_\+\+Pos)
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WPCCR\+\_\+\+ADMODE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b106eac1882f81e405cb39506ec0fdd}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ADMODE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+ADMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad49e812846adc8b618fc2007be4179d8}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ADMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b106eac1882f81e405cb39506ec0fdd}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ADMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f3871aa9090f3addb812a3d033fa3d8}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ADMODE\+\_\+0}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+ADMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32057150b2cfcded9e7bfeee2eea767d}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ADMODE\+\_\+1}}~(0x2\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+ADMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb3089218c300f1475b5f6aa62e99bb2}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ADMODE\+\_\+2}}~(0x4\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+ADMODE\+\_\+\+Pos)
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WPCCR\+\_\+\+ADDTR\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47d2f6e6deeda4714cf610f5d469928}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ADDTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+ADDTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f95b2b8d1c86da54d1ee7ee9a58ad7}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ADDTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47d2f6e6deeda4714cf610f5d469928}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ADDTR\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WPCCR\+\_\+\+ADSIZE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5c1a8ee04dfaaa4ce4e27bcf4d75900}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ADSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+ADSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30bf0464895ff016dfbcdfa8fcaa268}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ADSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5c1a8ee04dfaaa4ce4e27bcf4d75900}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ADSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf82ac81d736da060c8b8eb4f0ab9546f}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ADSIZE\+\_\+0}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+ADSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a6330242dfe7dc641e4e9005dc4a82a}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ADSIZE\+\_\+1}}~(0x2\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+ADSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WPCCR\+\_\+\+ABMODE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4214cc68e50a904f0ff624d7d389f76b}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ABMODE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+ABMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8368bd07705e10ce0f57bbe28879a754}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ABMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4214cc68e50a904f0ff624d7d389f76b}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ABMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb1e1fc1fbd393283445ec1f2d544fbf}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ABMODE\+\_\+0}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+ABMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe2649e11dd0ab617b22b6f0fecbe83}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ABMODE\+\_\+1}}~(0x2\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+ABMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33aaefe2ab41c88723068de710d62608}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ABMODE\+\_\+2}}~(0x4\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+ABMODE\+\_\+\+Pos)
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WPCCR\+\_\+\+ABDTR\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a562546aaaca879628caeaacf1a2562}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ABDTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+ABDTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93450a9fa253a9a08773c3cd190a95c0}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ABDTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a562546aaaca879628caeaacf1a2562}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ABDTR\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WPCCR\+\_\+\+ABSIZE\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cb732fabf0cd8a1ff6c7ada3e9e061d}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ABSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+ABSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ce4a751e0baf0a3bfce1d712b9a41a}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ABSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cb732fabf0cd8a1ff6c7ada3e9e061d}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ABSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26e6d2984f7d20d8a956bf69c046d9a6}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ABSIZE\+\_\+0}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+ABSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad634db96bc492de57b57aa7a495a4351}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+ABSIZE\+\_\+1}}~(0x2\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+ABSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WPCCR\+\_\+\+DMODE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d40107fcbc13887a31a34a96319bfe}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+DMODE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+DMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce7c94d9d5514d25954e422512ebffc}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+DMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d40107fcbc13887a31a34a96319bfe}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+DMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03829c8fcd4eda215ef947601c190d96}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+DMODE\+\_\+0}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+DMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ead871f4d061ec6db92a834abb52b64}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+DMODE\+\_\+1}}~(0x2\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+DMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38de68a5e0b88b53861d8b698d1e4674}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+DMODE\+\_\+2}}~(0x4\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+DMODE\+\_\+\+Pos)
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WPCCR\+\_\+\+DDTR\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65086edbc7661ca7f7e24400e45f78e9}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+DDTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+DDTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab75e49e8e975506004397bbe54bb66c1}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+DDTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65086edbc7661ca7f7e24400e45f78e9}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+DDTR\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WPCCR\+\_\+\+DQSE\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacc548ac0458c714c1216a8ac9a49528}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+DQSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+DQSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga727cc9b28349934ed9afe9af8f5abd88}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+DQSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacc548ac0458c714c1216a8ac9a49528}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+DQSE\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WPCCR\+\_\+\+SIOO\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d68abdd728ec0d5a032655fc4faf988}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+SIOO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+WPCCR\+\_\+\+SIOO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6708efcfa363f3c8ad3db4df98f7ef7f}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+SIOO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d68abdd728ec0d5a032655fc4faf988}{OCTOSPI\+\_\+\+WPCCR\+\_\+\+SIOO\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WPTCR\+\_\+\+DCYC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17842a7de2c6f6a896a446442079436f}{OCTOSPI\+\_\+\+WPTCR\+\_\+\+DCYC\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OCTOSPI\+\_\+\+WPTCR\+\_\+\+DCYC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16d08a0c55e3ebe56548e749ef01dcf3}{OCTOSPI\+\_\+\+WPTCR\+\_\+\+DCYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17842a7de2c6f6a896a446442079436f}{OCTOSPI\+\_\+\+WPTCR\+\_\+\+DCYC\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WPTCR\+\_\+\+DHQC\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f37330fa67682a86dc656c039af8dd5}{OCTOSPI\+\_\+\+WPTCR\+\_\+\+DHQC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+WPTCR\+\_\+\+DHQC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8099a9008c99565a43b1962684a79a50}{OCTOSPI\+\_\+\+WPTCR\+\_\+\+DHQC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f37330fa67682a86dc656c039af8dd5}{OCTOSPI\+\_\+\+WPTCR\+\_\+\+DHQC\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WPTCR\+\_\+\+SSHIFT\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga186517373a556e620b708e4d30248c21}{OCTOSPI\+\_\+\+WPTCR\+\_\+\+SSHIFT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+WPTCR\+\_\+\+SSHIFT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cb3eddb36dcca8fcf25ea10f83ea128}{OCTOSPI\+\_\+\+WPTCR\+\_\+\+SSHIFT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga186517373a556e620b708e4d30248c21}{OCTOSPI\+\_\+\+WPTCR\+\_\+\+SSHIFT\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WPIR\+\_\+\+INSTRUCTION\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b7475130fd7754394dc6a47ff297284}{OCTOSPI\+\_\+\+WPIR\+\_\+\+INSTRUCTION\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ OCTOSPI\+\_\+\+WPIR\+\_\+\+INSTRUCTION\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169acab13e1eb72f8e19bcc89bb57490}{OCTOSPI\+\_\+\+WPIR\+\_\+\+INSTRUCTION}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b7475130fd7754394dc6a47ff297284}{OCTOSPI\+\_\+\+WPIR\+\_\+\+INSTRUCTION\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WPABR\+\_\+\+ALTERNATE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga569fa96455f46639f4ff5a7082e47694}{OCTOSPI\+\_\+\+WPABR\+\_\+\+ALTERNATE\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ OCTOSPI\+\_\+\+WPABR\+\_\+\+ALTERNATE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68e4c31abc117889167ae5622982e52e}{OCTOSPI\+\_\+\+WPABR\+\_\+\+ALTERNATE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga569fa96455f46639f4ff5a7082e47694}{OCTOSPI\+\_\+\+WPABR\+\_\+\+ALTERNATE\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WCCR\+\_\+\+IMODE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga879a4ddfd21ca96bcf9b2826b14040ad}{OCTOSPI\+\_\+\+WCCR\+\_\+\+IMODE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+IMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9128e84b87d1f5460c6dd14de743dd21}{OCTOSPI\+\_\+\+WCCR\+\_\+\+IMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga879a4ddfd21ca96bcf9b2826b14040ad}{OCTOSPI\+\_\+\+WCCR\+\_\+\+IMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35ed633c2ade2cc37c941de7f3a96fec}{OCTOSPI\+\_\+\+WCCR\+\_\+\+IMODE\+\_\+0}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+IMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga259a181c550afb30183d7018c706628f}{OCTOSPI\+\_\+\+WCCR\+\_\+\+IMODE\+\_\+1}}~(0x2\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+IMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241da4056b9cd801d531cfbbf0ba3f45}{OCTOSPI\+\_\+\+WCCR\+\_\+\+IMODE\+\_\+2}}~(0x4\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+IMODE\+\_\+\+Pos)
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WCCR\+\_\+\+IDTR\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e3eeb324992e21f9e402dc851ac9bc0}{OCTOSPI\+\_\+\+WCCR\+\_\+\+IDTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+IDTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62b99b4628ab7a640882a7dd34bfe222}{OCTOSPI\+\_\+\+WCCR\+\_\+\+IDTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e3eeb324992e21f9e402dc851ac9bc0}{OCTOSPI\+\_\+\+WCCR\+\_\+\+IDTR\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WCCR\+\_\+\+ISIZE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad23da7ebf4cffd823a464e91af00dfc1}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ISIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+ISIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4fde2f4c4d8c16aec31d69e492f1c0}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ISIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad23da7ebf4cffd823a464e91af00dfc1}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ISIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6c6fbd26adca50badd6d920a8f752dd}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ISIZE\+\_\+0}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+ISIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga445b9f6f88a776f23c7f0b1b476034fb}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ISIZE\+\_\+1}}~(0x2\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+ISIZE\+\_\+\+Pos)
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WCCR\+\_\+\+ADMODE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ee1a8750bf6cc5e6133a81957db6602}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ADMODE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+ADMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b4b0d505b614538f0a05872cfbda1e4}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ADMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ee1a8750bf6cc5e6133a81957db6602}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ADMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga820a53a78ea9fbb50e4ada37f05d22a1}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ADMODE\+\_\+0}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+ADMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad60fac843b90bdc7c18f62a9959c3e56}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ADMODE\+\_\+1}}~(0x2\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+ADMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfea2976a5a786e35f8e25401288882d}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ADMODE\+\_\+2}}~(0x4\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+ADMODE\+\_\+\+Pos)
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WCCR\+\_\+\+ADDTR\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf7fb64a8b8362388580178b9cf75f48}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ADDTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+ADDTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga951dbb706df2b0ec0715abebf89779de}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ADDTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf7fb64a8b8362388580178b9cf75f48}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ADDTR\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WCCR\+\_\+\+ADSIZE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41e314011b287eae6d924128411a76ab}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ADSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+ADSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab1803b599ac7372c517a0ac269a836}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ADSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41e314011b287eae6d924128411a76ab}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ADSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab774d1d984bf2cbd2edab232a41bb032}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ADSIZE\+\_\+0}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+ADSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b4490e4afae2330aceb8c0041508b32}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ADSIZE\+\_\+1}}~(0x2\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+ADSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WCCR\+\_\+\+ABMODE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100c214fcdcf6398c760ecb61db9f722}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ABMODE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+ABMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99f08c88c56687b74addcfa1482b033b}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ABMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100c214fcdcf6398c760ecb61db9f722}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ABMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4da09cca2ca28abcfd0b8acf0778b0cb}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ABMODE\+\_\+0}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+ABMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50acef2692d47a4bd431b13ccfc0405}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ABMODE\+\_\+1}}~(0x2\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+ABMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe0e9e7f2f5eff4637d63a63e44b718}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ABMODE\+\_\+2}}~(0x4\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+ABMODE\+\_\+\+Pos)
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WCCR\+\_\+\+ABDTR\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7388ed1777c26e669f184e86ced2b72e}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ABDTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+ABDTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50a7692751fe7e98247f05bc978af600}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ABDTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7388ed1777c26e669f184e86ced2b72e}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ABDTR\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WCCR\+\_\+\+ABSIZE\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb00fea427896e378b0acdff091855a9}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ABSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+ABSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f6bd87aae512158afe3671651d86ea7}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ABSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb00fea427896e378b0acdff091855a9}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ABSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1cd5cdba5948f07ec8b7ac395e47a2f}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ABSIZE\+\_\+0}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+ABSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95017965f9168c20c07a88d4f33908f5}{OCTOSPI\+\_\+\+WCCR\+\_\+\+ABSIZE\+\_\+1}}~(0x2\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+ABSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WCCR\+\_\+\+DMODE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9309b176a3961e5a1b40da570094a5bf}{OCTOSPI\+\_\+\+WCCR\+\_\+\+DMODE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+DMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e47f94c9506e699abc7acb8353ee54}{OCTOSPI\+\_\+\+WCCR\+\_\+\+DMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9309b176a3961e5a1b40da570094a5bf}{OCTOSPI\+\_\+\+WCCR\+\_\+\+DMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad677951cfbc20192591bb2a095df7cdd}{OCTOSPI\+\_\+\+WCCR\+\_\+\+DMODE\+\_\+0}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+DMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf79498af2fbd0a9a89d5a795254867c1}{OCTOSPI\+\_\+\+WCCR\+\_\+\+DMODE\+\_\+1}}~(0x2\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+DMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41ff61de95dd2c032dd0e4d50a63e23e}{OCTOSPI\+\_\+\+WCCR\+\_\+\+DMODE\+\_\+2}}~(0x4\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+DMODE\+\_\+\+Pos)
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WCCR\+\_\+\+DDTR\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5a5829b92809aa1b1803b7ede033d29}{OCTOSPI\+\_\+\+WCCR\+\_\+\+DDTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+DDTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a87e7da681d744021b5d5d2443a4500}{OCTOSPI\+\_\+\+WCCR\+\_\+\+DDTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5a5829b92809aa1b1803b7ede033d29}{OCTOSPI\+\_\+\+WCCR\+\_\+\+DDTR\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WCCR\+\_\+\+DQSE\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93933ebbe7cbedcc8eff864739911c02}{OCTOSPI\+\_\+\+WCCR\+\_\+\+DQSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+DQSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9df40bf13c3700b396dd1129980290a9}{OCTOSPI\+\_\+\+WCCR\+\_\+\+DQSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93933ebbe7cbedcc8eff864739911c02}{OCTOSPI\+\_\+\+WCCR\+\_\+\+DQSE\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WCCR\+\_\+\+SIOO\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4df94a3d66102c2294ddd568437f096}{OCTOSPI\+\_\+\+WCCR\+\_\+\+SIOO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+WCCR\+\_\+\+SIOO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2d6789c714625b099011a59a56c991d}{OCTOSPI\+\_\+\+WCCR\+\_\+\+SIOO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4df94a3d66102c2294ddd568437f096}{OCTOSPI\+\_\+\+WCCR\+\_\+\+SIOO\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WTCR\+\_\+\+DCYC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe194f5040e595c8edd8b62d41d923d4}{OCTOSPI\+\_\+\+WTCR\+\_\+\+DCYC\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OCTOSPI\+\_\+\+WTCR\+\_\+\+DCYC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a04cadb00acdc7849264af2b81833a}{OCTOSPI\+\_\+\+WTCR\+\_\+\+DCYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe194f5040e595c8edd8b62d41d923d4}{OCTOSPI\+\_\+\+WTCR\+\_\+\+DCYC\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WIR\+\_\+\+INSTRUCTION\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78cf9a28b363ed81a1d17ff076bee115}{OCTOSPI\+\_\+\+WIR\+\_\+\+INSTRUCTION\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ OCTOSPI\+\_\+\+WIR\+\_\+\+INSTRUCTION\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb77311cbc0891c0e513d2bd7518b8c4}{OCTOSPI\+\_\+\+WIR\+\_\+\+INSTRUCTION}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78cf9a28b363ed81a1d17ff076bee115}{OCTOSPI\+\_\+\+WIR\+\_\+\+INSTRUCTION\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+WABR\+\_\+\+ALTERNATE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb266e5d16a8010e24ad005a2a9adb3d}{OCTOSPI\+\_\+\+WABR\+\_\+\+ALTERNATE\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ OCTOSPI\+\_\+\+WABR\+\_\+\+ALTERNATE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fe7d1c8d0bd17b277a605729b27ed78}{OCTOSPI\+\_\+\+WABR\+\_\+\+ALTERNATE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb266e5d16a8010e24ad005a2a9adb3d}{OCTOSPI\+\_\+\+WABR\+\_\+\+ALTERNATE\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+HLCR\+\_\+\+LM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9968cd2f8ad91fc9cee11773934f2b19}{OCTOSPI\+\_\+\+HLCR\+\_\+\+LM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+HLCR\+\_\+\+LM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadca66103b5120764ff625b57a2a42d3f}{OCTOSPI\+\_\+\+HLCR\+\_\+\+LM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9968cd2f8ad91fc9cee11773934f2b19}{OCTOSPI\+\_\+\+HLCR\+\_\+\+LM\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+HLCR\+\_\+\+WZL\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae54f8a5063f335ade75e5a7f17fdf2ec}{OCTOSPI\+\_\+\+HLCR\+\_\+\+WZL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPI\+\_\+\+HLCR\+\_\+\+WZL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf63e33638606ef2d1ea73e99951dea1d}{OCTOSPI\+\_\+\+HLCR\+\_\+\+WZL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae54f8a5063f335ade75e5a7f17fdf2ec}{OCTOSPI\+\_\+\+HLCR\+\_\+\+WZL\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+HLCR\+\_\+\+TACC\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga811408620f7808fcff811df66497c929}{OCTOSPI\+\_\+\+HLCR\+\_\+\+TACC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ OCTOSPI\+\_\+\+HLCR\+\_\+\+TACC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad79e6b88b1af944239a722678d1f542a}{OCTOSPI\+\_\+\+HLCR\+\_\+\+TACC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga811408620f7808fcff811df66497c929}{OCTOSPI\+\_\+\+HLCR\+\_\+\+TACC\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+HLCR\+\_\+\+TRWR\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dada8ea12eca497f11526f17c376847}{OCTOSPI\+\_\+\+HLCR\+\_\+\+TRWR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ OCTOSPI\+\_\+\+HLCR\+\_\+\+TRWR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0d23d70a3e7ba0117f026ac264fb5c3}{OCTOSPI\+\_\+\+HLCR\+\_\+\+TRWR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dada8ea12eca497f11526f17c376847}{OCTOSPI\+\_\+\+HLCR\+\_\+\+TRWR\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+VER\+\_\+\+VER\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f935c660b054f7c45b93d917cecbc98}{OCTOSPI\+\_\+\+VER\+\_\+\+VER\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ OCTOSPI\+\_\+\+VER\+\_\+\+VER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7f6f444948ba14b7ebf35134ee604d}{OCTOSPI\+\_\+\+VER\+\_\+\+VER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f935c660b054f7c45b93d917cecbc98}{OCTOSPI\+\_\+\+VER\+\_\+\+VER\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+ID\+\_\+\+ID\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga759acb6a100d1e9440cb437bf2a6a723}{OCTOSPI\+\_\+\+ID\+\_\+\+ID\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ OCTOSPI\+\_\+\+ID\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad15011dfcbcff89adac73126dd4f48eb}{OCTOSPI\+\_\+\+ID\+\_\+\+ID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga759acb6a100d1e9440cb437bf2a6a723}{OCTOSPI\+\_\+\+ID\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPI\+\_\+\+MID\+\_\+\+MID\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13aa4c0b6c109420ce7e4cbb14db939f}{OCTOSPI\+\_\+\+MID\+\_\+\+MID\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ OCTOSPI\+\_\+\+MID\+\_\+\+MID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74370a108ba46a5d9bcab3b3187f38f}{OCTOSPI\+\_\+\+MID\+\_\+\+MID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13aa4c0b6c109420ce7e4cbb14db939f}{OCTOSPI\+\_\+\+MID\+\_\+\+MID\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPIM\+\_\+\+CR\+\_\+\+MUXEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62c68820b4573ebbf8df4619b98966a0}{OCTOSPIM\+\_\+\+CR\+\_\+\+MUXEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPIM\+\_\+\+CR\+\_\+\+MUXEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf68755306b8b1782a4a1e6cef5d10c63}{OCTOSPIM\+\_\+\+CR\+\_\+\+MUXEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62c68820b4573ebbf8df4619b98966a0}{OCTOSPIM\+\_\+\+CR\+\_\+\+MUXEN\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPIM\+\_\+\+CR\+\_\+\+REQ2\+ACK\+\_\+\+TIME\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315590f4a5d4ef779f7b387470703818}{OCTOSPIM\+\_\+\+CR\+\_\+\+REQ2\+ACK\+\_\+\+TIME\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ OCTOSPIM\+\_\+\+CR\+\_\+\+REQ2\+ACK\+\_\+\+TIME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c84f409471bcf0f9793a0b210a5bd89}{OCTOSPIM\+\_\+\+CR\+\_\+\+REQ2\+ACK\+\_\+\+TIME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315590f4a5d4ef779f7b387470703818}{OCTOSPIM\+\_\+\+CR\+\_\+\+REQ2\+ACK\+\_\+\+TIME\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPIM\+\_\+\+PCR\+\_\+\+CLKEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae98042eebc479843964bc1a8601eb2e4}{OCTOSPIM\+\_\+\+PCR\+\_\+\+CLKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPIM\+\_\+\+PCR\+\_\+\+CLKEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45a9fa3ed586821dbc195b5b302d73a8}{OCTOSPIM\+\_\+\+PCR\+\_\+\+CLKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae98042eebc479843964bc1a8601eb2e4}{OCTOSPIM\+\_\+\+PCR\+\_\+\+CLKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPIM\+\_\+\+PCR\+\_\+\+CLKSRC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gababe76ffdc8963e51108bb278aa3c189}{OCTOSPIM\+\_\+\+PCR\+\_\+\+CLKSRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPIM\+\_\+\+PCR\+\_\+\+CLKSRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1e669468d44e6045723935ea1adf73}{OCTOSPIM\+\_\+\+PCR\+\_\+\+CLKSRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gababe76ffdc8963e51108bb278aa3c189}{OCTOSPIM\+\_\+\+PCR\+\_\+\+CLKSRC\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPIM\+\_\+\+PCR\+\_\+\+DQSEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0784674b6f9ba1bc3fb27d5bb316704d}{OCTOSPIM\+\_\+\+PCR\+\_\+\+DQSEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPIM\+\_\+\+PCR\+\_\+\+DQSEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1102ff5e5aa665ce8a6fcff3954d82}{OCTOSPIM\+\_\+\+PCR\+\_\+\+DQSEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0784674b6f9ba1bc3fb27d5bb316704d}{OCTOSPIM\+\_\+\+PCR\+\_\+\+DQSEN\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPIM\+\_\+\+PCR\+\_\+\+DQSSRC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27562035abfa17eaf2d1e9f7b3283d46}{OCTOSPIM\+\_\+\+PCR\+\_\+\+DQSSRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPIM\+\_\+\+PCR\+\_\+\+DQSSRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74fb4aa4f12a37743bdd7cd0ff773a05}{OCTOSPIM\+\_\+\+PCR\+\_\+\+DQSSRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27562035abfa17eaf2d1e9f7b3283d46}{OCTOSPIM\+\_\+\+PCR\+\_\+\+DQSSRC\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPIM\+\_\+\+PCR\+\_\+\+NCSEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d9bd111b2b6d4b3abff7a358e5bdad2}{OCTOSPIM\+\_\+\+PCR\+\_\+\+NCSEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPIM\+\_\+\+PCR\+\_\+\+NCSEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f5faf1e46d57828c757339c2706ee52}{OCTOSPIM\+\_\+\+PCR\+\_\+\+NCSEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d9bd111b2b6d4b3abff7a358e5bdad2}{OCTOSPIM\+\_\+\+PCR\+\_\+\+NCSEN\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPIM\+\_\+\+PCR\+\_\+\+NCSSRC\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f79e40df2d766605d69f1bbc00ee15c}{OCTOSPIM\+\_\+\+PCR\+\_\+\+NCSSRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPIM\+\_\+\+PCR\+\_\+\+NCSSRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2b7e44aa4bea6fe57f6276ccb31473e}{OCTOSPIM\+\_\+\+PCR\+\_\+\+NCSSRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f79e40df2d766605d69f1bbc00ee15c}{OCTOSPIM\+\_\+\+PCR\+\_\+\+NCSSRC\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPIM\+\_\+\+PCR\+\_\+\+IOLEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fbcd2d0d3e2693f35eeb31c4323e77f}{OCTOSPIM\+\_\+\+PCR\+\_\+\+IOLEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPIM\+\_\+\+PCR\+\_\+\+IOLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0f47cbe24de6f1ea1841acc1c740508}{OCTOSPIM\+\_\+\+PCR\+\_\+\+IOLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fbcd2d0d3e2693f35eeb31c4323e77f}{OCTOSPIM\+\_\+\+PCR\+\_\+\+IOLEN\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPIM\+\_\+\+PCR\+\_\+\+IOLSRC\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8e348b71a5d32ccfff94adf2cb0e123}{OCTOSPIM\+\_\+\+PCR\+\_\+\+IOLSRC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OCTOSPIM\+\_\+\+PCR\+\_\+\+IOLSRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911ad695fbe48bc6d2b04d4b25bc7a4b}{OCTOSPIM\+\_\+\+PCR\+\_\+\+IOLSRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8e348b71a5d32ccfff94adf2cb0e123}{OCTOSPIM\+\_\+\+PCR\+\_\+\+IOLSRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b0ace66fdeb418a76de3ff9b6654b88}{OCTOSPIM\+\_\+\+PCR\+\_\+\+IOLSRC\+\_\+0}}~(0x1\+UL $<$$<$ OCTOSPIM\+\_\+\+PCR\+\_\+\+IOLSRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d457b673ef7760c61f19caaecdd66e6}{OCTOSPIM\+\_\+\+PCR\+\_\+\+IOLSRC\+\_\+1}}~(0x2\+UL $<$$<$ OCTOSPIM\+\_\+\+PCR\+\_\+\+IOLSRC\+\_\+\+Pos)
\item 
\#define {\bfseries OCTOSPIM\+\_\+\+PCR\+\_\+\+IOHEN\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0f14d1d4457b871a02caee6f7ed85bd}{OCTOSPIM\+\_\+\+PCR\+\_\+\+IOHEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OCTOSPIM\+\_\+\+PCR\+\_\+\+IOHEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b8b82d58ba88e3e81685e1c9b82be7d}{OCTOSPIM\+\_\+\+PCR\+\_\+\+IOHEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0f14d1d4457b871a02caee6f7ed85bd}{OCTOSPIM\+\_\+\+PCR\+\_\+\+IOHEN\+\_\+\+Msk}}
\item 
\#define {\bfseries OCTOSPIM\+\_\+\+PCR\+\_\+\+IOHSRC\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a372238cfec7a515c0cd3db5c015599}{OCTOSPIM\+\_\+\+PCR\+\_\+\+IOHSRC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OCTOSPIM\+\_\+\+PCR\+\_\+\+IOHSRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d07e623fef2353492e4b51a1f327d83}{OCTOSPIM\+\_\+\+PCR\+\_\+\+IOHSRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a372238cfec7a515c0cd3db5c015599}{OCTOSPIM\+\_\+\+PCR\+\_\+\+IOHSRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac00258ac6f6f5275652e24fed60b19e}{OCTOSPIM\+\_\+\+PCR\+\_\+\+IOHSRC\+\_\+0}}~(0x1\+UL $<$$<$ OCTOSPIM\+\_\+\+PCR\+\_\+\+IOHSRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeddcf8496b15dab7c11d23b13eae6d7}{OCTOSPIM\+\_\+\+PCR\+\_\+\+IOHSRC\+\_\+1}}~(0x2\+UL $<$$<$ OCTOSPIM\+\_\+\+PCR\+\_\+\+IOHSRC\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+SR\+\_\+\+C1\+VAL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac95e69107c67978e122d797de315df26}{COMP\+\_\+\+SR\+\_\+\+C1\+VAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+SR\+\_\+\+C1\+VAL\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+SR\+\_\+\+C1\+VAL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac95e69107c67978e122d797de315df26}{COMP\+\_\+\+SR\+\_\+\+C1\+VAL\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+SR\+\_\+\+C2\+VAL\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8bf33d8ada9ddba399b1d147af66470}{COMP\+\_\+\+SR\+\_\+\+C2\+VAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+SR\+\_\+\+C2\+VAL\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+SR\+\_\+\+C2\+VAL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8bf33d8ada9ddba399b1d147af66470}{COMP\+\_\+\+SR\+\_\+\+C2\+VAL\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+SR\+\_\+\+C1\+IF\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga486386ed8a6a778d4a384f6926e15034}{COMP\+\_\+\+SR\+\_\+\+C1\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+SR\+\_\+\+C1\+IF\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+SR\+\_\+\+C1\+IF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga486386ed8a6a778d4a384f6926e15034}{COMP\+\_\+\+SR\+\_\+\+C1\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+SR\+\_\+\+C2\+IF\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga830081c036ae60c6c6e634c5a304f9e1}{COMP\+\_\+\+SR\+\_\+\+C2\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+SR\+\_\+\+C2\+IF\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+SR\+\_\+\+C2\+IF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga830081c036ae60c6c6e634c5a304f9e1}{COMP\+\_\+\+SR\+\_\+\+C2\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+ICFR\+\_\+\+C1\+IF\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f51cd5338a4a0dbe9071f56f39e51e8}{COMP\+\_\+\+ICFR\+\_\+\+C1\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+ICFR\+\_\+\+C1\+IF\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+ICFR\+\_\+\+C1\+IF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f51cd5338a4a0dbe9071f56f39e51e8}{COMP\+\_\+\+ICFR\+\_\+\+C1\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+ICFR\+\_\+\+C2\+IF\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf651c68759fa8ec188d1b88e4ab17fa0}{COMP\+\_\+\+ICFR\+\_\+\+C2\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+ICFR\+\_\+\+C2\+IF\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+ICFR\+\_\+\+C2\+IF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf651c68759fa8ec188d1b88e4ab17fa0}{COMP\+\_\+\+ICFR\+\_\+\+C2\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+OR\+\_\+\+AFOPA6\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb2afbbe467f41e3633b6ad5ddcb3a8}{COMP\+\_\+\+OR\+\_\+\+AFOPA6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+OR\+\_\+\+AFOPA6\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+OR\+\_\+\+AFOPA6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb2afbbe467f41e3633b6ad5ddcb3a8}{COMP\+\_\+\+OR\+\_\+\+AFOPA6\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+OR\+\_\+\+AFOPA8\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad11e68efe96f243b544c6f76ae0bb498}{COMP\+\_\+\+OR\+\_\+\+AFOPA8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+OR\+\_\+\+AFOPA8\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+OR\+\_\+\+AFOPA8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad11e68efe96f243b544c6f76ae0bb498}{COMP\+\_\+\+OR\+\_\+\+AFOPA8\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+OR\+\_\+\+AFOPB12\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb2bf52b4142c23cdda882c5d0518e5d}{COMP\+\_\+\+OR\+\_\+\+AFOPB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+OR\+\_\+\+AFOPB12\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+OR\+\_\+\+AFOPB12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb2bf52b4142c23cdda882c5d0518e5d}{COMP\+\_\+\+OR\+\_\+\+AFOPB12\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+OR\+\_\+\+AFOPE6\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1dadc1f34e96d125f9e20a86cbcd30d}{COMP\+\_\+\+OR\+\_\+\+AFOPE6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+OR\+\_\+\+AFOPE6\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+OR\+\_\+\+AFOPE6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1dadc1f34e96d125f9e20a86cbcd30d}{COMP\+\_\+\+OR\+\_\+\+AFOPE6\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+OR\+\_\+\+AFOPE15\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa12b44203edbd1f2bac1033e8d0a8992}{COMP\+\_\+\+OR\+\_\+\+AFOPE15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+OR\+\_\+\+AFOPE15\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+OR\+\_\+\+AFOPE15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa12b44203edbd1f2bac1033e8d0a8992}{COMP\+\_\+\+OR\+\_\+\+AFOPE15\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+OR\+\_\+\+AFOPG2\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813f976238332366f1a5031173f93fe7}{COMP\+\_\+\+OR\+\_\+\+AFOPG2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+OR\+\_\+\+AFOPG2\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+OR\+\_\+\+AFOPG2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813f976238332366f1a5031173f93fe7}{COMP\+\_\+\+OR\+\_\+\+AFOPG2\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+OR\+\_\+\+AFOPG3\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6e2fac43154c098053792e6c50c948e}{COMP\+\_\+\+OR\+\_\+\+AFOPG3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+OR\+\_\+\+AFOPG3\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+OR\+\_\+\+AFOPG3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6e2fac43154c098053792e6c50c948e}{COMP\+\_\+\+OR\+\_\+\+AFOPG3\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+OR\+\_\+\+AFOPG4\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d7683ddeca7e35106e003dbc53bf117}{COMP\+\_\+\+OR\+\_\+\+AFOPG4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+OR\+\_\+\+AFOPG4\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+OR\+\_\+\+AFOPG4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d7683ddeca7e35106e003dbc53bf117}{COMP\+\_\+\+OR\+\_\+\+AFOPG4\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+OR\+\_\+\+AFOPI1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2e743982e511a37920273f4ae4b2c1}{COMP\+\_\+\+OR\+\_\+\+AFOPI1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+OR\+\_\+\+AFOPI1\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+OR\+\_\+\+AFOPI1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2e743982e511a37920273f4ae4b2c1}{COMP\+\_\+\+OR\+\_\+\+AFOPI1\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+OR\+\_\+\+AFOPI4\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b93207ddf1d2bfde62246d0cbb6b64a}{COMP\+\_\+\+OR\+\_\+\+AFOPI4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+OR\+\_\+\+AFOPI4\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+OR\+\_\+\+AFOPI4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b93207ddf1d2bfde62246d0cbb6b64a}{COMP\+\_\+\+OR\+\_\+\+AFOPI4\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+OR\+\_\+\+AFOPK2\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1bad89c9fe9b5013e3c584a219edab0}{COMP\+\_\+\+OR\+\_\+\+AFOPK2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+OR\+\_\+\+AFOPK2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9242e7e73f73c9ff1cb7853a9ffb1c26}{COMP\+\_\+\+OR\+\_\+\+AFOPK2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1bad89c9fe9b5013e3c584a219edab0}{COMP\+\_\+\+OR\+\_\+\+AFOPK2\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+CFGRx\+\_\+\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82487dfc8eb62bde7ff6cfbdb51716f6}{COMP\+\_\+\+CFGRx\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CFGRx\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7fd2d2925041dd6cb67c4563297a880}{COMP\+\_\+\+CFGRx\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82487dfc8eb62bde7ff6cfbdb51716f6}{COMP\+\_\+\+CFGRx\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+CFGRx\+\_\+\+BRGEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995b5e49d64c481d1d0bd83a1790408b}{COMP\+\_\+\+CFGRx\+\_\+\+BRGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CFGRx\+\_\+\+BRGEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65f2a0409f7716e748ec6f1b3d7a00d}{COMP\+\_\+\+CFGRx\+\_\+\+BRGEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995b5e49d64c481d1d0bd83a1790408b}{COMP\+\_\+\+CFGRx\+\_\+\+BRGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+CFGRx\+\_\+\+SCALEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5072f0efd917ce5ffa3feb65ca14d08}{COMP\+\_\+\+CFGRx\+\_\+\+SCALEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CFGRx\+\_\+\+SCALEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265986cca7e4bd8e632e782683d1b7f1}{COMP\+\_\+\+CFGRx\+\_\+\+SCALEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5072f0efd917ce5ffa3feb65ca14d08}{COMP\+\_\+\+CFGRx\+\_\+\+SCALEN\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+CFGRx\+\_\+\+POLARITY\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca45dd1a646ac54393f78606086dd00}{COMP\+\_\+\+CFGRx\+\_\+\+POLARITY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CFGRx\+\_\+\+POLARITY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae051ebd80c07fef04b6dc6ae82ab2432}{COMP\+\_\+\+CFGRx\+\_\+\+POLARITY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca45dd1a646ac54393f78606086dd00}{COMP\+\_\+\+CFGRx\+\_\+\+POLARITY\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+CFGRx\+\_\+\+WINMODE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1b11cf542b7590fa710ee0ea1032cfe}{COMP\+\_\+\+CFGRx\+\_\+\+WINMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CFGRx\+\_\+\+WINMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72f8aeed66b0408d3d2df7424b65130c}{COMP\+\_\+\+CFGRx\+\_\+\+WINMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1b11cf542b7590fa710ee0ea1032cfe}{COMP\+\_\+\+CFGRx\+\_\+\+WINMODE\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+CFGRx\+\_\+\+ITEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9474256b3da5ee2494265ff1cedcf59b}{COMP\+\_\+\+CFGRx\+\_\+\+ITEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CFGRx\+\_\+\+ITEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18952f93f3d8afb1f529d298780c9cd}{COMP\+\_\+\+CFGRx\+\_\+\+ITEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9474256b3da5ee2494265ff1cedcf59b}{COMP\+\_\+\+CFGRx\+\_\+\+ITEN\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+CFGRx\+\_\+\+HYST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d864110e938fd092e70c9e5e12c151}{COMP\+\_\+\+CFGRx\+\_\+\+HYST\+\_\+\+Msk}}~(0x3\+UL $<$$<$ COMP\+\_\+\+CFGRx\+\_\+\+HYST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb698ee84376550cccbcc434a0ff975e}{COMP\+\_\+\+CFGRx\+\_\+\+HYST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d864110e938fd092e70c9e5e12c151}{COMP\+\_\+\+CFGRx\+\_\+\+HYST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1073845d06bd6570b18756fdddcbb3a3}{COMP\+\_\+\+CFGRx\+\_\+\+HYST\+\_\+0}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CFGRx\+\_\+\+HYST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8e9d5884543cc1c70bb4a9379b6426}{COMP\+\_\+\+CFGRx\+\_\+\+HYST\+\_\+1}}~(0x2\+UL $<$$<$ COMP\+\_\+\+CFGRx\+\_\+\+HYST\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+CFGRx\+\_\+\+PWRMODE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c9e477f9a4e88929ab8e167ff11ece}{COMP\+\_\+\+CFGRx\+\_\+\+PWRMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ COMP\+\_\+\+CFGRx\+\_\+\+PWRMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05a79dfceae6aa7b7e4751d9d4ceb4fa}{COMP\+\_\+\+CFGRx\+\_\+\+PWRMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c9e477f9a4e88929ab8e167ff11ece}{COMP\+\_\+\+CFGRx\+\_\+\+PWRMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a24ff37e7e3f041e47ccae4ed9b87c7}{COMP\+\_\+\+CFGRx\+\_\+\+PWRMODE\+\_\+0}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CFGRx\+\_\+\+PWRMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4909c0813d8393148dd0ec2acb465c9}{COMP\+\_\+\+CFGRx\+\_\+\+PWRMODE\+\_\+1}}~(0x2\+UL $<$$<$ COMP\+\_\+\+CFGRx\+\_\+\+PWRMODE\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+CFGRx\+\_\+\+INMSEL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f0eddc226dea078cc37e322729ec424}{COMP\+\_\+\+CFGRx\+\_\+\+INMSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ COMP\+\_\+\+CFGRx\+\_\+\+INMSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68803fdd0e7dc956b75858a6abbee34a}{COMP\+\_\+\+CFGRx\+\_\+\+INMSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f0eddc226dea078cc37e322729ec424}{COMP\+\_\+\+CFGRx\+\_\+\+INMSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6836f9e1a153c50fc33ad4d9666fcbe1}{COMP\+\_\+\+CFGRx\+\_\+\+INMSEL\+\_\+0}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CFGRx\+\_\+\+INMSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52cee49cbb1eb9b0d31611479ffd04b4}{COMP\+\_\+\+CFGRx\+\_\+\+INMSEL\+\_\+1}}~(0x2\+UL $<$$<$ COMP\+\_\+\+CFGRx\+\_\+\+INMSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4df8a0938747d0e3c397bfb93098c5c1}{COMP\+\_\+\+CFGRx\+\_\+\+INMSEL\+\_\+2}}~(0x4\+UL $<$$<$ COMP\+\_\+\+CFGRx\+\_\+\+INMSEL\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+CFGRx\+\_\+\+INPSEL\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50fdd733ecdc619fd8f9c5c79df8175f}{COMP\+\_\+\+CFGRx\+\_\+\+INPSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CFGRx\+\_\+\+INPSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07cd712e23ad37ddeb9ad3fc07e9e065}{COMP\+\_\+\+CFGRx\+\_\+\+INPSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50fdd733ecdc619fd8f9c5c79df8175f}{COMP\+\_\+\+CFGRx\+\_\+\+INPSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+CFGRx\+\_\+\+BLANKING\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159e58b7b0331c56ad5074824a65646b}{COMP\+\_\+\+CFGRx\+\_\+\+BLANKING\+\_\+\+Msk}}~(0x\+FUL $<$$<$ COMP\+\_\+\+CFGRx\+\_\+\+BLANKING\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga861d6b3bb4b3e20bc090c3822a49e948}{COMP\+\_\+\+CFGRx\+\_\+\+BLANKING}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159e58b7b0331c56ad5074824a65646b}{COMP\+\_\+\+CFGRx\+\_\+\+BLANKING\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4605f60ae9cee46417a1772d27d18351}{COMP\+\_\+\+CFGRx\+\_\+\+BLANKING\+\_\+0}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CFGRx\+\_\+\+BLANKING\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7e7b39c5f0d27dbdc7d2767abdea2f5}{COMP\+\_\+\+CFGRx\+\_\+\+BLANKING\+\_\+1}}~(0x2\+UL $<$$<$ COMP\+\_\+\+CFGRx\+\_\+\+BLANKING\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa04eb71a43da8a16438f63f3c33620d8}{COMP\+\_\+\+CFGRx\+\_\+\+BLANKING\+\_\+2}}~(0x4\+UL $<$$<$ COMP\+\_\+\+CFGRx\+\_\+\+BLANKING\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+CFGRx\+\_\+\+LOCK\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b0220112f7f908363b76d520608b890}{COMP\+\_\+\+CFGRx\+\_\+\+LOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CFGRx\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7803af31e9a9aaa0113f8f29b25fd4f8}{COMP\+\_\+\+CFGRx\+\_\+\+LOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b0220112f7f908363b76d520608b890}{COMP\+\_\+\+CFGRx\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b32c050e6d9482a819e0107ceb9f83}{USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{USART\+\_\+\+CR1\+\_\+\+UE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b32c050e6d9482a819e0107ceb9f83}{USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+UESM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c1b9313fa3cc9ed8f080deb97c42abe}{USART\+\_\+\+CR1\+\_\+\+UESM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+UESM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf035f3a6674183945975fdda9e5d3a}{USART\+\_\+\+CR1\+\_\+\+UESM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c1b9313fa3cc9ed8f080deb97c42abe}{USART\+\_\+\+CR1\+\_\+\+UESM\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625927bbfd40ce911de7183cae92e682}{USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{USART\+\_\+\+CR1\+\_\+\+RE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625927bbfd40ce911de7183cae92e682}{USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c5e02008c2fde7c5f0070d94ee77bce}{USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{USART\+\_\+\+CR1\+\_\+\+TE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c5e02008c2fde7c5f0070d94ee77bce}{USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad37a38ae2c8a059a922f5b33c5c2aa}{USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{USART\+\_\+\+CR1\+\_\+\+IDLEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad37a38ae2c8a059a922f5b33c5c2aa}{USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+RXFNEIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9429c0ab60d7c8e4430465d4c0fc1ec8}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+RXFNEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+RXFNEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8342cbdabe2a5ae03ee73452a9ebf935}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+RXFNEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9429c0ab60d7c8e4430465d4c0fc1ec8}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+RXFNEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3ff7666f8e81e2cf6d40bebaf0a84b7}{USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{USART\+\_\+\+CR1\+\_\+\+TCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3ff7666f8e81e2cf6d40bebaf0a84b7}{USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+TXFNFIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6dab3533476c5c6e30d8316963053b4}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+TXFNFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+TXFNFIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91ad128d8b96d94461290e19164bbfc3}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+TXFNFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6dab3533476c5c6e30d8316963053b4}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+TXFNFIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99fb4719a46d6d1d423d7ffe7ce06e1}{USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{USART\+\_\+\+CR1\+\_\+\+PEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99fb4719a46d6d1d423d7ffe7ce06e1}{USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08638afebc30caad3337f1faac6d904e}{USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}{USART\+\_\+\+CR1\+\_\+\+PS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08638afebc30caad3337f1faac6d904e}{USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60894c2937928b5ca83fe73e60e1c9c1}{USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{USART\+\_\+\+CR1\+\_\+\+PCE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60894c2937928b5ca83fe73e60e1c9c1}{USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0bc41f3a11fced743f19684211eacd6}{USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad831dfc169fcf14b7284984dbecf322d}{USART\+\_\+\+CR1\+\_\+\+WAKE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0bc41f3a11fced743f19684211eacd6}{USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5f5bc798207f9cc9e54ab080637634}{USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Msk}}~(0x10001\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}{USART\+\_\+\+CR1\+\_\+M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5f5bc798207f9cc9e54ab080637634}{USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+M0\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50313a1d273a0fdbeea56839fb97996d}{USART\+\_\+\+CR1\+\_\+\+M0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+M0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf15ab248c1ff14e344bf95a494c3ad8}{USART\+\_\+\+CR1\+\_\+\+M0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50313a1d273a0fdbeea56839fb97996d}{USART\+\_\+\+CR1\+\_\+\+M0\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+MME\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1337df7835fb7605f567f8c23336510}{USART\+\_\+\+CR1\+\_\+\+MME\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+MME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae32b0c22f90fa8295d2ed96c2fd54d}{USART\+\_\+\+CR1\+\_\+\+MME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1337df7835fb7605f567f8c23336510}{USART\+\_\+\+CR1\+\_\+\+MME\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+CMIE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b5174025558ca07302b4cbd4c3a3c93}{USART\+\_\+\+CR1\+\_\+\+CMIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+CMIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac6e25c121fc78142f8866809bc98aaa}{USART\+\_\+\+CR1\+\_\+\+CMIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b5174025558ca07302b4cbd4c3a3c93}{USART\+\_\+\+CR1\+\_\+\+CMIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac009e53008167c20955efe87a147ea02}{USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed6caeb0cb48f1a7b34090f31a92a8e2}{USART\+\_\+\+CR1\+\_\+\+OVER8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac009e53008167c20955efe87a147ea02}{USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9847feffa692f728663f3c612cbf4f2e}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d95af966e08146e1172c4b828bda38}{USART\+\_\+\+CR1\+\_\+\+DEDT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9847feffa692f728663f3c612cbf4f2e}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b664114104da4e943d96b59ba37142}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+0}}~(0x01\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9691b8bc3d8dcc892379bf7d920b6396}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+1}}~(0x02\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeafaf7f6ddcceffd20558f162dd9c8e1}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+2}}~(0x04\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe2670a86aa9a616ff375b6930ffa70b}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+3}}~(0x08\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa005f970098bde194883b57529b0d306}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+4}}~(0x10\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf428b58fe78a921cec6d585556253c7}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bdc2e80e4545996ecb5901915d13e28}{USART\+\_\+\+CR1\+\_\+\+DEAT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf428b58fe78a921cec6d585556253c7}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c5a5427a9d6f31a4dff944079379c3}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+0}}~(0x01\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga915c67729309721386a3211e7ef9c097}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+1}}~(0x02\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37334305484b5177eb2b0c0fbd38f333}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+2}}~(0x04\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad9044f6093b026dae8651416935dd2a}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+3}}~(0x08\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21679d47bc5412b3ff3821da03d3695e}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+4}}~(0x10\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+RTOIE\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb1575795973e3e34e3fe4bb420a8d58}{USART\+\_\+\+CR1\+\_\+\+RTOIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+RTOIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfe55005a97f8ea7ca8e630e6c08912d}{USART\+\_\+\+CR1\+\_\+\+RTOIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb1575795973e3e34e3fe4bb420a8d58}{USART\+\_\+\+CR1\+\_\+\+RTOIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+EOBIE\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c5a159ef2d22e88ce651ee3b9ea54a6}{USART\+\_\+\+CR1\+\_\+\+EOBIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+EOBIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae527749fded038f642974711b1d53ba3}{USART\+\_\+\+CR1\+\_\+\+EOBIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c5a159ef2d22e88ce651ee3b9ea54a6}{USART\+\_\+\+CR1\+\_\+\+EOBIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+M1\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c47c9950e9e8727dfc74abaf4be164}{USART\+\_\+\+CR1\+\_\+\+M1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+M1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae19a4c9577dfb1569cf6f564fe6c4949}{USART\+\_\+\+CR1\+\_\+\+M1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c47c9950e9e8727dfc74abaf4be164}{USART\+\_\+\+CR1\+\_\+\+M1\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+FIFOEN\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8df13e70aaef03c9f1f387b9f7225bd6}{USART\+\_\+\+CR1\+\_\+\+FIFOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+FIFOEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5e9fc4111b0159c65811f6a206c192}{USART\+\_\+\+CR1\+\_\+\+FIFOEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8df13e70aaef03c9f1f387b9f7225bd6}{USART\+\_\+\+CR1\+\_\+\+FIFOEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+TXFEIE\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034591062f99513ae1cc055e4d1c6364}{USART\+\_\+\+CR1\+\_\+\+TXFEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+TXFEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80e139b33533a335a75c58ef2e3ca3c}{USART\+\_\+\+CR1\+\_\+\+TXFEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034591062f99513ae1cc055e4d1c6364}{USART\+\_\+\+CR1\+\_\+\+TXFEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+RXFFIE\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a93d3dee1458add2e7d2dd694128cd}{USART\+\_\+\+CR1\+\_\+\+RXFFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+RXFFIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d438200ec45e5fe92171128fcf48437}{USART\+\_\+\+CR1\+\_\+\+RXFFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a93d3dee1458add2e7d2dd694128cd}{USART\+\_\+\+CR1\+\_\+\+RXFFIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+RXNEIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8342cbdabe2a5ae03ee73452a9ebf935}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+RXFNEIE}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+TXEIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91ad128d8b96d94461290e19164bbfc3}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+TXFNFIE}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+SLVEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf899752e02436dbe09822a53ec11fcf}{USART\+\_\+\+CR2\+\_\+\+SLVEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+SLVEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga134485f9d7bc55e1e42ed5b9ad2aa63c}{USART\+\_\+\+CR2\+\_\+\+SLVEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf899752e02436dbe09822a53ec11fcf}{USART\+\_\+\+CR2\+\_\+\+SLVEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750047210c68047fa0f47ed4a229185a}{USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2def80ad9addd71c47ae109056bd19b}{USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750047210c68047fa0f47ed4a229185a}{USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+ADDM7\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d874b6e6c6b5631df3733e355ed295a}{USART\+\_\+\+CR2\+\_\+\+ADDM7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+ADDM7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8588feb26d8b36054a060d6b691823}{USART\+\_\+\+CR2\+\_\+\+ADDM7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d874b6e6c6b5631df3733e355ed295a}{USART\+\_\+\+CR2\+\_\+\+ADDM7\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d54a2e633ef8dda121c9d5670a5de5}{USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f9bc41700717fd93548e0e95b6072ed}{USART\+\_\+\+CR2\+\_\+\+LBDL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d54a2e633ef8dda121c9d5670a5de5}{USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55383a0b8d928fd50c18c62faf44a7b}{USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}{USART\+\_\+\+CR2\+\_\+\+LBDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55383a0b8d928fd50c18c62faf44a7b}{USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d515f33359c44365712bfbcf34c7e94}{USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}{USART\+\_\+\+CR2\+\_\+\+LBCL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d515f33359c44365712bfbcf34c7e94}{USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65c8198c5780edaa8ef67706d7d1ea34}{USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{USART\+\_\+\+CR2\+\_\+\+CPHA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65c8198c5780edaa8ef67706d7d1ea34}{USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182e2b837ab775c53868a37a1e4eb05a}{USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68}{USART\+\_\+\+CR2\+\_\+\+CPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182e2b837ab775c53868a37a1e4eb05a}{USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6a20180f8b2ad531009b33ecec1ed2}{USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853}{USART\+\_\+\+CR2\+\_\+\+CLKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6a20180f8b2ad531009b33ecec1ed2}{USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf73b228efa85f04a6b9a42e01b7f916c}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf993e483318ebcecffd18649de766dc6}{USART\+\_\+\+CR2\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf73b228efa85f04a6b9a42e01b7f916c}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+0}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+1}}~(0x2\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga500c59de0f57986002b962dc9bccfbe8}{USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8931efa62c29d92f5c0ec5a05f907ef}{USART\+\_\+\+CR2\+\_\+\+LINEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga500c59de0f57986002b962dc9bccfbe8}{USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+SWAP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4501114beca5a00c44cd2182a979eb}{USART\+\_\+\+CR2\+\_\+\+SWAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+SWAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aecba5721df1c1adb6d0264625accad}{USART\+\_\+\+CR2\+\_\+\+SWAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4501114beca5a00c44cd2182a979eb}{USART\+\_\+\+CR2\+\_\+\+SWAP\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+RXINV\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be966e1261f1182e90a9727ae00fed8}{USART\+\_\+\+CR2\+\_\+\+RXINV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+RXINV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff10115e1adb07c00f42627cedf01e5}{USART\+\_\+\+CR2\+\_\+\+RXINV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be966e1261f1182e90a9727ae00fed8}{USART\+\_\+\+CR2\+\_\+\+RXINV\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+TXINV\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bdf6d30f688b739455d262344d9145d}{USART\+\_\+\+CR2\+\_\+\+TXINV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+TXINV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2ad93cdc6d8f138f455a2fb671a211}{USART\+\_\+\+CR2\+\_\+\+TXINV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bdf6d30f688b739455d262344d9145d}{USART\+\_\+\+CR2\+\_\+\+TXINV\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+DATAINV\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12a526b2f220467ea5f83c7d5e1f0ded}{USART\+\_\+\+CR2\+\_\+\+DATAINV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+DATAINV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f743bbd3df209bd1d434b17e08a78fe}{USART\+\_\+\+CR2\+\_\+\+DATAINV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12a526b2f220467ea5f83c7d5e1f0ded}{USART\+\_\+\+CR2\+\_\+\+DATAINV\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+MSBFIRST\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32464cf4e8b224ac8f6dc9e8ca8ee46f}{USART\+\_\+\+CR2\+\_\+\+MSBFIRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+MSBFIRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7342ab16574cebf157aa885a79986812}{USART\+\_\+\+CR2\+\_\+\+MSBFIRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32464cf4e8b224ac8f6dc9e8ca8ee46f}{USART\+\_\+\+CR2\+\_\+\+MSBFIRST\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+ABREN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b8b21a9bb234c28cba2ba46eb91d47}{USART\+\_\+\+CR2\+\_\+\+ABREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+ABREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa290a89959d43fecf43f89d66123a0a}{USART\+\_\+\+CR2\+\_\+\+ABREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b8b21a9bb234c28cba2ba46eb91d47}{USART\+\_\+\+CR2\+\_\+\+ABREN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07277ae996d117d7ad0dd6039b550bee}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b0a61926b32b1bbe136944c4133d2be}{USART\+\_\+\+CR2\+\_\+\+ABRMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07277ae996d117d7ad0dd6039b550bee}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a9e3740bd087f5170c58b85bc4e689}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+0}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac439d0281ee2e6f20261076a50314cff}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+1}}~(0x2\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+RTOEN\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca386418170bcbfd458e6976c29deed3}{USART\+\_\+\+CR2\+\_\+\+RTOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+RTOEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab89524eda63950f55bc47208a66b7dca}{USART\+\_\+\+CR2\+\_\+\+RTOEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca386418170bcbfd458e6976c29deed3}{USART\+\_\+\+CR2\+\_\+\+RTOEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ee87cc9cdc865b0f5a61af0c26ec28}{USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee77fac25142271ad56d49685e518b3}{USART\+\_\+\+CR2\+\_\+\+ADD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ee87cc9cdc865b0f5a61af0c26ec28}{USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0414669386ae8dd26b993ddf96d7b0}{USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{USART\+\_\+\+CR3\+\_\+\+EIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0414669386ae8dd26b993ddf96d7b0}{USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c0575491453dbd478d5a3413ac759c}{USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c66373bfbae7724c836ac63b8411dd}{USART\+\_\+\+CR3\+\_\+\+IREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c0575491453dbd478d5a3413ac759c}{USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67262b96751aebc3a04d3a6d46213633}{USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22af8d399f1adda62e31186f0309af80}{USART\+\_\+\+CR3\+\_\+\+IRLP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67262b96751aebc3a04d3a6d46213633}{USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5553c10996ceb918244202407347848d}{USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01}{USART\+\_\+\+CR3\+\_\+\+HDSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5553c10996ceb918244202407347848d}{USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214ed21d5354e7a14f013fd4954e4d3a}{USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c}{USART\+\_\+\+CR3\+\_\+\+NACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214ed21d5354e7a14f013fd4954e4d3a}{USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff592b0d891ba78201de2e08cd9305b8}{USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9180b9249a26988f71d4bb2b0c3eec27}{USART\+\_\+\+CR3\+\_\+\+SCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff592b0d891ba78201de2e08cd9305b8}{USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd0232a385ce9760635c92556c3eadf}{USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a}{USART\+\_\+\+CR3\+\_\+\+DMAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd0232a385ce9760635c92556c3eadf}{USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga114a52251ccd0dae87055bbd336add29}{USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}{USART\+\_\+\+CR3\+\_\+\+DMAT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga114a52251ccd0dae87055bbd336add29}{USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20cda51a847495ad5f32c5f5c252152}{USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{USART\+\_\+\+CR3\+\_\+\+RTSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20cda51a847495ad5f32c5f5c252152}{USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e4c254d292233d827a898bda170fa4}{USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{USART\+\_\+\+CR3\+\_\+\+CTSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e4c254d292233d827a898bda170fa4}{USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca77aa980a93f5b35bf318c20f500cc}{USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{USART\+\_\+\+CR3\+\_\+\+CTSIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca77aa980a93f5b35bf318c20f500cc}{USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3e99ce53ca74ca3396b63a51f18ac}{USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{USART\+\_\+\+CR3\+\_\+\+ONEBIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3e99ce53ca74ca3396b63a51f18ac}{USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+OVRDIS\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69c80447cea2eb076e1213e1d9a3a9b1}{USART\+\_\+\+CR3\+\_\+\+OVRDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+OVRDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33d63c7953788124179cd18a8890a91a}{USART\+\_\+\+CR3\+\_\+\+OVRDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69c80447cea2eb076e1213e1d9a3a9b1}{USART\+\_\+\+CR3\+\_\+\+OVRDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+DDRE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508139f92a04e0324a84c6173b5afbc7}{USART\+\_\+\+CR3\+\_\+\+DDRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+DDRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f1b53b09336e82958755747853a753}{USART\+\_\+\+CR3\+\_\+\+DDRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508139f92a04e0324a84c6173b5afbc7}{USART\+\_\+\+CR3\+\_\+\+DDRE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+DEM\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a24555d522b37f1bef42cb08539ff6f}{USART\+\_\+\+CR3\+\_\+\+DEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+DEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd65f9fd10ee8e99db1118828deb0441}{USART\+\_\+\+CR3\+\_\+\+DEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a24555d522b37f1bef42cb08539ff6f}{USART\+\_\+\+CR3\+\_\+\+DEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+DEP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaf5c087ecc921b7b5c18b5682b12245}{USART\+\_\+\+CR3\+\_\+\+DEP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+DEP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2000c42015289291da1c58fe27800d64}{USART\+\_\+\+CR3\+\_\+\+DEP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaf5c087ecc921b7b5c18b5682b12245}{USART\+\_\+\+CR3\+\_\+\+DEP\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b0f17cc3f0bad54811dd313232e3afc}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac63401e737dd8c4ac061a67e092fbece}{USART\+\_\+\+CR3\+\_\+\+SCARCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b0f17cc3f0bad54811dd313232e3afc}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab41fee0ce74f648c1da1bdf5afb0f88e}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+0}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga236904fec78373f4fa02948bbf1db56a}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+1}}~(0x2\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81fd59d184128d73b8b82d249614cb27}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+2}}~(0x4\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4b2294e603dc3950aa2615678db8d17}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d102b464f15cbe18b0d83b61150293}{USART\+\_\+\+CR3\+\_\+\+WUS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4b2294e603dc3950aa2615678db8d17}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37cfcb3873910e786d2ead7e7d4fb6bf}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+0}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3187bcba3c2e213f8a0523aa02837b32}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+1}}~(0x2\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+WUFIE\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga690139593d7b232c96b0427fcc088d15}{USART\+\_\+\+CR3\+\_\+\+WUFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+WUFIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8006ca5d160f9805977f2c77f146a75c}{USART\+\_\+\+CR3\+\_\+\+WUFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga690139593d7b232c96b0427fcc088d15}{USART\+\_\+\+CR3\+\_\+\+WUFIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+TXFTIE\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac924ee84c84daaa8b58a438a528b8c03}{USART\+\_\+\+CR3\+\_\+\+TXFTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+TXFTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55ca97ca5a14b5dfd06424324a35550f}{USART\+\_\+\+CR3\+\_\+\+TXFTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac924ee84c84daaa8b58a438a528b8c03}{USART\+\_\+\+CR3\+\_\+\+TXFTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+TCBGTIE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da055779e9c573b7de6d88df4d74b36}{USART\+\_\+\+CR3\+\_\+\+TCBGTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+TCBGTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f4eac3d2b24fce9c627825571823ec4}{USART\+\_\+\+CR3\+\_\+\+TCBGTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da055779e9c573b7de6d88df4d74b36}{USART\+\_\+\+CR3\+\_\+\+TCBGTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa20a31b23fbcb8e47ba4526562212c}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Msk}}~(0x7\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90e1ecd73a2286ea1e5f056fb2b51d3}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa20a31b23fbcb8e47ba4526562212c}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8b113e8d794dc256745b970cc2e4704}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+0}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga216b1b9afd21e8e4ba132605aacf7534}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+1}}~(0x2\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24cb2175b76382753462bed1d36d518c}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+2}}~(0x4\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+RXFTIE\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19090b545d3531a914151d215b7b3b92}{USART\+\_\+\+CR3\+\_\+\+RXFTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+RXFTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49fc035fafb880dadb6a60fdf2ba8795}{USART\+\_\+\+CR3\+\_\+\+RXFTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19090b545d3531a914151d215b7b3b92}{USART\+\_\+\+CR3\+\_\+\+RXFTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe57ac1c6b9bce8b456e8eeba6220f3e}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Msk}}~(0x7\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fcfeb5d260242461009770e93fe5d63}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe57ac1c6b9bce8b456e8eeba6220f3e}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc91bacf5659188d4ef8d13fc48b5c3}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+0}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4651a05997c8bef8485185f7c8874142}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+1}}~(0x2\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2683f01784119560144bd0c7fd8d85e}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+2}}~(0x4\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+FRACTION\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d26e25a2acc22989a0522951e1c406}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+FRACTION\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+FRACTION\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d7dd57632bcc0f7f3b635da39b4be3e}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+FRACTION}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d26e25a2acc22989a0522951e1c406}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+FRACTION\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+MANTISSA\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8739f2a9ca35ed93f81353a7a206a0b}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+MANTISSA\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+MANTISSA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+MANTISSA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8739f2a9ca35ed93f81353a7a206a0b}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+MANTISSA\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742100366bd139204afb3402a052a588}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b423f0f4baf7d510ea70477e5c9203}{USART\+\_\+\+GTPR\+\_\+\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742100366bd139204afb3402a052a588}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc06fc01cf5031610706007672f2780}{USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e927fad0bfa430f54007e158e01f43b}{USART\+\_\+\+GTPR\+\_\+\+GT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc06fc01cf5031610706007672f2780}{USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+RTOR\+\_\+\+RTO\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37e9b1afb41db79336ba8c3878df0ac}{USART\+\_\+\+RTOR\+\_\+\+RTO\+\_\+\+Msk}}~(0x\+FFFFFFUL $<$$<$ USART\+\_\+\+RTOR\+\_\+\+RTO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f6cdc5aefbbb5959a978588c1a6047e}{USART\+\_\+\+RTOR\+\_\+\+RTO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37e9b1afb41db79336ba8c3878df0ac}{USART\+\_\+\+RTOR\+\_\+\+RTO\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+RTOR\+\_\+\+BLEN\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f1b7f22208b8cbe9bb08aa8b232b58}{USART\+\_\+\+RTOR\+\_\+\+BLEN\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USART\+\_\+\+RTOR\+\_\+\+BLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f65309076ce671d0efac5265eb276d}{USART\+\_\+\+RTOR\+\_\+\+BLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f1b7f22208b8cbe9bb08aa8b232b58}{USART\+\_\+\+RTOR\+\_\+\+BLEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+RQR\+\_\+\+ABRRQ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6be4966a4dbf9dac2d188e9d22e7b088}{USART\+\_\+\+RQR\+\_\+\+ABRRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+RQR\+\_\+\+ABRRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad261e1474dfb5329b5520e22790b026b}{USART\+\_\+\+RQR\+\_\+\+ABRRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6be4966a4dbf9dac2d188e9d22e7b088}{USART\+\_\+\+RQR\+\_\+\+ABRRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+RQR\+\_\+\+SBKRQ\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d25e0fe4eee65b95095bfaac60209f}{USART\+\_\+\+RQR\+\_\+\+SBKRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+RQR\+\_\+\+SBKRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d1a36c6b492c425b4e5cc94d983ecf1}{USART\+\_\+\+RQR\+\_\+\+SBKRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d25e0fe4eee65b95095bfaac60209f}{USART\+\_\+\+RQR\+\_\+\+SBKRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+RQR\+\_\+\+MMRQ\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c2d00c30c9e4ce60ceaad9e9f79a0d}{USART\+\_\+\+RQR\+\_\+\+MMRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+RQR\+\_\+\+MMRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aae0f4fb0a74822ce212ea7d9b8463a}{USART\+\_\+\+RQR\+\_\+\+MMRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c2d00c30c9e4ce60ceaad9e9f79a0d}{USART\+\_\+\+RQR\+\_\+\+MMRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+RQR\+\_\+\+RXFRQ\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d7f833b412f9dc19d62f39873deae4}{USART\+\_\+\+RQR\+\_\+\+RXFRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+RQR\+\_\+\+RXFRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b148ee7c697bbcf836648063613612a}{USART\+\_\+\+RQR\+\_\+\+RXFRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d7f833b412f9dc19d62f39873deae4}{USART\+\_\+\+RQR\+\_\+\+RXFRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+RQR\+\_\+\+TXFRQ\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae86eecea8a18aa3405e5b165c2ab0d83}{USART\+\_\+\+RQR\+\_\+\+TXFRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+RQR\+\_\+\+TXFRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa40d2e52b5955b30c9399eb3dec769e8}{USART\+\_\+\+RQR\+\_\+\+TXFRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae86eecea8a18aa3405e5b165c2ab0d83}{USART\+\_\+\+RQR\+\_\+\+TXFRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+PE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7b9eb35da82f39c93d867ef97354973}{USART\+\_\+\+ISR\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10e69d231b67d698ab59db3d338baa6}{USART\+\_\+\+ISR\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7b9eb35da82f39c93d867ef97354973}{USART\+\_\+\+ISR\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+FE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15aa492a3f8ad47d62541e2f8ef4b9a4}{USART\+\_\+\+ISR\+\_\+\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27cc4dfb6d5e817a69c80471b87deb4b}{USART\+\_\+\+ISR\+\_\+\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15aa492a3f8ad47d62541e2f8ef4b9a4}{USART\+\_\+\+ISR\+\_\+\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+NE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga015a59198487b53f88535babb98ae0a3}{USART\+\_\+\+ISR\+\_\+\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+NE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c7d19477a091689f50bd0ef5b6a3d8}{USART\+\_\+\+ISR\+\_\+\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga015a59198487b53f88535babb98ae0a3}{USART\+\_\+\+ISR\+\_\+\+NE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+ORE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3251573623cdc120a509cc5bb7a8f542}{USART\+\_\+\+ISR\+\_\+\+ORE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+ORE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e5b4a08e3655bed8ec3022947cfc542}{USART\+\_\+\+ISR\+\_\+\+ORE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3251573623cdc120a509cc5bb7a8f542}{USART\+\_\+\+ISR\+\_\+\+ORE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+IDLE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab963ebe456544ea82d31400edd16f1f1}{USART\+\_\+\+ISR\+\_\+\+IDLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+IDLE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacee745b19e0a6073280d234fdc96e627}{USART\+\_\+\+ISR\+\_\+\+IDLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab963ebe456544ea82d31400edd16f1f1}{USART\+\_\+\+ISR\+\_\+\+IDLE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+RXFNE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa26f637db52d8f73b1bcd9c74b224924}{USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+RXFNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+RXFNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe52544cefa3642d3d1b3db7473bdbf2}{USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+RXFNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa26f637db52d8f73b1bcd9c74b224924}{USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+RXFNE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga544469a72f23eb8f779ba88a1340b0db}{USART\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa41e8667b30453a6b966aded9f5e8cbb}{USART\+\_\+\+ISR\+\_\+\+TC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga544469a72f23eb8f779ba88a1340b0db}{USART\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+TXFNF\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6548a56e2956bbd19ed65b52bff4d4db}{USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+TXFNF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+TXFNF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18793a28000fe6bf23a08265951eb3e5}{USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+TXFNF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6548a56e2956bbd19ed65b52bff4d4db}{USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+TXFNF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+LBDF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29c9402e7e831f8133c378ce663801e}{USART\+\_\+\+ISR\+\_\+\+LBDF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+LBDF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf00a820cca1d3bb31f9f4f602f070c44}{USART\+\_\+\+ISR\+\_\+\+LBDF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29c9402e7e831f8133c378ce663801e}{USART\+\_\+\+ISR\+\_\+\+LBDF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+CTSIF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62f1e26361131f3e1be62de88e1c06d1}{USART\+\_\+\+ISR\+\_\+\+CTSIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+CTSIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fb259765d41183dc3c5fd36831358d1}{USART\+\_\+\+ISR\+\_\+\+CTSIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62f1e26361131f3e1be62de88e1c06d1}{USART\+\_\+\+ISR\+\_\+\+CTSIF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+CTS\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac402a118b5a829c25754df846ab7b492}{USART\+\_\+\+ISR\+\_\+\+CTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+CTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89131b07184422c83fda07ca20d4ce4c}{USART\+\_\+\+ISR\+\_\+\+CTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac402a118b5a829c25754df846ab7b492}{USART\+\_\+\+ISR\+\_\+\+CTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+RTOF\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa529be006a377dfbafebe935763db981}{USART\+\_\+\+ISR\+\_\+\+RTOF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+RTOF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09f8a368294fb6a5c47de1193484f3b8}{USART\+\_\+\+ISR\+\_\+\+RTOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa529be006a377dfbafebe935763db981}{USART\+\_\+\+ISR\+\_\+\+RTOF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+EOBF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac041e9e09aa899892e8173dc61d40c0c}{USART\+\_\+\+ISR\+\_\+\+EOBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+EOBF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ba49f7fad9ab499c6f2a1a1780c904}{USART\+\_\+\+ISR\+\_\+\+EOBF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac041e9e09aa899892e8173dc61d40c0c}{USART\+\_\+\+ISR\+\_\+\+EOBF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+UDR\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d375d77ff6e11b1b0e64d9602bc7e3e}{USART\+\_\+\+ISR\+\_\+\+UDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+UDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5b4369d11e4acaf9a672947102534c}{USART\+\_\+\+ISR\+\_\+\+UDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d375d77ff6e11b1b0e64d9602bc7e3e}{USART\+\_\+\+ISR\+\_\+\+UDR\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+ABRE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac97cda0ddd3329946d67b46214d96cac}{USART\+\_\+\+ISR\+\_\+\+ABRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+ABRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae762a0bed3b7ecde26377eccd40d1e10}{USART\+\_\+\+ISR\+\_\+\+ABRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac97cda0ddd3329946d67b46214d96cac}{USART\+\_\+\+ISR\+\_\+\+ABRE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+ABRF\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e8b15750ee8b3a0ed3cf3a2dc1bce70}{USART\+\_\+\+ISR\+\_\+\+ABRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+ABRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbbfac6c1ba908d265572184b02daed2}{USART\+\_\+\+ISR\+\_\+\+ABRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e8b15750ee8b3a0ed3cf3a2dc1bce70}{USART\+\_\+\+ISR\+\_\+\+ABRF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8dedfdce1809a617b2c5b13ab89d09}{USART\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb7fb858e7f0dec99740570ecfb922cc}{USART\+\_\+\+ISR\+\_\+\+BUSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8dedfdce1809a617b2c5b13ab89d09}{USART\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+CMF\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6c248ec80835fb56ee72dfced7e405}{USART\+\_\+\+ISR\+\_\+\+CMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+CMF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8199e4dab14311318c87b77ef758c2f9}{USART\+\_\+\+ISR\+\_\+\+CMF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6c248ec80835fb56ee72dfced7e405}{USART\+\_\+\+ISR\+\_\+\+CMF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+SBKF\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adfc9ed603cc7747ba2613a25429b1c}{USART\+\_\+\+ISR\+\_\+\+SBKF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+SBKF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74aecf8406973a8fd5c02615d8a7b2d1}{USART\+\_\+\+ISR\+\_\+\+SBKF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adfc9ed603cc7747ba2613a25429b1c}{USART\+\_\+\+ISR\+\_\+\+SBKF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+RWU\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafedbe8b2dbf38c7bec1e82d00f23a8a2}{USART\+\_\+\+ISR\+\_\+\+RWU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+RWU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df19201dd47f3bd43954621c88ef4a3}{USART\+\_\+\+ISR\+\_\+\+RWU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafedbe8b2dbf38c7bec1e82d00f23a8a2}{USART\+\_\+\+ISR\+\_\+\+RWU\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+WUF\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad628ee3720d183f191e3c1d677b4bcd4}{USART\+\_\+\+ISR\+\_\+\+WUF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+WUF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ea420fd72b3f22e3ae5c22242c6b72}{USART\+\_\+\+ISR\+\_\+\+WUF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad628ee3720d183f191e3c1d677b4bcd4}{USART\+\_\+\+ISR\+\_\+\+WUF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+TEACK\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43418a8f527a186c95e5ceda1768ac59}{USART\+\_\+\+ISR\+\_\+\+TEACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+TEACK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1433ae77d20ec6da645117cde536f81}{USART\+\_\+\+ISR\+\_\+\+TEACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43418a8f527a186c95e5ceda1768ac59}{USART\+\_\+\+ISR\+\_\+\+TEACK\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+REACK\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47d1c2dde620b507955a50a0a3c57cda}{USART\+\_\+\+ISR\+\_\+\+REACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+REACK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa513c61dd111de0945d8dd0778e70ad5}{USART\+\_\+\+ISR\+\_\+\+REACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47d1c2dde620b507955a50a0a3c57cda}{USART\+\_\+\+ISR\+\_\+\+REACK\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+TXFE\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b7932194cd92ea8ae66308167428f0c}{USART\+\_\+\+ISR\+\_\+\+TXFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+TXFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf322143841cafcdbc2f46b0a99c8c7c5}{USART\+\_\+\+ISR\+\_\+\+TXFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b7932194cd92ea8ae66308167428f0c}{USART\+\_\+\+ISR\+\_\+\+TXFE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+RXFF\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07af5d09b3fbbe7798bfbf56f6a5d0c3}{USART\+\_\+\+ISR\+\_\+\+RXFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+RXFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf5a3b29c38098274947c0b8782997f}{USART\+\_\+\+ISR\+\_\+\+RXFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07af5d09b3fbbe7798bfbf56f6a5d0c3}{USART\+\_\+\+ISR\+\_\+\+RXFF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+TCBGT\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78aa85c1c9c3e1862bb0480b4111b30f}{USART\+\_\+\+ISR\+\_\+\+TCBGT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+TCBGT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c861daca1188e562fc2cda3a434e15}{USART\+\_\+\+ISR\+\_\+\+TCBGT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78aa85c1c9c3e1862bb0480b4111b30f}{USART\+\_\+\+ISR\+\_\+\+TCBGT\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+RXFT\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedbcdf696b394c0c4b071d5776626f50}{USART\+\_\+\+ISR\+\_\+\+RXFT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+RXFT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ab0ae314fb7a4b72f5cfa9ea870673}{USART\+\_\+\+ISR\+\_\+\+RXFT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedbcdf696b394c0c4b071d5776626f50}{USART\+\_\+\+ISR\+\_\+\+RXFT\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+TXFT\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c008bc69d6a4074c114ec7254374e08}{USART\+\_\+\+ISR\+\_\+\+TXFT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+TXFT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19599526bda646dd6a990dad29458285}{USART\+\_\+\+ISR\+\_\+\+TXFT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c008bc69d6a4074c114ec7254374e08}{USART\+\_\+\+ISR\+\_\+\+TXFT\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+PECF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae5c3629d557d5168f585cf9283f87d}{USART\+\_\+\+ICR\+\_\+\+PECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+PECF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404185136eb68f679e82e0187d66e411}{USART\+\_\+\+ICR\+\_\+\+PECF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae5c3629d557d5168f585cf9283f87d}{USART\+\_\+\+ICR\+\_\+\+PECF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+FECF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1db0b71d6de4f3f03923402ea0663c}{USART\+\_\+\+ICR\+\_\+\+FECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+FECF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8400b4500c41800e5f18fc7291a64c9f}{USART\+\_\+\+ICR\+\_\+\+FECF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1db0b71d6de4f3f03923402ea0663c}{USART\+\_\+\+ICR\+\_\+\+FECF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bab7991f51b57e8357676d684564cf7}{USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93fffe176d75c707e6bef9d15406331}{USART\+\_\+\+ICR\+\_\+\+NECF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bab7991f51b57e8357676d684564cf7}{USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+ORECF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa973cb1d530a801f5ddbce2bb08f6500}{USART\+\_\+\+ICR\+\_\+\+ORECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+ORECF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375f76b0670ffeb5d2691592d9e7c422}{USART\+\_\+\+ICR\+\_\+\+ORECF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa973cb1d530a801f5ddbce2bb08f6500}{USART\+\_\+\+ICR\+\_\+\+ORECF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+IDLECF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga263b55ba3b39d7be9c6564b80ffa3db8}{USART\+\_\+\+ICR\+\_\+\+IDLECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+IDLECF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4d7675c0d36ce4347c3509d27c0760}{USART\+\_\+\+ICR\+\_\+\+IDLECF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga263b55ba3b39d7be9c6564b80ffa3db8}{USART\+\_\+\+ICR\+\_\+\+IDLECF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+TXFECF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe92add7206cf84b0646ba159a6e1d57}{USART\+\_\+\+ICR\+\_\+\+TXFECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+TXFECF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga482ed578140c2eb9d647195dba6c0e9c}{USART\+\_\+\+ICR\+\_\+\+TXFECF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe92add7206cf84b0646ba159a6e1d57}{USART\+\_\+\+ICR\+\_\+\+TXFECF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+TCCF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5af980293332522d448518b1b900b410}{USART\+\_\+\+ICR\+\_\+\+TCCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+TCCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf92ea54425a962dde662b10b61d0250}{USART\+\_\+\+ICR\+\_\+\+TCCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5af980293332522d448518b1b900b410}{USART\+\_\+\+ICR\+\_\+\+TCCF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+TCBGTCF\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd09e13fb0ccaa76b09c3c64383aa0e5}{USART\+\_\+\+ICR\+\_\+\+TCBGTCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+TCBGTCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e672683bf5d8ab04639694086dad96}{USART\+\_\+\+ICR\+\_\+\+TCBGTCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd09e13fb0ccaa76b09c3c64383aa0e5}{USART\+\_\+\+ICR\+\_\+\+TCBGTCF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+LBDCF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1537d0f3d76831a93415c9c8a423240}{USART\+\_\+\+ICR\+\_\+\+LBDCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+LBDCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7d1bc407d9e4168d7059043fe8e50f}{USART\+\_\+\+ICR\+\_\+\+LBDCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1537d0f3d76831a93415c9c8a423240}{USART\+\_\+\+ICR\+\_\+\+LBDCF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+CTSCF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e99d6521968fbc8d2c54411ec22ceb7}{USART\+\_\+\+ICR\+\_\+\+CTSCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+CTSCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a630d4a5e4ce10ad6fdb9da47126f4f}{USART\+\_\+\+ICR\+\_\+\+CTSCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e99d6521968fbc8d2c54411ec22ceb7}{USART\+\_\+\+ICR\+\_\+\+CTSCF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+RTOCF\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf22f99c4160ffe0d1b69fe1cc54bc820}{USART\+\_\+\+ICR\+\_\+\+RTOCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+RTOCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d2a589246fecc7a05607c22ea7e7ee3}{USART\+\_\+\+ICR\+\_\+\+RTOCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf22f99c4160ffe0d1b69fe1cc54bc820}{USART\+\_\+\+ICR\+\_\+\+RTOCF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+EOBCF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887888dd86afede52295a519069de826}{USART\+\_\+\+ICR\+\_\+\+EOBCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+EOBCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42bb71b7141c9fe56a06377a0071b616}{USART\+\_\+\+ICR\+\_\+\+EOBCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887888dd86afede52295a519069de826}{USART\+\_\+\+ICR\+\_\+\+EOBCF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+UDRCF\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f391c71125d52192444bf0dc9742680}{USART\+\_\+\+ICR\+\_\+\+UDRCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+UDRCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2bf63e682e013f87e611d458e22d699}{USART\+\_\+\+ICR\+\_\+\+UDRCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f391c71125d52192444bf0dc9742680}{USART\+\_\+\+ICR\+\_\+\+UDRCF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+CMCF\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec57e194646688f2e0c948d9a67746ff}{USART\+\_\+\+ICR\+\_\+\+CMCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+CMCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5478360c2639166c4d645b64cbf371be}{USART\+\_\+\+ICR\+\_\+\+CMCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec57e194646688f2e0c948d9a67746ff}{USART\+\_\+\+ICR\+\_\+\+CMCF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+WUCF\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbcdc69e2f8586917570a36557be4483}{USART\+\_\+\+ICR\+\_\+\+WUCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+WUCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0526db5696016ae784e46b80027044fa}{USART\+\_\+\+ICR\+\_\+\+WUCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbcdc69e2f8586917570a36557be4483}{USART\+\_\+\+ICR\+\_\+\+WUCF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+RDR\+\_\+\+RDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43f1d9dce9a56259f3e4fd169dc1f35d}{USART\+\_\+\+RDR\+\_\+\+RDR\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ USART\+\_\+\+RDR\+\_\+\+RDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1e63e26cd15479d01a5f13991e1184}{USART\+\_\+\+RDR\+\_\+\+RDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43f1d9dce9a56259f3e4fd169dc1f35d}{USART\+\_\+\+RDR\+\_\+\+RDR\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+TDR\+\_\+\+TDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada03ee92e9e0d55959dbd64f19c5c43d}{USART\+\_\+\+TDR\+\_\+\+TDR\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ USART\+\_\+\+TDR\+\_\+\+TDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab55732f51dc738c19c3d5b6d6d9d081}{USART\+\_\+\+TDR\+\_\+\+TDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada03ee92e9e0d55959dbd64f19c5c43d}{USART\+\_\+\+TDR\+\_\+\+TDR\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba8b45b959ea26453d47c869c03edad}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga232a983aab5682e588622a06c176ebfa}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba8b45b959ea26453d47c869c03edad}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab40c13d13f0b171a0f661ac74845595}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+0}}~(0x1\+UL $<$$<$ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4798668508050868b73be18d4185a0cf}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+1}}~(0x2\+UL $<$$<$ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eaad2f889bf5259e597222955c7701d}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+2}}~(0x4\+UL $<$$<$ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fd9abaaab7effd11c082608e3b603bf}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+3}}~(0x8\+UL $<$$<$ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos)
\item 
\#define {\bfseries SWPMI\+\_\+\+CR\+\_\+\+RXDMA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad506a05807c0934e9da102a8e8a19a25}{SWPMI\+\_\+\+CR\+\_\+\+RXDMA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+CR\+\_\+\+RXDMA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b774e62102d97e990efeadd1ff4954d}{SWPMI\+\_\+\+CR\+\_\+\+RXDMA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad506a05807c0934e9da102a8e8a19a25}{SWPMI\+\_\+\+CR\+\_\+\+RXDMA\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+CR\+\_\+\+TXDMA\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2067ff05c3b5b1344cbf3a55b5bf61c}{SWPMI\+\_\+\+CR\+\_\+\+TXDMA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+CR\+\_\+\+TXDMA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2c56d1ccec83d10f9ba54eaa491145a}{SWPMI\+\_\+\+CR\+\_\+\+TXDMA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2067ff05c3b5b1344cbf3a55b5bf61c}{SWPMI\+\_\+\+CR\+\_\+\+TXDMA\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+CR\+\_\+\+RXMODE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga125873ae0bb0b50ec7e4a48fbcba4f81}{SWPMI\+\_\+\+CR\+\_\+\+RXMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+CR\+\_\+\+RXMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e1cf4aac9dd5866da51fbed03678801}{SWPMI\+\_\+\+CR\+\_\+\+RXMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga125873ae0bb0b50ec7e4a48fbcba4f81}{SWPMI\+\_\+\+CR\+\_\+\+RXMODE\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+CR\+\_\+\+TXMODE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e3cdd18448e90090d75e56664ae0621}{SWPMI\+\_\+\+CR\+\_\+\+TXMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+CR\+\_\+\+TXMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd1803321432fd17a057df230e97d302}{SWPMI\+\_\+\+CR\+\_\+\+TXMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e3cdd18448e90090d75e56664ae0621}{SWPMI\+\_\+\+CR\+\_\+\+TXMODE\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+CR\+\_\+\+LPBK\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b1f4161579d0707c9a32ab22e81409}{SWPMI\+\_\+\+CR\+\_\+\+LPBK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+CR\+\_\+\+LPBK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaf7259a3b0e2a2fd94e4042e1382cba}{SWPMI\+\_\+\+CR\+\_\+\+LPBK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b1f4161579d0707c9a32ab22e81409}{SWPMI\+\_\+\+CR\+\_\+\+LPBK\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+CR\+\_\+\+SWPACT\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab543034b0aee0d1cb757028937351c3e}{SWPMI\+\_\+\+CR\+\_\+\+SWPACT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+CR\+\_\+\+SWPACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7d359e331feda075fe1e4c37ab40b36}{SWPMI\+\_\+\+CR\+\_\+\+SWPACT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab543034b0aee0d1cb757028937351c3e}{SWPMI\+\_\+\+CR\+\_\+\+SWPACT\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+CR\+\_\+\+DEACT\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c8efc11e1c2db99267532716488a8d}{SWPMI\+\_\+\+CR\+\_\+\+DEACT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+CR\+\_\+\+DEACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cd2b82a4a06a62651f4ebe3ce63501a}{SWPMI\+\_\+\+CR\+\_\+\+DEACT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c8efc11e1c2db99267532716488a8d}{SWPMI\+\_\+\+CR\+\_\+\+DEACT\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+CR\+\_\+\+SWPEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae61f4fac33e727b3f665f779fe1477}{SWPMI\+\_\+\+CR\+\_\+\+SWPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+CR\+\_\+\+SWPEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada985eadb55c5ff50067621a8104553c}{SWPMI\+\_\+\+CR\+\_\+\+SWPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae61f4fac33e727b3f665f779fe1477}{SWPMI\+\_\+\+CR\+\_\+\+SWPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+BRR\+\_\+\+BR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeef0ee838710834710751b371960c47}{SWPMI\+\_\+\+BRR\+\_\+\+BR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ SWPMI\+\_\+\+BRR\+\_\+\+BR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef2fd2c58efa2d4225e9d0a7dc8a039}{SWPMI\+\_\+\+BRR\+\_\+\+BR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeef0ee838710834710751b371960c47}{SWPMI\+\_\+\+BRR\+\_\+\+BR\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ISR\+\_\+\+RXBFF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e918492defd628775cf088aa759536}{SWPMI\+\_\+\+ISR\+\_\+\+RXBFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ISR\+\_\+\+RXBFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab657019d4bf07a604b8585e950556383}{SWPMI\+\_\+\+ISR\+\_\+\+RXBFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e918492defd628775cf088aa759536}{SWPMI\+\_\+\+ISR\+\_\+\+RXBFF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ISR\+\_\+\+TXBEF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4044cb63fec7db43cfc9316e19a55282}{SWPMI\+\_\+\+ISR\+\_\+\+TXBEF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ISR\+\_\+\+TXBEF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec659f145ef11434ce850968f4c1eb1}{SWPMI\+\_\+\+ISR\+\_\+\+TXBEF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4044cb63fec7db43cfc9316e19a55282}{SWPMI\+\_\+\+ISR\+\_\+\+TXBEF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ISR\+\_\+\+RXBERF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a2f81580878f5d7cad3c0502a8d738a}{SWPMI\+\_\+\+ISR\+\_\+\+RXBERF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ISR\+\_\+\+RXBERF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1af7e02024021bb6ceb1114f8c3c2f9a}{SWPMI\+\_\+\+ISR\+\_\+\+RXBERF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a2f81580878f5d7cad3c0502a8d738a}{SWPMI\+\_\+\+ISR\+\_\+\+RXBERF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ISR\+\_\+\+RXOVRF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7c7eade109267c52cc3820ae8aa20ed}{SWPMI\+\_\+\+ISR\+\_\+\+RXOVRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ISR\+\_\+\+RXOVRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52d047cd7bdb75385c5dc621872d4407}{SWPMI\+\_\+\+ISR\+\_\+\+RXOVRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7c7eade109267c52cc3820ae8aa20ed}{SWPMI\+\_\+\+ISR\+\_\+\+RXOVRF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ISR\+\_\+\+TXUNRF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dd19139289f8b6d9954e8d43f8625e1}{SWPMI\+\_\+\+ISR\+\_\+\+TXUNRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ISR\+\_\+\+TXUNRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf12480cc451cbabe20ad892fd0312845}{SWPMI\+\_\+\+ISR\+\_\+\+TXUNRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dd19139289f8b6d9954e8d43f8625e1}{SWPMI\+\_\+\+ISR\+\_\+\+TXUNRF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58627c9125c800124897c843cbcb938b}{SWPMI\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70fc9db5d5402daf9685e2043adf4a9d}{SWPMI\+\_\+\+ISR\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58627c9125c800124897c843cbcb938b}{SWPMI\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga689b36772a0a0b7c8b651f06a3fbc65a}{SWPMI\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e7987cd54eaca79c0a63660acfe6471}{SWPMI\+\_\+\+ISR\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga689b36772a0a0b7c8b651f06a3fbc65a}{SWPMI\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ISR\+\_\+\+TCF\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5451c80dba9a7d18b46df0cb0ee86530}{SWPMI\+\_\+\+ISR\+\_\+\+TCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ISR\+\_\+\+TCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1128f9e2f4038ecc07903f53bd5f6b28}{SWPMI\+\_\+\+ISR\+\_\+\+TCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5451c80dba9a7d18b46df0cb0ee86530}{SWPMI\+\_\+\+ISR\+\_\+\+TCF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ISR\+\_\+\+SRF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e6724d7bd7dcccdc5ff9b74be8dc23}{SWPMI\+\_\+\+ISR\+\_\+\+SRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ISR\+\_\+\+SRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed7f07db23903f296291e123b92213c3}{SWPMI\+\_\+\+ISR\+\_\+\+SRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e6724d7bd7dcccdc5ff9b74be8dc23}{SWPMI\+\_\+\+ISR\+\_\+\+SRF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ISR\+\_\+\+SUSP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64151a48f2a8c5579011e6fecb750521}{SWPMI\+\_\+\+ISR\+\_\+\+SUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ISR\+\_\+\+SUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a0a213d0a5065380755a4351694e26}{SWPMI\+\_\+\+ISR\+\_\+\+SUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64151a48f2a8c5579011e6fecb750521}{SWPMI\+\_\+\+ISR\+\_\+\+SUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ISR\+\_\+\+DEACTF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8caedc006ef1c2ecb90e5906ee692f1}{SWPMI\+\_\+\+ISR\+\_\+\+DEACTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ISR\+\_\+\+DEACTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f20b1b9c06221af08964faf23ae042c}{SWPMI\+\_\+\+ISR\+\_\+\+DEACTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8caedc006ef1c2ecb90e5906ee692f1}{SWPMI\+\_\+\+ISR\+\_\+\+DEACTF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ISR\+\_\+\+RDYF\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bacf77050d498d16a40197444dc9f17}{SWPMI\+\_\+\+ISR\+\_\+\+RDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ISR\+\_\+\+RDYF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf1bf1a870e0f11c59e92d2dc93149c}{SWPMI\+\_\+\+ISR\+\_\+\+RDYF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bacf77050d498d16a40197444dc9f17}{SWPMI\+\_\+\+ISR\+\_\+\+RDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ICR\+\_\+\+CRXBFF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47624c25817887f8e918f5ae4566ffc1}{SWPMI\+\_\+\+ICR\+\_\+\+CRXBFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ICR\+\_\+\+CRXBFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5648b9a5210d7c8f23a89f67b3444b3}{SWPMI\+\_\+\+ICR\+\_\+\+CRXBFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47624c25817887f8e918f5ae4566ffc1}{SWPMI\+\_\+\+ICR\+\_\+\+CRXBFF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ICR\+\_\+\+CTXBEF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169ed1ce03384ca021474be8d62c2d7a}{SWPMI\+\_\+\+ICR\+\_\+\+CTXBEF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ICR\+\_\+\+CTXBEF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fd23e939297943224b16590cda892ad}{SWPMI\+\_\+\+ICR\+\_\+\+CTXBEF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169ed1ce03384ca021474be8d62c2d7a}{SWPMI\+\_\+\+ICR\+\_\+\+CTXBEF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ICR\+\_\+\+CRXBERF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceade2e64268261cdedd1bc5f894e4bd}{SWPMI\+\_\+\+ICR\+\_\+\+CRXBERF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ICR\+\_\+\+CRXBERF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf16c6c7f28d2bc2db8f9e9ce1e0c6a4}{SWPMI\+\_\+\+ICR\+\_\+\+CRXBERF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceade2e64268261cdedd1bc5f894e4bd}{SWPMI\+\_\+\+ICR\+\_\+\+CRXBERF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ICR\+\_\+\+CRXOVRF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3384657bb2928a0ce9fac5cf0556f6bb}{SWPMI\+\_\+\+ICR\+\_\+\+CRXOVRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ICR\+\_\+\+CRXOVRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cbaee14c6c8e88a10ce8786fef15d93}{SWPMI\+\_\+\+ICR\+\_\+\+CRXOVRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3384657bb2928a0ce9fac5cf0556f6bb}{SWPMI\+\_\+\+ICR\+\_\+\+CRXOVRF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ICR\+\_\+\+CTXUNRF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc4ec015c2a67c188dd9a4399db98bf}{SWPMI\+\_\+\+ICR\+\_\+\+CTXUNRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ICR\+\_\+\+CTXUNRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c208e2b6548759822432e9aa6204d2}{SWPMI\+\_\+\+ICR\+\_\+\+CTXUNRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc4ec015c2a67c188dd9a4399db98bf}{SWPMI\+\_\+\+ICR\+\_\+\+CTXUNRF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ICR\+\_\+\+CTCF\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4a9dce42c4cecff7c076d6f2fe8fe6f}{SWPMI\+\_\+\+ICR\+\_\+\+CTCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ICR\+\_\+\+CTCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c724e6355b9fd00eb4ac34e90d67adc}{SWPMI\+\_\+\+ICR\+\_\+\+CTCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4a9dce42c4cecff7c076d6f2fe8fe6f}{SWPMI\+\_\+\+ICR\+\_\+\+CTCF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ICR\+\_\+\+CSRF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e2eef0cc3db6caedf9758632a7f707}{SWPMI\+\_\+\+ICR\+\_\+\+CSRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ICR\+\_\+\+CSRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ef1468e5e6944785f9a07135f18f1a}{SWPMI\+\_\+\+ICR\+\_\+\+CSRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e2eef0cc3db6caedf9758632a7f707}{SWPMI\+\_\+\+ICR\+\_\+\+CSRF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ICR\+\_\+\+CRDYF\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742625a041bfca8ad298b04f23970ab5}{SWPMI\+\_\+\+ICR\+\_\+\+CRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ICR\+\_\+\+CRDYF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0836a26e698aff7c6fd1b7ef90da1a66}{SWPMI\+\_\+\+ICR\+\_\+\+CRDYF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742625a041bfca8ad298b04f23970ab5}{SWPMI\+\_\+\+ICR\+\_\+\+CRDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+IER\+\_\+\+RXBFIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga762cb52f332a3529d6c2481feb1fb38c}{SWPMI\+\_\+\+IER\+\_\+\+RXBFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+IER\+\_\+\+RXBFIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ecfabdafe249707544e3f30da7824c}{SWPMI\+\_\+\+IER\+\_\+\+RXBFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga762cb52f332a3529d6c2481feb1fb38c}{SWPMI\+\_\+\+IER\+\_\+\+RXBFIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+IER\+\_\+\+TXBEIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae17879032f5b01ae751a1e77dfdf913c}{SWPMI\+\_\+\+IER\+\_\+\+TXBEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+IER\+\_\+\+TXBEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28e8e7184b3274f7a0767b4b24c0dc00}{SWPMI\+\_\+\+IER\+\_\+\+TXBEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae17879032f5b01ae751a1e77dfdf913c}{SWPMI\+\_\+\+IER\+\_\+\+TXBEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+IER\+\_\+\+RXBERIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d8418532b7bbbac3b708367cfbc2ec3}{SWPMI\+\_\+\+IER\+\_\+\+RXBERIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+IER\+\_\+\+RXBERIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa99c15b90b0efc7ee1aad0283259f23c}{SWPMI\+\_\+\+IER\+\_\+\+RXBERIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d8418532b7bbbac3b708367cfbc2ec3}{SWPMI\+\_\+\+IER\+\_\+\+RXBERIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+IER\+\_\+\+RXOVRIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e19141afea8ebf1f89c92320c232c8}{SWPMI\+\_\+\+IER\+\_\+\+RXOVRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+IER\+\_\+\+RXOVRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab23c9606fc2f1798d529105da884dad}{SWPMI\+\_\+\+IER\+\_\+\+RXOVRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e19141afea8ebf1f89c92320c232c8}{SWPMI\+\_\+\+IER\+\_\+\+RXOVRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+IER\+\_\+\+TXUNRIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499ac87a04d5b7a004d763fde24943d4}{SWPMI\+\_\+\+IER\+\_\+\+TXUNRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+IER\+\_\+\+TXUNRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga767af27d70f57851b647ac5a8868848b}{SWPMI\+\_\+\+IER\+\_\+\+TXUNRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499ac87a04d5b7a004d763fde24943d4}{SWPMI\+\_\+\+IER\+\_\+\+TXUNRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+IER\+\_\+\+RIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaab1ffcd1fff5fb9a2f9441524bc544c}{SWPMI\+\_\+\+IER\+\_\+\+RIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+IER\+\_\+\+RIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62f56eec6f77ac62d18f56a875e49741}{SWPMI\+\_\+\+IER\+\_\+\+RIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaab1ffcd1fff5fb9a2f9441524bc544c}{SWPMI\+\_\+\+IER\+\_\+\+RIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+IER\+\_\+\+TIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga003d40a8944feb4e7900236a2bcbdc23}{SWPMI\+\_\+\+IER\+\_\+\+TIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+IER\+\_\+\+TIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga442c3c2dcf8cc61afda98ba42b1938b5}{SWPMI\+\_\+\+IER\+\_\+\+TIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga003d40a8944feb4e7900236a2bcbdc23}{SWPMI\+\_\+\+IER\+\_\+\+TIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+IER\+\_\+\+TCIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcd5cbdae496c0754552dff5c788b049}{SWPMI\+\_\+\+IER\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+IER\+\_\+\+TCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84eb68b87a068836b38de10e610537bf}{SWPMI\+\_\+\+IER\+\_\+\+TCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcd5cbdae496c0754552dff5c788b049}{SWPMI\+\_\+\+IER\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+IER\+\_\+\+SRIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2406c5b170a70489779d9ba6e93e4ea}{SWPMI\+\_\+\+IER\+\_\+\+SRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+IER\+\_\+\+SRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6210cc2de48cc96db4647af12c8d557}{SWPMI\+\_\+\+IER\+\_\+\+SRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2406c5b170a70489779d9ba6e93e4ea}{SWPMI\+\_\+\+IER\+\_\+\+SRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+IER\+\_\+\+RDYIE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea0fb48713876bbb3d4af46417f170ad}{SWPMI\+\_\+\+IER\+\_\+\+RDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+IER\+\_\+\+RDYIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460de98f836a6c079431015731d7f459}{SWPMI\+\_\+\+IER\+\_\+\+RDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea0fb48713876bbb3d4af46417f170ad}{SWPMI\+\_\+\+IER\+\_\+\+RDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+RFL\+\_\+\+RFL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6641ebe2d8e3aa9eff785fc975f4f586}{SWPMI\+\_\+\+RFL\+\_\+\+RFL\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ SWPMI\+\_\+\+RFL\+\_\+\+RFL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16870ffbc408d4cab1c48c19b2a9da07}{SWPMI\+\_\+\+RFL\+\_\+\+RFL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6641ebe2d8e3aa9eff785fc975f4f586}{SWPMI\+\_\+\+RFL\+\_\+\+RFL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24acc0249bb22f896611fc7995d9424f}{SWPMI\+\_\+\+RFL\+\_\+\+RFL\+\_\+0\+\_\+1}}~((uint32\+\_\+t)0x00000003)
\item 
\#define {\bfseries SWPMI\+\_\+\+TDR\+\_\+\+TD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d59a745f395b08ab304fa3b16ee50e6}{SWPMI\+\_\+\+TDR\+\_\+\+TD\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SWPMI\+\_\+\+TDR\+\_\+\+TD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab89b9d7f1b24be16f741f906df147150}{SWPMI\+\_\+\+TDR\+\_\+\+TD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d59a745f395b08ab304fa3b16ee50e6}{SWPMI\+\_\+\+TDR\+\_\+\+TD\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+RDR\+\_\+\+RD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aaa6cf0f9dc6245a3e06a9965f70576}{SWPMI\+\_\+\+RDR\+\_\+\+RD\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SWPMI\+\_\+\+RDR\+\_\+\+RD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa05c97da612073226390634b0d31220a}{SWPMI\+\_\+\+RDR\+\_\+\+RD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aaa6cf0f9dc6245a3e06a9965f70576}{SWPMI\+\_\+\+RDR\+\_\+\+RD\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+OR\+\_\+\+TBYP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6bb5184180a8e43033195f837867885}{SWPMI\+\_\+\+OR\+\_\+\+TBYP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+OR\+\_\+\+TBYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae51f8fa27a58ef04f67a5310ba4d2de}{SWPMI\+\_\+\+OR\+\_\+\+TBYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6bb5184180a8e43033195f837867885}{SWPMI\+\_\+\+OR\+\_\+\+TBYP\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+OR\+\_\+\+CLASS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d8cbc0799a2c045318029c6cd8b16a7}{SWPMI\+\_\+\+OR\+\_\+\+CLASS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+OR\+\_\+\+CLASS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e76440d0421f60c0572770116f2baab}{SWPMI\+\_\+\+OR\+\_\+\+CLASS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d8cbc0799a2c045318029c6cd8b16a7}{SWPMI\+\_\+\+OR\+\_\+\+CLASS\+\_\+\+Msk}}
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8676c7d294b92a9ea0d0f1b088308ed}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga400774feb33ed7544d57d6a0a76e0f70}{WWDG\+\_\+\+CR\+\_\+T}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8676c7d294b92a9ea0d0f1b088308ed}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305c0da4633020b9696d64a1785fa29c}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+0}}~(0x01\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e5ea3baea1e37b0446e56e910c3409}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+1}}~(0x02\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67e7b9fa1867ecd6a9dd4b28381e4229}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+2}}~(0x04\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64ede5bff80b5b979a44d073205f5930}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+3}}~(0x08\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbc9c4a71473ceb1fde58a1d6054a7fe}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+4}}~(0x10\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f41b8c9b91c0632521373203bcb5b64}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+5}}~(0x20\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8abc0d44e390aabc2c7f787f2ed0b632}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+6}}~(0x40\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bd586be3859790f803c1275ea52390}{WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab647e9997b8b8e67de72af1aaea3f52f}{WWDG\+\_\+\+CR\+\_\+\+WDGA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bd586be3859790f803c1275ea52390}{WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Msk}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aed21af49014ce535798f9beead136d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfbb9991bd6a3699399ca569c71fe8c9}{WWDG\+\_\+\+CFR\+\_\+W}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aed21af49014ce535798f9beead136d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f4016f9990c2657acdf7521233d16d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+0}}~(0x01\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546410b3ec62e976c0f590cf9f216bb3}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+1}}~(0x02\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3de841283deaea061d977392805211d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+2}}~(0x04\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0394248f2a4e4b6ba6c28024fa961a99}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+3}}~(0x08\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25594b7ced3e1277b636caf02416a4e7}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+4}}~(0x10\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e730800b000f6fe3be5ea43a6e29cf9}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+5}}~(0x20\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fc25f8d5c23a76d364c1cb5d7518a17}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+6}}~(0x40\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4ed7e970421b1b4b4b0f94e3296117}{WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9}{WWDG\+\_\+\+CFR\+\_\+\+EWI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4ed7e970421b1b4b4b0f94e3296117}{WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Msk}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627018d443463abccf249b1b848e2b64}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Msk}}~(0x7\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga067b1d8238f1d5613481aba71a946638}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627018d443463abccf249b1b848e2b64}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab94b761166186987f91d342a5f79695}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+0}}~(0x1\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9120ceb094ab327ec766a06fc66ef401}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+1}}~(0x2\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa212cf015a764569f0434011a123d025}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+2}}~(0x4\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos)
\item 
\#define {\bfseries WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284cdb5e7c17598a03a9a0790dd7508c}{WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96cf9ddd91b6079c5aceef6f3e857b69}{WWDG\+\_\+\+SR\+\_\+\+EWIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284cdb5e7c17598a03a9a0790dd7508c}{WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Msk}}
\item 
\#define {\bfseries STM32\+H7\+\_\+\+DEV\+\_\+\+ID}~0x483\+UL
\item 
\#define {\bfseries DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf18661126fecb64b8c7d7d4e590fb33}{DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf18661126fecb64b8c7d7d4e590fb33}{DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d92c620aed9b19c7e8d9d12f743b258}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d92c620aed9b19c7e8d9d12f743b258}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEPD1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4613d01b5658afd7e509af9cfb3e0029}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEPD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEPD1\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEPD1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4613d01b5658afd7e509af9cfb3e0029}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEPD1\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOPD1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502d56e13a2ab24f8ed2bdb0d33699b5}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOPD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOPD1\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOPD1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502d56e13a2ab24f8ed2bdb0d33699b5}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOPD1\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBYD1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac131d9c86ad36bee6ffc1f107be874f2}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBYD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBYD1\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBYD1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac131d9c86ad36bee6ffc1f107be874f2}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBYD1\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOPD3\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc2bba0cc7ba9cef456629352ddd17d}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOPD3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOPD3\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOPD3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc2bba0cc7ba9cef456629352ddd17d}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOPD3\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBYD3\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03c8381624929eeddea24a83e9a6c74}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBYD3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBYD3\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBYD3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03c8381624929eeddea24a83e9a6c74}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBYD3\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TRACECKEN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d964fc1040e86ec87edbba15e265d8b}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TRACECKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TRACECKEN\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TRACECKEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d964fc1040e86ec87edbba15e265d8b}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TRACECKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+CKD1\+EN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06d4db2bb36b8988447f4039c9782c3f}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+CKD1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+CKD1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+CKD1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06d4db2bb36b8988447f4039c9782c3f}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+CKD1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+CKD3\+EN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab98c28bcf8f23e73c64a5b0aa4cbf95d}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+CKD3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+CKD3\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+CKD3\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab98c28bcf8f23e73c64a5b0aa4cbf95d}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+CKD3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TRGOEN\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1270649eac308f794c8716463ecb7357}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TRGOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TRGOEN\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TRGOEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1270649eac308f794c8716463ecb7357}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TRGOEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB3\+FZ1\+\_\+\+DBG\+\_\+\+WWDG1\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7358d1704a41c4a27f3f9465a0c5e4cb}{DBGMCU\+\_\+\+APB3\+FZ1\+\_\+\+DBG\+\_\+\+WWDG1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB3\+FZ1\+\_\+\+DBG\+\_\+\+WWDG1\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB3\+FZ1\+\_\+\+DBG\+\_\+\+WWDG1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7358d1704a41c4a27f3f9465a0c5e4cb}{DBGMCU\+\_\+\+APB3\+FZ1\+\_\+\+DBG\+\_\+\+WWDG1\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a349edb87541f0f15c01a428756c24}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a349edb87541f0f15c01a428756c24}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bfe464e86bd1098e64f0cc00ab6847c}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bfe464e86bd1098e64f0cc00ab6847c}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3c2ac625898db175a5d8e4bfb54222}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3c2ac625898db175a5d8e4bfb54222}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga550c10e7f9536d6a97ca5fc5432db2e7}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga550c10e7f9536d6a97ca5fc5432db2e7}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19bef73e5ac7bb0df1e02c4c90e5e15f}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19bef73e5ac7bb0df1e02c4c90e5e15f}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga940305ff2fc91ef64f75b72ae067e5bf}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga940305ff2fc91ef64f75b72ae067e5bf}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM12\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fb511b0b2bef88c6ffd2995ae6a0665}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM12\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fb511b0b2bef88c6ffd2995ae6a0665}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM12\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM13\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga897caa935ede8d59cedeb14546ae305e}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM13\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga897caa935ede8d59cedeb14546ae305e}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM13\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaf511bc27048a2751aced1fac3529e0}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaf511bc27048a2751aced1fac3529e0}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5e0027cc2a3ae9d2b6b35a5e2f800a}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+LPTIM1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5e0027cc2a3ae9d2b6b35a5e2f800a}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2afff228a7fe5e4218722cadfbead247}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2afff228a7fe5e4218722cadfbead247}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab440ceb5413b72faaf62a09440ae302f}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab440ceb5413b72faaf62a09440ae302f}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8135a3cfd2974054e780a13c7d8a8814}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8135a3cfd2974054e780a13c7d8a8814}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C5\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2014460d1054f7ffddb329f30f953f0}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C5\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2014460d1054f7ffddb329f30f953f0}{DBGMCU\+\_\+\+APB1\+LFZ1\+\_\+\+DBG\+\_\+\+I2\+C5\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+HFZ1\+\_\+\+DBG\+\_\+\+TIM23\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd3d53bde85bd35c77b4e0c24bced5a}{DBGMCU\+\_\+\+APB1\+HFZ1\+\_\+\+DBG\+\_\+\+TIM23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+HFZ1\+\_\+\+DBG\+\_\+\+TIM23\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+HFZ1\+\_\+\+DBG\+\_\+\+TIM23}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd3d53bde85bd35c77b4e0c24bced5a}{DBGMCU\+\_\+\+APB1\+HFZ1\+\_\+\+DBG\+\_\+\+TIM23\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+HFZ1\+\_\+\+DBG\+\_\+\+TIM24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9d19c59e7883c104b760802e21d80ee}{DBGMCU\+\_\+\+APB1\+HFZ1\+\_\+\+DBG\+\_\+\+TIM24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+HFZ1\+\_\+\+DBG\+\_\+\+TIM24\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+HFZ1\+\_\+\+DBG\+\_\+\+TIM24}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9d19c59e7883c104b760802e21d80ee}{DBGMCU\+\_\+\+APB1\+HFZ1\+\_\+\+DBG\+\_\+\+TIM24\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6339213b8cb79ef25a63d481d1acc02}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6339213b8cb79ef25a63d481d1acc02}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga125098b2d36e57de07da3b234c711a2a}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga125098b2d36e57de07da3b234c711a2a}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM15\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga622b0eec8486013030176362cef0bc0e}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM15\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga622b0eec8486013030176362cef0bc0e}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM15\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad832f07453ea7c32bd4681737dd1b397}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad832f07453ea7c32bd4681737dd1b397}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf38a199ae6bd22526da7652f95035fe}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM17}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf38a199ae6bd22526da7652f95035fe}{DBGMCU\+\_\+\+APB2\+FZ1\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+I2\+C4\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga430b4dfc7c83c4f3f7a5d1665e9a20a4}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+I2\+C4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+I2\+C4\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+I2\+C4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga430b4dfc7c83c4f3f7a5d1665e9a20a4}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+I2\+C4\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM2\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7ed56e757fa26485691a11b136fd367}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM2\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7ed56e757fa26485691a11b136fd367}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM2\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM3\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d567ba27d71a42d53afa8cbed23fa30}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM3\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d567ba27d71a42d53afa8cbed23fa30}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM3\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM4\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc18617181129adca5b3ce6dd83dac0}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM4\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc18617181129adca5b3ce6dd83dac0}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM4\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM5\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab86812116fd3332f3d3d1ab41e43ff3e}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM5\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab86812116fd3332f3d3d1ab41e43ff3e}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+LPTIM5\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb6e7baa30d9770038f3bdaed02ddfe}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+RTC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb6e7baa30d9770038f3bdaed02ddfe}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+IWDG1\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6072a629a3730aa9fcbbef332eeeb3df}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+IWDG1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+IWDG1\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+IWDG1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6072a629a3730aa9fcbbef332eeeb3df}{DBGMCU\+\_\+\+APB4\+FZ1\+\_\+\+DBG\+\_\+\+IWDG1\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+PIDR4\+\_\+\+JEP106\+CON\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7683d25912427352a7aa919892003bc}{DBGMCU\+\_\+\+PIDR4\+\_\+\+JEP106\+CON\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DBGMCU\+\_\+\+PIDR4\+\_\+\+JEP106\+CON\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+PIDR4\+\_\+\+JEP106\+CON}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7683d25912427352a7aa919892003bc}{DBGMCU\+\_\+\+PIDR4\+\_\+\+JEP106\+CON\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+PIDR4\+\_\+4\+KCOUNT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4cf9622eace398bd78c0bf3060da68e}{DBGMCU\+\_\+\+PIDR4\+\_\+4\+KCOUNT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DBGMCU\+\_\+\+PIDR4\+\_\+4\+KCOUNT\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+PIDR4\+\_\+4\+KCOUNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4cf9622eace398bd78c0bf3060da68e}{DBGMCU\+\_\+\+PIDR4\+\_\+4\+KCOUNT\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+PIDR0\+\_\+\+PARTNUM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807114ba124633c3016063d5d44fc662}{DBGMCU\+\_\+\+PIDR0\+\_\+\+PARTNUM\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DBGMCU\+\_\+\+PIDR0\+\_\+\+PARTNUM\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+PIDR0\+\_\+\+PARTNUM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807114ba124633c3016063d5d44fc662}{DBGMCU\+\_\+\+PIDR0\+\_\+\+PARTNUM\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+PIDR1\+\_\+\+PARTNUM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35ab0969af73b90374a7a53e6efdcc64}{DBGMCU\+\_\+\+PIDR1\+\_\+\+PARTNUM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DBGMCU\+\_\+\+PIDR1\+\_\+\+PARTNUM\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+PIDR1\+\_\+\+PARTNUM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35ab0969af73b90374a7a53e6efdcc64}{DBGMCU\+\_\+\+PIDR1\+\_\+\+PARTNUM\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+PIDR1\+\_\+\+JEP106\+ID\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27207ace9a828b6991a3d0f764ffb7b7}{DBGMCU\+\_\+\+PIDR1\+\_\+\+JEP106\+ID\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DBGMCU\+\_\+\+PIDR1\+\_\+\+JEP106\+ID\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+PIDR1\+\_\+\+JEP106\+ID}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27207ace9a828b6991a3d0f764ffb7b7}{DBGMCU\+\_\+\+PIDR1\+\_\+\+JEP106\+ID\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+PIDR2\+\_\+\+JEP106\+ID\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e6371c75e501afe141fada0f61e643e}{DBGMCU\+\_\+\+PIDR2\+\_\+\+JEP106\+ID\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DBGMCU\+\_\+\+PIDR2\+\_\+\+JEP106\+ID\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+PIDR2\+\_\+\+JEP106\+ID}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e6371c75e501afe141fada0f61e643e}{DBGMCU\+\_\+\+PIDR2\+\_\+\+JEP106\+ID\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+PIDR2\+\_\+\+JEDEC\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f742452053a87f89aec52cdcf127f2}{DBGMCU\+\_\+\+PIDR2\+\_\+\+JEDEC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+PIDR2\+\_\+\+JEDEC\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+PIDR2\+\_\+\+JEDEC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f742452053a87f89aec52cdcf127f2}{DBGMCU\+\_\+\+PIDR2\+\_\+\+JEDEC\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+PIDR2\+\_\+\+REVISION\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20d2a325aafa8437e51b4a6478cabfb7}{DBGMCU\+\_\+\+PIDR2\+\_\+\+REVISION\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DBGMCU\+\_\+\+PIDR2\+\_\+\+REVISION\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+PIDR2\+\_\+\+REVISION}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20d2a325aafa8437e51b4a6478cabfb7}{DBGMCU\+\_\+\+PIDR2\+\_\+\+REVISION\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+PIDR3\+\_\+\+CMOD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e4abaf4c288633a4ead176f94434de}{DBGMCU\+\_\+\+PIDR3\+\_\+\+CMOD\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DBGMCU\+\_\+\+PIDR3\+\_\+\+CMOD\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+PIDR3\+\_\+\+CMOD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e4abaf4c288633a4ead176f94434de}{DBGMCU\+\_\+\+PIDR3\+\_\+\+CMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+PIDR3\+\_\+\+REVAND\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga463df9444d403f6e61a607fc26aed6b6}{DBGMCU\+\_\+\+PIDR3\+\_\+\+REVAND\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DBGMCU\+\_\+\+PIDR3\+\_\+\+REVAND\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+PIDR3\+\_\+\+REVAND}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga463df9444d403f6e61a607fc26aed6b6}{DBGMCU\+\_\+\+PIDR3\+\_\+\+REVAND\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CIR0\+\_\+\+PREAMBLE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cdc8a1928f3f7f972afb07f5f8a6570}{DBGMCU\+\_\+\+CIR0\+\_\+\+PREAMBLE\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DBGMCU\+\_\+\+CIR0\+\_\+\+PREAMBLE\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CIR0\+\_\+\+PREAMBLE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cdc8a1928f3f7f972afb07f5f8a6570}{DBGMCU\+\_\+\+CIR0\+\_\+\+PREAMBLE\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CIR1\+\_\+\+PREAMBLE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga022a5aa926f7b3c542e48eb04ad13c31}{DBGMCU\+\_\+\+CIR1\+\_\+\+PREAMBLE\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DBGMCU\+\_\+\+CIR1\+\_\+\+PREAMBLE\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CIR1\+\_\+\+PREAMBLE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga022a5aa926f7b3c542e48eb04ad13c31}{DBGMCU\+\_\+\+CIR1\+\_\+\+PREAMBLE\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CIR1\+\_\+\+CLASS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373682be231413f43321127eb088f62f}{DBGMCU\+\_\+\+CIR1\+\_\+\+CLASS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DBGMCU\+\_\+\+CIR1\+\_\+\+CLASS\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CIR1\+\_\+\+CLASS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373682be231413f43321127eb088f62f}{DBGMCU\+\_\+\+CIR1\+\_\+\+CLASS\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CIR2\+\_\+\+PREAMBLE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998fcc486cf4b82949db89a34cecceb3}{DBGMCU\+\_\+\+CIR2\+\_\+\+PREAMBLE\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DBGMCU\+\_\+\+CIR2\+\_\+\+PREAMBLE\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CIR2\+\_\+\+PREAMBLE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998fcc486cf4b82949db89a34cecceb3}{DBGMCU\+\_\+\+CIR2\+\_\+\+PREAMBLE\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CIR3\+\_\+\+PREAMBLE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903e49a962a0e1a31576fc88e0eb1507}{DBGMCU\+\_\+\+CIR3\+\_\+\+PREAMBLE\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DBGMCU\+\_\+\+CIR3\+\_\+\+PREAMBLE\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CIR3\+\_\+\+PREAMBLE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903e49a962a0e1a31576fc88e0eb1507}{DBGMCU\+\_\+\+CIR3\+\_\+\+PREAMBLE\+\_\+\+Msk}}
\item 
\#define {\bfseries RAMECC\+\_\+\+IER\+\_\+\+GECCDEBWIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga071a2a4fe8361994a73c6143135f7390}{RAMECC\+\_\+\+IER\+\_\+\+GECCDEBWIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RAMECC\+\_\+\+IER\+\_\+\+GECCDEBWIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1c9c2f1c75ea79f448052f550305053}{RAMECC\+\_\+\+IER\+\_\+\+GECCDEBWIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga071a2a4fe8361994a73c6143135f7390}{RAMECC\+\_\+\+IER\+\_\+\+GECCDEBWIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RAMECC\+\_\+\+IER\+\_\+\+GECCDEIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd75a9552f92234a43685a05286cb85f}{RAMECC\+\_\+\+IER\+\_\+\+GECCDEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RAMECC\+\_\+\+IER\+\_\+\+GECCDEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga398b5742833ef2107d2c0c3b0e7ad83e}{RAMECC\+\_\+\+IER\+\_\+\+GECCDEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd75a9552f92234a43685a05286cb85f}{RAMECC\+\_\+\+IER\+\_\+\+GECCDEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RAMECC\+\_\+\+IER\+\_\+\+GECCSEIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga642b703564ec7b339dd0a302a496d898}{RAMECC\+\_\+\+IER\+\_\+\+GECCSEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RAMECC\+\_\+\+IER\+\_\+\+GECCSEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24c24287d11d8996f5032367885202c0}{RAMECC\+\_\+\+IER\+\_\+\+GECCSEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga642b703564ec7b339dd0a302a496d898}{RAMECC\+\_\+\+IER\+\_\+\+GECCSEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RAMECC\+\_\+\+IER\+\_\+\+GIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63d6629361c2aea910aba1f9fa0906c2}{RAMECC\+\_\+\+IER\+\_\+\+GIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RAMECC\+\_\+\+IER\+\_\+\+GIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e0892efa16d63476c28d238aeed5e45}{RAMECC\+\_\+\+IER\+\_\+\+GIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63d6629361c2aea910aba1f9fa0906c2}{RAMECC\+\_\+\+IER\+\_\+\+GIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RAMECC\+\_\+\+CR\+\_\+\+ECCELEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592dec61a86924c27fa45f3a1fa319e6}{RAMECC\+\_\+\+CR\+\_\+\+ECCELEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RAMECC\+\_\+\+CR\+\_\+\+ECCELEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2369cd8f07534fdcd91d70058a54483}{RAMECC\+\_\+\+CR\+\_\+\+ECCELEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592dec61a86924c27fa45f3a1fa319e6}{RAMECC\+\_\+\+CR\+\_\+\+ECCELEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RAMECC\+\_\+\+CR\+\_\+\+ECCDEBWIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cb272b450cc71cc9292582170affe11}{RAMECC\+\_\+\+CR\+\_\+\+ECCDEBWIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RAMECC\+\_\+\+CR\+\_\+\+ECCDEBWIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacabba7927446ffb20a088f336531de17}{RAMECC\+\_\+\+CR\+\_\+\+ECCDEBWIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cb272b450cc71cc9292582170affe11}{RAMECC\+\_\+\+CR\+\_\+\+ECCDEBWIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RAMECC\+\_\+\+CR\+\_\+\+ECCDEIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce1575e0c6d6483d76f975c6f2386ee}{RAMECC\+\_\+\+CR\+\_\+\+ECCDEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RAMECC\+\_\+\+CR\+\_\+\+ECCDEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdcdbc20285b3b072c46c240308c681}{RAMECC\+\_\+\+CR\+\_\+\+ECCDEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce1575e0c6d6483d76f975c6f2386ee}{RAMECC\+\_\+\+CR\+\_\+\+ECCDEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RAMECC\+\_\+\+CR\+\_\+\+ECCSEIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac519e2b4b358bb28acd13a4b3b1b6dfa}{RAMECC\+\_\+\+CR\+\_\+\+ECCSEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RAMECC\+\_\+\+CR\+\_\+\+ECCSEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0685eeff4645e1224bf64f80f962028}{RAMECC\+\_\+\+CR\+\_\+\+ECCSEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac519e2b4b358bb28acd13a4b3b1b6dfa}{RAMECC\+\_\+\+CR\+\_\+\+ECCSEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RAMECC\+\_\+\+SR\+\_\+\+DEBWDF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e017f5a4e38e92f3cfb03715b0247a6}{RAMECC\+\_\+\+SR\+\_\+\+DEBWDF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RAMECC\+\_\+\+SR\+\_\+\+DEBWDF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c3b38a3a207cc8f9869778051e12af9}{RAMECC\+\_\+\+SR\+\_\+\+DEBWDF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e017f5a4e38e92f3cfb03715b0247a6}{RAMECC\+\_\+\+SR\+\_\+\+DEBWDF\+\_\+\+Msk}}
\item 
\#define {\bfseries RAMECC\+\_\+\+SR\+\_\+\+DEDF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54d728af62383e0669bb4459cf489b2f}{RAMECC\+\_\+\+SR\+\_\+\+DEDF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RAMECC\+\_\+\+SR\+\_\+\+DEDF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ff5cc0deae18ff60edecc6afdb2aa08}{RAMECC\+\_\+\+SR\+\_\+\+DEDF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54d728af62383e0669bb4459cf489b2f}{RAMECC\+\_\+\+SR\+\_\+\+DEDF\+\_\+\+Msk}}
\item 
\#define {\bfseries RAMECC\+\_\+\+SR\+\_\+\+SEDCF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52febf39adc52b8c7899bdb7a42767ac}{RAMECC\+\_\+\+SR\+\_\+\+SEDCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RAMECC\+\_\+\+SR\+\_\+\+SEDCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8263a508b09ff768bb1c7300afac970a}{RAMECC\+\_\+\+SR\+\_\+\+SEDCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52febf39adc52b8c7899bdb7a42767ac}{RAMECC\+\_\+\+SR\+\_\+\+SEDCF\+\_\+\+Msk}}
\item 
\#define {\bfseries RAMECC\+\_\+\+FAR\+\_\+\+FADD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac17062f5ab3f383c7ef0ae3c62af6395}{RAMECC\+\_\+\+FAR\+\_\+\+FADD\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RAMECC\+\_\+\+FAR\+\_\+\+FADD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b801a484b1383da8be9c29193078f70}{RAMECC\+\_\+\+FAR\+\_\+\+FADD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac17062f5ab3f383c7ef0ae3c62af6395}{RAMECC\+\_\+\+FAR\+\_\+\+FADD\+\_\+\+Msk}}
\item 
\#define {\bfseries RAMECC\+\_\+\+FAR\+\_\+\+FDATAL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8890393950cdc109180241321ba7597}{RAMECC\+\_\+\+FAR\+\_\+\+FDATAL\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RAMECC\+\_\+\+FAR\+\_\+\+FDATAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f69dde9e7182a0ba2a2fced83fb3cc}{RAMECC\+\_\+\+FAR\+\_\+\+FDATAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8890393950cdc109180241321ba7597}{RAMECC\+\_\+\+FAR\+\_\+\+FDATAL\+\_\+\+Msk}}
\item 
\#define {\bfseries RAMECC\+\_\+\+FAR\+\_\+\+FDATAH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3c82b2898c6ebae9022aeb11f8c0c7f}{RAMECC\+\_\+\+FAR\+\_\+\+FDATAH\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RAMECC\+\_\+\+FAR\+\_\+\+FDATAH\+\_\+\+Pos)
\item 
\#define {\bfseries RAMECC\+\_\+\+FAR\+\_\+\+FDATAH}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3c82b2898c6ebae9022aeb11f8c0c7f}{RAMECC\+\_\+\+FAR\+\_\+\+FDATAH\+\_\+\+Msk}}                  /$\ast$ Failing data high (64-\/bit memory) $\ast$/
\item 
\#define {\bfseries RAMECC\+\_\+\+FECR\+\_\+\+FEC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab807b8bdd4dccae8d4aa37de063208fb}{RAMECC\+\_\+\+FECR\+\_\+\+FEC\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RAMECC\+\_\+\+FECR\+\_\+\+FEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3923fa4799e742789d21d42fe8a6ade8}{RAMECC\+\_\+\+FECR\+\_\+\+FEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab807b8bdd4dccae8d4aa37de063208fb}{RAMECC\+\_\+\+FECR\+\_\+\+FEC\+\_\+\+Msk}}
\item 
\#define {\bfseries MDIOS\+\_\+\+CR\+\_\+\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d8bcbabb58ea3992a50fd37bc0f3f3c}{MDIOS\+\_\+\+CR\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDIOS\+\_\+\+CR\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1926459a1636e4615e623750d15f609}{MDIOS\+\_\+\+CR\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d8bcbabb58ea3992a50fd37bc0f3f3c}{MDIOS\+\_\+\+CR\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries MDIOS\+\_\+\+CR\+\_\+\+WRIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca184630a08f6458ca4dbfbdc9ef5160}{MDIOS\+\_\+\+CR\+\_\+\+WRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDIOS\+\_\+\+CR\+\_\+\+WRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9496023d7479267e2ea1ce5e7758715}{MDIOS\+\_\+\+CR\+\_\+\+WRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca184630a08f6458ca4dbfbdc9ef5160}{MDIOS\+\_\+\+CR\+\_\+\+WRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries MDIOS\+\_\+\+CR\+\_\+\+RDIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga216d4449654a1f64ed7a0418b151d73a}{MDIOS\+\_\+\+CR\+\_\+\+RDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDIOS\+\_\+\+CR\+\_\+\+RDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83c7be835064a776ed4528d8cceb8d6f}{MDIOS\+\_\+\+CR\+\_\+\+RDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga216d4449654a1f64ed7a0418b151d73a}{MDIOS\+\_\+\+CR\+\_\+\+RDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries MDIOS\+\_\+\+CR\+\_\+\+EIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga520483bd49c6020c7ff3fa33c7bf298b}{MDIOS\+\_\+\+CR\+\_\+\+EIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDIOS\+\_\+\+CR\+\_\+\+EIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a68fe2e71511060942e6643c6821a7a}{MDIOS\+\_\+\+CR\+\_\+\+EIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga520483bd49c6020c7ff3fa33c7bf298b}{MDIOS\+\_\+\+CR\+\_\+\+EIE\+\_\+\+Msk}}
\item 
\#define {\bfseries MDIOS\+\_\+\+CR\+\_\+\+DPC\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e56bb31a0ff2b05b6b35dc0a8478c08}{MDIOS\+\_\+\+CR\+\_\+\+DPC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDIOS\+\_\+\+CR\+\_\+\+DPC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d7e0de6a583a2047be88836ed4f0e52}{MDIOS\+\_\+\+CR\+\_\+\+DPC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e56bb31a0ff2b05b6b35dc0a8478c08}{MDIOS\+\_\+\+CR\+\_\+\+DPC\+\_\+\+Msk}}
\item 
\#define {\bfseries MDIOS\+\_\+\+CR\+\_\+\+PORT\+\_\+\+ADDRESS\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab38fa0edd4950fc820003301d3e41a4f}{MDIOS\+\_\+\+CR\+\_\+\+PORT\+\_\+\+ADDRESS\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ MDIOS\+\_\+\+CR\+\_\+\+PORT\+\_\+\+ADDRESS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a4620e676836a1ff0c2ae7f68c55a82}{MDIOS\+\_\+\+CR\+\_\+\+PORT\+\_\+\+ADDRESS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab38fa0edd4950fc820003301d3e41a4f}{MDIOS\+\_\+\+CR\+\_\+\+PORT\+\_\+\+ADDRESS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03d50a6b84ec1dd9e337a90184bce4d7}{MDIOS\+\_\+\+CR\+\_\+\+PORT\+\_\+\+ADDRESS\+\_\+0}}~(0x01\+UL $<$$<$ MDIOS\+\_\+\+CR\+\_\+\+PORT\+\_\+\+ADDRESS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdf6ecdb689705ecba19134acda83588}{MDIOS\+\_\+\+CR\+\_\+\+PORT\+\_\+\+ADDRESS\+\_\+1}}~(0x02\+UL $<$$<$ MDIOS\+\_\+\+CR\+\_\+\+PORT\+\_\+\+ADDRESS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa63c4f1ff68e27bd4b363d3bdffbb52b}{MDIOS\+\_\+\+CR\+\_\+\+PORT\+\_\+\+ADDRESS\+\_\+2}}~(0x04\+UL $<$$<$ MDIOS\+\_\+\+CR\+\_\+\+PORT\+\_\+\+ADDRESS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5186cb315eea3a25abeb679b7a0ec515}{MDIOS\+\_\+\+CR\+\_\+\+PORT\+\_\+\+ADDRESS\+\_\+3}}~(0x08\+UL $<$$<$ MDIOS\+\_\+\+CR\+\_\+\+PORT\+\_\+\+ADDRESS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e5596a0f416802f2f9c587119ff8489}{MDIOS\+\_\+\+CR\+\_\+\+PORT\+\_\+\+ADDRESS\+\_\+4}}~(0x10\+UL $<$$<$ MDIOS\+\_\+\+CR\+\_\+\+PORT\+\_\+\+ADDRESS\+\_\+\+Pos)
\item 
\#define {\bfseries MDIOS\+\_\+\+SR\+\_\+\+PERF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga438990379f87353d92bab5a3c55590ee}{MDIOS\+\_\+\+SR\+\_\+\+PERF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDIOS\+\_\+\+SR\+\_\+\+PERF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d96972d5ccb8181972559a6d9dd9f9f}{MDIOS\+\_\+\+SR\+\_\+\+PERF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga438990379f87353d92bab5a3c55590ee}{MDIOS\+\_\+\+SR\+\_\+\+PERF\+\_\+\+Msk}}
\item 
\#define {\bfseries MDIOS\+\_\+\+SR\+\_\+\+SERF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafae5ab769299f61bd84e6988b5109a92}{MDIOS\+\_\+\+SR\+\_\+\+SERF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDIOS\+\_\+\+SR\+\_\+\+SERF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8ff329a32e5f3edb841900f8a12182e}{MDIOS\+\_\+\+SR\+\_\+\+SERF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafae5ab769299f61bd84e6988b5109a92}{MDIOS\+\_\+\+SR\+\_\+\+SERF\+\_\+\+Msk}}
\item 
\#define {\bfseries MDIOS\+\_\+\+SR\+\_\+\+TERF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga860e46e80c117b4af45528fec8556ba7}{MDIOS\+\_\+\+SR\+\_\+\+TERF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDIOS\+\_\+\+SR\+\_\+\+TERF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e7fa9171eaf37279bfc6e0491e07ec}{MDIOS\+\_\+\+SR\+\_\+\+TERF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga860e46e80c117b4af45528fec8556ba7}{MDIOS\+\_\+\+SR\+\_\+\+TERF\+\_\+\+Msk}}
\item 
\#define {\bfseries MDIOS\+\_\+\+SR\+\_\+\+CPERF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae46979b7de05499f23033e25e6e0a89c}{MDIOS\+\_\+\+SR\+\_\+\+CPERF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDIOS\+\_\+\+SR\+\_\+\+CPERF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd06db1f69facdf687694850335c1b53}{MDIOS\+\_\+\+SR\+\_\+\+CPERF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae46979b7de05499f23033e25e6e0a89c}{MDIOS\+\_\+\+SR\+\_\+\+CPERF\+\_\+\+Msk}}
\item 
\#define {\bfseries MDIOS\+\_\+\+SR\+\_\+\+CSERF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8e2607e09702e86b584def75e8de3fa}{MDIOS\+\_\+\+SR\+\_\+\+CSERF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDIOS\+\_\+\+SR\+\_\+\+CSERF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a57962f55db01c4adf006ce5616313f}{MDIOS\+\_\+\+SR\+\_\+\+CSERF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8e2607e09702e86b584def75e8de3fa}{MDIOS\+\_\+\+SR\+\_\+\+CSERF\+\_\+\+Msk}}
\item 
\#define {\bfseries MDIOS\+\_\+\+SR\+\_\+\+CTERF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41d2ff02d82a8f74b60c2c71b34c4f63}{MDIOS\+\_\+\+SR\+\_\+\+CTERF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ MDIOS\+\_\+\+SR\+\_\+\+CTERF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5c3743f12fafb713bc71fc3d21337c}{MDIOS\+\_\+\+SR\+\_\+\+CTERF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41d2ff02d82a8f74b60c2c71b34c4f63}{MDIOS\+\_\+\+SR\+\_\+\+CTERF\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27144da12fabf5f20058022b7a060375}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09ab672e632dfd87bfb97e10563dfac}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27144da12fabf5f20058022b7a060375}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911bbd5c9dff39b1539db5afda218133}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade39c1039ab30f1ca7ff7c33dd3e1c1b}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911bbd5c9dff39b1539db5afda218133}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+VBVALOEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72fa7360667db727cf57de6600f7aef5}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+VBVALOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+VBVALOEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421b6ddffc33aff647c7dee57ac2d2fd}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+VBVALOEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72fa7360667db727cf57de6600f7aef5}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+VBVALOEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+VBVALOVAL\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f253d70aa89bda1be7494bf0a3abd74}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+VBVALOVAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+VBVALOVAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84d6d26c3d269e98e2c0ced9018da790}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+VBVALOVAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f253d70aa89bda1be7494bf0a3abd74}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+VBVALOVAL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+AVALOEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabee30fd82295c5f1992451191507e936}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+AVALOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+AVALOEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7cdad48daaec5fb1ce7b8a700f7b7f}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+AVALOEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabee30fd82295c5f1992451191507e936}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+AVALOEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+AVALOVAL\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858631050caa5bb484df66ba03e991b8}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+AVALOVAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+AVALOVAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1fe7da2f7b997400513681d1a0094e7}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+AVALOVAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858631050caa5bb484df66ba03e991b8}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+AVALOVAL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BVALOEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63eefbe1e617c87c4630a4af26cad809}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BVALOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BVALOEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ec01fd29e6a1474505ed0289671eef6}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BVALOEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63eefbe1e617c87c4630a4af26cad809}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BVALOEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BVALOVAL\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcb1f928647f5b7d6526daee389a49b}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BVALOVAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BVALOVAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf024b4f1ed6426306267073eec40d178}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BVALOVAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcb1f928647f5b7d6526daee389a49b}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BVALOVAL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNGSCS\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1172acd99753812214a91f822770fad}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNGSCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNGSCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0325825760f66d4792be59cde2a6fb36}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNGSCS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1172acd99753812214a91f822770fad}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNGSCS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNPRQ\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ce59b4eac11aed163f9b0a40ebd830}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNPRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNPRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5db1466d8363575ab2cc8e61855b6d9}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNPRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ce59b4eac11aed163f9b0a40ebd830}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNPRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HSHNPEN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac02604ee9f359f998fac804332d8e82e}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HSHNPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HSHNPEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62b67d7ea4c4a3d92b031b1dc4e2d014}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HSHNPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac02604ee9f359f998fac804332d8e82e}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HSHNPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DHNPEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c847c2f7db2b4f25a4b807847cf5fd}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DHNPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DHNPEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad29b2224940ad3324855355f4fb52c51}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DHNPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c847c2f7db2b4f25a4b807847cf5fd}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DHNPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+EHEN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0defe5996ff00167216effaf5ddf5c0c}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+EHEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+EHEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8d1609c3397bb1efe694c066c854e9}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+EHEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0defe5996ff00167216effaf5ddf5c0c}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+EHEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+CIDSTS\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcbeabffac3327cd545d469b58baf2f2}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+CIDSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+CIDSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ab7a1464a20fd128370a41c6b2c5db}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+CIDSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcbeabffac3327cd545d469b58baf2f2}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+CIDSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DBCT\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cb7bd418b6f7625dd90c36be4a20008}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DBCT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DBCT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac28cd7384fa1d08b1aa518d5d8ed622d}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DBCT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cb7bd418b6f7625dd90c36be4a20008}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DBCT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+ASVLD\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga845bbc4c94240d4de22010b542f47ba8}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+ASVLD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+ASVLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd37f8bf64b304c6e4d053849f56748c}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+ASVLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga845bbc4c94240d4de22010b542f47ba8}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+ASVLD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSESVLD\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bd6b6a179c6c0b664bda471e29d05e5}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSESVLD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSESVLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60d8d5e1dc7a7d3c98af8e0a4c0b626d}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSESVLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bd6b6a179c6c0b664bda471e29d05e5}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSESVLD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+OTGVER\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9c62934f1f7527776e1edca2ae6085}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+OTGVER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+OTGVER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b5a54170511f5a5331ccb99ead2e54}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+OTGVER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9c62934f1f7527776e1edca2ae6085}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+OTGVER\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2eed76dce0ee687f52e08f16bc4c1b}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a881de3c707878018490b8b3db282f7}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2eed76dce0ee687f52e08f16bc4c1b}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad229aff8e0584e5b5abbf80629e141cc}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga981001cbade2d922b72e1b06d6069da0}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebb27b8d77f15f8100c1d27149fb7186}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98190493ea5b039322c77341e3cf61f8}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebb27b8d77f15f8100c1d27149fb7186}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b6bf36ee06f07105efb0568bfb3c06d}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f008e2b969946597b56824fef3cc7ef}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b6bf36ee06f07105efb0568bfb3c06d}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f73c1cb1213fd6e28ce7409fc3c63d1}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7d4f6f3e5002c73be03457ab3ac4023}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa785273cbe79b53e609ed2715cfbf98}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c492b6fc8389b58b1879aa7d822137f}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa785273cbe79b53e609ed2715cfbf98}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fabe86ac6ef650b9ad01a026b67a5d}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9fd5819883e2d18cad4c19af8146e1d}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fabe86ac6ef650b9ad01a026b67a5d}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34aa0076cdeff59113e9880458ae79ba}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga646ba21ce25f42e2fbf706295a5ad031}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d495202852341acc620ce02043281a6}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa407810d17c7f3795fe268bd01120b}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72351ad7cdbbd7992f70892b49a2a669}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61f0d5b909af5196782bbe6e03855f06}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae949fe90d15c793eb011958a4f600ac}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga273b5f0a16f8276d0f0e76f216caa03f}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ae423d6325aa35bb037304ba8f8235}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga273b5f0a16f8276d0f0e76f216caa03f}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4e78c573f8cd0548bce86ce8593353d}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9cc973db831fb86b1e122443a58aa7c}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4407194cfda70b7408523c537ba03060}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb78d02bad573871d6b9d92100561a4}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4407194cfda70b7408523c537ba03060}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eef8bf8e73d8b94b0caf98caa978c11}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e47455432a6c8c7c7400024427c25d8}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+STPPCLK\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f118ddd4551c474f8edc23058876fdf}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+STPPCLK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+STPPCLK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac696153ff9f165deadff3fe0225849e8}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+STPPCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f118ddd4551c474f8edc23058876fdf}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+STPPCLK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+GATEHCLK\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c302139df9ab546ce190277ecbc090}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+GATEHCLK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+GATEHCLK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d6bcb65b4cb112d17466cf24c42e37f}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+GATEHCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c302139df9ab546ce190277ecbc090}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+GATEHCLK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+PHYSUSP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bd9eee61333c5bd9565e74be8daacb2}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+PHYSUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+PHYSUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b8c8a29c623fc354c03942a6a414c06}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+PHYSUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bd9eee61333c5bd9565e74be8daacb2}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+PHYSUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa244dfb48bb953763802745e978649b2}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e79a60810179da2479104fbf514a70}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa244dfb48bb953763802745e978649b2}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750e5c8cbb573197c89318c8b99771e0}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5094462de3569f89fdcc641ead7d47}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750e5c8cbb573197c89318c8b99771e0}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83eeecbc4aa4d8bc1c1c6cac82695577}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50fcdec0f5ff7e594b726dc63175a1f3}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83eeecbc4aa4d8bc1c1c6cac82695577}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c87ba48d57c205ce011dfa8b6888a9f}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab16a656720e4914c0935ef597f9719ef}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c87ba48d57c205ce011dfa8b6888a9f}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2f3eeb46b9addf20afbc0f4e0c3196}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac73e4e50f0fbe8376e87b833872f4b40}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2f3eeb46b9addf20afbc0f4e0c3196}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2ad3f6e96de9fbe88f1e5f6d3be7d4}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa17e41c826fded604c1837cacae0b66}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2ad3f6e96de9fbe88f1e5f6d3be7d4}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6caa072b60a7c1c580d47f5ac1d4a63d}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e87febbcda52c3b0b4679ce4fc10aae}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6caa072b60a7c1c580d47f5ac1d4a63d}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f43895b41cdf03141fd07278679e9c}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga148c9f1be1abbca2c8568a079894c9d0}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f43895b41cdf03141fd07278679e9c}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf928315cb36f5a39a14f58cb15468ec8}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d6c5c6827fad61f6f8fa5553935fa}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf928315cb36f5a39a14f58cb15468ec8}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa880c9c7c5ee16534e0156380cf04d28}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199625403480a432df8f653b9bee0bd4}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa880c9c7c5ee16534e0156380cf04d28}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad771cd9b6f19e1f335016426d41dec48}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebcf7c6c98c93f075f635cf0969c16f4}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad771cd9b6f19e1f335016426d41dec48}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48750394a0e7d020b3b1e4c4b73b981f}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27636cb092fce5a35e0dd25debc50294}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ad49a50f4cb5a7c310e94d92daa889}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa822717fd13eed433f8496f8c0b81482}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde278c400411575329026a0a8a67fa0}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa822717fd13eed433f8496f8c0b81482}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45fb8854f9cb1d9e5aa9b55e4392af8b}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga200f87e323c35612737fbaeb7b1c52f2}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45fb8854f9cb1d9e5aa9b55e4392af8b}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54678325db99694db585d8ec50f46ae6}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga717ea6d52263b0b9938ebf1f3ef4b409}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54678325db99694db585d8ec50f46ae6}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b9fd237b82bf4b3556a7a344a0058c}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga232f28bae3c9cd354b2fca1be518d043}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b9fd237b82bf4b3556a7a344a0058c}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2daaa82f3b3ea2bbfb3c0677c46b93b}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace837326945cc056aef6969fc24e1a09}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2daaa82f3b3ea2bbfb3c0677c46b93b}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadcdb6f745b118b51a607d89bbf864a0}{USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8345933ec4180c4ea9013291ce085a2d}{USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadcdb6f745b118b51a607d89bbf864a0}{USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34a555bd57d9e8f2a41d5b9499ad7c44}{USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab240bcea196fe42725639b82a3ceac75}{USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34a555bd57d9e8f2a41d5b9499ad7c44}{USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad58aef8796a09f03191b07f54244b67f}{USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51a24f44589040844690a0d6d2f23c13}{USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad58aef8796a09f03191b07f54244b67f}{USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga474e845231f3f8f1de1d4be1e99167ca}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8faf1dcd3fb686cc4acf23ca6f4b71ec}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga474e845231f3f8f1de1d4be1e99167ca}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270bfa6f7139f8a15af6a55c4b48c167}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf68e749d3365b8b6aba2002718a16e94}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270bfa6f7139f8a15af6a55c4b48c167}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b85a30093b2120bd2f0dca9a2fabd46}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38dcfba81d842a0514d24f42fbea815c}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3125d311d52b88b33109ffd3b1c2b194}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9787add94a212edfffa82dd2fe47863}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3125d311d52b88b33109ffd3b1c2b194}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa7bb17de01b147c98b6c23e4f146cd}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047ff56c1d9fbd02b738f2a5bf768a45}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa7bb17de01b147c98b6c23e4f146cd}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfab3e804f69049a10d08b30d986ecf0}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd1bbe9e90d56d2aa225ff5532e15c6e}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfab3e804f69049a10d08b30d986ecf0}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f129cc1f698c1a272851d848541397c}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ffbca11bd10b4d94843a5084078fdd4}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f129cc1f698c1a272851d848541397c}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacccaf834ac65b3859e6f0519d2c4d75d}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+0}}~(0x0\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944e91046cd27e0bea8954bd56a45a94}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+1}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b9994176dc5115431b0a537ad26900c}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+2}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ac6781cf82fd4c21a342b4e8c8f25f8}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+3}}~(0x5\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae60a1aed37523932d2cbfa6e78963e28}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+4}}~(0x7\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d9f42ed7111f4a498e213ceae2d357}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b9ace9572bb6ec977594c8b4b0825f}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d9f42ed7111f4a498e213ceae2d357}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbed93fcc3e44debab0f9a6b8f56a4e4}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a8af9d1d89b731426db773905ae4450}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbed93fcc3e44debab0f9a6b8f56a4e4}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce05358bc5a54302af1f296bd1338c4}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7443f8ddb5b67b506637b282923a0c57}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce05358bc5a54302af1f296bd1338c4}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03324441e7f1d314a3d553097a97d98}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb035573c48f1055126d94a3c15dd5f3}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03324441e7f1d314a3d553097a97d98}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9afeebc0fdfffa134586228627d0994}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad406f5ebd83521f075d973f1afae39f8}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c336a75d6e5035c376667f9794d9aae}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3373712099429d9b7186af1f2bf1e662}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2148059ec3e6a804d102ed9964c9a005}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3373712099429d9b7186af1f2bf1e662}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffdc662f62192d4b3b04c2967dc17499}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26cadf8d7d278615a2681c308d69a1f4}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffdc662f62192d4b3b04c2967dc17499}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014d25d1f767f3db5ad0c60e7c752607}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e220d23f5739e07442461204a70a2c7}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014d25d1f767f3db5ad0c60e7c752607}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec02000199e190ce726adc091bd9fc18}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedf4c990f79714f2747232ccb7470d4c}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec02000199e190ce726adc091bd9fc18}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09f21fcd7d2ba96955088e33afa034e5}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad316e69d3679d7fa0a73caf577e1d2b8}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ecdc45ec0654c353bee6da6d17a9a6}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga019e347f4b9b5a2bf980b90e921c23f0}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga754ace191e8556620eec7c93ba53a914}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87e134cc67f7b77efcb1506f7ca57b64}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga754ace191e8556620eec7c93ba53a914}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff2a24486b52bc1e86707e5e4f9ebbd9}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ad0a14d1e0b69f72209ac0de8290862}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff2a24486b52bc1e86707e5e4f9ebbd9}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2787eb50165fdc318425a15808e195d7}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9996da3f96fd45ce80d12a1db533b89d}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2787eb50165fdc318425a15808e195d7}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb75fefda7133445f8372502ee6dc415}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7f25e19a542791bcb97956262637e9b}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb75fefda7133445f8372502ee6dc415}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51f99055d4e1309feeba94e88c767f03}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafad0b734f8f4511d7839385a01f105b6}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51f99055d4e1309feeba94e88c767f03}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c1b32f50469cd6f5b5728b85af1ad0}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a57c032717ceeeef110b7fd33cddd79}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c1b32f50469cd6f5b5728b85af1ad0}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f3f8f8230c13d226cfc088d2ef2f5b}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1cdbe63bf7a5b2212e602f88a16796}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f3f8f8230c13d226cfc088d2ef2f5b}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013f30e987d548455287896e9f5600a6}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae325703f616d90c6c22198c288fa4f28}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013f30e987d548455287896e9f5600a6}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab89a6d18ebdbf9a78551b167eedf7c2f}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55174040ef4566af2326b0a424bff30a}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab89a6d18ebdbf9a78551b167eedf7c2f}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2349edc84b6a82c2e350ae60c3c49b}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga240a106dc942384f0c0dae11a7efc018}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2349edc84b6a82c2e350ae60c3c49b}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9aae8e1a49ed8a7d8b3d8a779581a3}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2bafa204b663017c8c08dcd42c1c031}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9aae8e1a49ed8a7d8b3d8a779581a3}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cc2f6447eb4b2e36588e604b66d2b8}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga012379ec9a2c86e7d28f5dc882fed0c5}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cc2f6447eb4b2e36588e604b66d2b8}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ac2f68e29f0584ba980f3d396eb1e2}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0efb62f80533abcf9cecd96815200380}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ac2f68e29f0584ba980f3d396eb1e2}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff29d2fa7bd837e8130717b43e71a04}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2e85306ee6705e7120877dee47d50b0}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff29d2fa7bd837e8130717b43e71a04}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff92f8742438f99c8e81d37c63e8fbf0}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88a5f9be64498b49d12a3dc7b5bb4d0c}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff92f8742438f99c8e81d37c63e8fbf0}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8b8125ce36876edcb9041304fb0d81}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6417d13d2568b05676800c9eda4bdfb}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8b8125ce36876edcb9041304fb0d81}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e6d47098a622dd1002f38438db5db6d}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe28fdd671e34e48f5d96119fd91cab}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e6d47098a622dd1002f38438db5db6d}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a3ea77b9f0bdd2cb5e6c104d28278de}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac92d0ccd406f33733199edbee13eeb7b}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a3ea77b9f0bdd2cb5e6c104d28278de}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15516a0193e467d3a42dfe24a7a20b09}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d15f7c8d94dbf1b67b6d7fda680a5ad}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15516a0193e467d3a42dfe24a7a20b09}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d4785ae9db0a59b8e945be32582fa3}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260a76595ceb569e47b30fc946ce7f84}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82fc2f146c00833e94244fdb640fcbd4}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625608800e950e7540f7888a281ab91e}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafacdf091f563680eafdd5500809c912f}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32cd68230279be0476ab2bafd5f8e1d}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf152b268977d411b34bf47e674a8239a}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32cd68230279be0476ab2bafd5f8e1d}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd9f38aa1f6dcc20c4eeb13a6547a46}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc525ece665c5448d652166bf962b7a}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd9f38aa1f6dcc20c4eeb13a6547a46}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d4f31482f2ac26051500e0c8f3a0869}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5c0badd33dc95fa7897bd4bb558ad6}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d4f31482f2ac26051500e0c8f3a0869}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f93bf9a17e71b2f6d82c485ec81c464}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd42de5994316c7c765e349aceaf1718}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f93bf9a17e71b2f6d82c485ec81c464}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3ef8fc38aa3179714c5ac82ac381e94}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7329fbd5f4d78564704e80cbdcfb6a8f}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3ef8fc38aa3179714c5ac82ac381e94}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7c9ebfa6013f1aed7b853573298a0a}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a6c7819bcf9554d7f20c9ba4ad99dd}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7c9ebfa6013f1aed7b853573298a0a}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9558bbbb276b63f32baf0dc2c9e37a87}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f85531f0e6f963d30dbc284c23fb92}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9558bbbb276b63f32baf0dc2c9e37a87}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4413974123f59fa698d3f79b8218016}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a366ee28afa322e37670c3eb5d0722}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4413974123f59fa698d3f79b8218016}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e7e1dc554fdd79e23762aac9e2338b0}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d10ab688d3bf47aaf8180daf0624e9d}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e7e1dc554fdd79e23762aac9e2338b0}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+BIM\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf510f548548201cdaef6370c77bd644}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+BIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+BIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dd5dbb2c67a3dd71a8fe6563441d243}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+BIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf510f548548201cdaef6370c77bd644}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+BIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab49ec3e222a628b813a802f9ebb28448}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37734d4115211633d584e59cbeabe19}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab49ec3e222a628b813a802f9ebb28448}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a34e5dc4826091ab53667fa1d0d6d7}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338e5e7a3613da0d1dbca7bcdced15ca}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a34e5dc4826091ab53667fa1d0d6d7}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0029668daec1137fa7373e7b151099ac}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96badb4855acc006656a4045db4170f2}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e29269f12dd3a01bdccd31b5fefcdf}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac36241d1f9e6a781b55952f6ae8ca4ea}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf8f748b5a048fd46fc3c710daddf2a}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0ab79df9fad1b945edb6384dbc8e3d}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba458280e9d6532dd12837a90742f408}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga873ee2b3f86e357de46cd936a899ed31}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+7}}~(0x80\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4378a888dfbf5185446cdf184521471b}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c9381ee78a71b8c91e76a974fd633f1}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4378a888dfbf5185446cdf184521471b}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4f9d82388f22aedd70ffc2074f8526}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b75ae59aa46eb3f366e0c0eb18a953e}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49c079a1cad8c676ff57e997fddcc939}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37f71961a65f5c88a0bcfea71c88bfab}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10291d16c7f539b1fb2d6e0b22fd7cbf}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bac7d58ce0353c4570601a5a8c04090}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga164af5e3ff7a7c104028840b5ccb8447}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66e43fdfea8df808ae46b41537c5b0a}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+7}}~(0x80\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d40f68bf4ce28cec78ad449152f16e2}{USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f6ce630f54df1a49314012a612d98d}{USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d40f68bf4ce28cec78ad449152f16e2}{USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722790431dd642e348bcded588d7e824}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e4371d47a5b0cfcc1235fbb9fbd7931}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722790431dd642e348bcded588d7e824}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3b3d4b03a79afdb9c3a5b9e40d07158}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6078d0855016e26c85d0a5b935e6f6ba}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3b3d4b03a79afdb9c3a5b9e40d07158}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+AHBERRM\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec4375fe9d10b890e84c603398653dbd}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+AHBERRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+AHBERRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc5eeb0500ce7832cf607829de07dc06}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+AHBERRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec4375fe9d10b890e84c603398653dbd}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+AHBERRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafccb9d1a7a0af8c8ed2be97eff94a8d1}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb61e805f1e512b80a7b33efcca6182e}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafccb9d1a7a0af8c8ed2be97eff94a8d1}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7df1cf9a2583c2a2c079c2743db0c0a}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad472667f09c79f0ca122586ae032e9df}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7df1cf9a2583c2a2c079c2743db0c0a}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPSPRM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2715f06a8df58db51a00016f761d6b0}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPSPRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPSPRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b959b8d57d5bace18e35d95de09a77}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPSPRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2715f06a8df58db51a00016f761d6b0}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPSPRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990e43476d2858b9b8b0a1e10ddd3ca1}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ef878371c32d6157a619ec42144c09}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990e43476d2858b9b8b0a1e10ddd3ca1}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf413b92fd7377313378c481fbf28c6f0}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bf486957377a746a55ae6203ea697c}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf413b92fd7377313378c481fbf28c6f0}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa93f1e928648830df23013e8868ed53a}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga980f37cfb000d12f7752530986d5069c}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa93f1e928648830df23013e8868ed53a}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BERRM\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad22af854eb20c0c8f6c718703aa06cc}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BERRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BERRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaac35f8747cd753d8534cfd8d6f4e6f2}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BERRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad22af854eb20c0c8f6c718703aa06cc}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BERRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NAKM\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4282f15a3f24294c3de271447aa0b53a}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NAKM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NAKM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga377812e187288777184fec2d96929ac3}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NAKM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4282f15a3f24294c3de271447aa0b53a}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NAKM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NYETM\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d2f79cc4d6c27cc7d24cc63b2103d0}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NYETM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NYETM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a60db81ca4a7ab4ce864d70c5235498}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NYETM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d2f79cc4d6c27cc7d24cc63b2103d0}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NYETM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38b6e32c779099c6cdba55e857f33e0}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga357496f2734867ddaf5a00cc61ff0191}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38b6e32c779099c6cdba55e857f33e0}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6421c9e8b57f5343e197c85008ae82d5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c1ac0fa6a6a1b95d1dfc2b90383a39}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6421c9e8b57f5343e197c85008ae82d5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7154d80c30c1c71720c35ce47aed996b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a7ff1e46bfa5481522003726a1b6304}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7154d80c30c1c71720c35ce47aed996b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b32ff2365c138b8454bec261a44e5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478373e0aea76bfad1c9d8e93c33a2f8}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b32ff2365c138b8454bec261a44e5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fb089db587ace41b14385dda34247e5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7c264becfe7a116ae20933173b1e5b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fb089db587ace41b14385dda34247e5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750ef2111fed4186378990d5b4604911}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa84f417f4c311418505bcd04e6b9cbdf}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750ef2111fed4186378990d5b4604911}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac8bce3f4c26db797f4d5bc1fbbf56a3}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf16d8b480c90018eaf6a717c989100}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac8bce3f4c26db797f4d5bc1fbbf56a3}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2197d4cc945121d9c75d7d9701e64c5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2966f09bafa5de7b1ee2bbddfc2628fc}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2197d4cc945121d9c75d7d9701e64c5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d506f6959a079205ed975944e8e1189}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d72bb12c0c5bf1d17290c49b392027}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d506f6959a079205ed975944e8e1189}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e012bb063b871af8f27698f652d757d}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd16c90192e1c43d95c16265f86cdd5d}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e012bb063b871af8f27698f652d757d}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cc0c061635f5ac73557643af51a1441}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga446f240725aaa8a702b70763cef41661}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cc0c061635f5ac73557643af51a1441}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4300a8cbfa6b81490d1747b67966f63b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d4e3bdfdfc08a0cc2db20a34cbd598}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4300a8cbfa6b81490d1747b67966f63b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca4fde1933a925bf08275f0dc66fab3}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad550fd1c59868de214b47c06ef72af16}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca4fde1933a925bf08275f0dc66fab3}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1c09e625f1d9bc1b803c5930d0e0298}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e72bb03e22a40500af8f0cf4a34d4a8}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1c09e625f1d9bc1b803c5930d0e0298}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17b5ac65578ca653e41479144a6f1fc}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba3464cca97f65b232975c7ede5f3928}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17b5ac65578ca653e41479144a6f1fc}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga005e49f60424a85b2abd5315691093dd}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7191a4ff25e5834f2ebdf0b61103294b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga005e49f60424a85b2abd5315691093dd}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf380deb48e6ff5e99ab18c74684dd51e}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d9ad7356460a81cfb01e4a39d9fe14}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf380deb48e6ff5e99ab18c74684dd51e}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038bf029239a7327a134697d89adf4d2}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga590d7ef0d41e8499b968429da4bbe289}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038bf029239a7327a134697d89adf4d2}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7b0f4c8c2bbc97f303685f3d236bb0b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e3ca6a1a8087c2c60a6980fa365776d}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7b0f4c8c2bbc97f303685f3d236bb0b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RSTDET\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c732d221dd99c4870e2b4edc2f8fcea}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RSTDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RSTDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d2e560acb5dd71aa3609288af6a876f}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RSTDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c732d221dd99c4870e2b4edc2f8fcea}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RSTDET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d8553b58efc1196c9390088c8c28cac}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea3470d78914a470f9aba4367f7609d}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d8553b58efc1196c9390088c8c28cac}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367de65d703dfe6cb6db52c76f996f85}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedc1e52a9576a68e762d473c74225d2a}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367de65d703dfe6cb6db52c76f996f85}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16028501b6619df3019f71876b649884}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce397157106fc508c7f067d8efb7396}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16028501b6619df3019f71876b649884}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+LPMINT\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3686797a49169645f92ceabe07da070f}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+LPMINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+LPMINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bacabfd433c848b456fc4f8dfea341b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+LPMINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3686797a49169645f92ceabe07da070f}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+LPMINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99288d13e884a0c4c554d3219bf56f51}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931ec3cde136bc655953191000a16855}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99288d13e884a0c4c554d3219bf56f51}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bf091e3d68accaeb0237700d77c9fc3}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7ef887fec0170857c82ad7a142cce98}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bf091e3d68accaeb0237700d77c9fc3}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37cf1033876ca51d197c2652b87bd084}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6f152a76e8a4457cf7f2cd93a95d3fd}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37cf1033876ca51d197c2652b87bd084}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0607db8d81e1637d4f91fbddb26bc25}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60bc942876444a039c20070d3a91055e}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0607db8d81e1637d4f91fbddb26bc25}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5ccb0f8c7955022c74175b060f1a5e4}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49ccdddf721bcdb2d44915f210b3e2e2}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5ccb0f8c7955022c74175b060f1a5e4}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff43c3b891b1e76c1e0242a2bab658c}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1138fd4386ac29900b5c46ec7754b4ff}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff43c3b891b1e76c1e0242a2bab658c}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03618e5abf25fbd2f495b47e6121402a}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd83cf86e077c35fdc47e2a2666b391}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03618e5abf25fbd2f495b47e6121402a}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e0f9299eaf0a9987bb07d6d4ba05228}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca853066f092884b6c6af005eee77ed}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e0f9299eaf0a9987bb07d6d4ba05228}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67278c309dddbbaa4cc520416c60d9be}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40b7860f3dc90a9f46e46e2dc133f2e4}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67278c309dddbbaa4cc520416c60d9be}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53aed86becf8549f65f3038d0d5da115}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb2bbcd11ddee87630472eb01897d3d}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53aed86becf8549f65f3038d0d5da115}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360c770dba2809d002ba1cf317179988}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9de7677f70e7fcb4dab90228bdb484}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360c770dba2809d002ba1cf317179988}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed33a7a408afafbce8c6243e2345433}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa0fc70a7e7198d7d6f179d9cae29394}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed33a7a408afafbce8c6243e2345433}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44cee5301fb072bbea3e3b095d12e08d}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7afb2b0396964430aeb1c7650012fe6}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44cee5301fb072bbea3e3b095d12e08d}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9356341b405c61209433fd206e5edc4}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0935f9f5fb77fee0755ceaaa787bb7f6}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9356341b405c61209433fd206e5edc4}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc647118b4e7ef089e014a6da2e42f9e}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6066078d17a4216093855cc210ab6764}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc647118b4e7ef089e014a6da2e42f9e}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga442bbb88091efa2c2f707909e51477f3}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e01710480bf4d5edf5c344798c88624}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga442bbb88091efa2c2f707909e51477f3}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53404953b235600349f7f631caff940b}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd06eee1627ac5ba7212a728f19e4fe8}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53404953b235600349f7f631caff940b}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf538166d934b884ae39bdfe98cbd16b6}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35ecb8ef940b0ace19712f5fefa1193c}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf538166d934b884ae39bdfe98cbd16b6}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae283ace2a396c147245a581322b25761}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7b0d0879e3d57e3a21610ab590da6ae}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae283ace2a396c147245a581322b25761}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcdffda36a1a980f7d77038e2e5acb29}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff1341cabf6155e197f657b12237dbb8}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcdffda36a1a980f7d77038e2e5acb29}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932753540aef5f14f8801ea26789cef4}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a505c6af38c507dfe84028d6194e08e}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932753540aef5f14f8801ea26789cef4}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7fc2d5326991ca1857dcc4825688d21}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fb0cdc2b7f0d8de8bbd8beaf3d69ae1}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7fc2d5326991ca1857dcc4825688d21}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941f4e537d06501247b906cbd37410c7}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29d6ecd5e6c802a6214b814f6466b58}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941f4e537d06501247b906cbd37410c7}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RSTDEM\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5608e8046cccbe4b2a26ef5c1bc9ba6d}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RSTDEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RSTDEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ca31b5b4fd7d710131aa75c17247ac7}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RSTDEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5608e8046cccbe4b2a26ef5c1bc9ba6d}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RSTDEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2f3349ecf1e586219b22452f93d3725}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b1d4a903966e3ad62a8c299875a082}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2f3349ecf1e586219b22452f93d3725}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91482bd34447d0e44c2bf4ad9b9e3aa0}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff8e84db67f2f7c46998c2236f9c6cc}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91482bd34447d0e44c2bf4ad9b9e3aa0}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7146797fddc3a6bae1b081568810f35e}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2744ae4d8e4c018a9a541af8ce68d01d}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7146797fddc3a6bae1b081568810f35e}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+LPMINTM\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5081096cd7b3cb3494272718b992898}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+LPMINTM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+LPMINTM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73e7fc8641a07a92999fcd15be89a203}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+LPMINTM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5081096cd7b3cb3494272718b992898}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+LPMINTM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae4b71ca238b78977cad1c0362044065}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe390b69b7379dc93f9c25b6b35a71f2}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae4b71ca238b78977cad1c0362044065}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f387040509ac1ea94b3dbc95302e54}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6de24048cab1948503c26d09ee5a4397}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f387040509ac1ea94b3dbc95302e54}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga075abd906877496518197feccbd33643}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga896592b90dc012f3c4d004cd2280fb8f}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga075abd906877496518197feccbd33643}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf042e8854e22eacdba2faa356fe1b58}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab641d285c79ab1b54c1d0c615afe87f5}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf042e8854e22eacdba2faa356fe1b58}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0458c7203562b2f88f6301ee5914b5be}{USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac640d7686606412f8b3593fc3bc76976}{USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0458c7203562b2f88f6301ee5914b5be}{USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae1224c9e9728d40025d9326e31a0c6b}{USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1da6e6b0cb689727710c7c23162fb5d}{USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae1224c9e9728d40025d9326e31a0c6b}{USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326da6d7c5280028f57cf69bc5958b4a}{USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1f2419baf94819340bd759b09004121}{USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326da6d7c5280028f57cf69bc5958b4a}{USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34de745d37102b0c8d8bc0daac0437a4}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09b6ae9c0db0348ae11d171912651bf2}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34de745d37102b0c8d8bc0daac0437a4}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffd3da88ae4fb7c15b79e072e2230441}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7cc28354cac4479286e02df84b82eaa}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffd3da88ae4fb7c15b79e072e2230441}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f9198db9bcb93fc1823fe6278c06ad}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89a85cea9c8ee8cea016f80c1354b0e2}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f9198db9bcb93fc1823fe6278c06ad}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d6c9af341038ba6622a9ac14e0aeda}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga968cdd119ee75647a2ab2a6beecd54fc}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d6c9af341038ba6622a9ac14e0aeda}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff61f58b2d93be3d36f44794981e80c}{USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9eaacec55a1e6d5ea06babfacf6a77c}{USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff61f58b2d93be3d36f44794981e80c}{USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86dad56d8d5e8ced81ff1486b8f8b82c}{USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1e90f8633158170a810a7b739d280aa}{USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86dad56d8d5e8ced81ff1486b8f8b82c}{USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46419059b5b49059f5bdebe1b72722ef}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e22ae686ec18ff21f8f576178463115}{USB\+\_\+\+OTG\+\_\+\+CHNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46419059b5b49059f5bdebe1b72722ef}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1901249182b97582cbe4a3644f31d20f}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabda64fd2296cefde4a9f304c0b5150e3}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e852ea3f7aca27ba6cd281d1fdc5117}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045af9896fe21c27d155de0bb98eb3bb}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+BCNT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8835a43d2c40f61caee8af97be8de8d3}{USB\+\_\+\+OTG\+\_\+\+BCNT\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+BCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85cc2bdcb428f49f2de38db43a6da61b}{USB\+\_\+\+OTG\+\_\+\+BCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8835a43d2c40f61caee8af97be8de8d3}{USB\+\_\+\+OTG\+\_\+\+BCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a99858955bd807f3b3ab817ccb22dbf}{USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9fdf0a57d7a204dff9217d6b7e7a60}{USB\+\_\+\+OTG\+\_\+\+DPID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a99858955bd807f3b3ab817ccb22dbf}{USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb8aeddd0bc7c194224de1c601c3aea}{USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8822d847cc21c903bfe427927f3ebd8f}{USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0bbc3a438b82f7739fdb08721163c3b}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a5d91a12a215c4eeeb06ce604c22e5}{USB\+\_\+\+OTG\+\_\+\+PKTSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0bbc3a438b82f7739fdb08721163c3b}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77111a987b72536f21bfd7bb08594b35}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa2fb9acefebdda4d1178fd41152354a}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab280bdccc1f515e8b031ca572a40dbeb}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad095ea293b9f4a79f215502575bc3c70}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa45e8d6116688de705fd0d55680e1a87}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91d336fd8272e4c22fc474e468b81af9}{USB\+\_\+\+OTG\+\_\+\+EPNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa45e8d6116688de705fd0d55680e1a87}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61585b0ce43fd0b1e6b228598afc219c}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga483d3ad09cb1f0a2c0b162c8a55ed7c6}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2438798104047b9b51f8c773d02858a}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42c2df6bfed558ca73545573166296bf}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3dde44ba66dda008f4f22e73d6de3eb}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69105bca4abdabe5c66a1c44ae714776}{USB\+\_\+\+OTG\+\_\+\+FRMNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3dde44ba66dda008f4f22e73d6de3eb}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a9a2d9f4d804f38e9ee29038139498d}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d93a3bde8de46b481691a1e87b36bfd}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f8be72a63a9942462f0752d5371e619}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b50095fee4cb94be4d1d02aadd3964e}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19912b7862dbda078a7c986251282051}{USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga645e153273d36f18999be31a5f9c152b}{USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19912b7862dbda078a7c986251282051}{USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d481daeec0e3867bc14ddbf33c668b}{USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga749c7152aea411faaaeec1b43afb43e5}{USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d481daeec0e3867bc14ddbf33c668b}{USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+NPTXFSA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d574718d661d828fdbd50dd9de84f79}{USB\+\_\+\+OTG\+\_\+\+NPTXFSA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+NPTXFSA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7288bc9a03bd0068584bfbf7a00de132}{USB\+\_\+\+OTG\+\_\+\+NPTXFSA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d574718d661d828fdbd50dd9de84f79}{USB\+\_\+\+OTG\+\_\+\+NPTXFSA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+NPTXFD\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga925ee7600d2f4c33f4ada106ad2da436}{USB\+\_\+\+OTG\+\_\+\+NPTXFD\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+NPTXFD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa42909f04dfa46977d5d95ba84a81f7a}{USB\+\_\+\+OTG\+\_\+\+NPTXFD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga925ee7600d2f4c33f4ada106ad2da436}{USB\+\_\+\+OTG\+\_\+\+NPTXFD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+TX0\+FSA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1135e855d8d6bd816ab72978a82217d5}{USB\+\_\+\+OTG\+\_\+\+TX0\+FSA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+TX0\+FSA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga878564768aedb86dd987f933edd56ded}{USB\+\_\+\+OTG\+\_\+\+TX0\+FSA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1135e855d8d6bd816ab72978a82217d5}{USB\+\_\+\+OTG\+\_\+\+TX0\+FSA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+TX0\+FD\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9db88da5ed817b0e836a7fe631b8a3c}{USB\+\_\+\+OTG\+\_\+\+TX0\+FD\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+TX0\+FD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd6ed0dba3c92506928f19a8dae4a4cd}{USB\+\_\+\+OTG\+\_\+\+TX0\+FD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9db88da5ed817b0e836a7fe631b8a3c}{USB\+\_\+\+OTG\+\_\+\+TX0\+FD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0f53728ef57cfd0c9099458e5ede08b}{USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc9a44df3a6bf09319feb0ade70219b}{USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0f53728ef57cfd0c9099458e5ede08b}{USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f2d1e26e3ce0e261b8fbe6fe2797edc}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0f0efb60ff9965a1ef407bb36b0c9b}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f2d1e26e3ce0e261b8fbe6fe2797edc}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca3b71a13949ca23c81dfd7901d5078e}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dbb974d940609afd19b073574c40019}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca3b71a13949ca23c81dfd7901d5078e}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7731a3940c52add8741a9102d1d921b4}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaead027a78b6c561c4ab16a7b138373c}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0af12c08cce383a26e0eef3c6a6fa72}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga896f6671b046ebcba5dde1f267508c2f}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga207fc30605e39e471f9790f69e3fac74}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d2c61ea0a8811b95ea5880adf869e0b}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga787291b79ab2b19dcd87a188a8ad0c7b}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1212da7f367d7ccc3bb3db806c0293c}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+7}}~(0x80\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga730120d7b71007fb05f5e74b8d3e6264}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga111271d7bfdc7155f029c2402d2bac41}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga730120d7b71007fb05f5e74b8d3e6264}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e940aac39f5922c0b7c6ffa797ce691}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ff80fe229f3a0ca31450cf037ad3117}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb3f5554d1d052c25cba115f406d6f07}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9fd208770d7a63c0c031fed2b650d19}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga963a180ae1705b5161555d23fc8f9a1e}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad681db11aef73b8b65b2528f31fa9668}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba22a705c0bd9f3c18a22afcddd3edc4}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5a75e2c30cc44403d12a7fa3f3bbd6}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90deedb84e953f01c80f382926cc07f7}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5a75e2c30cc44403d12a7fa3f3bbd6}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1a2aa524f45130efc83e053acb865b}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04e741a79f38ab24adc52bd7143af049}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1a2aa524f45130efc83e053acb865b}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43e14dc940b6baf117c256d9c60aa2e0}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89abc875678e55dd6f0404d06fd71ac4}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43e14dc940b6baf117c256d9c60aa2e0}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc7e5363efa0a295aa92980b6cc04fa}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+0}}~(0x001\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77e5b0ffa7872b1a86a5c1b595e1010e}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+1}}~(0x002\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05f69f648818f4c055d939afc66946ae}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+2}}~(0x004\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf30c1d04c0cdd9d55beae15953ec7693}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+3}}~(0x008\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49b7ac9081652b86cba455dd0241ec67}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+4}}~(0x010\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5adde0e7e9543650a413afa08241a990}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+5}}~(0x020\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d34b0ad2fc0bb5c9fef41cf8d139a2}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+6}}~(0x040\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86ac850ea713f1545dcd207e2e5bd104}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+7}}~(0x080\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eafc52de58d4605d63ba125ceb08e93}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+8}}~(0x100\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ea756a244f4f1c30f3d1feab40f90d}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccd6ccdda30038743b8857ec89c897d0}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ea756a244f4f1c30f3d1feab40f90d}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e3d673a7dffea2edb0212199ca55d8}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33dd5d34180983c398a1944eafd47fac}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e3d673a7dffea2edb0212199ca55d8}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb6edd2de6ee8c4680a604711920b83}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+0}}~(0x001\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga933148ffeb4784606b66a3229d77b921}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+1}}~(0x002\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4208cac73e194db119277ed12a69eedd}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+2}}~(0x004\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c499a8120b848257819105790c44aef}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+3}}~(0x008\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b8e7493d15184845243110b44ef4e45}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+4}}~(0x010\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a10cc9b79775c3c0067a1b005862f0}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+5}}~(0x020\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee1447a1041c5a2b2a88fd2edacb9cdf}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+6}}~(0x040\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f753e4d8650b04a44a092c7581cda36}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+7}}~(0x080\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb2dbf9b5e747cff136273b67258c36e}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+8}}~(0x100\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23e9fc77b37f86b49a3e6f9bb4f711b}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gababbacdcc33bdd2be91513fd31c4efbc}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23e9fc77b37f86b49a3e6f9bb4f711b}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e5d9742bbb59530bdf7648a369aa31a}{USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8129b6a9f51c5131fb60ae0b92887af}{USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e5d9742bbb59530bdf7648a369aa31a}{USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad029d48387a2d3e0e29661bab1848c41}{USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc58bf6e4389a56f5482f3c3b9f0afae}{USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad029d48387a2d3e0e29661bab1848c41}{USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15176fb77b4e56480776944239113e2d}{USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303cb170236d7f710cc125fb1af37179}{USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15176fb77b4e56480776944239113e2d}{USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+DCDET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab03a4e3dc01c2193ac2e90cdcc99621b}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+DCDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+DCDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8e987bb77ad54ed39c9c41d9f48a2e1}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+DCDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab03a4e3dc01c2193ac2e90cdcc99621b}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+DCDET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PDET\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e54778edac461c4424ed8855ed8323d}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec017e7dd012045c2777befd7c302683}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e54778edac461c4424ed8855ed8323d}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PDET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SDET\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga432bb8091a5e80d700b00a309da109a2}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e560bdcd7289694df175d4e7600680}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga432bb8091a5e80d700b00a309da109a2}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SDET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PS2\+DET\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed7c09aa505fca1c47285ebcc1f98aa}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PS2\+DET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PS2\+DET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga141b277d174e6fdcb2e19f4917e79ff5}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PS2\+DET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed7c09aa505fca1c47285ebcc1f98aa}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PS2\+DET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29705f28087b457d2e6d6ade469b8da8}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c298cedbc73302fae613084ad098b22}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29705f28087b457d2e6d6ade469b8da8}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+BCDEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33953ef15dd3e02a2bff0f6607558585}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+BCDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+BCDEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7afb48bc4e632c3417c7730f0750599}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+BCDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33953ef15dd3e02a2bff0f6607558585}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+BCDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+DCDEN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6efedf97a7216c15d9864174168a3e71}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+DCDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+DCDEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8a4621fbf72cab488df21f4afe37bef}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+DCDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6efedf97a7216c15d9864174168a3e71}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+DCDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PDEN\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261ed3b6f8ff2ccf4f06abaec0ee60cb}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PDEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d30801c464c774aa1aaa9326b571fb0}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261ed3b6f8ff2ccf4f06abaec0ee60cb}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SDEN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0061fca92d0ba895c9c471ed10f2ca88}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SDEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5c909ab9b96baad071f8d65f91f517e}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0061fca92d0ba895c9c471ed10f2ca88}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBDEN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff9fcd5fdf624b7d7ae33c866b86d244}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBDEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b16d9352a86d5d488323a9de3a9134}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff9fcd5fdf624b7d7ae33c866b86d244}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GPWRDN\+\_\+\+ADPMEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50421e81334751afb1d2998ac4a56d39}{USB\+\_\+\+OTG\+\_\+\+GPWRDN\+\_\+\+ADPMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GPWRDN\+\_\+\+ADPMEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf1465a3c1c552bcafee8d6acc2b754}{USB\+\_\+\+OTG\+\_\+\+GPWRDN\+\_\+\+ADPMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50421e81334751afb1d2998ac4a56d39}{USB\+\_\+\+OTG\+\_\+\+GPWRDN\+\_\+\+ADPMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GPWRDN\+\_\+\+ADPIF\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12309c60cb495c9c35b4cce42369ee28}{USB\+\_\+\+OTG\+\_\+\+GPWRDN\+\_\+\+ADPIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GPWRDN\+\_\+\+ADPIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga812135490f7d7b8356e79bfd21fac938}{USB\+\_\+\+OTG\+\_\+\+GPWRDN\+\_\+\+ADPIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12309c60cb495c9c35b4cce42369ee28}{USB\+\_\+\+OTG\+\_\+\+GPWRDN\+\_\+\+ADPIF\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8771cbb994263301333d9847621094e}{USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258a2e60f2796217e28607252d4c57bf}{USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8771cbb994263301333d9847621094e}{USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga429749723f28d5ac2c69768ec5340d17}{USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc88b5e76ded044e77ec4bebbe91ec5}{USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga429749723f28d5ac2c69768ec5340d17}{USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c0749f0863635f439e2d8b760eeee17}{USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bad40ec1b2cb101eaa49a5605f7a097}{USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c0749f0863635f439e2d8b760eeee17}{USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7acb6e59252826d4a83d87b728b4cbb}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef3ca51e86a5ffb5ba6bf2427e5581c5}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7acb6e59252826d4a83d87b728b4cbb}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMACK\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga755447ce911b9ed158ec5edae2b5a0f3}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMACK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga682cf1fff7c9ba887465fd4c35097fe2}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga755447ce911b9ed158ec5edae2b5a0f3}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMACK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+BESL\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63186c9029bfd53c10ee1acf13be27a6}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+BESL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+BESL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d120af5bb0ab6c5c5aef0e7e13a2182}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+BESL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63186c9029bfd53c10ee1acf13be27a6}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+BESL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+REMWAKE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad64dfa01803730902759afdc8485d5ee}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+REMWAKE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+REMWAKE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32666593411d522e4f19e8f9901f2934}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+REMWAKE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad64dfa01803730902759afdc8485d5ee}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+REMWAKE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+SSEN\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga318036c1f8869fcb47b5236e592b5333}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+SSEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+SSEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a5d44b8ac55d792e433d98154cc21c}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+SSEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga318036c1f8869fcb47b5236e592b5333}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+SSEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+BESLTHRS\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0057a58d6b344bfe4153c0ee9f2f7dc}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+BESLTHRS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+BESLTHRS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ce9788255c25ecd99ea367a87e9ded}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+BESLTHRS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0057a58d6b344bfe4153c0ee9f2f7dc}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+BESLTHRS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+DSEN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7def8e7db7d0e2393ffe218c3fd7416b}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+DSEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+DSEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a4b04e474180af05be790fb39fbd31}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+DSEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7def8e7db7d0e2393ffe218c3fd7416b}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+DSEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRSP\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e7bffd4f03afdf4cf3d1acaebc0904}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRSP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae284870b7eb267d0ef7eb1f347038e1b}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e7bffd4f03afdf4cf3d1acaebc0904}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+SLPSTS\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1bd5449a2af8d95a59b707c3d855ef}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+SLPSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+SLPSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac290111abc674df28dddf7864543b218}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+SLPSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1bd5449a2af8d95a59b707c3d855ef}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+SLPSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+RSMOK\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4c815065a007b97b6ece0011d29e7f9}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+RSMOK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+RSMOK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fe3b44c4376a7763b283742a54082ba}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+RSMOK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4c815065a007b97b6ece0011d29e7f9}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+RSMOK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMCHIDX\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga219b4515bc0d5b35040a6b2725996dab}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMCHIDX\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMCHIDX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20489b34f322bd63a7f215d44e3d95b0}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMCHIDX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga219b4515bc0d5b35040a6b2725996dab}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMCHIDX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRCNT\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadabeb4af3201e457891fdf075e1507c2}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRCNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga391e4e5d9b20e713e063f8fac23ed28f}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadabeb4af3201e457891fdf075e1507c2}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+SNDLPM\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3955ada7dbdde1c533dc439203cd9dc1}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+SNDLPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+SNDLPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3208b04276faab41ec8a02e6ce7d90e8}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+SNDLPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3955ada7dbdde1c533dc439203cd9dc1}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+SNDLPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRCNTSTS\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63f7794ebed9994466a856414baa3800}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRCNTSTS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRCNTSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f70fc89b51ec09451071bf4bb2d5d1}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRCNTSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63f7794ebed9994466a856414baa3800}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRCNTSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+ENBESL\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d1647a683973cf726b9e5388feed83}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+ENBESL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+ENBESL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c71489e06be2d7673d6aca39c9f03bf}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+ENBESL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d1647a683973cf726b9e5388feed83}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+ENBESL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e1c74dcd04816e72d4dcb0cb87407bb}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3720d0a07deae3c6ff0c6c30c03543c}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+XFRCM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e1c74dcd04816e72d4dcb0cb87407bb}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd0e0b574eba98114663d2eafcd3efd}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62e4b8c28bb41136e5d6d3de217e5afd}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+EPDM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd0e0b574eba98114663d2eafcd3efd}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TOM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460e8e6ba9daf019aa81f13d097a19fc}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TOM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TOM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae910eb3d34714653d43579dcface4ead}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TOM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460e8e6ba9daf019aa81f13d097a19fc}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TOM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f86ddcb79c7f4467cdcd206e95dec7e}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96b7b0c15d5b36f6f3925e51d56990ac}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+ITTXFEMSK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f86ddcb79c7f4467cdcd206e95dec7e}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc16990fc5f01933112bbba2fa079a9}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc0f1fab9aac10d6edff07dde25d5bc}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNMM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc16990fc5f01933112bbba2fa079a9}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga720ea28b3588862d6054ca5b13a7a883}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8ee1bc04de47f522a90619d57086b06}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga720ea28b3588862d6054ca5b13a7a883}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227ade985d4eb585dc25efe080981d66}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6c8f64ad39f7ca4fe195b0b03067866}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TXFURM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227ade985d4eb585dc25efe080981d66}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+BIM\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga942df01e1be13f057f2e7ecc286d1621}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+BIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+BIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4445e5439cad7796d3fc5de74a2ed8}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+BIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga942df01e1be13f057f2e7ecc286d1621}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+BIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e3d316ebc4d1b530ac5da37be23e6e}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4089e9aeb641963584d76c932f78e06}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e3d316ebc4d1b530ac5da37be23e6e}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6277ab1fc490e322b3da7f1ebab56dce}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b303083e66f3018e57dbb275b6f4b5}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6277ab1fc490e322b3da7f1ebab56dce}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd445d6f75df03444eb8b978d39f1e6f}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bd9f8a9da09f9d52f19b8e68551c285}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd445d6f75df03444eb8b978d39f1e6f}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8068309917d8be1de7bc9a2d9dea22e6}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ad10f10631095aeb7a27e0475242f0}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8068309917d8be1de7bc9a2d9dea22e6}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e7655490c7bdff631166769d46838d}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d84be9a2f9c7f8750ee448c99164821}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e7655490c7bdff631166769d46838d}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf14c79e04bc40d676bb24be0b41145ca}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d510d6215d72faac65ad3109f009af}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf14c79e04bc40d676bb24be0b41145ca}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a4749bf5614ee8388364463ef039d6}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc46d2c0e7f2525ad2d1dcb41c5e3814}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a4749bf5614ee8388364463ef039d6}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf39420fbe05f13da97b9d4f54c753}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga643fdc3285aa718952214857d15dadfb}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf39420fbe05f13da97b9d4f54c753}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5b1f55077b63ba7fda82f1d5d06de23}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98db6454c00ab942c1ca969ebb192f67}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5b1f55077b63ba7fda82f1d5d06de23}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c4eb727f6b37a90e1b9a2aaa64414d}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5741bb0728c8ccf320ef609699c3425a}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c4eb727f6b37a90e1b9a2aaa64414d}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b757dac879fce7dae5214b192863ea2}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a3c8eb0d6b7eea1f4aaf60bb27b15c}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b757dac879fce7dae5214b192863ea2}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bbb5a9719331ba00d44ff01b267bf7d}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87cecc544d0c1d8e778c3a598da9276}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cd2ac835835be4a80bc43659d300ebe}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20965e6de30c19d8b0f355f62680c180}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cd2ac835835be4a80bc43659d300ebe}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a02e11d6a1f700ee19fcc08117ebe16}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01677a7e4ccb6c54d7bce0cba3899bfb}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a02e11d6a1f700ee19fcc08117ebe16}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f4faf063b47c7bc83c090e6000e9162}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791b063b5e86ffbbfd6980f447408e83}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6491b21dbe177ecb91628169d02b8c76}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087d26522b46212d380ca5a1e1c16fed}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c65cc05ea21eebd9013f9f84880385}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a28ddd62304e263536ff9b5cd855ff5}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c65cc05ea21eebd9013f9f84880385}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac47d8caa24e4f5e6b66e4d70d549d5fa}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b8f7977f0d956d6955efd2640530f73}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1124b10adb855eb49ab052fd8f7adf5}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f709b5af2c771d66d240adef5d8be21}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+XFRCM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1124b10adb855eb49ab052fd8f7adf5}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c0d1dc807789f08756d5eebc35065e5}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga866580df1a60ef8b3347d63b1369f76e}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+EPDM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c0d1dc807789f08756d5eebc35065e5}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TOM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae427974c1d2cd44962a72e5ad4d9e68}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TOM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TOM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038706cd615636fe5bf10e6636b3c035}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TOM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae427974c1d2cd44962a72e5ad4d9e68}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TOM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga958f2820ea10558695b00400bfed9927}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace8821806fb4cb204d97dbb965e5067d}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+ITTXFEMSK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga958f2820ea10558695b00400bfed9927}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0193a714c31b0cf57e25588071cc637}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20d91d742e89a430937207cca6dd0a1a}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0193a714c31b0cf57e25588071cc637}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b4fd478ae41b36f08356f9c98840d5}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73a879622564efeb3244262bf9419818}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b4fd478ae41b36f08356f9c98840d5}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd6db454cff3d758f6d9d36f8bac8c1}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3ca9111b1b74380566ce72b6c985560}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TXFURM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd6db454cff3d758f6d9d36f8bac8c1}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BIM\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b101ae377598650c667420a8465cef}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa99f230d086cf41692cfab0c1aad0f26}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b101ae377598650c667420a8465cef}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8873ed6ca0091147855a58b22054ed}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eecdae7aa0c9b1b40f219e8b0c18879}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8873ed6ca0091147855a58b22054ed}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94cf1998cd40af00f7295c221fd4850b}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98fa7db10f7b8e4998d30646a9e8e266}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94cf1998cd40af00f7295c221fd4850b}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cfdf8dc17970f375d544ff23c3369fc}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcea3bd49b83367b4f62c554815770e}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cfdf8dc17970f375d544ff23c3369fc}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9be1af071c308f74cf353d2ce3d691b9}{USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62a28fc8c8ab16a52858febfbb0382ef}{USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9be1af071c308f74cf353d2ce3d691b9}{USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b5b79b979f2e9443324066faaa92245}{USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a628f9094f55c620b2846635803781}{USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b5b79b979f2e9443324066faaa92245}{USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea4a7999fe1ba166d761a56a5f045aa}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabda35dcaaa3faa8443bec36b9edc438e}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea4a7999fe1ba166d761a56a5f045aa}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2847317d82bfe14ae48839902c177dd}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52604d4a0d7b24ad619a2860003e8fe3}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2847317d82bfe14ae48839902c177dd}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d849a015e877f7b9e4a82291a9997b}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f908cbb98598542f631c746bc3a85a1}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d849a015e877f7b9e4a82291a9997b}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e2e960476f1b5e1e205bef19c30b5b}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aa35782f7d920f0c6520db137bce768}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e2e960476f1b5e1e205bef19c30b5b}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf416ce016be26169bcb25b1eea153f08}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fc1b4e978ef3a22450da75f2608dff2}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf416ce016be26169bcb25b1eea153f08}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4da4d418faa4245347a4ad3c1b8334d9}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ca76cb985239ed613062b1087075ab}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b289fbf1a810cefd61091e9affcf62}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab313ac4b4a0d85f45af3733d574cb9a9}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b289fbf1a810cefd61091e9affcf62}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e8e627baaad5f7ed0176d106ec0f43a}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a4ce33e0e644c9439c9cce59b2edfa}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e8e627baaad5f7ed0176d106ec0f43a}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0cd18c0071ac8c9676fbc010a07ef49}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e710b13ec4621897335fe9e18c7398c}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf5811bde53bd29c3c91ab07fdc2a5b}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67a96234e062d1304a4af3afc938164}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4398c0cf3ff27735935e0ec567d28dcc}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7aa93621e2379266fd2901742f9d652}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4398c0cf3ff27735935e0ec567d28dcc}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c45bf1dcfa6b08ee039f3dde83926a}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04939f2cc7cab01a34b516197883c542}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c45bf1dcfa6b08ee039f3dde83926a}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cabb03e5a98b0496a9f019d337362dc}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5ea132b2710076fcc0ef9ebaffe7e1e}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cabb03e5a98b0496a9f019d337362dc}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e1743fc6505d240ba8929c579a807a}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae874b1d1b15b4ada193bab411634a37a}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e1743fc6505d240ba8929c579a807a}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c56726a11ab538f4108a37ffd15f254}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cc396ddf6cd0c0781acec4e278aa815}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c56726a11ab538f4108a37ffd15f254}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5eb8f53ab834ffe44f784baab031791}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6951a1febc2510628114a0297170bce}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5eb8f53ab834ffe44f784baab031791}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacaf54f4394f57b2eea234e1aeb4bb43}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d25c42363f797cf4c2c308006de784}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacaf54f4394f57b2eea234e1aeb4bb43}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7341e59397aba116872d63a3606d0cb6}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ac25b2f10b80c3f529c97f225be728}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7341e59397aba116872d63a3606d0cb6}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fa97e03ed82c3f48b7b8ceb38db62bf}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3898f15c5f3db168ab867f1dbfc8d3b}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6e82877f06b262cc0ec2143821ebf3}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3977b57bb81f942fcdde8f4d5e9fe24}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cab809dbd5a48454d9370b5cc83571}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303898c1943aede8d1ed6b9f259b9d0c}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cab809dbd5a48454d9370b5cc83571}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3a41d259407f924e05803713ee882b5}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20e48f56546fe73be76efe518c239114}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3a41d259407f924e05803713ee882b5}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108a8e59d323596cb35aae675e3422eb}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dcca7cc02f8f9f2adf14fdd36b36055}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108a8e59d323596cb35aae675e3422eb}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a360a7769f0c9ec5a44bdf11b0787b5}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88b483febece6e61c20347d02dd98b8e}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab76a960e55c3396d2d3ef9b790ff9d44}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373dce758b81f5555b484092be97f4f7}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab76a960e55c3396d2d3ef9b790ff9d44}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f3c212ab7781f5f354c8081d4ef1a60}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5ecb48ef55ed2a5c7cf5f4ab6f0fac9}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08d35b165b6c8ca666c72993bee4a098}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1ef60bbb223f7605a2b58d99b0c1734}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08d35b165b6c8ca666c72993bee4a098}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3fd299a559b62badc881da2a5372ebc}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172f14d42d36a6782891fc2bb8069258}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc7e9e1a9dee8376aaa948b7caf6f8e}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9209069e0fc607042c54ef7394aa6b61}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga835ff39312f6b7b6b8610cdf0dcd3b99}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ad8aecc4f86e9d3446691c747a48da}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0063e054d76ae8962838b7bf9d14ef2}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b86db5b44b232005a73d7c660ee326}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad866d817dedea4edb9514815ab3f5ae6}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b86db5b44b232005a73d7c660ee326}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917118333ba8be9747a356d0a27e71ae}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39de05e23016253698aa5348fffdf8a2}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917118333ba8be9747a356d0a27e71ae}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfdd5a74cad64a4655be2486fce7230b}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e7dc29241b644b8bcce53440658c93f}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfdd5a74cad64a4655be2486fce7230b}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf43d5ac1fcccf90a4a257da69fe9b9}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fdaef6145025430a8d9d3742b11bf06}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf43d5ac1fcccf90a4a257da69fe9b9}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga212d74a7af2379f1b7065bb46fbb9d2a}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0704e2d889ef64707ab85a66962e1004}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab33fa67bd58f2fa736d8f64bfbea4e5c}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac813f65324490b9885be03ff12328185}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6201a61e92821955efb64d3ccffb0da}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2617f8146fa1656b415f31e9717fd875}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c80e6a85b5960c708594433db74b713}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a3d74ca420462ff6493c0a299b49f8}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01754e9ee191528767bb4e9c4acb92d8}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a3d74ca420462ff6493c0a299b49f8}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6181cfe518eacf85a1fac93dd66327ec}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb05271f1a273bc14380c9ad00288701}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1c70b3d92a311b13635ff67f491ec0}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb8d9ca0465a572fa7be1afcfa430a8}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad738cccdb8cd3c9db582d8f4aebc3e25}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa7e01257224ccaedb6ac4b34b962cf}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32808c2fdb053958a30c5ca464534557}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6229c6f4ebd9ee5ca4cc7feeda5d3e15}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8a144d40531b5f7565d81ca90012f2f}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6229c6f4ebd9ee5ca4cc7feeda5d3e15}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae22d65d33e06b57429f285a7ae7e655e}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1c8241b689b9771dce804274470e08}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74893ad7550eb4c2d08e5568f1c75c6b}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f351343c90321b0a43d3a86902bff1}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74893ad7550eb4c2d08e5568f1c75c6b}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1a7031a99e4d180e1510827a84f09a}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa189a5468eabc8d2e05b2c94660060e4}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1a7031a99e4d180e1510827a84f09a}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae073b77821aa500ba31c336cc510a2dd}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga332b761dd88ddfacac9ebff6fced8846}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae073b77821aa500ba31c336cc510a2dd}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga177761d89d797f8d6194e6618792be8d}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4ecd695c1cc06335445a49780888bb1}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga177761d89d797f8d6194e6618792be8d}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab7250908e6d8ad8ab40adccafdae4f9}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8b909ca659271857d9f3fcc817d8a4a}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab7250908e6d8ad8ab40adccafdae4f9}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd9b71968e54876f10fca2af973a95fb}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1d65156f846dcecac479a451b5109e}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd9b71968e54876f10fca2af973a95fb}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62c4fd21ba532f275b90104da9c69825}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga069dfb657cf84125520ec5e4f20b8da0}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62c4fd21ba532f275b90104da9c69825}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab325ca96f65ccaea0b7abb66b33702}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bdbdb2fe8526b144ca06b537c5acdd0}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab325ca96f65ccaea0b7abb66b33702}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga516eea514a6024132cc66218882582dd}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f54751dc8abdbd65c786d2736cc2038}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga516eea514a6024132cc66218882582dd}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158802078f5364292b4b93103aef6b1f}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e34974081aceef1865b83e47d48d158}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158802078f5364292b4b93103aef6b1f}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71fa9e120a3bfed31484cfd157f11fbc}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3b7e21abc4b3e5ea1eff06eb0850441}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71fa9e120a3bfed31484cfd157f11fbc}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98c0c3233732702f627741e818b08ae}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7805a112e2897572bffee4c25042cc9}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98c0c3233732702f627741e818b08ae}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac35a8a3f2a57b8881cb825c07f263570}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0089841c8301b5e572e29da28ef95467}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac35a8a3f2a57b8881cb825c07f263570}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2947aa5667ae63ee9bcb747ae955a0b}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01f771d126cb58a8cb83841e08bec9b}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2947aa5667ae63ee9bcb747ae955a0b}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8a90367a919959f753ed93ac388259d}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657c139dc16514808c516bff6e523531}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8a90367a919959f753ed93ac388259d}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+AHBERR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3854f2057e03eb6e282a34d4d26f5093}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+AHBERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+AHBERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga630e92ca04288a83f7f515cedbf01ca9}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+AHBERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3854f2057e03eb6e282a34d4d26f5093}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+AHBERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca3db2648c05083065675eda6aaef0e}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga253fce8bc78be1504c85d684f232dc43}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca3db2648c05083065675eda6aaef0e}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad15ffda9000245db34322f4a75b31780}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0f91471274c3411579a7ede5a7d80f8}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad15ffda9000245db34322f4a75b31780}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c72659090e081560681486217bc9e21}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb8ac53eab340e711478e5509be40e13}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c72659090e081560681486217bc9e21}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98ecb4c61f48a1fc073cda01f1599ad6}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fbe18a5838e768b9afca5c1695dbb3}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98ecb4c61f48a1fc073cda01f1599ad6}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea85fa99c59be521a394f7cfeeadf25}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4770cce2b4f601e88fb512f6db688ec}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea85fa99c59be521a394f7cfeeadf25}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc8a052f72319f433728b6571098ba0}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934d166eae0af7663585c903567ebe2b}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc8a052f72319f433728b6571098ba0}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92124e1fe13558df5464e356658e67b2}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22983c7c561dedc17e8688d313a50fb0}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92124e1fe13558df5464e356658e67b2}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbb4304aaa31dceb651eb6ebea21ca4}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bf74048c663e9dcc21c282a8c7be576}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbb4304aaa31dceb651eb6ebea21ca4}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7902d1f040d0669ad22a9cb4a1e88bdd}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496c09a9096346e6141acc2464742b4c}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7902d1f040d0669ad22a9cb4a1e88bdd}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb6909297147bb09786d5e20715656c}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d91e68b693b9c8ff6fb2236093975cf}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb6909297147bb09786d5e20715656c}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e1633eb41c92d2a0716e893d10ea404}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3647bba98a8f2c2234aadb2f9441874}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e1633eb41c92d2a0716e893d10ea404}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6cb390f8f0cf8a561f41a88a8339d7e}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f359b89c79fba4414e0838645f13a6b}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6cb390f8f0cf8a561f41a88a8339d7e}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c101e1a4e376d61f77fcf4f5f32bf6}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf281bb6b61c559e8b068ab32114572af}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c101e1a4e376d61f77fcf4f5f32bf6}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f5b08f1a892221f86f3cb370260ef6}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001d17d4511b40850fd7c338be250f08}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f5b08f1a892221f86f3cb370260ef6}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51cc9dd53764be5f1d2ff3d5c7241fd3}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b9246da6c3a45ab697edc1cac74651}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51cc9dd53764be5f1d2ff3d5c7241fd3}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372e5e68431087f0fb3b25408ce9eec9}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21eb5c0fa8aafa12a725ab52f85023d1}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372e5e68431087f0fb3b25408ce9eec9}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6b099d2da095f8d31fe49ad9b9ecc90}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga059e35d45f848183cf19399ac1e21ff5}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6b099d2da095f8d31fe49ad9b9ecc90}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbe2d77401d28701eb827ac3d4cd149}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5322b79193b042004614b21c391d4880}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbe2d77401d28701eb827ac3d4cd149}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f9165c1fbf87679bb83efa46571b96c}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae263bd38eec1c423b0a70904b5099a}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f9165c1fbf87679bb83efa46571b96c}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada017fb34e00a15702d759ff174d33ff}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2178eb0791f9ea69122edfbd567ba48}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada017fb34e00a15702d759ff174d33ff}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cbd167749a70c575efd955503111f5c}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab7105e77ce288988037b1df3406ab3}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cbd167749a70c575efd955503111f5c}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b953496e53318844d2444b0d3982d2d}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}}~(0x7\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5497667d259391162884390afd456f62}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b953496e53318844d2444b0d3982d2d}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4032f4b698ca8efd7417e13471d834e0}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664b39d163f9f2e400aa9fe2577ffc06}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4032f4b698ca8efd7417e13471d834e0}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2138444cba4a94fea9ab112d212e1c}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga428da482bfd499096cff02a3d8aa6738}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2138444cba4a94fea9ab112d212e1c}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0ecc462bdb146edeb44b1e1bf3ae08}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}}~(0x7\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983ec8ca0ffac66eea9219acb008fe9c}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0ecc462bdb146edeb44b1e1bf3ae08}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae242d5b51bdad2968cc7f59f2356195b}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2177151366a5539b446104cb87d3059}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae242d5b51bdad2968cc7f59f2356195b}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63444676f787b5850bcd74a3dac24c06}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcc4677244eb50d430a62870b90c30c}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63444676f787b5850bcd74a3dac24c06}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66d5133c860991521246501b6e1c055d}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7037fb804f6e2a4a3e0c08bd3e345f18}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66d5133c860991521246501b6e1c055d}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5509a0f869a4c7ba34f45be4b733b23}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae95b441c770521507da1d1d4c51d18}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d3f62d2f03495bb28e7b65f00dbafa}{USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab177fc20463978ff09c399cb56e904bb}{USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d3f62d2f03495bb28e7b65f00dbafa}{USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a98df839cd4108ef0b1b814d0f7020b}{USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2980c7f7c60bf5ff4842dc9e363ea7b}{USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a98df839cd4108ef0b1b814d0f7020b}{USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1a0115d517ac979a61c81763f4ce8f}{USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1789e8c79b7a271a58f56cbff4bd03a}{USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1a0115d517ac979a61c81763f4ce8f}{USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b86ac57a1176451f435dda801dbddb}{USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga731c1eaaf15ec1b7f24e055172f7e0cf}{USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b86ac57a1176451f435dda801dbddb}{USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafccb927bfa114a368eea25db7d46c85f}{USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga015ec5caee27272afa335fa9d5892a40}{USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafccb927bfa114a368eea25db7d46c85f}{USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga103ef4c7123cb64007a1eb050d96c4b7}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebce086e91feb566f223ae07d01ff57}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga103ef4c7123cb64007a1eb050d96c4b7}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ\+\_\+\+Msk}}     /$\ast$!$<$ Maximum packet size $\ast$/
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31ba8e0d0b5bf08b034ba5cf27eaef4c}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed242624f140356cc793039988d89df}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31ba8e0d0b5bf08b034ba5cf27eaef4c}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca51b95d03a684417745d2870bc02aa}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1735002d3abf233ca0cbe473da2d8fb}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca51b95d03a684417745d2870bc02aa}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1b8b770cb957bf0f4148311ddfef503}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a06b55e9caa25873e734fb15cafbc51}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1b8b770cb957bf0f4148311ddfef503}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4b73b3f5f6813412b392b8b619a1ae}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ddb336230fa5a497dbb2393a180ae6}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4b73b3f5f6813412b392b8b619a1ae}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5fea8cfdb01a643000019dc830fc30f}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e347921b96b8435ec2ef6cc9b3470d8}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5fea8cfdb01a643000019dc830fc30f}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48b0660b499862424b72cd59bca9226e}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89595201dd98cc05712d046e98c142fd}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592d0d387403b49dd841153e1c8ef922}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ef1fba78e67a55f665495ae7f8732e}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592d0d387403b49dd841153e1c8ef922}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600dc33e80274fdf8ec793bce5df9ad4}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e6aea29335780171f8ce42aba031699}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600dc33e80274fdf8ec793bce5df9ad4}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92c45d7d3e789caf1b5a8967592939ae}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd05c0aa7833e7467e0ff66cfa1f20cb}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92c45d7d3e789caf1b5a8967592939ae}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6be0f6d6ed75219981fc07465ba09298}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05a3e120b2c56a13ff622b0a507f48ee}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6be0f6d6ed75219981fc07465ba09298}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46881c1a50c0a2b48f4d107a9cdc540f}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf170f97217b0a2e3f66a33a67257674e}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46881c1a50c0a2b48f4d107a9cdc540f}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891f80e6cdbf19579db62d0214bc09b5}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8875f7311dfde66125b78dd715fd2d7c}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891f80e6cdbf19579db62d0214bc09b5}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bec204f2c5886251295d5ea7739331}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e51a7b1cc412e304246176c207cbcb8}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bec204f2c5886251295d5ea7739331}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2bee78f4eead58dd6e9d772d77c843d}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32e18140ad2c7902fe788947cea557d2}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2bee78f4eead58dd6e9d772d77c843d}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+AHBERR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dfe74336fa143f3b5a536a74ff77dcb}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+AHBERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+AHBERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8957520b45ebd1ed0000d8a0c0cc9ef6}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+AHBERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dfe74336fa143f3b5a536a74ff77dcb}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+AHBERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42dda03dc0034c884c0a51c1f749edfb}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76444bdecd4d6def6c718ed1bb8e8b8c}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42dda03dc0034c884c0a51c1f749edfb}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8a3dd1c173d5cd66abf1d5aff97f894}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f4c92b08606cf934de16b353053dd78}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8a3dd1c173d5cd66abf1d5aff97f894}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPSPR\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c064a7156878cca72817277cce28cef}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPSPR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPSPR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2451732dfee15831f09e28041dabf9ce}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPSPR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c064a7156878cca72817277cce28cef}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPSPR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7623d1db984217c12acc54117994337}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82261faaf818baade125d4de42f78fa5}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7623d1db984217c12acc54117994337}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OUTPKTERR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f5870176a1b59ee2048b23087b677ae}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OUTPKTERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OUTPKTERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf82df64a03b0a9f6915a36a750488ac}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OUTPKTERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f5870176a1b59ee2048b23087b677ae}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OUTPKTERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+BNA\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac73b7b4c6c45677b9592840249888e0}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+BNA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+BNA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd0d8fecd7f11ef9556f24bfb0624043}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+BNA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac73b7b4c6c45677b9592840249888e0}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+BNA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+BERR\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d8293a67679aaaf83a072cfb1ef24de}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+BERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+BERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8e9961a11b36eb0a1f8c18f615e043e}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+BERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d8293a67679aaaf83a072cfb1ef24de}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+BERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NAK\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaa6114d1a7f5860c94bc9eb1ef1207c}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d1b7add4ca4362bb47501b456d3bb8b}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaa6114d1a7f5860c94bc9eb1ef1207c}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea8387720c1dd29d7c4689f4b83792f}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf63ba909dd472b7ce95b05e8ed984ac3}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea8387720c1dd29d7c4689f4b83792f}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STPKTRX\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c90fbb29ef97f0974e4040889d12e34}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STPKTRX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STPKTRX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d44e256af7596e109c61925dbdb6fd}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STPKTRX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c90fbb29ef97f0974e4040889d12e34}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STPKTRX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5ef41f398424f0a7e6a4c7cd6010c2}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}}~(0x7\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab954bdd4334a2643622e3d33fee16ad5}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5ef41f398424f0a7e6a4c7cd6010c2}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga285281ff18968724fb73d8dc292b930b}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7bc1fb16d2d5b7a8d92fce5a61a038f}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga285281ff18968724fb73d8dc292b930b}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcb0c6895cd600227f3a037dfbddbbc5}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a99a82646ef5a7a7785bec2d07334b5}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcb0c6895cd600227f3a037dfbddbbc5}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cabae65ef4f05c5314de57beed11000}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b109418cfad831c4f292eb86d132f0e}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STOPCLK\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d4f9a974fab851fcfb0803ba5380b8d}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STOPCLK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STOPCLK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77cb2d7ab53783663a7a6dd457d3ba25}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STOPCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d4f9a974fab851fcfb0803ba5380b8d}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STOPCLK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATECLK\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa05b7e567009a05c0fbc460de78ece1f}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATECLK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATECLK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8756280c79db9bdd546f6dabce92849}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATECLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa05b7e567009a05c0fbc460de78ece1f}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATECLK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29bcd967dad8f66da440480b32b7b5d}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f07a7549ecc61ab2df0775ea177df12}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29bcd967dad8f66da440480b32b7b5d}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga2204b62b378bcf08b3b9006c184c7c23}{IS\+\_\+\+ADC\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+MULTIMODE\+\_\+\+MASTER\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == ADC1)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gad8a5831c786b6b265531b890a194cbe2}{IS\+\_\+\+ADC\+\_\+\+COMMON\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+CORDIC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == CORDIC)
\item 
\#define {\bfseries IS\+\_\+\+FMAC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == FMAC)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaefa161742156617f25fb34aec6354427}{IS\+\_\+\+COMP\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+COMP\+\_\+\+COMMON\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == COMP12\+\_\+\+COMMON)
\item 
\#define {\bfseries IS\+\_\+\+COMP\+\_\+\+WINDOWMODE\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == COMP2)
\item 
\#define {\bfseries IS\+\_\+\+DTS\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == DTS)
\item 
\#define {\bfseries IS\+\_\+\+CRC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == CRC)
\item 
\#define {\bfseries IS\+\_\+\+DAC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == DAC1)
\item 
\#define {\bfseries IS\+\_\+\+DCMI\+\_\+\+ALL\+\_\+\+INSTANCE}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+) == DCMI)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga6685961185fbaf9857be65f2bdd44f58}{IS\+\_\+\+DLYB\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaad5f82d5d122fc729740ab55aeeaf24e}{IS\+\_\+\+DFSDM\+\_\+\+FILTER\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga38fc52c62795f2146ee2d6def3fb6666}{IS\+\_\+\+DFSDM\+\_\+\+CHANNEL\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga73dd4d35baf3d6d07f6f2d1240f880c6}{IS\+\_\+\+RAMECC\+\_\+\+MONITOR\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga40beb02b397c5f47e22a83fc28034afe}{IS\+\_\+\+DMA\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga6a47a1079b62bdc4e5dae1a8fa44574c}{IS\+\_\+\+BDMA\+\_\+\+CHANNEL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga5ade88acc52a9bdd249b13aa278b3df4}{IS\+\_\+\+DMA\+\_\+\+DMAMUX\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga35c0a112aa9cfe7421a5ccfcb0b202c2}{IS\+\_\+\+BDMA\+\_\+\+CHANNEL\+\_\+\+DMAMUX\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga4b6be8f9507ab8b4d52d4b8c4f754330}{IS\+\_\+\+DMA\+\_\+\+STREAM\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga3cecc3f384d9467f55e3884053253b2f}{IS\+\_\+\+DMA\+\_\+\+STREAM\+\_\+\+DMAMUX\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga1cc2694c41080c41bb8bb285e42a91fc}{IS\+\_\+\+DMA\+\_\+\+REQUEST\+\_\+\+GEN\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+DMA2\+D\+\_\+\+ALL\+\_\+\+INSTANCE}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+) == DMA2D)
\item 
\#define {\bfseries IS\+\_\+\+PSSI\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == PSSI)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaaf0c9967e7e3a1456fae53ab9197278f}{IS\+\_\+\+MDMA\+\_\+\+STREAM\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gabbddb393310f81329ff0df1bc03d2016}{IS\+\_\+\+FDCAN\+\_\+\+ALL\+\_\+\+INSTANCE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)
\item 
\#define {\bfseries IS\+\_\+\+FDCAN\+\_\+\+TT\+\_\+\+INSTANCE}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+) == FDCAN1)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga783626dd2431afebea836a102e318957}{IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+GPIO\+\_\+\+AF\+\_\+\+INSTANCE}(INSTANCE)~IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+INSTANCE(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+INSTANCE}(INSTANCE)~IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+INSTANCE(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+HSEM\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == HSEM)
\item 
\#define {\bfseries HSEM\+\_\+\+CPU1\+\_\+\+COREID}~(0x00000003U) /$\ast$ Semaphore Core CM7 ID $\ast$/
\item 
\#define {\bfseries HSEM\+\_\+\+CR\+\_\+\+COREID\+\_\+\+CPU1}~(HSEM\+\_\+\+CPU1\+\_\+\+COREID $<$$<$ HSEM\+\_\+\+CR\+\_\+\+COREID\+\_\+\+Pos)
\item 
\#define {\bfseries HSEM\+\_\+\+CR\+\_\+\+COREID\+\_\+\+CURRENT}~(HSEM\+\_\+\+CPU1\+\_\+\+COREID $<$$<$ HSEM\+\_\+\+CR\+\_\+\+COREID\+\_\+\+Pos)
\item 
\#define {\bfseries HSEM\+\_\+\+SEMID\+\_\+\+MIN}~(0U)       /$\ast$ HSEM ID Min$\ast$/
\item 
\#define {\bfseries HSEM\+\_\+\+SEMID\+\_\+\+MAX}~(31U)      /$\ast$ HSEM ID Max $\ast$/
\item 
\#define {\bfseries HSEM\+\_\+\+PROCESSID\+\_\+\+MIN}~(0U)       /$\ast$ HSEM Process ID Min $\ast$/
\item 
\#define {\bfseries HSEM\+\_\+\+PROCESSID\+\_\+\+MAX}~(255U)     /$\ast$ HSEM Process ID Max $\ast$/
\item 
\#define {\bfseries HSEM\+\_\+\+CLEAR\+\_\+\+KEY\+\_\+\+MIN}~(0U)       /$\ast$ HSEM clear Key Min value $\ast$/
\item 
\#define {\bfseries HSEM\+\_\+\+CLEAR\+\_\+\+KEY\+\_\+\+MAX}~(0x\+FFFFU)  /$\ast$ HSEM clear Key Max value $\ast$/
\item 
\#define \mbox{\hyperlink{group___exported__macros_gacdf0149a4e8c41a6814c13613c38a6b2}{IS\+\_\+\+I2\+C\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaf492fcfe71eab8d1dadf4d837b840af6}{IS\+\_\+\+SMBUS\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+I2\+C\+\_\+\+WAKEUP\+\_\+\+FROMSTOP\+\_\+\+INSTANCE}(INSTANCE)~IS\+\_\+\+I2\+C\+\_\+\+ALL\+\_\+\+INSTANCE(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga0b35685911e3c7a38ee89e5cdc5a82fa}{IS\+\_\+\+I2\+S\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+LTDC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == LTDC)
\item 
\#define {\bfseries IS\+\_\+\+RNG\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == RNG)
\item 
\#define {\bfseries IS\+\_\+\+RTC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == RTC)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaf53ab1e834ffdd0b38fdc09397ced1d9}{IS\+\_\+\+SDMMC\+\_\+\+ALL\+\_\+\+INSTANCE}}(\+\_\+\+INSTANCE\+\_\+)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga59c7619a86c03df3ebeb4bd8aaef982c}{IS\+\_\+\+SPI\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga9e7d7afc799c0388a1c49f5d1a0192ae}{IS\+\_\+\+SPI\+\_\+\+HIGHEND\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+SWPMI\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == SWPMI1)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga61a90af30828ab8e254ea2a3c27e8077}{IS\+\_\+\+LPTIM\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gab1ff4023b7203725591b34e0cfa00f19}{IS\+\_\+\+LPTIM\+\_\+\+ENCODER\+\_\+\+INTERFACE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaba506eb03409b21388d7c5a6401a4f98}{IS\+\_\+\+TIM\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga0c02efc77b1bfb640d7f6593f58ad464}{IS\+\_\+\+TIM\+\_\+\+CC1\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga6ef84d278cf917c7e420b94687b39c7c}{IS\+\_\+\+TIM\+\_\+\+CC2\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga0c37cb8f925fd43622cce7a4c00fd95e}{IS\+\_\+\+TIM\+\_\+\+CC3\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gae72b7182a73d81c33196265b31091c07}{IS\+\_\+\+TIM\+\_\+\+CC4\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga792dfa11e701c0e2dad3ed9e6b32fdff}{IS\+\_\+\+TIM\+\_\+\+CC5\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga41866b98e60d00f42889a97271d2fefa}{IS\+\_\+\+TIM\+\_\+\+CC6\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga19a3cedb91670ce6561380ba2e35810d}{IS\+\_\+\+TIM\+\_\+\+ADVANCED\+\_\+\+INSTANCE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga6e06388143bb7bb111c78a3686dd753a}{IS\+\_\+\+TIM\+\_\+\+XOR\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gad51d77b3bcc12a3a5c308d727b561371}{IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gad80a186286ce3daa92249a8d52111aaf}{IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+CC\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga8111ef18a809cd882ef327399fdbfc8f}{IS\+\_\+\+TIM\+\_\+\+CCDMA\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga1ed43d4e9823446a1b9d43afc452f42e}{IS\+\_\+\+TIM\+\_\+\+DMABURST\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gac71942c3817f1a893ef84fefe69496b7}{IS\+\_\+\+TIM\+\_\+\+ETR\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga6bb03cf116b07bfe1bd527f8ab61a7f9}{IS\+\_\+\+TIM\+\_\+\+REMAP\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gad7e5f47436a6e962b6f5d9e0599e0ecb}{IS\+\_\+\+TIM\+\_\+\+ETRSEL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga98104b1522d066b0c20205ca179d0eba}{IS\+\_\+\+TIM\+\_\+\+MASTER\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga3ba7d4187dba8dfb4ffd610312e8af14}{IS\+\_\+\+TIM\+\_\+\+SLAVE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga68305c0173caf4e109020403624d252f}{IS\+\_\+\+TIM\+\_\+\+TRGO2\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gab776355fbf66b74870bf2f5c0abd35ac}{IS\+\_\+\+TIM\+\_\+\+TISEL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga5f61206c3c8b20784f9d237dce300afd}{IS\+\_\+\+TIM\+\_\+\+COMMUTATION\+\_\+\+EVENT\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gada17f6a2aa3af905fb7c355a89f09ee7}{IS\+\_\+\+TIM\+\_\+\+ENCODER\+\_\+\+INTERFACE\+\_\+\+INSTANCE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga51daa1c0bd3d45064f3e7a77ca35bc1d}{IS\+\_\+\+TIM\+\_\+\+COMBINED3\+PHASEPWM\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+CCX\+\_\+\+INSTANCE}(INSTANCE,  CHANNEL)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\+\_\+\+TIM\+\_\+\+BREAK\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga99d4e13b270b8dba4bce38dc3dd32e1f}{IS\+\_\+\+TIM\+\_\+\+BREAKSOURCE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga7181cfd1649c4e65e24b7c863e94a54f}{IS\+\_\+\+TIM\+\_\+\+CCXN\+\_\+\+INSTANCE}}(INSTANCE,  CHANNEL)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaac0e3e7e7a18fd8eb81734b2baf9e3be}{IS\+\_\+\+TIM\+\_\+\+COUNTER\+\_\+\+MODE\+\_\+\+SELECT\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga3b470612fd4c4e29fb985247056b1e07}{IS\+\_\+\+TIM\+\_\+\+REPETITION\+\_\+\+COUNTER\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga099f6b6deb6e44c471a2f71a4528a7fe}{IS\+\_\+\+TIM\+\_\+\+SYNCHRO\+\_\+\+INSTANCE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gac54b9f42e8ab07c41abe7d96d13d698a}{IS\+\_\+\+TIM\+\_\+\+CLOCK\+\_\+\+DIVISION\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga0ca20886f56bf7611ad511433b9caade}{IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ETRMODE1\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga7beb8f84094e6a1567d10177cc4fdae9}{IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ETRMODE2\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gacbd23fd1f9f73dc249b16c89131a671c}{IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+TIX\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga57882c3c75fddf0ccf0c6ecf99b3d3df}{IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ITRX\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga7bf2abf939c55a4c8284c184735accdc}{IS\+\_\+\+TIM\+\_\+\+OCXREF\+\_\+\+CLEAR\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gac41867bf288927ff8ff10a85e67a591b}{IS\+\_\+\+TIM\+\_\+32\+B\+\_\+\+COUNTER\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga64ee0eb39ee44221618c397a8f74c7b8}{IS\+\_\+\+TIM\+\_\+\+BKIN2\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga1e3209292ddc1826d3c28e528d6f414d}{IS\+\_\+\+TIM\+\_\+\+HALL\+\_\+\+SENSOR\+\_\+\+INTERFACE\+\_\+\+INSTANCE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gafbce654f84a7c994817453695ac91cbe}{IS\+\_\+\+USART\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gad8d8a7aadc02ce444005b06704625bd8}{IS\+\_\+\+UART\+\_\+\+SPI\+\_\+\+SLAVE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gacbd2efab4cd39d4867c4dbeacb87e84b}{IS\+\_\+\+UART\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga475c1cee6992ab9325a52bca1b34c496}{IS\+\_\+\+UART\+\_\+\+FIFO\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga4130cef42f8cada5a91c38b85f76939e}{IS\+\_\+\+USART\+\_\+\+AUTOBAUDRATE\+\_\+\+DETECTION\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga98f122ffe4d77f03a13f682301e2d596}{IS\+\_\+\+UART\+\_\+\+DRIVER\+\_\+\+ENABLE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga69c4aa0c561c4c39c621710fbbb0cb7b}{IS\+\_\+\+UART\+\_\+\+HALFDUPLEX\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaf9a11d0720f3efa780126414a4ac50ad}{IS\+\_\+\+UART\+\_\+\+HWFLOW\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga7d2763df993c77cfa6e249ec7bc80482}{IS\+\_\+\+UART\+\_\+\+LIN\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga6303097822ab1977cc83f05319a10f1e}{IS\+\_\+\+UART\+\_\+\+WAKEUP\+\_\+\+FROMSTOP\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga98ae6698dc54d8441fce553a65bf5429}{IS\+\_\+\+IRDA\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gab2734c105403831749ccb34eeb058988}{IS\+\_\+\+SMARTCARD\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+LPUART\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == LPUART1)
\item 
\#define {\bfseries IS\+\_\+\+IWDG\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == IWDG1)
\item 
\#define {\bfseries IS\+\_\+\+USB\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == USB)
\item 
\#define {\bfseries IS\+\_\+\+WWDG\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == WWDG1)
\item 
\#define {\bfseries IS\+\_\+\+MDIOS\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == MDIOS)
\item 
\#define {\bfseries IS\+\_\+\+CEC\+\_\+\+ALL\+\_\+\+INSTANCE}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+) == CEC)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga15b86b76ac837e1e08e615e24b073ff3}{IS\+\_\+\+SAI\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+SPDIFRX\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == SPDIFRX)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gae5b0e32617bd58801736b0d18218df98}{IS\+\_\+\+OPAMP\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+OPAMP\+\_\+\+COMMON\+\_\+\+INSTANCE}(COMMON\+\_\+\+INSTANCE)~((COMMON\+\_\+\+INSTANCE) == OPAMP12\+\_\+\+COMMON)
\item 
\#define {\bfseries IS\+\_\+\+PCD\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == USB\+\_\+\+OTG\+\_\+\+HS)
\item 
\#define {\bfseries IS\+\_\+\+HCD\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == USB\+\_\+\+OTG\+\_\+\+HS)
\item 
\#define {\bfseries HASH\+\_\+\+RNG\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5}{RNG\+\_\+\+IRQn}}
\item 
\#define {\bfseries TIM1\+\_\+\+BRK\+\_\+\+TIM9\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f}{TIM1\+\_\+\+BRK\+\_\+\+IRQn}}
\item 
\#define {\bfseries TIM1\+\_\+\+UP\+\_\+\+TIM10\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9}{TIM1\+\_\+\+UP\+\_\+\+IRQn}}
\item 
\#define {\bfseries TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM11\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn}}
\item 
\#define {\bfseries PVD\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ada678df078a44c38fc5714b00152ea4c}{PVD\+\_\+\+AVD\+\_\+\+IRQn}}
\item 
\#define {\bfseries DCMI\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3c8263a4a13d8076d341095016ab2186}{DCMI\+\_\+\+PSSI\+\_\+\+IRQn}}
\item 
\#define {\bfseries HASH\+\_\+\+RNG\+\_\+\+IRQHandler}~RNG\+\_\+\+IRQHandler
\item 
\#define {\bfseries TIM1\+\_\+\+BRK\+\_\+\+TIM9\+\_\+\+IRQHandler}~TIM1\+\_\+\+BRK\+\_\+\+IRQHandler
\item 
\#define {\bfseries TIM1\+\_\+\+UP\+\_\+\+TIM9\+\_\+\+IRQHandler}~\mbox{\hyperlink{stm32h7xx__it_8h_a51741dbf9b0de1b8b56b5a6f1ef2e694}{TIM1\+\_\+\+UP\+\_\+\+IRQHandler}}
\item 
\#define {\bfseries TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM11\+\_\+\+IRQHandler}~TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQHandler
\item 
\#define {\bfseries PVD\+\_\+\+IRQHandler}~PVD\+\_\+\+AVD\+\_\+\+IRQHandler
\item 
\#define {\bfseries COMP\+\_\+\+IRQHandler}~COMP1\+\_\+\+IRQHandler
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\+\_\+\+Type}} \{ \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ada678df078a44c38fc5714b00152ea4c}{PVD\+\_\+\+AVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1}{TAMP\+\_\+\+STAMP\+\_\+\+IRQn}} = 2
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777}{RTC\+\_\+\+WKUP\+\_\+\+IRQn}} = 3
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c}{DMA1\+\_\+\+Stream0\+\_\+\+IRQn}} = 11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285}{DMA1\+\_\+\+Stream1\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8}{DMA1\+\_\+\+Stream2\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2}{DMA1\+\_\+\+Stream3\+\_\+\+IRQn}} = 14
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a}{DMA1\+\_\+\+Stream4\+\_\+\+IRQn}} = 15
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e}{DMA1\+\_\+\+Stream5\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486}{DMA1\+\_\+\+Stream6\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3}{ADC\+\_\+\+IRQn}} = 18
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3e202b560a588551c0b02f4b2577d256}{FDCAN1\+\_\+\+IT0\+\_\+\+IRQn}} = 19
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a56eb0b5d9b0218deed2744f02504618f}{FDCAN2\+\_\+\+IT0\+\_\+\+IRQn}} = 20
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af599297929c1aa264aaa7fcb9fbb71f4}{FDCAN1\+\_\+\+IT1\+\_\+\+IRQn}} = 21
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aff78eb89fc6e6c88ad59121e48e4b9c9}{FDCAN2\+\_\+\+IT1\+\_\+\+IRQn}} = 22
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f}{TIM1\+\_\+\+BRK\+\_\+\+IRQn}} = 24
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9}{TIM1\+\_\+\+UP\+\_\+\+IRQn}} = 25
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn}} = 26
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\+\_\+\+CC\+\_\+\+IRQn}} = 27
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\+\_\+\+IRQn}} = 30
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 34
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\+\_\+\+IRQn}} = 39
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce}{TIM8\+\_\+\+BRK\+\_\+\+TIM12\+\_\+\+IRQn}} = 43
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d}{TIM8\+\_\+\+UP\+\_\+\+TIM13\+\_\+\+IRQn}} = 44
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307}{TIM8\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM14\+\_\+\+IRQn}} = 45
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f}{TIM8\+\_\+\+CC\+\_\+\+IRQn}} = 46
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8}{DMA1\+\_\+\+Stream7\+\_\+\+IRQn}} = 47
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab58dc79a081058857f73965f5305479b}{FMC\+\_\+\+IRQn}} = 48
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9e68a13bbec7d366e6245c1a44a85e9d}{SDMMC1\+\_\+\+IRQn}} = 49
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{TIM5\+\_\+\+IRQn}} = 50
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{SPI3\+\_\+\+IRQn}} = 51
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5}{UART4\+\_\+\+IRQn}} = 52
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09}{UART5\+\_\+\+IRQn}} = 53
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45}{TIM6\+\_\+\+DAC\+\_\+\+IRQn}} = 54
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\+\_\+\+IRQn}} = 55
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb}{DMA2\+\_\+\+Stream0\+\_\+\+IRQn}} = 56
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb}{DMA2\+\_\+\+Stream1\+\_\+\+IRQn}} = 57
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36}{DMA2\+\_\+\+Stream2\+\_\+\+IRQn}} = 58
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4}{DMA2\+\_\+\+Stream3\+\_\+\+IRQn}} = 59
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0}{DMA2\+\_\+\+Stream4\+\_\+\+IRQn}} = 60
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad71328dd95461b7c55b568cf25966f6a}{ETH\+\_\+\+IRQn}} = 61
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0485578005e12c2e2c0fb253a844ec6f}{ETH\+\_\+\+WKUP\+\_\+\+IRQn}} = 62
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abd8a5795935b8b4c86ba3e4af43f1cbe}{FDCAN\+\_\+\+CAL\+\_\+\+IRQn}} = 63
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03}{DMA2\+\_\+\+Stream5\+\_\+\+IRQn}} = 68
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800}{DMA2\+\_\+\+Stream6\+\_\+\+IRQn}} = 69
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77}{DMA2\+\_\+\+Stream7\+\_\+\+IRQn}} = 70
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c}{USART6\+\_\+\+IRQn}} = 71
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a}{I2\+C3\+\_\+\+EV\+\_\+\+IRQn}} = 72
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e}{I2\+C3\+\_\+\+ER\+\_\+\+IRQn}} = 73
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080}{OTG\+\_\+\+HS\+\_\+\+EP1\+\_\+\+OUT\+\_\+\+IRQn}} = 74
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047}{OTG\+\_\+\+HS\+\_\+\+EP1\+\_\+\+IN\+\_\+\+IRQn}} = 75
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267}{OTG\+\_\+\+HS\+\_\+\+WKUP\+\_\+\+IRQn}} = 76
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0}{OTG\+\_\+\+HS\+\_\+\+IRQn}} = 77
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3c8263a4a13d8076d341095016ab2186}{DCMI\+\_\+\+PSSI\+\_\+\+IRQn}} = 78
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5}{RNG\+\_\+\+IRQn}} = 80
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f}{FPU\+\_\+\+IRQn}} = 81
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a29e1de1059d7d0cd8ee82cc170aa8755}{UART7\+\_\+\+IRQn}} = 82
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a553bd88827ddd4e0e71216a836a736d2}{UART8\+\_\+\+IRQn}} = 83
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1}{SPI4\+\_\+\+IRQn}} = 84
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8de7284a27e86fea60363a80fcd74d77}{SPI5\+\_\+\+IRQn}} = 85
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa54875761c78fef2e53307ae2a8b8253}{SPI6\+\_\+\+IRQn}} = 86
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a367d6b48746f32fe63507226f80e51da}{SAI1\+\_\+\+IRQn}} = 87
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af40bb5ab2feb0e472c52e1d436564f52}{LTDC\+\_\+\+IRQn}} = 88
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3b12daad5e0f192ece97a7103675e6b7}{LTDC\+\_\+\+ER\+\_\+\+IRQn}} = 89
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8acde73dc13c6192fb46442ceb376f4746}{DMA2\+D\+\_\+\+IRQn}} = 90
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9c965e99ba19b3ec06d9074619c46aef}{OCTOSPI1\+\_\+\+IRQn}} = 92
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6}{LPTIM1\+\_\+\+IRQn}} = 93
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a89f6adffcb926f8a420923833e3cbc7b}{CEC\+\_\+\+IRQn}} = 94
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad201bfb31bf1026b0e560a371ac46219}{I2\+C4\+\_\+\+EV\+\_\+\+IRQn}} = 95
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6c79340696571c920cc8b1c8edc92f4a}{I2\+C4\+\_\+\+ER\+\_\+\+IRQn}} = 96
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a196c40800f5aff0af71e5fc9d7ff11b9}{SPDIF\+\_\+\+RX\+\_\+\+IRQn}} = 97
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a88a301fd337eb7d1890b665809c7abbb}{DMAMUX1\+\_\+\+OVR\+\_\+\+IRQn}} = 102
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a62d53531a01f8711dcdf721b9f3b2689}{DFSDM1\+\_\+\+FLT0\+\_\+\+IRQn}} = 110
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aff51805df3d6b855d17a4d27a9bc2755}{DFSDM1\+\_\+\+FLT1\+\_\+\+IRQn}} = 111
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0c5dd0a58ec98e00df6bc3219b6f42f}{DFSDM1\+\_\+\+FLT2\+\_\+\+IRQn}} = 112
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a73d61bf8bbd27b267b6f5f704e40bf7c}{DFSDM1\+\_\+\+FLT3\+\_\+\+IRQn}} = 113
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a931b31bb58497694297ce1ce49f9d3c4}{SWPMI1\+\_\+\+IRQn}} = 115
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a26432264ae205fe79a9f9255f961bc84}{TIM15\+\_\+\+IRQn}} = 116
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb}{TIM16\+\_\+\+IRQn}} = 117
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d}{TIM17\+\_\+\+IRQn}} = 118
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad71891f43feaebdb0f8daeeb4d4fec84}{MDIOS\+\_\+\+WKUP\+\_\+\+IRQn}} = 119
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0a8640b8ad1257c0f732ab7d192b722c}{MDIOS\+\_\+\+IRQn}} = 120
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adc8a0a3de8a5682fa89751b2a977b649}{MDMA\+\_\+\+IRQn}} = 122
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af89769b72f2814819b47d0c28a0adbf7}{SDMMC2\+\_\+\+IRQn}} = 124
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aaf4d513b44d7ce9322139d95efb5baa6}{HSEM1\+\_\+\+IRQn}} = 125
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16}{ADC3\+\_\+\+IRQn}} = 127
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6c33717641615a945d46f0f7d9095e0f}{DMAMUX2\+\_\+\+OVR\+\_\+\+IRQn}} = 128
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adddbbb542fb3119334d294c332a3b9ba}{BDMA\+\_\+\+Channel0\+\_\+\+IRQn}} = 129
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a26bc35a520251af09162bbee33f1cb7f}{BDMA\+\_\+\+Channel1\+\_\+\+IRQn}} = 130
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af9d3343c051968c3dbdd6c89a8276f29}{BDMA\+\_\+\+Channel2\+\_\+\+IRQn}} = 131
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a211bfba233bb4585815d32458032d4f8}{BDMA\+\_\+\+Channel3\+\_\+\+IRQn}} = 132
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4bced0d20eb4800e3912e76b3f91583b}{BDMA\+\_\+\+Channel4\+\_\+\+IRQn}} = 133
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad23cb118501a713dfd691e53d6746e28}{BDMA\+\_\+\+Channel5\+\_\+\+IRQn}} = 134
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab231f9fd0bfe4a3c7fd527ca362239eb}{BDMA\+\_\+\+Channel6\+\_\+\+IRQn}} = 135
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1540f7f42ee27de6f41b7e8b6af478ea}{BDMA\+\_\+\+Channel7\+\_\+\+IRQn}} = 136
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adb10d9f65a589b451cfeecb27fc04616}{COMP\+\_\+\+IRQn}} = 137
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5e28ae70dfc1e247104f6ef44437257b}{LPTIM2\+\_\+\+IRQn}} = 138
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a22346f3a3dd765a113b6671ad7da3740}{LPTIM3\+\_\+\+IRQn}} = 139
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a24b2e491c308d2080d726a93fb770239}{LPTIM4\+\_\+\+IRQn}} = 140
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8bee1f621bdc876c3e4ce7ca2a72fafd}{LPTIM5\+\_\+\+IRQn}} = 141
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af5ac0e39fc168694d2b7d39018c6cc0a}{LPUART1\+\_\+\+IRQn}} = 142
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a010fb52157ca5ccfb53c978700ba9695}{CRS\+\_\+\+IRQn}} = 144
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad218f6a81c2a09987eef0f59866a07eb}{ECC\+\_\+\+IRQn}} = 145
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6fbaab1425f0ef90b3abc599c7eccdf0}{SAI4\+\_\+\+IRQn}} = 146
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2949f42b99794300360d5c518fd526d2}{DTS\+\_\+\+IRQn}} = 147
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8acf7d2e8ce2e3e893a5370cca718568e8}{WAKEUP\+\_\+\+PIN\+\_\+\+IRQn}} = 149
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa2aaa3db547cc3a0116661faf276e2b1}{OCTOSPI2\+\_\+\+IRQn}} = 150
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a017836a26cf6fb68132aa3fc7a6bbcf4}{FMAC\+\_\+\+IRQn}} = 153
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af9ce7d8677783e267d4c599903e925e4}{CORDIC\+\_\+\+IRQn}} = 154
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2fe9d1c90e623610e93235a014c6f2ed}{UART9\+\_\+\+IRQn}} = 155
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abc8c144f999ff96cef8cbfae0c9e7499}{USART10\+\_\+\+IRQn}} = 156
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a13759dd37c9463c0208c9540aeeb35f1}{I2\+C5\+\_\+\+EV\+\_\+\+IRQn}} = 157
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9f19c7a0911eb45ceb4d8bcbb1a0e4f0}{I2\+C5\+\_\+\+ER\+\_\+\+IRQn}} = 158
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae95e6945b3198f71e2b7f90d1f39bd26}{FDCAN3\+\_\+\+IT0\+\_\+\+IRQn}} = 159
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a07435da3141d3ef7dcd1f8e8ab37c07d}{FDCAN3\+\_\+\+IT1\+\_\+\+IRQn}} = 160
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af227f52f780f557d20738aa6d63d6ba5}{TIM23\+\_\+\+IRQn}} = 161
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a05caba09e1911f8dd3c3e477cf230917}{TIM24\+\_\+\+IRQn}} = 162
 \}
\begin{DoxyCompactList}\small\item\em STM32\+H7\+XX Interrupt Number Definition, according to the selected device in \mbox{\hyperlink{group___library__configuration__section}{Library\+\_\+configuration\+\_\+section}}. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS STM32\+H723xx Device Peripheral Access Layer Header File. 

\begin{DoxyAuthor}{Author}
MCD Application Team \begin{DoxyVerb}     This file contains:
      - Data structures and the address mapping for all peripherals
      - Peripheral's registers declarations and bits definition
      - Macros to access peripheral's registers hardware
\end{DoxyVerb}

\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2019 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 