Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Sep  5 14:34:50 2020
| Host         : ECE-D09200 running 64-bit major release  (build 9200)
| Command      : report_drc -file testcase6_adc_drc_routed.rpt -pb testcase6_adc_drc_routed.pb -rpx testcase6_adc_drc_routed.rpx
| Design       : testcase6_adc
| Device       : xc7vx485tffg1761-2
| Speed File   : -2
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 2          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net nextState is a gated clock net sourced by a combinational pin FSM_onehot_nextState_reg[4]_i_2/O, cell FSM_onehot_nextState_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net sys_clk_OBUF is a gated clock net sourced by a combinational pin sys_clk_OBUF_inst_i_1/O, cell sys_clk_OBUF_inst_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT sys_clk_OBUF_inst_i_1 is driving clock pin of 19 cells. This could lead to large hold time violations. Involved cells are:
FSM_onehot_currentState_reg[0], FSM_onehot_currentState_reg[1],
FSM_onehot_currentState_reg[2], FSM_onehot_currentState_reg[3],
FSM_onehot_currentState_reg[4], chip_reset_n_reg, idle_counter_reg[0],
idle_counter_reg[1], idle_counter_reg[2], idle_counter_reg[3],
idle_counter_reg[4], idle_counter_reg[5], idle_counter_reg[6],
scan_counter_reg[0], scan_counter_reg[1] (the first 15 of 19 listed)
Related violations: <none>


