############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline "mlp/mlp_label12"
set_directive_pipeline "mlp/mlp_label13"
set_directive_pipeline "mlp/mlp_label14"
set_directive_pipeline "mlp/mlp_label15"
set_directive_pipeline "mlp/mlp_label16"
set_directive_pipeline "mlp/mlp_label17"
set_directive_pipeline "mlp/mlp_label22"
set_directive_pipeline "mlp/mlp_label19"
set_directive_pipeline "mlp/mlp_label20"
set_directive_pipeline "mlp/mlp_label21"
set_directive_loop_flatten "mlp/mlp_label18"
