
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003447                       # Number of seconds simulated
sim_ticks                                  3447258102                       # Number of ticks simulated
final_tick                               574978295778                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  69203                       # Simulator instruction rate (inst/s)
host_op_rate                                    90768                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 113189                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894196                       # Number of bytes of host memory used
host_seconds                                 30455.84                       # Real time elapsed on the host
sim_insts                                  2107622786                       # Number of instructions simulated
sim_ops                                    2764404351                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       267776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       100608                       # Number of bytes read from this memory
system.physmem.bytes_read::total               378880                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10496                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        99712                       # Number of bytes written to this memory
system.physmem.bytes_written::total             99712                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2092                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          786                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2960                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             779                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  779                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1596631                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     77677967                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1448107                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     29184934                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               109907639                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1596631                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1448107                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3044739                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          28925017                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               28925017                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          28925017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1596631                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     77677967                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1448107                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     29184934                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              138832657                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8266807                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2856819                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2490151                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189537                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1435427                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1385516                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200649                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5704                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3501740                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15862383                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2856819                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1586165                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3360392                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         877155                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        378003                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1722276                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91712                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7926600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.306218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.287417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4566208     57.61%     57.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601242      7.59%     65.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294489      3.72%     68.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          222723      2.81%     71.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          182324      2.30%     74.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          159804      2.02%     76.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54654      0.69%     76.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195411      2.47%     79.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1649745     20.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7926600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.345577                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.918804                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3625290                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       354800                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3246684                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16194                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        683631                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313459                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2848                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17730943                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4448                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        683631                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3777298                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         169993                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        41454                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3109599                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       144618                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17170281                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71236                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        60864                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22739935                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78174449                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78174449                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903406                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7836493                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2165                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1168                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           366278                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2626811                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595041                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7678                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       199153                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16146747                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2169                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13773274                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17980                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4662459                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12655342                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          134                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7926600                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.737602                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.856755                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2860166     36.08%     36.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1680796     21.20%     57.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       854289     10.78%     68.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       998556     12.60%     80.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       742710      9.37%     90.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477524      6.02%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       205020      2.59%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60660      0.77%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46879      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7926600                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58233     72.98%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12503     15.67%     88.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9053     11.35%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10809098     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109443      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2360808     17.14%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       492929      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13773274                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.666094                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              79789                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005793                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35570917                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20811485                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13289802                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13853063                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22571                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       738734                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          116                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155285                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        683631                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         104622                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7568                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16148917                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63863                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2626811                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595041                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1156                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4015                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           34                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          116                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95879                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111506                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207385                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13471115                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2258580                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302159                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2738727                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017755                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            480147                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.629543                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13315172                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13289802                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7996859                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19700028                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.607610                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405931                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370187                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4778872                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2035                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187778                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7242969                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.569824                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.287102                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3406385     47.03%     47.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1533001     21.17%     68.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837731     11.57%     79.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305156      4.21%     83.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       262412      3.62%     87.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116559      1.61%     89.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       281234      3.88%     93.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77519      1.07%     94.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       422972      5.84%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7242969                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370187                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888074                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779015                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928960                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       422972                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22968952                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32982618                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3905                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 340207                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370187                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.826680                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.826680                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.209657                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.209657                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62373794                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17445506                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18289778                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2030                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8266807                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3039997                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2476607                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       206415                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1235678                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1183706                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          320242                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9100                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3183962                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16587136                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3039997                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1503948                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3675350                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1060288                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        524564                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1559879                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        83906                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8235870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.490854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.319975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4560520     55.37%     55.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          381897      4.64%     60.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          378862      4.60%     64.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          470974      5.72%     70.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          144207      1.75%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          185600      2.25%     74.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          155566      1.89%     76.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          142367      1.73%     77.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1815877     22.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8235870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367735                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.006474                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3339275                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       498743                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3513141                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        33026                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        851684                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       514472                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          325                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19772428                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1962                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        851684                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3491283                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          45936                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       278368                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3391793                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       176797                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19089184                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        108594                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        48375                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26815609                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     88930674                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     88930674                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16625686                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10189884                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3552                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1898                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           490632                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1766445                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       913471                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8391                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       281788                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17944198                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3563                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14442437                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30234                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5994043                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18098609                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          190                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8235870                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.753602                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.909116                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2973809     36.11%     36.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1696113     20.59%     56.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1132818     13.75%     70.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       789217      9.58%     80.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       783375      9.51%     89.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       376618      4.57%     94.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       358397      4.35%     98.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        58119      0.71%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        67404      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8235870                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          91764     75.50%     75.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15353     12.63%     88.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14426     11.87%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12071288     83.58%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       180742      1.25%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1428383      9.89%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       760374      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14442437                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.747039                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             121543                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008416                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37272519                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23941924                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14038427                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14563980                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        17911                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       681469                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       224577                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        851684                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          23924                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4159                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17947761                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38161                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1766445                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       913471                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1881                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3326                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125162                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       116546                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       241708                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14191981                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1333441                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       250454                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2068024                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2026562                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            734583                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.716743                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14054585                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14038427                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9112386                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25722963                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.698168                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354251                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9670357                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11920497                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6027302                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3373                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       207890                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7384186                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.614328                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.157703                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2952580     39.99%     39.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1996276     27.03%     67.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       812303     11.00%     78.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       441565      5.98%     84.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       387021      5.24%     89.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       157150      2.13%     91.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       176672      2.39%     93.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       103898      1.41%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       356721      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7384186                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9670357                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11920497                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1773867                       # Number of memory references committed
system.switch_cpus1.commit.loads              1084973                       # Number of loads committed
system.switch_cpus1.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1729672                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10731047                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       246405                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       356721                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24975095                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36748122                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1775                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  30937                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9670357                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11920497                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9670357                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.854861                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.854861                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.169781                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.169781                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        63701922                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19515718                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18264838                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3368                       # number of misc regfile writes
system.l20.replacements                          2136                       # number of replacements
system.l20.tagsinuse                      2047.411367                       # Cycle average of tags in use
system.l20.total_refs                          107447                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4184                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.680449                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           30.566511                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    28.949824                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   955.936155                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1031.958876                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.014925                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.014136                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.466766                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.503886                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999713                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3335                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3339                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             754                       # number of Writeback hits
system.l20.Writeback_hits::total                  754                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3359                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3363                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3359                       # number of overall hits
system.l20.overall_hits::total                   3363                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2092                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2135                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2092                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2135                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2092                       # number of overall misses
system.l20.overall_misses::total                 2135                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4960006                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    210699617                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      215659623                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4960006                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    210699617                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       215659623                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4960006                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    210699617                       # number of overall miss cycles
system.l20.overall_miss_latency::total      215659623                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           47                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5427                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5474                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          754                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              754                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           47                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5451                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5498                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           47                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5451                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5498                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.385480                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.390026                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.383783                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.388323                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.383783                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.388323                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 115348.976744                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 100716.834130                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 101011.533021                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 115348.976744                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 100716.834130                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 101011.533021                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 115348.976744                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 100716.834130                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 101011.533021                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 317                       # number of writebacks
system.l20.writebacks::total                      317                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2092                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2135                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2092                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2135                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2092                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2135                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      4638297                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    195003186                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    199641483                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      4638297                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    195003186                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    199641483                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      4638297                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    195003186                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    199641483                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.385480                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.390026                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.383783                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.388323                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.383783                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.388323                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 107867.372093                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93213.760038                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 93508.891335                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 107867.372093                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 93213.760038                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 93508.891335                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 107867.372093                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 93213.760038                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 93508.891335                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           825                       # number of replacements
system.l21.tagsinuse                      2046.559997                       # Cycle average of tags in use
system.l21.total_refs                          226482                       # Total number of references to valid blocks.
system.l21.sampled_refs                          2872                       # Sample count of references to valid blocks.
system.l21.avg_refs                         78.858635                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           38.366891                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    35.796138                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   373.832971                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1598.563996                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.018734                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.017479                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.182536                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.780549                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999297                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         2887                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2888                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             892                       # number of Writeback hits
system.l21.Writeback_hits::total                  892                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           39                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   39                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         2926                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2927                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         2926                       # number of overall hits
system.l21.overall_hits::total                   2927                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          786                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  825                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          786                       # number of demand (read+write) misses
system.l21.demand_misses::total                   825                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          786                       # number of overall misses
system.l21.overall_misses::total                  825                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      6506375                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     81475630                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       87982005                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      6506375                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     81475630                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        87982005                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      6506375                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     81475630                       # number of overall miss cycles
system.l21.overall_miss_latency::total       87982005                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3673                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3713                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          892                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              892                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           39                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               39                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3712                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3752                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3712                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3752                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.213994                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.222192                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.211746                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.219883                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.211746                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.219883                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 166830.128205                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 103658.562341                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 106644.854545                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 166830.128205                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 103658.562341                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 106644.854545                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 166830.128205                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 103658.562341                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 106644.854545                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 462                       # number of writebacks
system.l21.writebacks::total                      462                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          786                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             825                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          786                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              825                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          786                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             825                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      6208757                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     75444227                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     81652984                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      6208757                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     75444227                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     81652984                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      6208757                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     75444227                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     81652984                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.213994                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.222192                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.211746                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.219883                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.211746                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.219883                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 159198.897436                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95985.021628                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 98973.313939                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 159198.897436                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 95985.021628                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 98973.313939                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 159198.897436                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 95985.021628                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 98973.313939                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               556.441435                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001754736                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   565                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1773017.231858                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.066453                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.374982                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065812                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825921                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891733                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1722215                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1722215                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1722215                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1722215                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1722215                       # number of overall hits
system.cpu0.icache.overall_hits::total        1722215                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           61                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           61                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           61                       # number of overall misses
system.cpu0.icache.overall_misses::total           61                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6961244                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6961244                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6961244                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6961244                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6961244                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6961244                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1722276                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1722276                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1722276                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1722276                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1722276                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1722276                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 114118.754098                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 114118.754098                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 114118.754098                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 114118.754098                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 114118.754098                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 114118.754098                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5216188                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5216188                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5216188                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5216188                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5216188                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5216188                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 110982.723404                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 110982.723404                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 110982.723404                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 110982.723404                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 110982.723404                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 110982.723404                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5451                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250754                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5707                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39118.758367                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.532624                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.467376                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.787237                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.212763                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2056291                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2056291                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437579                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437579                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1138                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1138                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1015                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1015                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493870                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493870                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493870                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493870                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18136                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18136                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           77                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           77                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        18213                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         18213                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        18213                       # number of overall misses
system.cpu0.dcache.overall_misses::total        18213                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1324306100                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1324306100                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2502243                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2502243                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1326808343                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1326808343                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1326808343                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1326808343                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2074427                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2074427                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1138                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1138                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2512083                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2512083                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2512083                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2512083                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008743                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008743                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000176                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000176                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007250                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007250                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007250                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007250                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 73020.848037                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 73020.848037                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32496.662338                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32496.662338                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 72849.521935                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72849.521935                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 72849.521935                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72849.521935                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          754                       # number of writebacks
system.cpu0.dcache.writebacks::total              754                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        12709                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12709                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           53                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           53                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        12762                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        12762                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        12762                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        12762                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5427                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5427                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5451                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5451                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5451                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5451                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    239389353                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    239389353                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       529233                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       529233                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    239918586                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    239918586                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    239918586                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    239918586                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002616                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002616                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002170                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002170                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002170                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002170                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 44110.807629                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 44110.807629                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22051.375000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22051.375000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 44013.682994                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 44013.682994                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 44013.682994                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 44013.682994                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               505.600447                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1089521131                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2144726.635827                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.600447                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.060257                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.810257                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1559822                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1559822                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1559822                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1559822                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1559822                       # number of overall hits
system.cpu1.icache.overall_hits::total        1559822                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           57                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           57                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           57                       # number of overall misses
system.cpu1.icache.overall_misses::total           57                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8627564                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8627564                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8627564                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8627564                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8627564                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8627564                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1559879                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1559879                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1559879                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1559879                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1559879                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1559879                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 151360.771930                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 151360.771930                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 151360.771930                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 151360.771930                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 151360.771930                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 151360.771930                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           17                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6588585                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6588585                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6588585                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6588585                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6588585                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6588585                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 164714.625000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 164714.625000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 164714.625000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 164714.625000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 164714.625000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 164714.625000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3712                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               161252262                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3968                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              40638.170867                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.887099                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.112901                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.862840                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.137160                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1045189                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1045189                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       685270                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        685270                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1822                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1822                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1684                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1684                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1730459                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1730459                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1730459                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1730459                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7216                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7216                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          148                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          148                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7364                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7364                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7364                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7364                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    287026700                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    287026700                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      4762743                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      4762743                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    291789443                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    291789443                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    291789443                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    291789443                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1052405                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1052405                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       685418                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       685418                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1737823                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1737823                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1737823                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1737823                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006857                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006857                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000216                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000216                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004237                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004237                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004237                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004237                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 39776.427384                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39776.427384                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32180.695946                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32180.695946                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 39623.770098                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39623.770098                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 39623.770098                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39623.770098                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          892                       # number of writebacks
system.cpu1.dcache.writebacks::total              892                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3543                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3543                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          109                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          109                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3652                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3652                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3652                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3652                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3673                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3673                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           39                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3712                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3712                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3712                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3712                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    108587313                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    108587313                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       882046                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       882046                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    109469359                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    109469359                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    109469359                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    109469359                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003490                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003490                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002136                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002136                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002136                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002136                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 29563.657228                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29563.657228                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22616.564103                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22616.564103                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 29490.667834                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29490.667834                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 29490.667834                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29490.667834                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
