<?xml version="1.0" encoding="utf-8"?>
<cmem_setup xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="GEN_CmemDecode_tt.xsd">



	<structure name = "runtest"				type="token">
		<bits>0</bits>
		<base>2</base>
		<limit_equal>0</limit_equal>
	</structure>
	<structure name = "param"				type="token">
		<bits>3-1</bits>
		<base>10</base>
	</structure>
	<structure name = "minval_bestleft"		type="token">
		<bits>11-4</bits>
		<base>10</base>
	</structure>
	<structure name = "maxval_bestwidth"	type="token">
		<bits>19-12</bits>
		<base>10</base>
		<limit_min>2</limit_min>
		<limit_max>253</limit_max>
	</structure>
	<structure name = "maxval_vref_bestwidth"	type="token">
		<bits>19-12</bits>
		<base>10</base>
		<limit_min>2</limit_min>
		<limit_max>253</limit_max>
	</structure>
	<!-- 1 ui = 0 to 63 -->
	<structure name = "laneresult"			type="token">
		<bits>28</bits>
		<base>2</base>
	</structure>
	<structure name = "txdqdelay"			type="token">
		<bits>43-32</bits>
		<base>10</base>
	</structure>
	<structure name = "txdqsdelay"			type="token">
		<bits>55-44</bits>
		<base>10</base>
	</structure>
	<structure name = "debug_msb"			type="token">
		<bits>95-64</bits>
		<base>16</base>
	</structure>
	<!-- <structure name = "debug_msb_data6ch0"	type="token"> -->
	<!-- <bits>67-64</bits> -->
	<!-- <base>16</base> -->
	<!-- </structure> -->
	<structure name = "debug_lsb"			type="token">
		<bits>127-96</bits>
		<base>16</base>
	</structure>
	<!-- <structure name = "debug_lsb_data6ch0"	type="token"><bits>99-96</bits>		<base>16</base>														</structure> -->
	<structure name = "rxvref"				type="token">
		<bits>150-142</bits>
		<base>10</base>
	</structure>
	<structure name = "rxdqspdly"			type="token">
		<bits>178-172</bits>
		<base>10</base>
	</structure>
	<structure name = "rxdqsndly"			type="token">
		<bits>185-179</bits>
		<base>10</base>
	</structure>

    


	<structure name = "DDR5_RXVREF_OUTPUT_OFFSET" type = "group">
		<field type ="debug_msb" 				name = "debug_msb"  				offset = "0"></field>
		<field type ="debug_lsb" 				name = "debug_lsb"  				offset = "0"></field>
		<field type ="rxvref" 					name = "rxvref"  					offset = "0"></field>
		<field type ="runtest" 					name = "runtest" 					offset = "0"></field>
		<field type ="param" 					name = "param"  					offset = "0"></field>
		<field type ="minval_bestleft" 			name = "minval_bestleft"  			offset = "0"></field>
		<field type ="maxval_vref_bestwidth"	name = "maxval_vref_bestwidth" 		offset = "0"></field>
		<field type ="laneresult"  				name = "laneresult"  				offset = "0"></field>
	</structure>

	<structure name = "DDR5_RXDQS_OUTPUT_OFFSET" type = "group">
		<field type ="debug_msb" 				name = "debug_msb"  		offset = "0"></field>
		<field type ="debug_lsb" 				name = "debug_lsb"  				offset = "0"></field>
		<field type ="rxdqspdly" 				name = "rxdqspdly"  				offset = "0"></field>
		<field type ="rxdqsndly" 				name = "rxdqsndly" 					offset = "0"></field>
		<field type ="runtest" 					name = "runtest"  					offset = "0"></field>
		<field type ="param" 					name = "param"  					offset = "0"></field>
		<field type ="minval_bestleft"			name = "minval_bestleft" 			offset = "0"></field>
		<field type ="maxval_bestwidth" 		name = "maxval_bestwidth"  			offset = "0"></field>
		<field type ="laneresult"				name = "laneresult"  				offset = "0"></field>
	</structure>

	<structure name = "DDR5_TXDQ_OUTPUT_OFFSET" type = "group">
		<field type ="debug_msb" 				name = "debug_msb"  		offset = "0"></field>
		<field type ="debug_lsb" 				name = "debug_lsb"  				offset = "0"></field>
		<field type ="txdqdelay" 				name = "txdqdelay"  				offset = "0"></field>
		<field type ="runtest" 					name = "runtest" 					offset = "0"></field>
		<field type ="param" 					name = "param"  					offset = "0"></field>
		<field type ="minval_bestleft" 			name = "minval_bestleft"  			offset = "0"></field>
		<field type ="maxval_bestwidth"			name = "maxval_bestwidth" 			offset = "0"></field>
		<field type ="laneresult"  				name = "laneresult"  				offset = "0"></field>
	</structure>

	<structure name = "DDR5_TXDQS_OUTPUT_OFFSET" type = "group">
		<field type ="debug_msb" 				name = "debug_msb"  		offset = "0"></field>
		<field type ="debug_lsb" 				name = "debug_lsb"  				offset = "0"></field>
		<field type ="txdqsdelay" 				name = "txdqsdelay"  				offset = "0"></field>
		<field type ="runtest" 					name = "runtest" 					offset = "0"></field>
		<field type ="param" 					name = "param"  					offset = "0"></field>
		<field type ="minval_bestleft" 			name = "minval_bestleft"  			offset = "0"></field>
		<field type ="maxval_bestwidth"			name = "maxval_bestwidth" 			offset = "0"></field>
		<field type ="laneresult"  				name = "laneresult"  				offset = "0"></field>
	</structure>


	<structure name = "DDR5_RXVREF_OUTPUT"  type = "group">
		<field type ="DDR5_RXVREF_OUTPUT_OFFSET" name = "DDR5_RXVREF" >  </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>{Module}::{TestInstance}_{BYTE}_{CH}_RXVREF</tname>
				<result>strgval</result>
				<value>DDR5_RXVREF:debug_msb</value>
				<value>DDR5_RXVREF:debug_lsb</value>
				<value>DDR5_RXVREF:rxvref</value>
				<value>DDR5_RXVREF:runtest</value>
				<value>DDR5_RXVREF:param</value>
				<value>DDR5_RXVREF:minval_bestleft</value>
				<value>DDR5_RXVREF:maxval_vref_bestwidth</value>
				<value>DDR5_RXVREF:laneresult</value>
			</ituff>
		</actions>
	</structure>

	<structure name = "DDR5_RXDQS_OUTPUT"  type = "group">
		<field type ="DDR5_RXDQS_OUTPUT_OFFSET" name = "DDR5_RXDQS" >  </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>{Module}::{TestInstance}_{BYTE}_{CH}_RXDQS</tname>
				<result>strgval</result>
				<value>DDR5_RXDQS:debug_msb</value>
				<value>DDR5_RXDQS:debug_lsb</value>
				<value>DDR5_RXDQS:rxdqspdly</value>
				<value>DDR5_RXDQS:rxdqsndly</value>
				<value>DDR5_RXDQS:runtest</value>
				<value>DDR5_RXDQS:param</value>
				<value>DDR5_RXDQS:minval_bestleft</value>
				<value>DDR5_RXDQS:maxval_bestwidth</value>
				<value>DDR5_RXDQS:laneresult</value>
			</ituff>
		</actions>
	</structure>

	<structure name = "DDR5_TXDQ_OUTPUT"  type = "group">
		<field type ="DDR5_TXDQ_OUTPUT_OFFSET" name = "DDR5_TXDQ" >  </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>{Module}::{TestInstance}_{BYTE}_{CH}_TXDQ</tname>
				<result>strgval</result>
				<value>DDR5_TXDQ:debug_msb</value>
				<value>DDR5_TXDQ:debug_lsb</value>
				<value>DDR5_TXDQ:txdqdelay</value>
				<value>DDR5_TXDQ:runtest</value>
				<value>DDR5_TXDQ:param</value>
				<value>DDR5_TXDQ:minval_bestleft</value>
				<value>DDR5_TXDQ:maxval_bestwidth</value>
				<value>DDR5_TXDQ:laneresult</value>
			</ituff>
		</actions>
	</structure>

	<structure name = "DDR5_TXDQS_OUTPUT"  type = "group">
		<field type ="DDR5_TXDQS_OUTPUT_OFFSET" name = "DDR5_TXDQS" >  </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>{Module}::{TestInstance}_{BYTE}_{CH}_TXDQS</tname>
				<result>strgval</result>
				<value>DDR5_TXDQS:debug_msb</value>
				<value>DDR5_TXDQS:debug_lsb</value>
				<value>DDR5_TXDQS:txdqsdelay</value>
				<value>DDR5_TXDQS:runtest</value>
				<value>DDR5_TXDQS:param</value>
				<value>DDR5_TXDQS:minval_bestleft</value>
				<value>DDR5_TXDQS:maxval_bestwidth</value>
				<value>DDR5_TXDQS:laneresult</value>
			</ituff>
		</actions>
	</structure>


<!-- Start WenTee -->

	<structure name="1_bit" type="token">
		<bits>0</bits>
		<base>10</base>
	</structure>
	<structure name="2_bit" type="token">
		<bits>1-0</bits>
		<base>10</base>
	</structure>
	<structure name="3_bit" type="token">
		<bits>2-0</bits>
		<base>10</base>
	</structure>
	<structure name="4_bit" type="token">
		<bits>3-0</bits>
		<base>10</base>
	</structure>
	<structure name="5_bit" type="token">
		<bits>4-0</bits>
		<base>10</base>
	</structure>
	<structure name="6_bit" type="token">
		<bits>5-0</bits>
		<base>10</base>
	</structure>
	<structure name="7_bit" type="token">
		<bits>6-0</bits>
		<base>10</base>
	</structure>
	<structure name="8_bit" type="token">
		<bits>7-0</bits>
		<base>10</base>
	</structure>
	<structure name="9_bit" type="token">
		<bits>8-0</bits>
		<base>10</base>
	</structure>
	<structure name="10_bit" type="token">
		<bits>9-0</bits>
		<base>10</base>
	</structure>
	<structure name="11_bit" type="token">
		<bits>10-0</bits>
		<base>10</base>
	</structure>
	<structure name="12_bit" type="token">
		<bits>11-0</bits>
		<base>10</base>
	</structure>
	<structure name="13_bit" type="token">
		<bits>12-0</bits>
		<base>10</base>
	</structure>
	<structure name="14_bit" type="token">
		<bits>13-0</bits>
		<base>10</base>
	</structure>
	<structure name="15_bit" type="token">
		<bits>14-0</bits>
		<base>10</base>
	</structure>
	<structure name="16_bit" type="token">
		<bits>15-0</bits>
		<base>10</base>
	</structure>
	<structure name="17_bit" type="token">
		<bits>16-0</bits>
		<base>10</base>
	</structure>
	<structure name="18_bit" type="token">
		<bits>17-0</bits>
		<base>10</base>
	</structure>
	<structure name="19_bit" type="token">
		<bits>18-0</bits>
		<base>10</base>
	</structure>
	<structure name="20_bit" type="token">
		<bits>19-0</bits>
		<base>10</base>
	</structure>
	<structure name="21_bit" type="token">
		<bits>20-0</bits>
		<base>10</base>
	</structure>
	<structure name="22_bit" type="token">
		<bits>21-0</bits>
		<base>10</base>
	</structure>
	<structure name="23_bit" type="token">
		<bits>22-0</bits>
		<base>10</base>
	</structure>
	<structure name="24_bit" type="token">
		<bits>23-0</bits>
		<base>10</base>
	</structure>
	<structure name="25_bit" type="token">
		<bits>24-0</bits>
		<base>10</base>
	</structure>
	<structure name="26_bit" type="token">
		<bits>25-0</bits>
		<base>10</base>
	</structure>
	<structure name="27_bit" type="token">
		<bits>26-0</bits>
		<base>10</base>
	</structure>
	<structure name="28_bit" type="token">
		<bits>27-0</bits>
		<base>10</base>
	</structure>
	<structure name="29_bit" type="token">
		<bits>28-0</bits>
		<base>10</base>
	</structure>
	<structure name="30_bit" type="token">
		<bits>29-0</bits>
		<base>10</base>
	</structure>
	<structure name="31_bit" type="token">
		<bits>30-0</bits>
		<base>10</base>
	</structure>
	<structure name="32_bit" type="token">
		<bits>31-0</bits>
		<base>10</base>
	</structure>


	<structure name="31_bit_hex" type="token">
		<bits>30-0</bits>
		<base>16</base>
	</structure>
	<structure name="8_bit_limit" type="token">
		<bits>7-0</bits>
		<base>10</base>
		<limit_min>10</limit_min>
		<limit_max>253</limit_max>
	</structure>
	
	<structure name =  "1_bit_kill" 		type="token">	<bits>  0-0</bits><base>10</base><limit_equal>1</limit_equal></structure>  


	<structure name = "DATA_PATH_CTL_STRUCT" type = "group" size = "32">
		<field type = "8_bit"  name = "rddata_clock_enable_duration_in_dfi_clk" 	 offset =  "24" > </field>
		<field type = "1_bit"  name = "rddata_always_on_clock_enable" 	 offset =  "23" > </field>
		<field type = "7_bit"  name = "wrdata_clock_enable_duration_in_dfi_clk" 	 offset =  "16" > </field>
		<field type = "1_bit"  name = "wrdata_always_on_clock_enable" 	 offset =  "15" > </field>
		<field type = "1_bit"  name = "en_dfi_roll_order_reset_on_warm_reset" 	 offset =  "14" > </field>
		<field type = "1_bit"  name = "en_dfi_tx_ptr_reset_on_warm_reset" 	 offset =  "13" > </field>
		<field type = "1_bit"  name = "en_dfi_roll_order_reset_on_freq_change" 	 offset =  "12" > </field>
		<field type = "1_bit"  name = "en_dfi_tx_ptr_reset_on_freq_change" 	 offset =  "11" > </field>
		<field type = "1_bit"  name = "rddata_start_at_ph0_en_ro" 	 offset =  "10" > </field>
		<field type = "1_bit"  name = "rddata_rolling_order_en_ro" 	 offset =  "9" > </field>
		<field type = "1_bit"  name = "rddata_start_at_ph0_en" 	 offset =  "8" > </field>
		<field type = "1_bit"  name = "rddata_rolling_order_en" 	 offset =  "7" > </field>
		<field type = "1_bit"  name = "rddata_config_update_trigger" 	 offset =  "6" > </field>
		<field type = "5_bit"  name = "dfi_data_byte_disable" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "dcr_pointer_en" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DATA_PATH_CTL_READ" type = "group">
		<field type = "DATA_PATH_CTL_STRUCT" name = "DATA_PATH_CTL"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DATA_PATH_CTL:rddata_clock_enable_duration_in_dfi_clk</value>
				<value>DATA_PATH_CTL:rddata_always_on_clock_enable</value>
				<value>DATA_PATH_CTL:wrdata_clock_enable_duration_in_dfi_clk</value>
				<value>DATA_PATH_CTL:wrdata_always_on_clock_enable</value>
				<value>DATA_PATH_CTL:en_dfi_roll_order_reset_on_warm_reset</value>
				<value>DATA_PATH_CTL:en_dfi_tx_ptr_reset_on_warm_reset</value>
				<value>DATA_PATH_CTL:en_dfi_roll_order_reset_on_freq_change</value>
				<value>DATA_PATH_CTL:en_dfi_tx_ptr_reset_on_freq_change</value>
				<value>DATA_PATH_CTL:rddata_start_at_ph0_en_ro</value>
				<value>DATA_PATH_CTL:rddata_rolling_order_en_ro</value>
				<value>DATA_PATH_CTL:rddata_start_at_ph0_en</value>
				<value>DATA_PATH_CTL:rddata_rolling_order_en</value>
				<value>DATA_PATH_CTL:rddata_config_update_trigger</value>
				<value>DATA_PATH_CTL:dfi_data_byte_disable</value>
				<value>DATA_PATH_CTL:dcr_pointer_en</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCCC_CR_CLKALIGNSTATUS_STRUCT" type = "group" size = "32">
		<field type = "8_bit"  name = "reserved17" 	 offset =  "24" > </field>
		<field type = "8_bit"  name = "ref2xclkpicode" 	 offset =  "16" > </field>
		<field type = "1_bit"  name = "clkalignstatus_safe0" 	 offset =  "15" > </field>
		<field type = "1_bit"  name = "clkalignstatus_safe1" 	 offset =  "14" > </field>
		<field type = "1_bit"  name = "clkalignstatus_sample_done" 	 offset =  "13" > </field>
		<field type = "5_bit"  name = "clkalignstatus_zero_count" 	 offset =  "8" > </field>
		<field type = "5_bit"  name = "clkalignstatus_one_count" 	 offset =  "3" > </field>
		<field type = "1_bit"  name = "clkalignstatus_err" 	 offset =  "2" > </field>
		<field type = "1_bit"  name = "clkalign_complete_level" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "clkalign_sample_pd_output" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCCC_CR_CLKALIGNSTATUS_READ" type = "group">
		<field type = "DDRCCC_CR_CLKALIGNSTATUS_STRUCT" name = "DDRCCC_CR_CLKALIGNSTATUS"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCCC_CR_CLKALIGNSTATUS:reserved17</value>
				<value>DDRCCC_CR_CLKALIGNSTATUS:ref2xclkpicode</value>
				<value>DDRCCC_CR_CLKALIGNSTATUS:clkalignstatus_safe0</value>
				<value>DDRCCC_CR_CLKALIGNSTATUS:clkalignstatus_safe1</value>
				<value>DDRCCC_CR_CLKALIGNSTATUS:clkalignstatus_sample_done</value>
				<value>DDRCCC_CR_CLKALIGNSTATUS:clkalignstatus_zero_count</value>
				<value>DDRCCC_CR_CLKALIGNSTATUS:clkalignstatus_one_count</value>
				<value>DDRCCC_CR_CLKALIGNSTATUS:clkalignstatus_err</value>
				<value>DDRCCC_CR_CLKALIGNSTATUS:clkalign_complete_level</value>
				<value>DDRCCC_CR_CLKALIGNSTATUS:clkalign_sample_pd_output</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCCC_CR_COMP2_STRUCT" type = "group" size = "32">
		<field type = "1_bit"  name = "ccctx_cmn_txcompupdtclken" 	 offset =  "31" > </field>
		<field type = "1_bit"  name = "ccctx_cmn_txcompupdten" 	 offset =  "30" > </field>
		<field type = "3_bit"  name = "ccctx_cmn_txeqcomp" 	 offset =  "27" > </field>
		<field type = "15_bit"  name = "Spare1" 	 offset =  "12" > </field>
		<field type = "1_bit"  name = "ccctx_rgrp4_compupdtsyncen_ovr_sel" 	 offset =  "11" > </field>
		<field type = "1_bit"  name = "ccctx_rgrp3_compupdtsyncen_ovr_sel" 	 offset =  "10" > </field>
		<field type = "1_bit"  name = "ccctx_cmn_ennmospup" 	 offset =  "9" > </field>
		<field type = "1_bit"  name = "afetx_cmn_txlocalvsshibyp" 	 offset =  "8" > </field>
		<field type = "1_bit"  name = "ccctx_cmn_pwrdwncompupdt" 	 offset =  "7" > </field>
		<field type = "1_bit"  name = "ccctx_rgrp4_compupdtsyncen" 	 offset =  "6" > </field>
		<field type = "1_bit"  name = "ccctx_rgrp3_compupdtsyncen" 	 offset =  "5" > </field>
		<field type = "1_bit"  name = "ccctx_cmn_txslewpreupdt" 	 offset =  "4" > </field>
		<field type = "1_bit"  name = "ccctx_cmn_extupdateenclk" 	 offset =  "3" > </field>
		<field type = "1_bit"  name = "ccctx_cmn_extupdateen" 	 offset =  "2" > </field>
		<field type = "2_bit"  name = "cccrx_cmn_rxmtailctl" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCCC_CR_COMP2_READ" type = "group">
		<field type = "DDRCCC_CR_COMP2_STRUCT" name = "DDRCCC_CR_COMP2"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCCC_CR_COMP2:ccctx_cmn_txcompupdtclken</value>
				<value>DDRCCC_CR_COMP2:ccctx_cmn_txcompupdten</value>
				<value>DDRCCC_CR_COMP2:ccctx_cmn_txeqcomp</value>
				<value>DDRCCC_CR_COMP2:Spare1</value>
				<value>DDRCCC_CR_COMP2:ccctx_rgrp4_compupdtsyncen_ovr_sel</value>
				<value>DDRCCC_CR_COMP2:ccctx_rgrp3_compupdtsyncen_ovr_sel</value>
				<value>DDRCCC_CR_COMP2:ccctx_cmn_ennmospup</value>
				<value>DDRCCC_CR_COMP2:afetx_cmn_txlocalvsshibyp</value>
				<value>DDRCCC_CR_COMP2:ccctx_cmn_pwrdwncompupdt</value>
				<value>DDRCCC_CR_COMP2:ccctx_rgrp4_compupdtsyncen</value>
				<value>DDRCCC_CR_COMP2:ccctx_rgrp3_compupdtsyncen</value>
				<value>DDRCCC_CR_COMP2:ccctx_cmn_txslewpreupdt</value>
				<value>DDRCCC_CR_COMP2:ccctx_cmn_extupdateenclk</value>
				<value>DDRCCC_CR_COMP2:ccctx_cmn_extupdateen</value>
				<value>DDRCCC_CR_COMP2:cccrx_cmn_rxmtailctl</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCCC_CR_DCCCTL11_STRUCT" type = "group" size = "32">
		<field type = "8_bit"  name = "dcccodeph90_index9" 	 offset =  "24" > </field>
		<field type = "8_bit"  name = "dcccodeph90_index8" 	 offset =  "16" > </field>
		<field type = "8_bit"  name = "dcccodeph90_index7" 	 offset =  "8" > </field>
		<field type = "8_bit"  name = "dcccodeph90_index6" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCCC_CR_DCCCTL11_READ" type = "group">
		<field type = "DDRCCC_CR_DCCCTL11_STRUCT" name = "DDRCCC_CR_DCCCTL11"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCCC_CR_DCCCTL11:dcccodeph90_index9</value>
				<value>DDRCCC_CR_DCCCTL11:dcccodeph90_index8</value>
				<value>DDRCCC_CR_DCCCTL11:dcccodeph90_index7</value>
				<value>DDRCCC_CR_DCCCTL11:dcccodeph90_index6</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCCC_CR_DCCCTL20_STRUCT" type = "group" size = "32">
		<field type = "8_bit"  name = "dcccodeph0_index14" 	 offset =  "24" > </field>
		<field type = "8_bit"  name = "dcccodeph0_index15" 	 offset =  "16" > </field>
		<field type = "1_bit"  name = "dcc_start" 	 offset =  "15" > </field>
		<field type = "1_bit"  name = "dcdrocal_start" 	 offset =  "14" > </field>
		<field type = "1_bit"  name = "dcdrocalsamplecountrst_b" 	 offset =  "13" > </field>
		<field type = "1_bit"  name = "dcdrocalsamplecountstart" 	 offset =  "12" > </field>
		<field type = "1_bit"  name = "ccctx_ccc5_txpfirstonfall" 	 offset =  "11" > </field>
		<field type = "1_bit"  name = "ccctx_ccc5_txpfirstonrise" 	 offset =  "10" > </field>
		<field type = "1_bit"  name = "ccctx_ccc6_txpfirstonfall" 	 offset =  "9" > </field>
		<field type = "1_bit"  name = "ccctx_ccc6_txpfirstonrise" 	 offset =  "8" > </field>
		<field type = "1_bit"  name = "ccctx_ccc7_txpfirstonfall" 	 offset =  "7" > </field>
		<field type = "1_bit"  name = "ccctx_ccc7_txpfirstonrise" 	 offset =  "6" > </field>
		<field type = "1_bit"  name = "ccctx_ccc8_txpfirstonfall" 	 offset =  "5" > </field>
		<field type = "1_bit"  name = "ccctx_ccc8_txpfirstonrise" 	 offset =  "4" > </field>
		<field type = "1_bit"  name = "fatal_cal" 	 offset =  "3" > </field>
		<field type = "1_bit"  name = "dcdsrz_cmn_dcdenable" 	 offset =  "2" > </field>
		<field type = "1_bit"  name = "mdll_cmn_enabledcd" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "dcdrocal_en" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCCC_CR_DCCCTL20_READ" type = "group">
		<field type = "DDRCCC_CR_DCCCTL20_STRUCT" name = "DDRCCC_CR_DCCCTL20"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCCC_CR_DCCCTL20:dcccodeph0_index14</value>
				<value>DDRCCC_CR_DCCCTL20:dcccodeph0_index15</value>
				<value>DDRCCC_CR_DCCCTL20:dcc_start</value>
				<value>DDRCCC_CR_DCCCTL20:dcdrocal_start</value>
				<value>DDRCCC_CR_DCCCTL20:dcdrocalsamplecountrst_b</value>
				<value>DDRCCC_CR_DCCCTL20:dcdrocalsamplecountstart</value>
				<value>DDRCCC_CR_DCCCTL20:ccctx_ccc5_txpfirstonfall</value>
				<value>DDRCCC_CR_DCCCTL20:ccctx_ccc5_txpfirstonrise</value>
				<value>DDRCCC_CR_DCCCTL20:ccctx_ccc6_txpfirstonfall</value>
				<value>DDRCCC_CR_DCCCTL20:ccctx_ccc6_txpfirstonrise</value>
				<value>DDRCCC_CR_DCCCTL20:ccctx_ccc7_txpfirstonfall</value>
				<value>DDRCCC_CR_DCCCTL20:ccctx_ccc7_txpfirstonrise</value>
				<value>DDRCCC_CR_DCCCTL20:ccctx_ccc8_txpfirstonfall</value>
				<value>DDRCCC_CR_DCCCTL20:ccctx_ccc8_txpfirstonrise</value>
				<value>DDRCCC_CR_DCCCTL20:fatal_cal</value>
				<value>DDRCCC_CR_DCCCTL20:dcdsrz_cmn_dcdenable</value>
				<value>DDRCCC_CR_DCCCTL20:mdll_cmn_enabledcd</value>
				<value>DDRCCC_CR_DCCCTL20:dcdrocal_en</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCCC_CR_DCCCTL6_STRUCT" type = "group" size = "32">
		<field type = "8_bit"  name = "initialdcccode" 	 offset =  "24" > </field>
		<field type = "8_bit"  name = "dcccodeph0_index2" 	 offset =  "16" > </field>
		<field type = "8_bit"  name = "dcccodeph0_index1" 	 offset =  "8" > </field>
		<field type = "8_bit"  name = "dcccodeph0_index0" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCCC_CR_DCCCTL6_READ" type = "group">
		<field type = "DDRCCC_CR_DCCCTL6_STRUCT" name = "DDRCCC_CR_DCCCTL6"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCCC_CR_DCCCTL6:initialdcccode</value>
				<value>DDRCCC_CR_DCCCTL6:dcccodeph0_index2</value>
				<value>DDRCCC_CR_DCCCTL6:dcccodeph0_index1</value>
				<value>DDRCCC_CR_DCCCTL6:dcccodeph0_index0</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCCC_CR_DCCCTL7_STRUCT" type = "group" size = "32">
		<field type = "8_bit"  name = "dcccodeph0_index6" 	 offset =  "24" > </field>
		<field type = "8_bit"  name = "dcccodeph0_index5" 	 offset =  "16" > </field>
		<field type = "8_bit"  name = "dcccodeph0_index4" 	 offset =  "8" > </field>
		<field type = "8_bit"  name = "dcccodeph0_index3" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCCC_CR_DCCCTL7_READ" type = "group">
		<field type = "DDRCCC_CR_DCCCTL7_STRUCT" name = "DDRCCC_CR_DCCCTL7"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCCC_CR_DCCCTL7:dcccodeph0_index6</value>
				<value>DDRCCC_CR_DCCCTL7:dcccodeph0_index5</value>
				<value>DDRCCC_CR_DCCCTL7:dcccodeph0_index4</value>
				<value>DDRCCC_CR_DCCCTL7:dcccodeph0_index3</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCCC_CR_DCCCTL8_STRUCT" type = "group" size = "32">
		<field type = "8_bit"  name = "dcccodeph0_index10" 	 offset =  "24" > </field>
		<field type = "8_bit"  name = "dcccodeph0_index9" 	 offset =  "16" > </field>
		<field type = "8_bit"  name = "dcccodeph0_index8" 	 offset =  "8" > </field>
		<field type = "8_bit"  name = "dcccodeph0_index7" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCCC_CR_DCCCTL8_READ" type = "group">
		<field type = "DDRCCC_CR_DCCCTL8_STRUCT" name = "DDRCCC_CR_DCCCTL8"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCCC_CR_DCCCTL8:dcccodeph0_index10</value>
				<value>DDRCCC_CR_DCCCTL8:dcccodeph0_index9</value>
				<value>DDRCCC_CR_DCCCTL8:dcccodeph0_index8</value>
				<value>DDRCCC_CR_DCCCTL8:dcccodeph0_index7</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCCC_CR_DCCCTL9_STRUCT" type = "group" size = "32">
		<field type = "7_bit"  name = "maxdccsteps" 	 offset =  "25" > </field>
		<field type = "1_bit"  name = "dccfsm_rst_b" 	 offset =  "24" > </field>
		<field type = "8_bit"  name = "dcccodeph0_index13" 	 offset =  "16" > </field>
		<field type = "8_bit"  name = "dcccodeph0_index12" 	 offset =  "8" > </field>
		<field type = "8_bit"  name = "dcccodeph0_index11" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCCC_CR_DCCCTL9_READ" type = "group">
		<field type = "DDRCCC_CR_DCCCTL9_STRUCT" name = "DDRCCC_CR_DCCCTL9"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCCC_CR_DCCCTL9:maxdccsteps</value>
				<value>DDRCCC_CR_DCCCTL9:dccfsm_rst_b</value>
				<value>DDRCCC_CR_DCCCTL9:dcccodeph0_index13</value>
				<value>DDRCCC_CR_DCCCTL9:dcccodeph0_index12</value>
				<value>DDRCCC_CR_DCCCTL9:dcccodeph0_index11</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCCC_CR_DDRCRCCCVOLTAGEUSED_STRUCT" type = "group" size = "32">
		<field type = "14_bit"  name = "Spare" 	 offset =  "18" > </field>
		<field type = "1_bit"  name = "catxeqconstz" 	 offset =  "17" > </field>
		<field type = "1_bit"  name = "clktxeqconstz" 	 offset =  "16" > </field>
		<field type = "1_bit"  name = "ctltxeqconstz" 	 offset =  "15" > </field>
		<field type = "1_bit"  name = "ckecstxeqconstz" 	 offset =  "14" > </field>
		<field type = "1_bit"  name = "CsUseCaComp" 	 offset =  "13" > </field>
		<field type = "1_bit"  name = "CkUseCtlComp" 	 offset =  "12" > </field>
		<field type = "1_bit"  name = "ccctx_cmn_txpupusevcciog" 	 offset =  "11" > </field>
		<field type = "1_bit"  name = "VssHiBypassVddqMode" 	 offset =  "10" > </field>
		<field type = "1_bit"  name = "ccctx_cmn_ennbiasboost" 	 offset =  "9" > </field>
		<field type = "1_bit"  name = "rxbias_cmn_biasen" 	 offset =  "8" > </field>
		<field type = "1_bit"  name = "ccctx_cmn_txvsshiffstlegen" 	 offset =  "7" > </field>
		<field type = "1_bit"  name = "ClkPDPreDrvVccddq" 	 offset =  "6" > </field>
		<field type = "1_bit"  name = "CtlPDPreDrvVccddq" 	 offset =  "5" > </field>
		<field type = "1_bit"  name = "CaPDPreDrvVccddq" 	 offset =  "4" > </field>
		<field type = "1_bit"  name = "CaVoltageSelect" 	 offset =  "3" > </field>
		<field type = "1_bit"  name = "ClkVoltageSelect" 	 offset =  "2" > </field>
		<field type = "1_bit"  name = "CtlVoltageSelect" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "ccctx_cmn_txpdnusevcciog" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCCC_CR_DDRCRCCCVOLTAGEUSED_READ" type = "group">
		<field type = "DDRCCC_CR_DDRCRCCCVOLTAGEUSED_STRUCT" name = "DDRCCC_CR_DDRCRCCCVOLTAGEUSED"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCCC_CR_DDRCRCCCVOLTAGEUSED:Spare</value>
				<value>DDRCCC_CR_DDRCRCCCVOLTAGEUSED:catxeqconstz</value>
				<value>DDRCCC_CR_DDRCRCCCVOLTAGEUSED:clktxeqconstz</value>
				<value>DDRCCC_CR_DDRCRCCCVOLTAGEUSED:ctltxeqconstz</value>
				<value>DDRCCC_CR_DDRCRCCCVOLTAGEUSED:ckecstxeqconstz</value>
				<value>DDRCCC_CR_DDRCRCCCVOLTAGEUSED:CsUseCaComp</value>
				<value>DDRCCC_CR_DDRCRCCCVOLTAGEUSED:CkUseCtlComp</value>
				<value>DDRCCC_CR_DDRCRCCCVOLTAGEUSED:ccctx_cmn_txpupusevcciog</value>
				<value>DDRCCC_CR_DDRCRCCCVOLTAGEUSED:VssHiBypassVddqMode</value>
				<value>DDRCCC_CR_DDRCRCCCVOLTAGEUSED:ccctx_cmn_ennbiasboost</value>
				<value>DDRCCC_CR_DDRCRCCCVOLTAGEUSED:rxbias_cmn_biasen</value>
				<value>DDRCCC_CR_DDRCRCCCVOLTAGEUSED:ccctx_cmn_txvsshiffstlegen</value>
				<value>DDRCCC_CR_DDRCRCCCVOLTAGEUSED:ClkPDPreDrvVccddq</value>
				<value>DDRCCC_CR_DDRCRCCCVOLTAGEUSED:CtlPDPreDrvVccddq</value>
				<value>DDRCCC_CR_DDRCRCCCVOLTAGEUSED:CaPDPreDrvVccddq</value>
				<value>DDRCCC_CR_DDRCRCCCVOLTAGEUSED:CaVoltageSelect</value>
				<value>DDRCCC_CR_DDRCRCCCVOLTAGEUSED:ClkVoltageSelect</value>
				<value>DDRCCC_CR_DDRCRCCCVOLTAGEUSED:CtlVoltageSelect</value>
				<value>DDRCCC_CR_DDRCRCCCVOLTAGEUSED:ccctx_cmn_txpdnusevcciog</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCCC_CR_MDLLCTL0_STRUCT" type = "group" size = "32">
		<field type = "1_bit"  name = "mdll_cmn_extfreezeen" 	 offset =  "31" > </field>
		<field type = "1_bit"  name = "mdll_cmn_extfreezeval" 	 offset =  "30" > </field>
		<field type = "1_bit"  name = "mdll_cmn_extwlen" 	 offset =  "29" > </field>
		<field type = "1_bit"  name = "mdll_cmn_extwlerr" 	 offset =  "28" > </field>
		<field type = "1_bit"  name = "mdll_cmn_extwlval" 	 offset =  "27" > </field>
		<field type = "1_bit"  name = "mdll_cmn_mdllen" 	 offset =  "26" > </field>
		<field type = "8_bit"  name = "mdll_cmn_pien" 	 offset =  "18" > </field>
		<field type = "1_bit_kill"  name = "mdll_cmn_mdlllock" 	 offset =  "17" > </field>
		<field type = "1_bit"  name = "mdll_cmn_phdeterr" 	 offset =  "16" > </field>
		<field type = "2_bit"  name = "mdll_cmn_mdllengthsel" 	 offset =  "14" > </field>
		<field type = "1_bit"  name = "mdll_cmn_dllbypassen" 	 offset =  "13" > </field>
		<field type = "1_bit"  name = "mdll_cmn_weaklocken" 	 offset =  "12" > </field>
		<field type = "1_bit"  name = "mdll_cmn_wlrdacholden" 	 offset =  "11" > </field>
		<field type = "1_bit"  name = "mdll_cmn_wlphgenin" 	 offset =  "10" > </field>
		<field type = "1_bit"  name = "reserved8" 	 offset =  "9" > </field>
		<field type = "6_bit"  name = "mdll_cmn_ldoffcodepi" 	 offset =  "3" > </field>
		<field type = "1_bit"  name = "mdll_cmn_turboonstartup" 	 offset =  "2" > </field>
		<field type = "2_bit"  name = "mdll_cmn_turbocaptrim" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCCC_CR_MDLLCTL0_READ" type = "group">
		<field type = "DDRCCC_CR_MDLLCTL0_STRUCT" name = "DDRCCC_CR_MDLLCTL0"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCCC_CR_MDLLCTL0:mdll_cmn_extfreezeen</value>
				<value>DDRCCC_CR_MDLLCTL0:mdll_cmn_extfreezeval</value>
				<value>DDRCCC_CR_MDLLCTL0:mdll_cmn_extwlen</value>
				<value>DDRCCC_CR_MDLLCTL0:mdll_cmn_extwlerr</value>
				<value>DDRCCC_CR_MDLLCTL0:mdll_cmn_extwlval</value>
				<value>DDRCCC_CR_MDLLCTL0:mdll_cmn_mdllen</value>
				<value>DDRCCC_CR_MDLLCTL0:mdll_cmn_pien</value>
				<value>DDRCCC_CR_MDLLCTL0:mdll_cmn_mdlllock</value>
				<value>DDRCCC_CR_MDLLCTL0:mdll_cmn_phdeterr</value>
				<value>DDRCCC_CR_MDLLCTL0:mdll_cmn_mdllengthsel</value>
				<value>DDRCCC_CR_MDLLCTL0:mdll_cmn_dllbypassen</value>
				<value>DDRCCC_CR_MDLLCTL0:mdll_cmn_weaklocken</value>
				<value>DDRCCC_CR_MDLLCTL0:mdll_cmn_wlrdacholden</value>
				<value>DDRCCC_CR_MDLLCTL0:mdll_cmn_wlphgenin</value>
				<value>DDRCCC_CR_MDLLCTL0:reserved8</value>
				<value>DDRCCC_CR_MDLLCTL0:mdll_cmn_ldoffcodepi</value>
				<value>DDRCCC_CR_MDLLCTL0:mdll_cmn_turboonstartup</value>
				<value>DDRCCC_CR_MDLLCTL0:mdll_cmn_turbocaptrim</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCCC_CR_PMFSM_STRUCT" type = "group" size = "32">
		<field type = "4_bit"  name = "pmctrlfsm_ovrdval" 	 offset =  "28" > </field>
		<field type = "1_bit"  name = "pmctrlfsm_ovrden" 	 offset =  "27" > </field>
		<field type = "1_bit"  name = "initdone_status" 	 offset =  "26" > </field>
		<field type = "1_bit"  name = "Vsshipwrgood" 	 offset =  "25" > </field>
		<field type = "4_bit"  name = "current_pmctrlfsm_state" 	 offset =  "21" > </field>
		<field type = "1_bit"  name = "DdrxxClkGoodQnnnH" 	 offset =  "20" > </field>
		<field type = "20_bit"  name = "spare" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCCC_CR_PMFSM_READ" type = "group">
		<field type = "DDRCCC_CR_PMFSM_STRUCT" name = "DDRCCC_CR_PMFSM"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCCC_CR_PMFSM:pmctrlfsm_ovrdval</value>
				<value>DDRCCC_CR_PMFSM:pmctrlfsm_ovrden</value>
				<value>DDRCCC_CR_PMFSM:initdone_status</value>
				<value>DDRCCC_CR_PMFSM:Vsshipwrgood</value>
				<value>DDRCCC_CR_PMFSM:current_pmctrlfsm_state</value>
				<value>DDRCCC_CR_PMFSM:DdrxxClkGoodQnnnH</value>
				<value>DDRCCC_CR_PMFSM:spare</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCCC_CR_TXPBDOFFSET_STRUCT" type = "group" size = "32">
		<field type = "6_bit"  name = "txpbd_ccc5_txpbddoffset" 	 offset =  "26" > </field>
		<field type = "6_bit"  name = "txpbd_ccc6_txpbddoffset" 	 offset =  "20" > </field>
		<field type = "6_bit"  name = "txpbd_ccc7_txpbddoffset" 	 offset =  "14" > </field>
		<field type = "6_bit"  name = "txpbd_ccc8_txpbddoffset" 	 offset =  "8" > </field>
		<field type = "1_bit"  name = "txpbd_ccc5_txpbd_ph90incr" 	 offset =  "7" > </field>
		<field type = "1_bit"  name = "txpbd_ccc6_txpbd_ph90incr" 	 offset =  "6" > </field>
		<field type = "1_bit"  name = "txpbd_ccc7_txpbd_ph90incr" 	 offset =  "5" > </field>
		<field type = "1_bit"  name = "txpbd_ccc8_txpbd_ph90incr" 	 offset =  "4" > </field>
		<field type = "4_bit"  name = "Reserved11" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCCC_CR_TXPBDOFFSET_READ" type = "group">
		<field type = "DDRCCC_CR_TXPBDOFFSET_STRUCT" name = "DDRCCC_CR_TXPBDOFFSET"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCCC_CR_TXPBDOFFSET:txpbd_ccc5_txpbddoffset</value>
				<value>DDRCCC_CR_TXPBDOFFSET:txpbd_ccc6_txpbddoffset</value>
				<value>DDRCCC_CR_TXPBDOFFSET:txpbd_ccc7_txpbddoffset</value>
				<value>DDRCCC_CR_TXPBDOFFSET:txpbd_ccc8_txpbddoffset</value>
				<value>DDRCCC_CR_TXPBDOFFSET:txpbd_ccc5_txpbd_ph90incr</value>
				<value>DDRCCC_CR_TXPBDOFFSET:txpbd_ccc6_txpbd_ph90incr</value>
				<value>DDRCCC_CR_TXPBDOFFSET:txpbd_ccc7_txpbd_ph90incr</value>
				<value>DDRCCC_CR_TXPBDOFFSET:txpbd_ccc8_txpbd_ph90incr</value>
				<value>DDRCCC_CR_TXPBDOFFSET:Reserved11</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCOMP_CR_COMPDLLWL_0_0_0_MCHBAR_STRUCT" type = "group" size = "32">
		<field type = "1_bit"  name = "reserved9" 	 offset =  "31" > </field>
		<field type = "1_bit"  name = "vctl_compperiodicen" 	 offset =  "30" > </field>
		<field type = "2_bit"  name = "num_samples" 	 offset =  "28" > </field>
		<field type = "1_bit"  name = "wl_ovrd_en" 	 offset =  "25" > </field>
		<field type = "1_bit"  name = "wlerror" 	 offset =  "24" > </field>
		<field type = "1_bit"  name = "wlready" 	 offset =  "23" > </field>
		<field type = "3_bit"  name = "wl_step_size" 	 offset =  "20" > </field>
		<field type = "5_bit"  name = "wl_sample_wait" 	 offset =  "15" > </field>
		<field type = "5_bit"  name = "vctlcompareen_dly" 	 offset =  "10" > </field>
		<field type = "9_bit"  name = "vctldaccode" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "wlcompen" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCOMP_CR_COMPDLLWL_0_0_0_MCHBAR_READ" type = "group">
		<field type = "DDRCOMP_CR_COMPDLLWL_0_0_0_MCHBAR_STRUCT" name = "DDRCOMP_CR_COMPDLLWL_0_0_0_MCHBAR"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCOMP_CR_COMPDLLWL_0_0_0_MCHBAR:reserved9</value>
				<value>DDRCOMP_CR_COMPDLLWL_0_0_0_MCHBAR:vctl_compperiodicen</value>
				<value>DDRCOMP_CR_COMPDLLWL_0_0_0_MCHBAR:num_samples</value>
				<value>DDRCOMP_CR_COMPDLLWL_0_0_0_MCHBAR:wl_ovrd_en</value>
				<value>DDRCOMP_CR_COMPDLLWL_0_0_0_MCHBAR:wlerror</value>
				<value>DDRCOMP_CR_COMPDLLWL_0_0_0_MCHBAR:wlready</value>
				<value>DDRCOMP_CR_COMPDLLWL_0_0_0_MCHBAR:wl_step_size</value>
				<value>DDRCOMP_CR_COMPDLLWL_0_0_0_MCHBAR:wl_sample_wait</value>
				<value>DDRCOMP_CR_COMPDLLWL_0_0_0_MCHBAR:vctlcompareen_dly</value>
				<value>DDRCOMP_CR_COMPDLLWL_0_0_0_MCHBAR:vctldaccode</value>
				<value>DDRCOMP_CR_COMPDLLWL_0_0_0_MCHBAR:wlcompen</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCOMP_CR_COMPOVERRIDE_0_0_0_MCHBAR_STRUCT" type = "group" size = "32">
		<field type = "1_bit"  name = "bwselcompclkon" 	 offset =  "31" > </field>
		<field type = "1_bit"  name = "init_mrc" 	 offset =  "30" > </field>
		<field type = "1_bit"  name = "skip_comp" 	 offset =  "28" > </field>
		<field type = "1_bit"  name = "forcecomp_init" 	 offset =  "27" > </field>
		<field type = "1_bit"  name = "comp_complete" 	 offset =  "26" > </field>
		<field type = "1_bit"  name = "rcompextfb_polarinv" 	 offset =  "25" > </field>
		<field type = "1_bit"  name = "rcomprelfb_polarinv" 	 offset =  "24" > </field>
		<field type = "1_bit"  name = "dqsfwdclkpfb_polarinv" 	 offset =  "23" > </field>
		<field type = "1_bit"  name = "dqsfwdclknfb_polarinv" 	 offset =  "22" > </field>
		<field type = "1_bit"  name = "scompfb_polarinv" 	 offset =  "21" > </field>
		<field type = "1_bit"  name = "vsshifffb_polarinv" 	 offset =  "20" > </field>
		<field type = "1_bit"  name = "panicfb_polarinv" 	 offset =  "19" > </field>
		<field type = "1_bit"  name = "vctldacfb_polarinv" 	 offset =  "18" > </field>
		<field type = "1_bit"  name = "vdllhifb_polarinv" 	 offset =  "17" > </field>
		<field type = "1_bit"  name = "vdlllofb_polarinv" 	 offset =  "16" > </field>
		<field type = "1_bit"  name = "vdlltargfb_polarinv" 	 offset =  "15" > </field>
		<field type = "1_bit"  name = "vsshicompampen" 	 offset =  "14" > </field>
		<field type = "1_bit"  name = "vsshicomprxrstb" 	 offset =  "13" > </field>
		<field type = "8_bit"  name = "vsshicompvrefovrdcode" 	 offset =  "5" > </field>
		<field type = "1_bit"  name = "vsshicompvrefovrden" 	 offset =  "4" > </field>
		<field type = "1_bit"  name = "vsshicompvrefen" 	 offset =  "3" > </field>
		<field type = "1_bit"  name = "compclkon" 	 offset =  "2" > </field>
		<field type = "1_bit"  name = "scompclkon" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "dllcompclkon" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCOMP_CR_COMPOVERRIDE_0_0_0_MCHBAR_READ" type = "group">
		<field type = "DDRCOMP_CR_COMPOVERRIDE_0_0_0_MCHBAR_STRUCT" name = "DDRCOMP_CR_COMPOVERRIDE_0_0_0_MCHBAR"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCOMP_CR_COMPOVERRIDE_0_0_0_MCHBAR:bwselcompclkon</value>
				<value>DDRCOMP_CR_COMPOVERRIDE_0_0_0_MCHBAR:init_mrc</value>
				<value>DDRCOMP_CR_COMPOVERRIDE_0_0_0_MCHBAR:skip_comp</value>
				<value>DDRCOMP_CR_COMPOVERRIDE_0_0_0_MCHBAR:forcecomp_init</value>
				<value>DDRCOMP_CR_COMPOVERRIDE_0_0_0_MCHBAR:comp_complete</value>
				<value>DDRCOMP_CR_COMPOVERRIDE_0_0_0_MCHBAR:rcompextfb_polarinv</value>
				<value>DDRCOMP_CR_COMPOVERRIDE_0_0_0_MCHBAR:rcomprelfb_polarinv</value>
				<value>DDRCOMP_CR_COMPOVERRIDE_0_0_0_MCHBAR:dqsfwdclkpfb_polarinv</value>
				<value>DDRCOMP_CR_COMPOVERRIDE_0_0_0_MCHBAR:dqsfwdclknfb_polarinv</value>
				<value>DDRCOMP_CR_COMPOVERRIDE_0_0_0_MCHBAR:scompfb_polarinv</value>
				<value>DDRCOMP_CR_COMPOVERRIDE_0_0_0_MCHBAR:vsshifffb_polarinv</value>
				<value>DDRCOMP_CR_COMPOVERRIDE_0_0_0_MCHBAR:panicfb_polarinv</value>
				<value>DDRCOMP_CR_COMPOVERRIDE_0_0_0_MCHBAR:vctldacfb_polarinv</value>
				<value>DDRCOMP_CR_COMPOVERRIDE_0_0_0_MCHBAR:vdllhifb_polarinv</value>
				<value>DDRCOMP_CR_COMPOVERRIDE_0_0_0_MCHBAR:vdlllofb_polarinv</value>
				<value>DDRCOMP_CR_COMPOVERRIDE_0_0_0_MCHBAR:vdlltargfb_polarinv</value>
				<value>DDRCOMP_CR_COMPOVERRIDE_0_0_0_MCHBAR:vsshicompampen</value>
				<value>DDRCOMP_CR_COMPOVERRIDE_0_0_0_MCHBAR:vsshicomprxrstb</value>
				<value>DDRCOMP_CR_COMPOVERRIDE_0_0_0_MCHBAR:vsshicompvrefovrdcode</value>
				<value>DDRCOMP_CR_COMPOVERRIDE_0_0_0_MCHBAR:vsshicompvrefovrden</value>
				<value>DDRCOMP_CR_COMPOVERRIDE_0_0_0_MCHBAR:vsshicompvrefen</value>
				<value>DDRCOMP_CR_COMPOVERRIDE_0_0_0_MCHBAR:compclkon</value>
				<value>DDRCOMP_CR_COMPOVERRIDE_0_0_0_MCHBAR:scompclkon</value>
				<value>DDRCOMP_CR_COMPOVERRIDE_0_0_0_MCHBAR:dllcompclkon</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR_STRUCT" type = "group" size = "32">
		<field type = "6_bit"  name = "reserved11" 	 offset =  "26" > </field>
		<field type = "1_bit"  name = "comp_complete" 	 offset =  "25" > </field>
		<field type = "1_bit"  name = "vsshicomp_cmn_compvsxhiffupdn" 	 offset =  "24" > </field>
		<field type = "1_bit"  name = "dcdcomp_cmn_bonus2" 	 offset =  "23" > </field>
		<field type = "1_bit"  name = "dcdcomp_calringoscdiv16" 	 offset =  "22" > </field>
		<field type = "1_bit"  name = "dcdcomp_clkfsm" 	 offset =  "21" > </field>
		<field type = "1_bit"  name = "dcdcomp_cmn_dcdsamplehi" 	 offset =  "20" > </field>
		<field type = "1_bit"  name = "dcdcomp_cmn_dcdsamplelo" 	 offset =  "19" > </field>
		<field type = "1_bit"  name = "bonus45" 	 offset =  "18" > </field>
		<field type = "1_bit"  name = "bonus46" 	 offset =  "17" > </field>
		<field type = "1_bit"  name = "dllcomp_cmn_mdlllock" 	 offset =  "16" > </field>
		<field type = "1_bit"  name = "phdeterr" 	 offset =  "15" > </field>
		<field type = "1_bit"  name = "dllcomp_cmn_vctldaccompareout" 	 offset =  "14" > </field>
		<field type = "1_bit"  name = "dllcomp_cmn_vdllhicompout" 	 offset =  "13" > </field>
		<field type = "1_bit"  name = "dllcomp_cmn_vdlllocompout" 	 offset =  "12" > </field>
		<field type = "1_bit"  name = "dllcomp_cmn_vdlltargcompout" 	 offset =  "11" > </field>
		<field type = "1_bit"  name = "pnccomp_cmn_compupdn" 	 offset =  "10" > </field>
		<field type = "1_bit"  name = "pnccomp_dfxrcompextupdn" 	 offset =  "9" > </field>
		<field type = "1_bit"  name = "rxdqscomp_cmn_countupn" 	 offset =  "8" > </field>
		<field type = "1_bit"  name = "rxdqscomp_cmn_countupp" 	 offset =  "7" > </field>
		<field type = "1_bit"  name = "scomp_cmn_fallingphdetrawupdn" 	 offset =  "6" > </field>
		<field type = "1_bit"  name = "scomp_cmn_risingphdetrawupdn" 	 offset =  "5" > </field>
		<field type = "1_bit"  name = "scompdlyclkprepd" 	 offset =  "4" > </field>
		<field type = "1_bit"  name = "dfxrcompextupdn" 	 offset =  "3" > </field>
		<field type = "1_bit"  name = "rcomp_cmn_rcompextpupupdn" 	 offset =  "2" > </field>
		<field type = "1_bit"  name = "dfxrcomprelupdn" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "rcomp_cmn_rcomprelpdnupdn" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR_READ" type = "group">
		<field type = "DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR_STRUCT" name = "DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR:reserved11</value>
				<value>DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR:comp_complete</value>
				<value>DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR:vsshicomp_cmn_compvsxhiffupdn</value>
				<value>DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR:dcdcomp_cmn_bonus2</value>
				<value>DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR:dcdcomp_calringoscdiv16</value>
				<value>DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR:dcdcomp_clkfsm</value>
				<value>DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR:dcdcomp_cmn_dcdsamplehi</value>
				<value>DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR:dcdcomp_cmn_dcdsamplelo</value>
				<value>DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR:bonus45</value>
				<value>DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR:bonus46</value>
				<value>DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR:dllcomp_cmn_mdlllock</value>
				<value>DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR:phdeterr</value>
				<value>DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR:dllcomp_cmn_vctldaccompareout</value>
				<value>DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR:dllcomp_cmn_vdllhicompout</value>
				<value>DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR:dllcomp_cmn_vdlllocompout</value>
				<value>DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR:dllcomp_cmn_vdlltargcompout</value>
				<value>DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR:pnccomp_cmn_compupdn</value>
				<value>DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR:pnccomp_dfxrcompextupdn</value>
				<value>DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR:rxdqscomp_cmn_countupn</value>
				<value>DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR:rxdqscomp_cmn_countupp</value>
				<value>DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR:scomp_cmn_fallingphdetrawupdn</value>
				<value>DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR:scomp_cmn_risingphdetrawupdn</value>
				<value>DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR:scompdlyclkprepd</value>
				<value>DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR:dfxrcompextupdn</value>
				<value>DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR:rcomp_cmn_rcompextpupupdn</value>
				<value>DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR:dfxrcomprelupdn</value>
				<value>DDRCOMP_CR_COMP_STATUS_0_0_0_MCHBAR:rcomp_cmn_rcomprelpdnupdn</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCOMP_CR_DCCCTL4_0_0_0_MCHBAR_STRUCT" type = "group" size = "32">
		<field type = "7_bit"  name = "maxdccsteps" 	 offset =  "25" > </field>
		<field type = "1_bit"  name = "invertsample" 	 offset =  "24" > </field>
		<field type = "1_bit"  name = "dcc_step3pattern_enable" 	 offset =  "23" > </field>
		<field type = "1_bit"  name = "dcc_step2pattern_enable" 	 offset =  "22" > </field>
		<field type = "1_bit"  name = "dcc_bits_en" 	 offset =  "21" > </field>
		<field type = "8_bit"  name = "initialdcccode" 	 offset =  "13" > </field>
		<field type = "8_bit"  name = "dcccodeph0_index0" 	 offset =  "5" > </field>
		<field type = "1_bit"  name = "dcc_start" 	 offset =  "4" > </field>
		<field type = "1_bit"  name = "dcdrocal_start" 	 offset =  "3" > </field>
		<field type = "1_bit"  name = "dcdrocal_en" 	 offset =  "2" > </field>
		<field type = "1_bit"  name = "dcdrocalsamplecountrst_b" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "dcdrocalsamplecountstart" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCOMP_CR_DCCCTL4_0_0_0_MCHBAR_READ" type = "group">
		<field type = "DDRCOMP_CR_DCCCTL4_0_0_0_MCHBAR_STRUCT" name = "DDRCOMP_CR_DCCCTL4_0_0_0_MCHBAR"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCOMP_CR_DCCCTL4_0_0_0_MCHBAR:maxdccsteps</value>
				<value>DDRCOMP_CR_DCCCTL4_0_0_0_MCHBAR:invertsample</value>
				<value>DDRCOMP_CR_DCCCTL4_0_0_0_MCHBAR:dcc_step3pattern_enable</value>
				<value>DDRCOMP_CR_DCCCTL4_0_0_0_MCHBAR:dcc_step2pattern_enable</value>
				<value>DDRCOMP_CR_DCCCTL4_0_0_0_MCHBAR:dcc_bits_en</value>
				<value>DDRCOMP_CR_DCCCTL4_0_0_0_MCHBAR:initialdcccode</value>
				<value>DDRCOMP_CR_DCCCTL4_0_0_0_MCHBAR:dcccodeph0_index0</value>
				<value>DDRCOMP_CR_DCCCTL4_0_0_0_MCHBAR:dcc_start</value>
				<value>DDRCOMP_CR_DCCCTL4_0_0_0_MCHBAR:dcdrocal_start</value>
				<value>DDRCOMP_CR_DCCCTL4_0_0_0_MCHBAR:dcdrocal_en</value>
				<value>DDRCOMP_CR_DCCCTL4_0_0_0_MCHBAR:dcdrocalsamplecountrst_b</value>
				<value>DDRCOMP_CR_DCCCTL4_0_0_0_MCHBAR:dcdrocalsamplecountstart</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_STRUCT" type = "group" size = "32">
		<field type = "6_bit"  name = "reserved14" 	 offset =  "26" > </field>
		<field type = "6_bit"  name = "VssHiFF_ctl" 	 offset =  "20" > </field>
		<field type = "8_bit"  name = "ScompClk" 	 offset =  "12" > </field>
		<field type = "6_bit"  name = "RcompDrvDown" 	 offset =  "6" > </field>
		<field type = "6_bit"  name = "RcompDrvUp" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_READ" type = "group">
		<field type = "DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_STRUCT" name = "DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR:reserved14</value>
				<value>DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR:VssHiFF_ctl</value>
				<value>DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR:ScompClk</value>
				<value>DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR:RcompDrvDown</value>
				<value>DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR:RcompDrvUp</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_STRUCT" type = "group" size = "32">
		<field type = "6_bit"  name = "reserved13" 	 offset =  "26" > </field>
		<field type = "6_bit"  name = "VssHiFF_cmd" 	 offset =  "20" > </field>
		<field type = "8_bit"  name = "ScompCmd" 	 offset =  "12" > </field>
		<field type = "6_bit"  name = "RcompDrvDown" 	 offset =  "6" > </field>
		<field type = "6_bit"  name = "RcompDrvUp" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_READ" type = "group">
		<field type = "DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_STRUCT" name = "DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR:reserved13</value>
				<value>DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR:VssHiFF_cmd</value>
				<value>DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR:ScompCmd</value>
				<value>DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR:RcompDrvDown</value>
				<value>DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR:RcompDrvUp</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCOMP_CR_DDRCRCOMPCTL0_0_0_0_MCHBAR_STRUCT" type = "group" size = "32">
		<field type = "8_bit"  name = "dqodtvrefdn" 	 offset =  "24" > </field>
		<field type = "8_bit"  name = "dqodtvrefup" 	 offset =  "16" > </field>
		<field type = "8_bit"  name = "dqvrefdn" 	 offset =  "8" > </field>
		<field type = "8_bit"  name = "dqvrefup" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCOMP_CR_DDRCRCOMPCTL0_0_0_0_MCHBAR_READ" type = "group">
		<field type = "DDRCOMP_CR_DDRCRCOMPCTL0_0_0_0_MCHBAR_STRUCT" name = "DDRCOMP_CR_DDRCRCOMPCTL0_0_0_0_MCHBAR"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCOMP_CR_DDRCRCOMPCTL0_0_0_0_MCHBAR:dqodtvrefdn</value>
				<value>DDRCOMP_CR_DDRCRCOMPCTL0_0_0_0_MCHBAR:dqodtvrefup</value>
				<value>DDRCOMP_CR_DDRCRCOMPCTL0_0_0_0_MCHBAR:dqvrefdn</value>
				<value>DDRCOMP_CR_DDRCRCOMPCTL0_0_0_0_MCHBAR:dqvrefup</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCOMP_CR_DDRCRCOMPCTL3_0_0_0_MCHBAR_STRUCT" type = "group" size = "32">
		<field type = "6_bit"  name = "Spare" 	 offset =  "26" > </field>
		<field type = "1_bit"  name = "vsxhiopampcr_ch1_globalvsshibyp" 	 offset =  "25" > </field>
		<field type = "8_bit"  name = "stage2delay" 	 offset =  "17" > </field>
		<field type = "9_bit"  name = "codeswitchdelay" 	 offset =  "8" > </field>
		<field type = "8_bit"  name = "compinitdelay" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCOMP_CR_DDRCRCOMPCTL3_0_0_0_MCHBAR_READ" type = "group">
		<field type = "DDRCOMP_CR_DDRCRCOMPCTL3_0_0_0_MCHBAR_STRUCT" name = "DDRCOMP_CR_DDRCRCOMPCTL3_0_0_0_MCHBAR"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCOMP_CR_DDRCRCOMPCTL3_0_0_0_MCHBAR:Spare</value>
				<value>DDRCOMP_CR_DDRCRCOMPCTL3_0_0_0_MCHBAR:vsxhiopampcr_ch1_globalvsshibyp</value>
				<value>DDRCOMP_CR_DDRCRCOMPCTL3_0_0_0_MCHBAR:stage2delay</value>
				<value>DDRCOMP_CR_DDRCRCOMPCTL3_0_0_0_MCHBAR:codeswitchdelay</value>
				<value>DDRCOMP_CR_DDRCRCOMPCTL3_0_0_0_MCHBAR:compinitdelay</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_STRUCT" type = "group" size = "32">
		<field type = "6_bit"  name = "CkeCsUp" 	 offset =  "26" > </field>
		<field type = "6_bit"  name = "VssHiFF_clk" 	 offset =  "20" > </field>
		<field type = "8_bit"  name = "ScompCtl" 	 offset =  "12" > </field>
		<field type = "6_bit"  name = "RcompDrvDown" 	 offset =  "6" > </field>
		<field type = "6_bit"  name = "RcompDrvUp" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_READ" type = "group">
		<field type = "DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_STRUCT" name = "DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR:CkeCsUp</value>
				<value>DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR:VssHiFF_clk</value>
				<value>DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR:ScompCtl</value>
				<value>DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR:RcompDrvDown</value>
				<value>DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR:RcompDrvUp</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCOMP_CR_DDRCRDATACOMP0_0_0_0_MCHBAR_STRUCT" type = "group" size = "32">
		<field type = "2_bit"  name = "Spare" 	 offset =  "30" > </field>
		<field type = "6_bit"  name = "VssHiFF_dq" 	 offset =  "24" > </field>
		<field type = "6_bit"  name = "RcompOdtDown" 	 offset =  "18" > </field>
		<field type = "6_bit"  name = "RcompOdtUp" 	 offset =  "12" > </field>
		<field type = "6_bit"  name = "RcompDrvDown" 	 offset =  "6" > </field>
		<field type = "6_bit"  name = "RcompDrvUp" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCOMP_CR_DDRCRDATACOMP0_0_0_0_MCHBAR_READ" type = "group">
		<field type = "DDRCOMP_CR_DDRCRDATACOMP0_0_0_0_MCHBAR_STRUCT" name = "DDRCOMP_CR_DDRCRDATACOMP0_0_0_0_MCHBAR"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCOMP_CR_DDRCRDATACOMP0_0_0_0_MCHBAR:Spare</value>
				<value>DDRCOMP_CR_DDRCRDATACOMP0_0_0_0_MCHBAR:VssHiFF_dq</value>
				<value>DDRCOMP_CR_DDRCRDATACOMP0_0_0_0_MCHBAR:RcompOdtDown</value>
				<value>DDRCOMP_CR_DDRCRDATACOMP0_0_0_0_MCHBAR:RcompOdtUp</value>
				<value>DDRCOMP_CR_DDRCRDATACOMP0_0_0_0_MCHBAR:RcompDrvDown</value>
				<value>DDRCOMP_CR_DDRCRDATACOMP0_0_0_0_MCHBAR:RcompDrvUp</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCOMP_CR_DDRCRDATACOMP1_0_0_0_MCHBAR_STRUCT" type = "group" size = "32">
		<field type = "2_bit"  name = "Dqsnoffsetnui" 	 offset =  "30" > </field>
		<field type = "3_bit"  name = "Dqsntargetnui" 	 offset =  "27" > </field>
		<field type = "7_bit"  name = "Dll_coderead" 	 offset =  "20" > </field>
		<field type = "7_bit"  name = "Dqs_fwdclkp" 	 offset =  "13" > </field>
		<field type = "7_bit"  name = "Dqs_fwdclkn" 	 offset =  "6" > </field>
		<field type = "6_bit"  name = "Vsshiff_rx" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCOMP_CR_DDRCRDATACOMP1_0_0_0_MCHBAR_READ" type = "group">
		<field type = "DDRCOMP_CR_DDRCRDATACOMP1_0_0_0_MCHBAR_STRUCT" name = "DDRCOMP_CR_DDRCRDATACOMP1_0_0_0_MCHBAR"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCOMP_CR_DDRCRDATACOMP1_0_0_0_MCHBAR:Dqsnoffsetnui</value>
				<value>DDRCOMP_CR_DDRCRDATACOMP1_0_0_0_MCHBAR:Dqsntargetnui</value>
				<value>DDRCOMP_CR_DDRCRDATACOMP1_0_0_0_MCHBAR:Dll_coderead</value>
				<value>DDRCOMP_CR_DDRCRDATACOMP1_0_0_0_MCHBAR:Dqs_fwdclkp</value>
				<value>DDRCOMP_CR_DDRCRDATACOMP1_0_0_0_MCHBAR:Dqs_fwdclkn</value>
				<value>DDRCOMP_CR_DDRCRDATACOMP1_0_0_0_MCHBAR:Vsshiff_rx</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCOMP_CR_DDRCRDATACOMPVTT_STRUCT" type = "group" size = "32">
		<field type = "4_bit"  name = "Dll_bwsel_offset" 	 offset =  "28" > </field>
		<field type = "4_bit"  name = "Dll_codewl_offset" 	 offset =  "24" > </field>
		<field type = "4_bit"  name = "Dll_codepi_offset" 	 offset =  "20" > </field>
		<field type = "4_bit"  name = "Dll_vdlllock_offset" 	 offset =  "16" > </field>
		<field type = "4_bit"  name = "Dqs_fwdclkp_offset" 	 offset =  "12" > </field>
		<field type = "4_bit"  name = "Dqs_fwdclkn_offset" 	 offset =  "8" > </field>
		<field type = "4_bit"  name = "Dll_coderead_offset" 	 offset =  "4" > </field>
		<field type = "4_bit"  name = "Vsshiff_rx_offset" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCOMP_CR_DDRCRDATACOMPVTT_READ" type = "group">
		<field type = "DDRCOMP_CR_DDRCRDATACOMPVTT_STRUCT" name = "DDRCOMP_CR_DDRCRDATACOMPVTT"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCOMP_CR_DDRCRDATACOMPVTT:Dll_bwsel_offset</value>
				<value>DDRCOMP_CR_DDRCRDATACOMPVTT:Dll_codewl_offset</value>
				<value>DDRCOMP_CR_DDRCRDATACOMPVTT:Dll_codepi_offset</value>
				<value>DDRCOMP_CR_DDRCRDATACOMPVTT:Dll_vdlllock_offset</value>
				<value>DDRCOMP_CR_DDRCRDATACOMPVTT:Dqs_fwdclkp_offset</value>
				<value>DDRCOMP_CR_DDRCRDATACOMPVTT:Dqs_fwdclkn_offset</value>
				<value>DDRCOMP_CR_DDRCRDATACOMPVTT:Dll_coderead_offset</value>
				<value>DDRCOMP_CR_DDRCRDATACOMPVTT:Vsshiff_rx_offset</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCOMP_CR_DLLCOMP_DLLCTRL_0_0_0_MCHBAR_STRUCT" type = "group" size = "32">
		<field type = "1_bit"  name = "dllrefclken" 	 offset =  "31" > </field>
		<field type = "8_bit"  name = "dllcomp_cmn_bonus" 	 offset =  "23" > </field>
		<field type = "1_bit"  name = "mdllen" 	 offset =  "22" > </field>
		<field type = "2_bit"  name = "dllcomp_cmn_mdllengthsel" 	 offset =  "20" > </field>
		<field type = "6_bit"  name = "dllcomp_cmn_mindlybwsel" 	 offset =  "14" > </field>
		<field type = "5_bit"  name = "dllcomp_cmn_phsdrvprocsel" 	 offset =  "9" > </field>
		<field type = "2_bit"  name = "dllcomp_cmn_turbocaptrim" 	 offset =  "7" > </field>
		<field type = "1_bit"  name = "dllcomp_cmn_turboonstartup" 	 offset =  "6" > </field>
		<field type = "2_bit"  name = "dllcomp_cmn_vcdlcben" 	 offset =  "4" > </field>
		<field type = "4_bit"  name = "spare" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCOMP_CR_DLLCOMP_DLLCTRL_0_0_0_MCHBAR_READ" type = "group">
		<field type = "DDRCOMP_CR_DLLCOMP_DLLCTRL_0_0_0_MCHBAR_STRUCT" name = "DDRCOMP_CR_DLLCOMP_DLLCTRL_0_0_0_MCHBAR"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCOMP_CR_DLLCOMP_DLLCTRL_0_0_0_MCHBAR:dllrefclken</value>
				<value>DDRCOMP_CR_DLLCOMP_DLLCTRL_0_0_0_MCHBAR:dllcomp_cmn_bonus</value>
				<value>DDRCOMP_CR_DLLCOMP_DLLCTRL_0_0_0_MCHBAR:mdllen</value>
				<value>DDRCOMP_CR_DLLCOMP_DLLCTRL_0_0_0_MCHBAR:dllcomp_cmn_mdllengthsel</value>
				<value>DDRCOMP_CR_DLLCOMP_DLLCTRL_0_0_0_MCHBAR:dllcomp_cmn_mindlybwsel</value>
				<value>DDRCOMP_CR_DLLCOMP_DLLCTRL_0_0_0_MCHBAR:dllcomp_cmn_phsdrvprocsel</value>
				<value>DDRCOMP_CR_DLLCOMP_DLLCTRL_0_0_0_MCHBAR:dllcomp_cmn_turbocaptrim</value>
				<value>DDRCOMP_CR_DLLCOMP_DLLCTRL_0_0_0_MCHBAR:dllcomp_cmn_turboonstartup</value>
				<value>DDRCOMP_CR_DLLCOMP_DLLCTRL_0_0_0_MCHBAR:dllcomp_cmn_vcdlcben</value>
				<value>DDRCOMP_CR_DLLCOMP_DLLCTRL_0_0_0_MCHBAR:spare</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCOMP_CR_DLLCOMP_LDOCTRL0_0_0_0_MCHBAR_STRUCT" type = "group" size = "32">
		<field type = "1_bit"  name = "dllldoen" 	 offset =  "31" > </field>
		<field type = "1_bit"  name = "mdlllock_sticky" 	 offset =  "30" > </field>
		<field type = "8_bit"  name = "bonus3" 	 offset =  "22" > </field>
		<field type = "8_bit"  name = "Dll_vdlllock" 	 offset =  "14" > </field>
		<field type = "6_bit"  name = "dllcomp_cmn_rloadcomp" 	 offset =  "8" > </field>
		<field type = "8_bit"  name = "spare" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCOMP_CR_DLLCOMP_LDOCTRL0_0_0_0_MCHBAR_READ" type = "group">
		<field type = "DDRCOMP_CR_DLLCOMP_LDOCTRL0_0_0_0_MCHBAR_STRUCT" name = "DDRCOMP_CR_DLLCOMP_LDOCTRL0_0_0_0_MCHBAR"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCOMP_CR_DLLCOMP_LDOCTRL0_0_0_0_MCHBAR:dllldoen</value>
				<value>DDRCOMP_CR_DLLCOMP_LDOCTRL0_0_0_0_MCHBAR:mdlllock_sticky</value>
				<value>DDRCOMP_CR_DLLCOMP_LDOCTRL0_0_0_0_MCHBAR:bonus3</value>
				<value>DDRCOMP_CR_DLLCOMP_LDOCTRL0_0_0_0_MCHBAR:Dll_vdlllock</value>
				<value>DDRCOMP_CR_DLLCOMP_LDOCTRL0_0_0_0_MCHBAR:dllcomp_cmn_rloadcomp</value>
				<value>DDRCOMP_CR_DLLCOMP_LDOCTRL0_0_0_0_MCHBAR:spare</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCOMP_CR_DLLCOMP_SWCAPCTRL_0_0_0_MCHBAR_STRUCT" type = "group" size = "32">
		<field type = "3_bit"  name = "vdllswcaprxrst_cycles" 	 offset =  "29" > </field>
		<field type = "3_bit"  name = "vdllswcaprxprech_cycles" 	 offset =  "26" > </field>
		<field type = "3_bit"  name = "vdllswcaprxeval_cycles" 	 offset =  "23" > </field>
		<field type = "1_bit"  name = "vdllswcaprxcmpen" 	 offset =  "22" > </field>
		<field type = "3_bit"  name = "vctlswcaprxrst_cycles" 	 offset =  "19" > </field>
		<field type = "3_bit"  name = "vctlswcaprxprech_cycles" 	 offset =  "16" > </field>
		<field type = "3_bit"  name = "vctlswcaprxeval_cycles" 	 offset =  "13" > </field>
		<field type = "8_bit"  name = "ldoffcodelock" 	 offset =  "5" > </field>
		<field type = "1_bit"  name = "vctlswcaprxsampwait_cycles" 	 offset =  "4" > </field>
		<field type = "3_bit"  name = "vctlswcaprxsampnum_cycles" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "vctlswcaprxcmpen" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCOMP_CR_DLLCOMP_SWCAPCTRL_0_0_0_MCHBAR_READ" type = "group">
		<field type = "DDRCOMP_CR_DLLCOMP_SWCAPCTRL_0_0_0_MCHBAR_STRUCT" name = "DDRCOMP_CR_DLLCOMP_SWCAPCTRL_0_0_0_MCHBAR"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCOMP_CR_DLLCOMP_SWCAPCTRL_0_0_0_MCHBAR:vdllswcaprxrst_cycles</value>
				<value>DDRCOMP_CR_DLLCOMP_SWCAPCTRL_0_0_0_MCHBAR:vdllswcaprxprech_cycles</value>
				<value>DDRCOMP_CR_DLLCOMP_SWCAPCTRL_0_0_0_MCHBAR:vdllswcaprxeval_cycles</value>
				<value>DDRCOMP_CR_DLLCOMP_SWCAPCTRL_0_0_0_MCHBAR:vdllswcaprxcmpen</value>
				<value>DDRCOMP_CR_DLLCOMP_SWCAPCTRL_0_0_0_MCHBAR:vctlswcaprxrst_cycles</value>
				<value>DDRCOMP_CR_DLLCOMP_SWCAPCTRL_0_0_0_MCHBAR:vctlswcaprxprech_cycles</value>
				<value>DDRCOMP_CR_DLLCOMP_SWCAPCTRL_0_0_0_MCHBAR:vctlswcaprxeval_cycles</value>
				<value>DDRCOMP_CR_DLLCOMP_SWCAPCTRL_0_0_0_MCHBAR:ldoffcodelock</value>
				<value>DDRCOMP_CR_DLLCOMP_SWCAPCTRL_0_0_0_MCHBAR:vctlswcaprxsampwait_cycles</value>
				<value>DDRCOMP_CR_DLLCOMP_SWCAPCTRL_0_0_0_MCHBAR:vctlswcaprxsampnum_cycles</value>
				<value>DDRCOMP_CR_DLLCOMP_SWCAPCTRL_0_0_0_MCHBAR:vctlswcaprxcmpen</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCOMP_CR_DLLCOMP_VCDLCTRL_0_0_0_MCHBAR_STRUCT" type = "group" size = "32">
		<field type = "4_bit"  name = "spare" 	 offset =  "28" > </field>
		<field type = "1_bit"  name = "vcdllcr_bwselen" 	 offset =  "27" > </field>
		<field type = "1_bit"  name = "vcdllcr_bwseldone" 	 offset =  "26" > </field>
		<field type = "1_bit"  name = "vcdllcr_bwselerrout" 	 offset =  "25" > </field>
		<field type = "4_bit"  name = "dllcomp_cmn_vcdldcccode" 	 offset =  "21" > </field>
		<field type = "1_bit"  name = "bonus5" 	 offset =  "20" > </field>
		<field type = "6_bit"  name = "vcdlbwsel" 	 offset =  "14" > </field>
		<field type = "2_bit"  name = "spare1" 	 offset =  "12" > </field>
		<field type = "2_bit"  name = "dllcomp_cmn_vctlcaptrim" 	 offset =  "10" > </field>
		<field type = "9_bit"  name = "vctldaccode" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "vctldaccompareen" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCOMP_CR_DLLCOMP_VCDLCTRL_0_0_0_MCHBAR_READ" type = "group">
		<field type = "DDRCOMP_CR_DLLCOMP_VCDLCTRL_0_0_0_MCHBAR_STRUCT" name = "DDRCOMP_CR_DLLCOMP_VCDLCTRL_0_0_0_MCHBAR"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCOMP_CR_DLLCOMP_VCDLCTRL_0_0_0_MCHBAR:spare</value>
				<value>DDRCOMP_CR_DLLCOMP_VCDLCTRL_0_0_0_MCHBAR:vcdllcr_bwselen</value>
				<value>DDRCOMP_CR_DLLCOMP_VCDLCTRL_0_0_0_MCHBAR:vcdllcr_bwseldone</value>
				<value>DDRCOMP_CR_DLLCOMP_VCDLCTRL_0_0_0_MCHBAR:vcdllcr_bwselerrout</value>
				<value>DDRCOMP_CR_DLLCOMP_VCDLCTRL_0_0_0_MCHBAR:dllcomp_cmn_vcdldcccode</value>
				<value>DDRCOMP_CR_DLLCOMP_VCDLCTRL_0_0_0_MCHBAR:bonus5</value>
				<value>DDRCOMP_CR_DLLCOMP_VCDLCTRL_0_0_0_MCHBAR:vcdlbwsel</value>
				<value>DDRCOMP_CR_DLLCOMP_VCDLCTRL_0_0_0_MCHBAR:spare1</value>
				<value>DDRCOMP_CR_DLLCOMP_VCDLCTRL_0_0_0_MCHBAR:dllcomp_cmn_vctlcaptrim</value>
				<value>DDRCOMP_CR_DLLCOMP_VCDLCTRL_0_0_0_MCHBAR:vctldaccode</value>
				<value>DDRCOMP_CR_DLLCOMP_VCDLCTRL_0_0_0_MCHBAR:vctldaccompareen</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCOMP_CR_MISCCOMPCODES_0_0_0_MCHBAR_STRUCT" type = "group" size = "32">
		<field type = "8_bit"  name = "Code2vt" 	 offset =  "24" > </field>
		<field type = "6_bit"  name = "Dqsrload" 	 offset =  "18" > </field>
		<field type = "6_bit"  name = "Cmddn200" 	 offset =  "12" > </field>
		<field type = "6_bit"  name = "Vsshiff_leakvddq" 	 offset =  "6" > </field>
		<field type = "6_bit"  name = "Dllpbiascal" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCOMP_CR_MISCCOMPCODES_0_0_0_MCHBAR_READ" type = "group">
		<field type = "DDRCOMP_CR_MISCCOMPCODES_0_0_0_MCHBAR_STRUCT" name = "DDRCOMP_CR_MISCCOMPCODES_0_0_0_MCHBAR"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCOMP_CR_MISCCOMPCODES_0_0_0_MCHBAR:Code2vt</value>
				<value>DDRCOMP_CR_MISCCOMPCODES_0_0_0_MCHBAR:Dqsrload</value>
				<value>DDRCOMP_CR_MISCCOMPCODES_0_0_0_MCHBAR:Cmddn200</value>
				<value>DDRCOMP_CR_MISCCOMPCODES_0_0_0_MCHBAR:Vsshiff_leakvddq</value>
				<value>DDRCOMP_CR_MISCCOMPCODES_0_0_0_MCHBAR:Dllpbiascal</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR_STRUCT" type = "group" size = "32">
		<field type = "1_bit"  name = "ddrmode" 	 offset =  "31" > </field>
		<field type = "1_bit"  name = "twovtcompen" 	 offset =  "30" > </field>
		<field type = "4_bit"  name = "pnccomp_cmn_bonus" 	 offset =  "26" > </field>
		<field type = "3_bit"  name = "swcaprxrst_cycles" 	 offset =  "23" > </field>
		<field type = "3_bit"  name = "swcaprxprech_cycles" 	 offset =  "20" > </field>
		<field type = "3_bit"  name = "swcaprxeval_cycles" 	 offset =  "17" > </field>
		<field type = "1_bit"  name = "rload2cmdsegen" 	 offset =  "16" > </field>
		<field type = "1_bit"  name = "vtcomp2cmdsegen" 	 offset =  "15" > </field>
		<field type = "1_bit"  name = "pncdn2cmdsegen" 	 offset =  "14" > </field>
		<field type = "1_bit"  name = "pncdn2pncsegen" 	 offset =  "13" > </field>
		<field type = "1_bit"  name = "pncup2cmdsegen" 	 offset =  "12" > </field>
		<field type = "1_bit"  name = "pncup2pncsegen" 	 offset =  "11" > </field>
		<field type = "1_bit"  name = "swcaprxcmpen" 	 offset =  "10" > </field>
		<field type = "1_bit"  name = "comppadpd" 	 offset =  "9" > </field>
		<field type = "1_bit"  name = "dfxrcompupdnen" 	 offset =  "8" > </field>
		<field type = "1_bit"  name = "pnccomp_cmn_globalvsshibyp" 	 offset =  "7" > </field>
		<field type = "1_bit"  name = "localvsshibyp" 	 offset =  "6" > </field>
		<field type = "4_bit"  name = "rloadnumsegs" 	 offset =  "2" > </field>
		<field type = "1_bit"  name = "vrefusevcciog" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "pnccomp_cmn_vrefvddqvsshibyp" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR_READ" type = "group">
		<field type = "DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR_STRUCT" name = "DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR:ddrmode</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR:twovtcompen</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR:pnccomp_cmn_bonus</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR:swcaprxrst_cycles</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR:swcaprxprech_cycles</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR:swcaprxeval_cycles</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR:rload2cmdsegen</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR:vtcomp2cmdsegen</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR:pncdn2cmdsegen</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR:pncdn2pncsegen</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR:pncup2cmdsegen</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR:pncup2pncsegen</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR:swcaprxcmpen</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR:comppadpd</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR:dfxrcompupdnen</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR:pnccomp_cmn_globalvsshibyp</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR:localvsshibyp</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR:rloadnumsegs</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR:vrefusevcciog</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR:pnccomp_cmn_vrefvddqvsshibyp</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR_STRUCT" type = "group" size = "32">
		<field type = "5_bit"  name = "spare" 	 offset =  "27" > </field>
		<field type = "1_bit"  name = "txcccdrvusevdd2" 	 offset =  "26" > </field>
		<field type = "1_bit"  name = "txcccennmospup" 	 offset =  "25" > </field>
		<field type = "1_bit"  name = "txcccpdnenseg0" 	 offset =  "24" > </field>
		<field type = "1_bit"  name = "txcccpdnenseg1" 	 offset =  "23" > </field>
		<field type = "1_bit"  name = "pnccomp_cmn_txcccpdnusevcciog" 	 offset =  "22" > </field>
		<field type = "1_bit"  name = "bonus17" 	 offset =  "21" > </field>
		<field type = "1_bit"  name = "txcccpupenseg0" 	 offset =  "20" > </field>
		<field type = "1_bit"  name = "txcccpupenseg1" 	 offset =  "19" > </field>
		<field type = "1_bit"  name = "pnccomp_cmn_txcccpupusevcciog" 	 offset =  "18" > </field>
		<field type = "1_bit"  name = "bonus18" 	 offset =  "17" > </field>
		<field type = "1_bit"  name = "pnccomp_cmn_txcccstatlegen" 	 offset =  "16" > </field>
		<field type = "6_bit"  name = "txcccrcompcodepdn" 	 offset =  "10" > </field>
		<field type = "6_bit"  name = "txcccrcompcodepup" 	 offset =  "4" > </field>
		<field type = "1_bit"  name = "vttpanicdrvpdnenseg0" 	 offset =  "3" > </field>
		<field type = "1_bit"  name = "vttpanicdrvpdnenseg1" 	 offset =  "2" > </field>
		<field type = "1_bit"  name = "vttpanicdrvpupenseg0" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "vttpanicdrvpupenseg1" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR_READ" type = "group">
		<field type = "DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR_STRUCT" name = "DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR:spare</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR:txcccdrvusevdd2</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR:txcccennmospup</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR:txcccpdnenseg0</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR:txcccpdnenseg1</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR:pnccomp_cmn_txcccpdnusevcciog</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR:bonus17</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR:txcccpupenseg0</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR:txcccpupenseg1</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR:pnccomp_cmn_txcccpupusevcciog</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR:bonus18</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR:pnccomp_cmn_txcccstatlegen</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR:txcccrcompcodepdn</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR:txcccrcompcodepup</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR:vttpanicdrvpdnenseg0</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR:vttpanicdrvpdnenseg1</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR:vttpanicdrvpupenseg0</value>
				<value>DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR:vttpanicdrvpupenseg1</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR_STRUCT" type = "group" size = "32">
		<field type = "3_bit"  name = "swcaprxrst_cycles" 	 offset =  "29" > </field>
		<field type = "3_bit"  name = "swcaprxprech_cycles" 	 offset =  "26" > </field>
		<field type = "3_bit"  name = "swcaprxeval_cycles" 	 offset =  "23" > </field>
		<field type = "3_bit"  name = "swcaprxsampwait_cycles" 	 offset =  "20" > </field>
		<field type = "3_bit"  name = "swcaprxsampnum_cycles" 	 offset =  "17" > </field>
		<field type = "1_bit"  name = "rcomprelcccseg0pdnen" 	 offset =  "16" > </field>
		<field type = "1_bit"  name = "rcomprelcccseg0pupen" 	 offset =  "15" > </field>
		<field type = "1_bit"  name = "rcomprelcccseg1pdnen" 	 offset =  "14" > </field>
		<field type = "1_bit"  name = "rcomprelcccseg1pupen" 	 offset =  "13" > </field>
		<field type = "1_bit"  name = "rcompreldqseg0pdnen" 	 offset =  "12" > </field>
		<field type = "1_bit"  name = "rcompreldqseg0pupen" 	 offset =  "11" > </field>
		<field type = "1_bit"  name = "rcompreldqseg1pdnen" 	 offset =  "10" > </field>
		<field type = "1_bit"  name = "rcompreldqseg1pupen" 	 offset =  "9" > </field>
		<field type = "1_bit"  name = "dfxrcompupdnen" 	 offset =  "8" > </field>
		<field type = "1_bit"  name = "rcompexttxdrvusevdd2" 	 offset =  "7" > </field>
		<field type = "1_bit"  name = "rcomp_cmn_rcompglobalvsshibyp" 	 offset =  "6" > </field>
		<field type = "1_bit"  name = "rcomp_cmn_rcomplocalvsshibyp" 	 offset =  "5" > </field>
		<field type = "1_bit"  name = "rcomp_cmn_rcompvddqvsshibyp" 	 offset =  "4" > </field>
		<field type = "1_bit"  name = "rcomp_cmn_rcompshrtxpdnusevcciog" 	 offset =  "3" > </field>
		<field type = "1_bit"  name = "bonus15" 	 offset =  "2" > </field>
		<field type = "1_bit"  name = "rcomp_cmn_rcompshrtxpupusevcciog" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "bonus16" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR_READ" type = "group">
		<field type = "DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR_STRUCT" name = "DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR:swcaprxrst_cycles</value>
				<value>DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR:swcaprxprech_cycles</value>
				<value>DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR:swcaprxeval_cycles</value>
				<value>DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR:swcaprxsampwait_cycles</value>
				<value>DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR:swcaprxsampnum_cycles</value>
				<value>DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR:rcomprelcccseg0pdnen</value>
				<value>DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR:rcomprelcccseg0pupen</value>
				<value>DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR:rcomprelcccseg1pdnen</value>
				<value>DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR:rcomprelcccseg1pupen</value>
				<value>DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR:rcompreldqseg0pdnen</value>
				<value>DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR:rcompreldqseg0pupen</value>
				<value>DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR:rcompreldqseg1pdnen</value>
				<value>DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR:rcompreldqseg1pupen</value>
				<value>DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR:dfxrcompupdnen</value>
				<value>DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR:rcompexttxdrvusevdd2</value>
				<value>DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR:rcomp_cmn_rcompglobalvsshibyp</value>
				<value>DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR:rcomp_cmn_rcomplocalvsshibyp</value>
				<value>DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR:rcomp_cmn_rcompvddqvsshibyp</value>
				<value>DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR:rcomp_cmn_rcompshrtxpdnusevcciog</value>
				<value>DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR:bonus15</value>
				<value>DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR:rcomp_cmn_rcompshrtxpupusevcciog</value>
				<value>DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR:bonus16</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR_STRUCT" type = "group" size = "32">
		<field type = "6_bit"  name = "spare" 	 offset =  "26" > </field>
		<field type = "1_bit"  name = "bonus41" 	 offset =  "25" > </field>
		<field type = "1_bit"  name = "extswcaprxcmpen" 	 offset =  "24" > </field>
		<field type = "1_bit"  name = "rcompextampen" 	 offset =  "23" > </field>
		<field type = "1_bit"  name = "rcompextcccen" 	 offset =  "22" > </field>
		<field type = "1_bit"  name = "rcompextcccpdnen" 	 offset =  "21" > </field>
		<field type = "6_bit"  name = "rcompextcodepuplive" 	 offset =  "15" > </field>
		<field type = "1_bit"  name = "rcompextdqen" 	 offset =  "14" > </field>
		<field type = "1_bit"  name = "rcompextdqpdnen" 	 offset =  "13" > </field>
		<field type = "1_bit"  name = "rcomp_cmn_rcompextennmospup" 	 offset =  "12" > </field>
		<field type = "1_bit"  name = "rcompextrxrstb" 	 offset =  "11" > </field>
		<field type = "1_bit"  name = "rcomp_cmn_rcompextstatlegen" 	 offset =  "10" > </field>
		<field type = "8_bit"  name = "rcompextvrefcode" 	 offset =  "2" > </field>
		<field type = "1_bit"  name = "rcompextvrefen" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "rcompextvttodten" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR_READ" type = "group">
		<field type = "DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR_STRUCT" name = "DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR:spare</value>
				<value>DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR:bonus41</value>
				<value>DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR:extswcaprxcmpen</value>
				<value>DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR:rcompextampen</value>
				<value>DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR:rcompextcccen</value>
				<value>DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR:rcompextcccpdnen</value>
				<value>DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR:rcompextcodepuplive</value>
				<value>DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR:rcompextdqen</value>
				<value>DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR:rcompextdqpdnen</value>
				<value>DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR:rcomp_cmn_rcompextennmospup</value>
				<value>DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR:rcompextrxrstb</value>
				<value>DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR:rcomp_cmn_rcompextstatlegen</value>
				<value>DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR:rcompextvrefcode</value>
				<value>DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR:rcompextvrefen</value>
				<value>DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR:rcompextvttodten</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCOMP_CR_RCOMP_RELCOMP_0_0_0_MCHBAR_STRUCT" type = "group" size = "32">
		<field type = "5_bit"  name = "spare" 	 offset =  "27" > </field>
		<field type = "1_bit"  name = "relswcaprxcmpen" 	 offset =  "26" > </field>
		<field type = "1_bit"  name = "rcomprelpdnstatlegen" 	 offset =  "25" > </field>
		<field type = "1_bit"  name = "rcomprelpupstatlegen" 	 offset =  "24" > </field>
		<field type = "1_bit"  name = "rcomprelampen" 	 offset =  "23" > </field>
		<field type = "6_bit"  name = "rcomprelcodepdnlive" 	 offset =  "17" > </field>
		<field type = "6_bit"  name = "rcomprelcodepup" 	 offset =  "11" > </field>
		<field type = "1_bit"  name = "rcomp_cmn_rcomprelennmospup" 	 offset =  "10" > </field>
		<field type = "1_bit"  name = "rcomprelrxrstb" 	 offset =  "9" > </field>
		<field type = "8_bit"  name = "rcomprelvrefcode" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "rcomprelvrefen" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCOMP_CR_RCOMP_RELCOMP_0_0_0_MCHBAR_READ" type = "group">
		<field type = "DDRCOMP_CR_RCOMP_RELCOMP_0_0_0_MCHBAR_STRUCT" name = "DDRCOMP_CR_RCOMP_RELCOMP_0_0_0_MCHBAR"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCOMP_CR_RCOMP_RELCOMP_0_0_0_MCHBAR:spare</value>
				<value>DDRCOMP_CR_RCOMP_RELCOMP_0_0_0_MCHBAR:relswcaprxcmpen</value>
				<value>DDRCOMP_CR_RCOMP_RELCOMP_0_0_0_MCHBAR:rcomprelpdnstatlegen</value>
				<value>DDRCOMP_CR_RCOMP_RELCOMP_0_0_0_MCHBAR:rcomprelpupstatlegen</value>
				<value>DDRCOMP_CR_RCOMP_RELCOMP_0_0_0_MCHBAR:rcomprelampen</value>
				<value>DDRCOMP_CR_RCOMP_RELCOMP_0_0_0_MCHBAR:rcomprelcodepdnlive</value>
				<value>DDRCOMP_CR_RCOMP_RELCOMP_0_0_0_MCHBAR:rcomprelcodepup</value>
				<value>DDRCOMP_CR_RCOMP_RELCOMP_0_0_0_MCHBAR:rcomp_cmn_rcomprelennmospup</value>
				<value>DDRCOMP_CR_RCOMP_RELCOMP_0_0_0_MCHBAR:rcomprelrxrstb</value>
				<value>DDRCOMP_CR_RCOMP_RELCOMP_0_0_0_MCHBAR:rcomprelvrefcode</value>
				<value>DDRCOMP_CR_RCOMP_RELCOMP_0_0_0_MCHBAR:rcomprelvrefen</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCOMP_CR_SCOMPCTL_0_0_0_MCHBAR_STRUCT" type = "group" size = "32">
		<field type = "5_bit"  name = "Spare" 	 offset =  "27" > </field>
		<field type = "1_bit"  name = "vsxhiopampcr_ch0_globalvsshibyp" 	 offset =  "26" > </field>
		<field type = "2_bit"  name = "vsxhiopampcr_chsel" 	 offset =  "24" > </field>
		<field type = "8_bit"  name = "vsxhiopampcr_tbias2opamp" 	 offset =  "16" > </field>
		<field type = "8_bit"  name = "vsxhiopampcr_topampen2rdy" 	 offset =  "8" > </field>
		<field type = "4_bit"  name = "clkdlytapselstage" 	 offset =  "4" > </field>
		<field type = "4_bit"  name = "ctldlytapselstage" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCOMP_CR_SCOMPCTL_0_0_0_MCHBAR_READ" type = "group">
		<field type = "DDRCOMP_CR_SCOMPCTL_0_0_0_MCHBAR_STRUCT" name = "DDRCOMP_CR_SCOMPCTL_0_0_0_MCHBAR"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCOMP_CR_SCOMPCTL_0_0_0_MCHBAR:Spare</value>
				<value>DDRCOMP_CR_SCOMPCTL_0_0_0_MCHBAR:vsxhiopampcr_ch0_globalvsshibyp</value>
				<value>DDRCOMP_CR_SCOMPCTL_0_0_0_MCHBAR:vsxhiopampcr_chsel</value>
				<value>DDRCOMP_CR_SCOMPCTL_0_0_0_MCHBAR:vsxhiopampcr_tbias2opamp</value>
				<value>DDRCOMP_CR_SCOMPCTL_0_0_0_MCHBAR:vsxhiopampcr_topampen2rdy</value>
				<value>DDRCOMP_CR_SCOMPCTL_0_0_0_MCHBAR:clkdlytapselstage</value>
				<value>DDRCOMP_CR_SCOMPCTL_0_0_0_MCHBAR:ctldlytapselstage</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR_STRUCT" type = "group" size = "32">
		<field type = "1_bit"  name = "spare" 	 offset =  "31" > </field>
		<field type = "1_bit"  name = "afeshared_cmn_parkval_overrideen" 	 offset =  "30" > </field>
		<field type = "2_bit"  name = "dllcomp_cmn_dccrangesel" 	 offset =  "28" > </field>
		<field type = "2_bit"  name = "txpbd_cmn_txdccrangesel" 	 offset =  "26" > </field>
		<field type = "3_bit"  name = "bonus11" 	 offset =  "23" > </field>
		<field type = "1_bit"  name = "allcomps_cmn_txshrennbiasboost1" 	 offset =  "22" > </field>
		<field type = "8_bit"  name = "txpbd_cmn_dccctrlcodeph0" 	 offset =  "14" > </field>
		<field type = "8_bit"  name = "txpbd_cmn_pbddlycode" 	 offset =  "6" > </field>
		<field type = "1_bit"  name = "txvttrstb_ddrrstb_ddrrst2pad" 	 offset =  "5" > </field>
		<field type = "1_bit"  name = "txvttrstb_ddrrstb_tabshighz" 	 offset =  "4" > </field>
		<field type = "1_bit"  name = "txvttrstb_vttctl_ddrrst2pad" 	 offset =  "3" > </field>
		<field type = "1_bit"  name = "txvttrstb_vttctl_tabshighz" 	 offset =  "2" > </field>
		<field type = "1_bit"  name = "afeshared_cmn_parkval" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "cktop_cmn_parken" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR_READ" type = "group">
		<field type = "DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR_STRUCT" name = "DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR:spare</value>
				<value>DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR:afeshared_cmn_parkval_overrideen</value>
				<value>DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR:dllcomp_cmn_dccrangesel</value>
				<value>DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR:txpbd_cmn_txdccrangesel</value>
				<value>DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR:bonus11</value>
				<value>DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR:allcomps_cmn_txshrennbiasboost1</value>
				<value>DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR:txpbd_cmn_dccctrlcodeph0</value>
				<value>DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR:txpbd_cmn_pbddlycode</value>
				<value>DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR:txvttrstb_ddrrstb_ddrrst2pad</value>
				<value>DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR:txvttrstb_ddrrstb_tabshighz</value>
				<value>DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR:txvttrstb_vttctl_ddrrst2pad</value>
				<value>DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR:txvttrstb_vttctl_tabshighz</value>
				<value>DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR:afeshared_cmn_parkval</value>
				<value>DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR:cktop_cmn_parken</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCOMP_CR_VCCDLLCOMPDATACCC_0_0_0_MCHBAR_STRUCT" type = "group" size = "32">
		<field type = "1_bit"  name = "Spare" 	 offset =  "31" > </field>
		<field type = "3_bit"  name = "Dqsptargetnui" 	 offset =  "28" > </field>
		<field type = "2_bit"  name = "Dqspoffsetnui" 	 offset =  "26" > </field>
		<field type = "2_bit"  name = "cben" 	 offset =  "24" > </field>
		<field type = "6_bit"  name = "rloaddqs" 	 offset =  "18" > </field>
		<field type = "6_bit"  name = "Dll_bwsel" 	 offset =  "12" > </field>
		<field type = "6_bit"  name = "Dll_codewl" 	 offset =  "6" > </field>
		<field type = "6_bit"  name = "Dll_codepi" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCOMP_CR_VCCDLLCOMPDATACCC_0_0_0_MCHBAR_READ" type = "group">
		<field type = "DDRCOMP_CR_VCCDLLCOMPDATACCC_0_0_0_MCHBAR_STRUCT" name = "DDRCOMP_CR_VCCDLLCOMPDATACCC_0_0_0_MCHBAR"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCOMP_CR_VCCDLLCOMPDATACCC_0_0_0_MCHBAR:Spare</value>
				<value>DDRCOMP_CR_VCCDLLCOMPDATACCC_0_0_0_MCHBAR:Dqsptargetnui</value>
				<value>DDRCOMP_CR_VCCDLLCOMPDATACCC_0_0_0_MCHBAR:Dqspoffsetnui</value>
				<value>DDRCOMP_CR_VCCDLLCOMPDATACCC_0_0_0_MCHBAR:cben</value>
				<value>DDRCOMP_CR_VCCDLLCOMPDATACCC_0_0_0_MCHBAR:rloaddqs</value>
				<value>DDRCOMP_CR_VCCDLLCOMPDATACCC_0_0_0_MCHBAR:Dll_bwsel</value>
				<value>DDRCOMP_CR_VCCDLLCOMPDATACCC_0_0_0_MCHBAR:Dll_codewl</value>
				<value>DDRCOMP_CR_VCCDLLCOMPDATACCC_0_0_0_MCHBAR:Dll_codepi</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR_STRUCT" type = "group" size = "32">
		<field type = "1_bit"  name = "reserved4" 	 offset =  "31" > </field>
		<field type = "1_bit"  name = "vsshiffcompdata_clkgatedisable" 	 offset =  "30" > </field>
		<field type = "1_bit"  name = "vsshicompffdatamode" 	 offset =  "29" > </field>
		<field type = "2_bit"  name = "vsshicomp_cmn_accoupselswing" 	 offset =  "27" > </field>
		<field type = "5_bit"  name = "vsshicomp_cmn_accoupvrefsel" 	 offset =  "22" > </field>
		<field type = "1_bit"  name = "vsshicomp_cmn_comptxdrvusevdd2" 	 offset =  "21" > </field>
		<field type = "1_bit"  name = "vsshicomp_cmn_comptxpdnusevcciog" 	 offset =  "20" > </field>
		<field type = "1_bit"  name = "bonus7" 	 offset =  "19" > </field>
		<field type = "1_bit"  name = "vsshicomp_cmn_comptxpupusevcciog" 	 offset =  "18" > </field>
		<field type = "1_bit"  name = "bonus8" 	 offset =  "17" > </field>
		<field type = "1_bit"  name = "vsshicomp_cmn_compvddqvsshibyp" 	 offset =  "16" > </field>
		<field type = "1_bit"  name = "vsshicomp_cmn_compglobalvsshibyp" 	 offset =  "15" > </field>
		<field type = "1_bit"  name = "compleaken" 	 offset =  "14" > </field>
		<field type = "1_bit"  name = "vsshicomp_cmn_complocalvsshibyp" 	 offset =  "13" > </field>
		<field type = "1_bit"  name = "compennmospup" 	 offset =  "12" > </field>
		<field type = "1_bit"  name = "compffdata" 	 offset =  "11" > </field>
		<field type = "1_bit"  name = "compffrxendata" 	 offset =  "10" > </field>
		<field type = "1_bit"  name = "bonus9" 	 offset =  "9" > </field>
		<field type = "1_bit"  name = "compfftxenccc" 	 offset =  "8" > </field>
		<field type = "1_bit"  name = "compfftxendq" 	 offset =  "7" > </field>
		<field type = "1_bit"  name = "vsshicomp_cmn_encompleaker" 	 offset =  "6" > </field>
		<field type = "3_bit"  name = "vsshicomp_cmn_ffleakrodivsel" 	 offset =  "3" > </field>
		<field type = "1_bit"  name = "rxvsshiffstrobestlegen" 	 offset =  "2" > </field>
		<field type = "1_bit"  name = "txvsshiffstlegen" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "vsshiffleakstlegen" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR_READ" type = "group">
		<field type = "DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR_STRUCT" name = "DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR:reserved4</value>
				<value>DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR:vsshiffcompdata_clkgatedisable</value>
				<value>DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR:vsshicompffdatamode</value>
				<value>DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR:vsshicomp_cmn_accoupselswing</value>
				<value>DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR:vsshicomp_cmn_accoupvrefsel</value>
				<value>DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR:vsshicomp_cmn_comptxdrvusevdd2</value>
				<value>DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR:vsshicomp_cmn_comptxpdnusevcciog</value>
				<value>DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR:bonus7</value>
				<value>DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR:vsshicomp_cmn_comptxpupusevcciog</value>
				<value>DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR:bonus8</value>
				<value>DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR:vsshicomp_cmn_compvddqvsshibyp</value>
				<value>DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR:vsshicomp_cmn_compglobalvsshibyp</value>
				<value>DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR:compleaken</value>
				<value>DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR:vsshicomp_cmn_complocalvsshibyp</value>
				<value>DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR:compennmospup</value>
				<value>DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR:compffdata</value>
				<value>DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR:compffrxendata</value>
				<value>DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR:bonus9</value>
				<value>DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR:compfftxenccc</value>
				<value>DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR:compfftxendq</value>
				<value>DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR:vsshicomp_cmn_encompleaker</value>
				<value>DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR:vsshicomp_cmn_ffleakrodivsel</value>
				<value>DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR:rxvsshiffstrobestlegen</value>
				<value>DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR:txvsshiffstlegen</value>
				<value>DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR:vsshiffleakstlegen</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRDATA_CR_AFEMISC_STRUCT" type = "group" size = "32">
		<field type = "1_bit"  name = "afeshared_cmn_globalvsshibyp" 	 offset =  "31" > </field>
		<field type = "1_bit"  name = "afeshared_cmn_iobufact" 	 offset =  "30" > </field>
		<field type = "1_bit"  name = "afeshared_cmn_parkval" 	 offset =  "29" > </field>
		<field type = "2_bit"  name = "rxall_cmn_rxlpddrmode" 	 offset =  "27" > </field>
		<field type = "4_bit"  name = "rxbias_cmn_biasicomp" 	 offset =  "23" > </field>
		<field type = "2_bit"  name = "rxbias_cmn_tailctl" 	 offset =  "21" > </field>
		<field type = "4_bit"  name = "rxbias_cmn_vrefsel" 	 offset =  "17" > </field>
		<field type = "1_bit"  name = "rxvref_cmn_ddrenvrefgenweakres" 	 offset =  "16" > </field>
		<field type = "1_bit"  name = "rxvref_cmn_ddrlevshftbypasspmos" 	 offset =  "15" > </field>
		<field type = "1_bit"  name = "rxvref_cmn_ddrvrefgenenable" 	 offset =  "14" > </field>
		<field type = "1_bit"  name = "rxvref_cmn_selvddsupply" 	 offset =  "13" > </field>
		<field type = "1_bit"  name = "rxvref_cmn_selvsxhi" 	 offset =  "12" > </field>
		<field type = "9_bit"  name = "rxvref_cmn_ddrvrefctrl" 	 offset =  "3" > </field>
		<field type = "3_bit"  name = "Reserved0" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRDATA_CR_AFEMISC_READ" type = "group">
		<field type = "DDRDATA_CR_AFEMISC_STRUCT" name = "DDRDATA_CR_AFEMISC"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRDATA_CR_AFEMISC:afeshared_cmn_globalvsshibyp</value>
				<value>DDRDATA_CR_AFEMISC:afeshared_cmn_iobufact</value>
				<value>DDRDATA_CR_AFEMISC:afeshared_cmn_parkval</value>
				<value>DDRDATA_CR_AFEMISC:rxall_cmn_rxlpddrmode</value>
				<value>DDRDATA_CR_AFEMISC:rxbias_cmn_biasicomp</value>
				<value>DDRDATA_CR_AFEMISC:rxbias_cmn_tailctl</value>
				<value>DDRDATA_CR_AFEMISC:rxbias_cmn_vrefsel</value>
				<value>DDRDATA_CR_AFEMISC:rxvref_cmn_ddrenvrefgenweakres</value>
				<value>DDRDATA_CR_AFEMISC:rxvref_cmn_ddrlevshftbypasspmos</value>
				<value>DDRDATA_CR_AFEMISC:rxvref_cmn_ddrvrefgenenable</value>
				<value>DDRDATA_CR_AFEMISC:rxvref_cmn_selvddsupply</value>
				<value>DDRDATA_CR_AFEMISC:rxvref_cmn_selvsxhi</value>
				<value>DDRDATA_CR_AFEMISC:rxvref_cmn_ddrvrefctrl</value>
				<value>DDRDATA_CR_AFEMISC:Reserved0</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRDATA_CR_CLKALIGNSTATUS_STRUCT" type = "group" size = "32">
		<field type = "8_bit"  name = "Reserved23" 	 offset =  "24" > </field>
		<field type = "8_bit"  name = "ref2xclkpicode" 	 offset =  "16" > </field>
		<field type = "1_bit"  name = "clkalignstatus_safe0" 	 offset =  "15" > </field>
		<field type = "1_bit"  name = "clkalignstatus_safe1" 	 offset =  "14" > </field>
		<field type = "1_bit"  name = "clkalignstatus_sample_done" 	 offset =  "13" > </field>
		<field type = "5_bit"  name = "clkalignstatus_zero_count" 	 offset =  "8" > </field>
		<field type = "5_bit"  name = "clkalignstatus_one_count" 	 offset =  "3" > </field>
		<field type = "1_bit"  name = "clkalignstatus_err" 	 offset =  "2" > </field>
		<field type = "1_bit"  name = "clkalign_complete_level" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "clkalign_sample_pd_output" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRDATA_CR_CLKALIGNSTATUS_READ" type = "group">
		<field type = "DDRDATA_CR_CLKALIGNSTATUS_STRUCT" name = "DDRDATA_CR_CLKALIGNSTATUS"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRDATA_CR_CLKALIGNSTATUS:Reserved23</value>
				<value>DDRDATA_CR_CLKALIGNSTATUS:ref2xclkpicode</value>
				<value>DDRDATA_CR_CLKALIGNSTATUS:clkalignstatus_safe0</value>
				<value>DDRDATA_CR_CLKALIGNSTATUS:clkalignstatus_safe1</value>
				<value>DDRDATA_CR_CLKALIGNSTATUS:clkalignstatus_sample_done</value>
				<value>DDRDATA_CR_CLKALIGNSTATUS:clkalignstatus_zero_count</value>
				<value>DDRDATA_CR_CLKALIGNSTATUS:clkalignstatus_one_count</value>
				<value>DDRDATA_CR_CLKALIGNSTATUS:clkalignstatus_err</value>
				<value>DDRDATA_CR_CLKALIGNSTATUS:clkalign_complete_level</value>
				<value>DDRDATA_CR_CLKALIGNSTATUS:clkalign_sample_pd_output</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRDATA_CR_COMPCTL0_STRUCT" type = "group" size = "32">
		<field type = "7_bit"  name = "Reserved4" 	 offset =  "25" > </field>
		<field type = "6_bit"  name = "dqstx_cmn_txrcompodtdndqs" 	 offset =  "19" > </field>
		<field type = "6_bit"  name = "dqstx_cmn_txrcompodtupdqs" 	 offset =  "13" > </field>
		<field type = "6_bit"  name = "dqtx_cmn_txrcompodtdndq" 	 offset =  "7" > </field>
		<field type = "6_bit"  name = "dqtx_cmn_txrcompodtupdq" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "dxtx_cmn_ennbiasboost" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRDATA_CR_COMPCTL0_READ" type = "group">
		<field type = "DDRDATA_CR_COMPCTL0_STRUCT" name = "DDRDATA_CR_COMPCTL0"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRDATA_CR_COMPCTL0:Reserved4</value>
				<value>DDRDATA_CR_COMPCTL0:dqstx_cmn_txrcompodtdndqs</value>
				<value>DDRDATA_CR_COMPCTL0:dqstx_cmn_txrcompodtupdqs</value>
				<value>DDRDATA_CR_COMPCTL0:dqtx_cmn_txrcompodtdndq</value>
				<value>DDRDATA_CR_COMPCTL0:dqtx_cmn_txrcompodtupdq</value>
				<value>DDRDATA_CR_COMPCTL0:dxtx_cmn_ennbiasboost</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRDATA_CR_COMPCTL1_STRUCT" type = "group" size = "32">
		<field type = "4_bit"  name = "Reserved5" 	 offset =  "28" > </field>
		<field type = "6_bit"  name = "dxtx_cmn_txrcompdrvdn" 	 offset =  "22" > </field>
		<field type = "6_bit"  name = "dxtx_cmn_txrcompdrvup" 	 offset =  "16" > </field>
		<field type = "8_bit"  name = "dqstx_cmn_txtcocompdqsn" 	 offset =  "8" > </field>
		<field type = "8_bit"  name = "dqstx_cmn_txtcocompdqsp" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRDATA_CR_COMPCTL1_READ" type = "group">
		<field type = "DDRDATA_CR_COMPCTL1_STRUCT" name = "DDRDATA_CR_COMPCTL1"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRDATA_CR_COMPCTL1:Reserved5</value>
				<value>DDRDATA_CR_COMPCTL1:dxtx_cmn_txrcompdrvdn</value>
				<value>DDRDATA_CR_COMPCTL1:dxtx_cmn_txrcompdrvup</value>
				<value>DDRDATA_CR_COMPCTL1:dqstx_cmn_txtcocompdqsn</value>
				<value>DDRDATA_CR_COMPCTL1:dqstx_cmn_txtcocompdqsp</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRDATA_CR_COMPCTL2_STRUCT" type = "group" size = "32">
		<field type = "8_bit"  name = "dxtx_cmn_txtcocomp" 	 offset =  "24" > </field>
		<field type = "6_bit"  name = "rxbias_cmn_rloadcomp" 	 offset =  "18" > </field>
		<field type = "6_bit"  name = "dxtx_cmn_txvsshiff" 	 offset =  "12" > </field>
		<field type = "6_bit"  name = "dqrx_cmn_rxvsshiffdata" 	 offset =  "6" > </field>
		<field type = "6_bit"  name = "dqrx_cmn_rxvsshiffstrobe" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRDATA_CR_COMPCTL2_READ" type = "group">
		<field type = "DDRDATA_CR_COMPCTL2_STRUCT" name = "DDRDATA_CR_COMPCTL2"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRDATA_CR_COMPCTL2:dxtx_cmn_txtcocomp</value>
				<value>DDRDATA_CR_COMPCTL2:rxbias_cmn_rloadcomp</value>
				<value>DDRDATA_CR_COMPCTL2:dxtx_cmn_txvsshiff</value>
				<value>DDRDATA_CR_COMPCTL2:dqrx_cmn_rxvsshiffdata</value>
				<value>DDRDATA_CR_COMPCTL2:dqrx_cmn_rxvsshiffstrobe</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRDATA_CR_DCCCTL11_STRUCT" type = "group" size = "32">
		<field type = "8_bit"  name = "dccctrlcodeph90_status" 	 offset =  "24" > </field>
		<field type = "1_bit"  name = "dcc_start" 	 offset =  "23" > </field>
		<field type = "1_bit"  name = "dcdrocal_start" 	 offset =  "22" > </field>
		<field type = "1_bit"  name = "dcdrocal_en" 	 offset =  "21" > </field>
		<field type = "1_bit"  name = "fatal_cal" 	 offset =  "20" > </field>
		<field type = "10_bit"  name = "fatal_sticky" 	 offset =  "10" > </field>
		<field type = "10_bit"  name = "fatal_live" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRDATA_CR_DCCCTL11_READ" type = "group">
		<field type = "DDRDATA_CR_DCCCTL11_STRUCT" name = "DDRDATA_CR_DCCCTL11"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRDATA_CR_DCCCTL11:dccctrlcodeph90_status</value>
				<value>DDRDATA_CR_DCCCTL11:dcc_start</value>
				<value>DDRDATA_CR_DCCCTL11:dcdrocal_start</value>
				<value>DDRDATA_CR_DCCCTL11:dcdrocal_en</value>
				<value>DDRDATA_CR_DCCCTL11:fatal_cal</value>
				<value>DDRDATA_CR_DCCCTL11:fatal_sticky</value>
				<value>DDRDATA_CR_DCCCTL11:fatal_live</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRDATA_CR_DCCCTL5_STRUCT" type = "group" size = "32">
		<field type = "8_bit"  name = "initialdcccode" 	 offset =  "24" > </field>
		<field type = "8_bit"  name = "dcccodeph0_index2" 	 offset =  "16" > </field>
		<field type = "8_bit"  name = "dcccodeph0_index1" 	 offset =  "8" > </field>
		<field type = "8_bit"  name = "dcccodeph0_index0" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRDATA_CR_DCCCTL5_READ" type = "group">
		<field type = "DDRDATA_CR_DCCCTL5_STRUCT" name = "DDRDATA_CR_DCCCTL5"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRDATA_CR_DCCCTL5:initialdcccode</value>
				<value>DDRDATA_CR_DCCCTL5:dcccodeph0_index2</value>
				<value>DDRDATA_CR_DCCCTL5:dcccodeph0_index1</value>
				<value>DDRDATA_CR_DCCCTL5:dcccodeph0_index0</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRDATA_CR_DCCCTL6_STRUCT" type = "group" size = "32">
		<field type = "8_bit"  name = "dcccodeph0_index6" 	 offset =  "24" > </field>
		<field type = "8_bit"  name = "dcccodeph0_index5" 	 offset =  "16" > </field>
		<field type = "8_bit"  name = "dcccodeph0_index4" 	 offset =  "8" > </field>
		<field type = "8_bit"  name = "dcccodeph0_index3" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRDATA_CR_DCCCTL6_READ" type = "group">
		<field type = "DDRDATA_CR_DCCCTL6_STRUCT" name = "DDRDATA_CR_DCCCTL6"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRDATA_CR_DCCCTL6:dcccodeph0_index6</value>
				<value>DDRDATA_CR_DCCCTL6:dcccodeph0_index5</value>
				<value>DDRDATA_CR_DCCCTL6:dcccodeph0_index4</value>
				<value>DDRDATA_CR_DCCCTL6:dcccodeph0_index3</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRDATA_CR_DCCCTL7_STRUCT" type = "group" size = "32">
		<field type = "8_bit"  name = "dcccodeph90_index1" 	 offset =  "24" > </field>
		<field type = "8_bit"  name = "dcccodeph0_index9" 	 offset =  "16" > </field>
		<field type = "8_bit"  name = "dcccodeph0_index8" 	 offset =  "8" > </field>
		<field type = "8_bit"  name = "dcccodeph0_index7" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRDATA_CR_DCCCTL7_READ" type = "group">
		<field type = "DDRDATA_CR_DCCCTL7_STRUCT" name = "DDRDATA_CR_DCCCTL7"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRDATA_CR_DCCCTL7:dcccodeph90_index1</value>
				<value>DDRDATA_CR_DCCCTL7:dcccodeph0_index9</value>
				<value>DDRDATA_CR_DCCCTL7:dcccodeph0_index8</value>
				<value>DDRDATA_CR_DCCCTL7:dcccodeph0_index7</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRDATA_CR_DCCCTL8_STRUCT" type = "group" size = "32">
		<field type = "8_bit"  name = "dcccodeph90_index5" 	 offset =  "24" > </field>
		<field type = "8_bit"  name = "dcccodeph90_index4" 	 offset =  "16" > </field>
		<field type = "8_bit"  name = "dcccodeph90_index3" 	 offset =  "8" > </field>
		<field type = "8_bit"  name = "dcccodeph90_index2" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRDATA_CR_DCCCTL8_READ" type = "group">
		<field type = "DDRDATA_CR_DCCCTL8_STRUCT" name = "DDRDATA_CR_DCCCTL8"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRDATA_CR_DCCCTL8:dcccodeph90_index5</value>
				<value>DDRDATA_CR_DCCCTL8:dcccodeph90_index4</value>
				<value>DDRDATA_CR_DCCCTL8:dcccodeph90_index3</value>
				<value>DDRDATA_CR_DCCCTL8:dcccodeph90_index2</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRDATA_CR_DCCCTL9_STRUCT" type = "group" size = "32">
		<field type = "8_bit"  name = "dcccodeph90_index9" 	 offset =  "24" > </field>
		<field type = "8_bit"  name = "dcccodeph90_index8" 	 offset =  "16" > </field>
		<field type = "8_bit"  name = "dcccodeph90_index7" 	 offset =  "8" > </field>
		<field type = "8_bit"  name = "dcccodeph90_index6" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRDATA_CR_DCCCTL9_READ" type = "group">
		<field type = "DDRDATA_CR_DCCCTL9_STRUCT" name = "DDRDATA_CR_DCCCTL9"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRDATA_CR_DCCCTL9:dcccodeph90_index9</value>
				<value>DDRDATA_CR_DCCCTL9:dcccodeph90_index8</value>
				<value>DDRDATA_CR_DCCCTL9:dcccodeph90_index7</value>
				<value>DDRDATA_CR_DCCCTL9:dcccodeph90_index6</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_STRUCT" type = "group" size = "32">
		<field type = "1_bit"  name = "dqstx_cmn_txodten" 	 offset =  "31" > </field>
		<field type = "2_bit"  name = "rcvenmrgining_samplepulse_width" 	 offset =  "29" > </field>
		<field type = "4_bit"  name = "ddrcrmaskcntpulsenumstart" 	 offset =  "25" > </field>
		<field type = "2_bit"  name = "ddrcrnumofpulses" 	 offset =  "23" > </field>
		<field type = "1_bit"  name = "ddrcrdqsmaskvalue" 	 offset =  "22" > </field>
		<field type = "11_bit"  name = "ddrdqovrddata" 	 offset =  "11" > </field>
		<field type = "11_bit"  name = "ddrdqovrdmodeen" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_READ" type = "group">
		<field type = "DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_STRUCT" name = "DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR:dqstx_cmn_txodten</value>
				<value>DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR:rcvenmrgining_samplepulse_width</value>
				<value>DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR:ddrcrmaskcntpulsenumstart</value>
				<value>DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR:ddrcrnumofpulses</value>
				<value>DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR:ddrcrdqsmaskvalue</value>
				<value>DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR:ddrdqovrddata</value>
				<value>DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR:ddrdqovrdmodeen</value>

			</ituff>
		</actions>
	</structure>


	<structure name = "DDRDATA_CR_DQSTXRXCTL_STRUCT" type = "group" size = "32">
		<field type = "1_bit"  name = "dqsrx_cmn_rxdiffampen" 	 offset =  "31" > </field>
		<field type = "1_bit"  name = "dqsrx_cmn_rxendqsnrcven" 	 offset =  "30" > </field>
		<field type = "2_bit"  name = "dqsrx_cmn_rxmctlecap" 	 offset =  "28" > </field>
		<field type = "4_bit"  name = "dqsrx_cmn_rxmctleeq" 	 offset =  "24" > </field>
		<field type = "2_bit"  name = "dqsrx_cmn_rxmctleres" 	 offset =  "22" > </field>
		<field type = "2_bit"  name = "dqsrx_cmn_rxmtailctl" 	 offset =  "20" > </field>
		<field type = "2_bit"  name = "dqsrx_cmn_rxsetailctl" 	 offset =  "18" > </field>
		<field type = "2_bit"  name = "bonus_0" 	 offset =  "16" > </field>
		<field type = "1_bit"  name = "bonus_1" 	 offset =  "15" > </field>
		<field type = "1_bit"  name = "dqstx_cmn_txidlemodedrven" 	 offset =  "14" > </field>
		<field type = "1_bit"  name = "dqstx_cmn_txodtstatlegendqs" 	 offset =  "13" > </field>
		<field type = "1_bit"  name = "dqstx_cmn_txvsshiffstlegen" 	 offset =  "12" > </field>
		<field type = "1_bit"  name = "dqstx_cmn_txvttparkendqsn" 	 offset =  "11" > </field>
		<field type = "5_bit"  name = "dqstx_cmn_txdqsprisedelay" 	 offset =  "6" > </field>
		<field type = "5_bit"  name = "dqstx_cmn_txdqspfalldelay" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "dqstx_cmn_txvttparkendqsp" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRDATA_CR_DQSTXRXCTL_READ" type = "group">
		<field type = "DDRDATA_CR_DQSTXRXCTL_STRUCT" name = "DDRDATA_CR_DQSTXRXCTL"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRDATA_CR_DQSTXRXCTL:dqsrx_cmn_rxdiffampen</value>
				<value>DDRDATA_CR_DQSTXRXCTL:dqsrx_cmn_rxendqsnrcven</value>
				<value>DDRDATA_CR_DQSTXRXCTL:dqsrx_cmn_rxmctlecap</value>
				<value>DDRDATA_CR_DQSTXRXCTL:dqsrx_cmn_rxmctleeq</value>
				<value>DDRDATA_CR_DQSTXRXCTL:dqsrx_cmn_rxmctleres</value>
				<value>DDRDATA_CR_DQSTXRXCTL:dqsrx_cmn_rxmtailctl</value>
				<value>DDRDATA_CR_DQSTXRXCTL:dqsrx_cmn_rxsetailctl</value>
				<value>DDRDATA_CR_DQSTXRXCTL:bonus_0</value>
				<value>DDRDATA_CR_DQSTXRXCTL:bonus_1</value>
				<value>DDRDATA_CR_DQSTXRXCTL:dqstx_cmn_txidlemodedrven</value>
				<value>DDRDATA_CR_DQSTXRXCTL:dqstx_cmn_txodtstatlegendqs</value>
				<value>DDRDATA_CR_DQSTXRXCTL:dqstx_cmn_txvsshiffstlegen</value>
				<value>DDRDATA_CR_DQSTXRXCTL:dqstx_cmn_txvttparkendqsn</value>
				<value>DDRDATA_CR_DQSTXRXCTL:dqstx_cmn_txdqsprisedelay</value>
				<value>DDRDATA_CR_DQSTXRXCTL:dqstx_cmn_txdqspfalldelay</value>
				<value>DDRDATA_CR_DQSTXRXCTL:dqstx_cmn_txvttparkendqsp</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRDATA_CR_DQTXCTL0_STRUCT" type = "group" size = "32">
		<field type = "5_bit"  name = "Reserved17" 	 offset =  "27" > </field>
		<field type = "3_bit"  name = "dqtx_cmn_txeqcompcoeff0" 	 offset =  "24" > </field>
		<field type = "3_bit"  name = "dqtx_cmn_txeqcompcoeff1" 	 offset =  "21" > </field>
		<field type = "3_bit"  name = "dqtx_cmn_txeqcompcoeff2" 	 offset =  "18" > </field>
		<field type = "1_bit"  name = "dqtx_cmn_txeqconstz" 	 offset =  "17" > </field>
		<field type = "2_bit"  name = "dqtx_cmn_txeqenntap" 	 offset =  "15" > </field>
		<field type = "1_bit"  name = "dqtx_cmn_txeqenpreset" 	 offset =  "14" > </field>
		<field type = "1_bit"  name = "dqtx_cmn_txidlemodedrvdata" 	 offset =  "13" > </field>
		<field type = "1_bit"  name = "dqtx_cmn_txidlemodedrven" 	 offset =  "12" > </field>
		<field type = "1_bit"  name = "dxtx_cmn_forceodtoff" 	 offset =  "11" > </field>
		<field type = "1_bit"  name = "dxtx_cmn_forceodton" 	 offset =  "10" > </field>
		<field type = "1_bit"  name = "dqtx_cmn_txodtstatlegendq" 	 offset =  "9" > </field>
		<field type = "1_bit"  name = "dxtx_cmn_ennmospup" 	 offset =  "8" > </field>
		<field type = "1_bit"  name = "dxtx_cmn_txdyncpadreduxdis" 	 offset =  "7" > </field>
		<field type = "1_bit"  name = "dqtx_cmn_txvsshiffstlegen" 	 offset =  "6" > </field>
		<field type = "1_bit"  name = "dxtx_cmn_txlocalvsshibyp" 	 offset =  "5" > </field>
		<field type = "1_bit"  name = "dxtx_cmn_txpdnusevcciog" 	 offset =  "4" > </field>
		<field type = "1_bit"  name = "dxtx_cmn_txpupusevcciog" 	 offset =  "3" > </field>
		<field type = "1_bit"  name = "dxtx_cmn_txvddqodten" 	 offset =  "2" > </field>
		<field type = "1_bit"  name = "dxtx_cmn_txvssodten" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "dxtx_cmn_txvttodten" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRDATA_CR_DQTXCTL0_READ" type = "group">
		<field type = "DDRDATA_CR_DQTXCTL0_STRUCT" name = "DDRDATA_CR_DQTXCTL0"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRDATA_CR_DQTXCTL0:Reserved17</value>
				<value>DDRDATA_CR_DQTXCTL0:dqtx_cmn_txeqcompcoeff0</value>
				<value>DDRDATA_CR_DQTXCTL0:dqtx_cmn_txeqcompcoeff1</value>
				<value>DDRDATA_CR_DQTXCTL0:dqtx_cmn_txeqcompcoeff2</value>
				<value>DDRDATA_CR_DQTXCTL0:dqtx_cmn_txeqconstz</value>
				<value>DDRDATA_CR_DQTXCTL0:dqtx_cmn_txeqenntap</value>
				<value>DDRDATA_CR_DQTXCTL0:dqtx_cmn_txeqenpreset</value>
				<value>DDRDATA_CR_DQTXCTL0:dqtx_cmn_txidlemodedrvdata</value>
				<value>DDRDATA_CR_DQTXCTL0:dqtx_cmn_txidlemodedrven</value>
				<value>DDRDATA_CR_DQTXCTL0:dxtx_cmn_forceodtoff</value>
				<value>DDRDATA_CR_DQTXCTL0:dxtx_cmn_forceodton</value>
				<value>DDRDATA_CR_DQTXCTL0:dqtx_cmn_txodtstatlegendq</value>
				<value>DDRDATA_CR_DQTXCTL0:dxtx_cmn_ennmospup</value>
				<value>DDRDATA_CR_DQTXCTL0:dxtx_cmn_txdyncpadreduxdis</value>
				<value>DDRDATA_CR_DQTXCTL0:dqtx_cmn_txvsshiffstlegen</value>
				<value>DDRDATA_CR_DQTXCTL0:dxtx_cmn_txlocalvsshibyp</value>
				<value>DDRDATA_CR_DQTXCTL0:dxtx_cmn_txpdnusevcciog</value>
				<value>DDRDATA_CR_DQTXCTL0:dxtx_cmn_txpupusevcciog</value>
				<value>DDRDATA_CR_DQTXCTL0:dxtx_cmn_txvddqodten</value>
				<value>DDRDATA_CR_DQTXCTL0:dxtx_cmn_txvssodten</value>
				<value>DDRDATA_CR_DQTXCTL0:dxtx_cmn_txvttodten</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRDATA_CR_MDLLCTL0_STRUCT" type = "group" size = "32">
		<field type = "1_bit"  name = "mdll_cmn_extfreezeen" 	 offset =  "31" > </field>
		<field type = "1_bit"  name = "mdll_cmn_extfreezeval" 	 offset =  "30" > </field>
		<field type = "1_bit"  name = "mdll_cmn_extwlen" 	 offset =  "29" > </field>
		<field type = "1_bit"  name = "mdll_cmn_extwlerr" 	 offset =  "28" > </field>
		<field type = "1_bit"  name = "mdll_cmn_extwlval" 	 offset =  "27" > </field>
		<field type = "1_bit"  name = "mdll_cmn_mdllen" 	 offset =  "26" > </field>
		<field type = "8_bit"  name = "mdll_cmn_pien" 	 offset =  "18" > </field>
		<field type = "1_bit"  name = "mdll_cmn_mdlllock" 	 offset =  "17" > </field>
		<field type = "1_bit"  name = "mdll_cmn_phdeterr" 	 offset =  "16" > </field>
		<field type = "2_bit"  name = "mdll_cmn_mdllengthsel" 	 offset =  "14" > </field>
		<field type = "1_bit"  name = "mdll_cmn_dllbypassen" 	 offset =  "13" > </field>
		<field type = "1_bit"  name = "mdll_cmn_weaklocken" 	 offset =  "12" > </field>
		<field type = "1_bit"  name = "mdll_cmn_wlrdacholden" 	 offset =  "11" > </field>
		<field type = "1_bit"  name = "mdll_cmn_wlphgenin" 	 offset =  "10" > </field>
		<field type = "1_bit"  name = "parkval_ovr_val" 	 offset =  "9" > </field>
		<field type = "6_bit"  name = "mdll_cmn_ldoffcodepi" 	 offset =  "3" > </field>
		<field type = "1_bit"  name = "mdll_cmn_turboonstartup" 	 offset =  "2" > </field>
		<field type = "2_bit"  name = "mdll_cmn_turbocaptrim" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRDATA_CR_MDLLCTL0_READ" type = "group">
		<field type = "DDRDATA_CR_MDLLCTL0_STRUCT" name = "DDRDATA_CR_MDLLCTL0"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRDATA_CR_MDLLCTL0:mdll_cmn_extfreezeen</value>
				<value>DDRDATA_CR_MDLLCTL0:mdll_cmn_extfreezeval</value>
				<value>DDRDATA_CR_MDLLCTL0:mdll_cmn_extwlen</value>
				<value>DDRDATA_CR_MDLLCTL0:mdll_cmn_extwlerr</value>
				<value>DDRDATA_CR_MDLLCTL0:mdll_cmn_extwlval</value>
				<value>DDRDATA_CR_MDLLCTL0:mdll_cmn_mdllen</value>
				<value>DDRDATA_CR_MDLLCTL0:mdll_cmn_pien</value>
				<value>DDRDATA_CR_MDLLCTL0:mdll_cmn_mdlllock</value>
				<value>DDRDATA_CR_MDLLCTL0:mdll_cmn_phdeterr</value>
				<value>DDRDATA_CR_MDLLCTL0:mdll_cmn_mdllengthsel</value>
				<value>DDRDATA_CR_MDLLCTL0:mdll_cmn_dllbypassen</value>
				<value>DDRDATA_CR_MDLLCTL0:mdll_cmn_weaklocken</value>
				<value>DDRDATA_CR_MDLLCTL0:mdll_cmn_wlrdacholden</value>
				<value>DDRDATA_CR_MDLLCTL0:mdll_cmn_wlphgenin</value>
				<value>DDRDATA_CR_MDLLCTL0:parkval_ovr_val</value>
				<value>DDRDATA_CR_MDLLCTL0:mdll_cmn_ldoffcodepi</value>
				<value>DDRDATA_CR_MDLLCTL0:mdll_cmn_turboonstartup</value>
				<value>DDRDATA_CR_MDLLCTL0:mdll_cmn_turbocaptrim</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRDATA_CR_MDLLCTL2_STRUCT" type = "group" size = "32">
		<field type = "1_bit"  name = "mdll_cmn_ldofbdivsel" 	 offset =  "31" > </field>
		<field type = "3_bit"  name = "spare" 	 offset =  "28" > </field>
		<field type = "6_bit"  name = "mdll_cmn_ldoffcodewl" 	 offset =  "22" > </field>
		<field type = "8_bit"  name = "mdll_cmn_ldoffcodelock" 	 offset =  "14" > </field>
		<field type = "4_bit"  name = "mdll_cmn_vcdldcccode" 	 offset =  "10" > </field>
		<field type = "5_bit"  name = "mdll_cmn_vctlcompoffsetcal" 	 offset =  "5" > </field>
		<field type = "2_bit"  name = "mdll_cmn_ldoffreadsegen" 	 offset =  "3" > </field>
		<field type = "1_bit"  name = "mdll_cmn_dllldoen" 	 offset =  "2" > </field>
		<field type = "1_bit"  name = "mdll_cmn_dccen" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "mdll_cmn_dcdtargclksel" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRDATA_CR_MDLLCTL2_READ" type = "group">
		<field type = "DDRDATA_CR_MDLLCTL2_STRUCT" name = "DDRDATA_CR_MDLLCTL2"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRDATA_CR_MDLLCTL2:mdll_cmn_ldofbdivsel</value>
				<value>DDRDATA_CR_MDLLCTL2:spare</value>
				<value>DDRDATA_CR_MDLLCTL2:mdll_cmn_ldoffcodewl</value>
				<value>DDRDATA_CR_MDLLCTL2:mdll_cmn_ldoffcodelock</value>
				<value>DDRDATA_CR_MDLLCTL2:mdll_cmn_vcdldcccode</value>
				<value>DDRDATA_CR_MDLLCTL2:mdll_cmn_vctlcompoffsetcal</value>
				<value>DDRDATA_CR_MDLLCTL2:mdll_cmn_ldoffreadsegen</value>
				<value>DDRDATA_CR_MDLLCTL2:mdll_cmn_dllldoen</value>
				<value>DDRDATA_CR_MDLLCTL2:mdll_cmn_dccen</value>
				<value>DDRDATA_CR_MDLLCTL2:mdll_cmn_dcdtargclksel</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRDATA_CR_MDLLCTL3_STRUCT" type = "group" size = "32">
		<field type = "2_bit"  name = "mdll_cmn_vcdlcben" 	 offset =  "30" > </field>
		<field type = "2_bit"  name = "rxsdl_cmn_rxvcdlcben" 	 offset =  "28" > </field>
		<field type = "7_bit"  name = "mdll_cmn_ldoffcoderead" 	 offset =  "21" > </field>
		<field type = "1_bit"  name = "mdll_cmn_vctldaccompareout" 	 offset =  "20" > </field>
		<field type = "6_bit"  name = "mdll_cmn_rloadcomp" 	 offset =  "14" > </field>
		<field type = "4_bit"  name = "mdll_cmn_ldonbiasctrl" 	 offset =  "10" > </field>
		<field type = "5_bit"  name = "mdll_cmn_ldonbiasvrefcode" 	 offset =  "5" > </field>
		<field type = "1_bit"  name = "mdll_cmn_ldoforceen" 	 offset =  "4" > </field>
		<field type = "1_bit"  name = "mdll_cmn_ldolocalvsshibypass" 	 offset =  "3" > </field>
		<field type = "3_bit"  name = "mdll_cmn_ldopbiasctrl" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRDATA_CR_MDLLCTL3_READ" type = "group">
		<field type = "DDRDATA_CR_MDLLCTL3_STRUCT" name = "DDRDATA_CR_MDLLCTL3"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRDATA_CR_MDLLCTL3:mdll_cmn_vcdlcben</value>
				<value>DDRDATA_CR_MDLLCTL3:rxsdl_cmn_rxvcdlcben</value>
				<value>DDRDATA_CR_MDLLCTL3:mdll_cmn_ldoffcoderead</value>
				<value>DDRDATA_CR_MDLLCTL3:mdll_cmn_vctldaccompareout</value>
				<value>DDRDATA_CR_MDLLCTL3:mdll_cmn_rloadcomp</value>
				<value>DDRDATA_CR_MDLLCTL3:mdll_cmn_ldonbiasctrl</value>
				<value>DDRDATA_CR_MDLLCTL3:mdll_cmn_ldonbiasvrefcode</value>
				<value>DDRDATA_CR_MDLLCTL3:mdll_cmn_ldoforceen</value>
				<value>DDRDATA_CR_MDLLCTL3:mdll_cmn_ldolocalvsshibypass</value>
				<value>DDRDATA_CR_MDLLCTL3:mdll_cmn_ldopbiasctrl</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRDATA_CR_PMFSM_STRUCT" type = "group" size = "32">
		<field type = "4_bit"  name = "pmctrlfsm_ovrdval" 	 offset =  "28" > </field>
		<field type = "1_bit"  name = "pmctrlfsm_ovrden" 	 offset =  "27" > </field>
		<field type = "1_bit"  name = "iniIP_PCH::O_VENDOR_TDOne_status" 	 offset =  "26" > </field>
		<field type = "1_bit"  name = "Vsshipwrgood" 	 offset =  "25" > </field>
		<field type = "4_bit"  name = "current_pmctrlfsm_state" 	 offset =  "21" > </field>
		<field type = "21_bit"  name = "spare" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRDATA_CR_PMFSM_READ" type = "group">
		<field type = "DDRDATA_CR_PMFSM_STRUCT" name = "DDRDATA_CR_PMFSM"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRDATA_CR_PMFSM:pmctrlfsm_ovrdval</value>
				<value>DDRDATA_CR_PMFSM:pmctrlfsm_ovrden</value>
				<value>DDRDATA_CR_PMFSM:iniIP_PCH::O_VENDOR_TDOne_status</value>
				<value>DDRDATA_CR_PMFSM:Vsshipwrgood</value>
				<value>DDRDATA_CR_PMFSM:current_pmctrlfsm_state</value>
				<value>DDRDATA_CR_PMFSM:spare</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_STRUCT" type = "group" size = "32">
		<field type = "6_bit"  name = "spare" 	 offset =  "26" > </field>
		<field type = "7_bit"  name = "rxsdldqsnpicode" 	 offset =  "19" > </field>
		<field type = "7_bit"  name = "rxsdldqsppicode" 	 offset =  "12" > </field>
		<field type = "12_bit"  name = "rxrcvenpi" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ" type = "group">
		<field type = "DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_STRUCT" name = "DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR:spare</value>
				<value>DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR:rxsdldqsnpicode</value>
				<value>DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR:rxsdldqsppicode</value>
				<value>DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR:rxrcvenpi</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRDATA_CR_SDLCTL0_STRUCT" type = "group" size = "32">
		<field type = "1_bit"  name = "rxsdl_cmn_srzclkenrcven" 	 offset =  "31" > </field>
		<field type = "1_bit"  name = "rxsdl_cmn_enabledqsnrcven" 	 offset =  "30" > </field>
		<field type = "1_bit"  name = "rxsdl_cmn_rxmatchedpathen" 	 offset =  "29" > </field>
		<field type = "1_bit"  name = "rxsdl_cmn_rxunmatchclkinv" 	 offset =  "28" > </field>
		<field type = "1_bit"  name = "rxsdl_cmn_sdlen" 	 offset =  "27" > </field>
		<field type = "1_bit"  name = "rxsdl_cmn_mdlllen2gearratio" 	 offset =  "26" > </field>
		<field type = "1_bit"  name = "rxsdl_cmn_rxamp2pixoverovr" 	 offset =  "25" > </field>
		<field type = "4_bit"  name = "rxsdl_cmn_rxamp2pixoverselpin" 	 offset =  "21" > </field>
		<field type = "4_bit"  name = "rxsdl_cmn_rxamp2pixoverselpip" 	 offset =  "17" > </field>
		<field type = "17_bit"  name = "spare" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRDATA_CR_SDLCTL0_READ" type = "group">
		<field type = "DDRDATA_CR_SDLCTL0_STRUCT" name = "DDRDATA_CR_SDLCTL0"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRDATA_CR_SDLCTL0:rxsdl_cmn_srzclkenrcven</value>
				<value>DDRDATA_CR_SDLCTL0:rxsdl_cmn_enabledqsnrcven</value>
				<value>DDRDATA_CR_SDLCTL0:rxsdl_cmn_rxmatchedpathen</value>
				<value>DDRDATA_CR_SDLCTL0:rxsdl_cmn_rxunmatchclkinv</value>
				<value>DDRDATA_CR_SDLCTL0:rxsdl_cmn_sdlen</value>
				<value>DDRDATA_CR_SDLCTL0:rxsdl_cmn_mdlllen2gearratio</value>
				<value>DDRDATA_CR_SDLCTL0:rxsdl_cmn_rxamp2pixoverovr</value>
				<value>DDRDATA_CR_SDLCTL0:rxsdl_cmn_rxamp2pixoverselpin</value>
				<value>DDRDATA_CR_SDLCTL0:rxsdl_cmn_rxamp2pixoverselpip</value>
				<value>DDRDATA_CR_SDLCTL0:spare</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRDATA_CR_SDLCTL1_STRUCT" type = "group" size = "32">
		<field type = "1_bit"  name = "rxsdl_cmn_srzclkend0" 	 offset =  "31" > </field>
		<field type = "6_bit"  name = "rxsdl_cmn_rxsdlbwsel" 	 offset =  "25" > </field>
		<field type = "3_bit"  name = "rxsdl_cmn_burstlen" 	 offset =  "22" > </field>
		<field type = "1_bit"  name = "rxsdl_cmn_passrcvenondqsfall" 	 offset =  "21" > </field>
		<field type = "8_bit"  name = "rxsdl_cmn_pbddlycodedqenptr" 	 offset =  "13" > </field>
		<field type = "1_bit"  name = "rxsdl_cmn_qualifysdlwithrcven" 	 offset =  "12" > </field>
		<field type = "1_bit"  name = "rxsdl_cmn_readlevel" 	 offset =  "11" > </field>
		<field type = "5_bit"  name = "rxsdl_cmn_rxphsdrvprocsel" 	 offset =  "6" > </field>
		<field type = "3_bit"  name = "rxsdl_cmn_rxpicapsel" 	 offset =  "3" > </field>
		<field type = "1_bit"  name = "rxsdl_cmn_rxpienable" 	 offset =  "2" > </field>
		<field type = "2_bit"  name = "rxsdl_cmn_rxsdllengthsel" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRDATA_CR_SDLCTL1_READ" type = "group">
		<field type = "DDRDATA_CR_SDLCTL1_STRUCT" name = "DDRDATA_CR_SDLCTL1"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRDATA_CR_SDLCTL1:rxsdl_cmn_srzclkend0</value>
				<value>DDRDATA_CR_SDLCTL1:rxsdl_cmn_rxsdlbwsel</value>
				<value>DDRDATA_CR_SDLCTL1:rxsdl_cmn_burstlen</value>
				<value>DDRDATA_CR_SDLCTL1:rxsdl_cmn_passrcvenondqsfall</value>
				<value>DDRDATA_CR_SDLCTL1:rxsdl_cmn_pbddlycodedqenptr</value>
				<value>DDRDATA_CR_SDLCTL1:rxsdl_cmn_qualifysdlwithrcven</value>
				<value>DDRDATA_CR_SDLCTL1:rxsdl_cmn_readlevel</value>
				<value>DDRDATA_CR_SDLCTL1:rxsdl_cmn_rxphsdrvprocsel</value>
				<value>DDRDATA_CR_SDLCTL1:rxsdl_cmn_rxpicapsel</value>
				<value>DDRDATA_CR_SDLCTL1:rxsdl_cmn_rxpienable</value>
				<value>DDRDATA_CR_SDLCTL1:rxsdl_cmn_rxsdllengthsel</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_STRUCT" type = "group" size = "32">
		<field type = "8_bit"  name = "spare" 	 offset =  "24" > </field>
		<field type = "12_bit"  name = "txdqsdelay" 	 offset =  "12" > </field>
		<field type = "12_bit"  name = "txdqdelay" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ" type = "group">
		<field type = "DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_STRUCT" name = "DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR:spare</value>
				<value>DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR:txdqsdelay</value>
				<value>DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR:txdqdelay</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRDATA_CR_TXPBDOFFSET0_STRUCT" type = "group" size = "32">
		<field type = "6_bit"  name = "dq0_txpbddoffset" 	 offset =  "26" > </field>
		<field type = "6_bit"  name = "dq1_txpbddoffset" 	 offset =  "20" > </field>
		<field type = "6_bit"  name = "dq2_txpbddoffset" 	 offset =  "14" > </field>
		<field type = "6_bit"  name = "dq3_txpbddoffset" 	 offset =  "8" > </field>
		<field type = "6_bit"  name = "dq4_txpbddoffset" 	 offset =  "2" > </field>
		<field type = "1_bit"  name = "dq0_txpbd_ph90incr" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "dq1_txpbd_ph90incr" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRDATA_CR_TXPBDOFFSET0_READ" type = "group">
		<field type = "DDRDATA_CR_TXPBDOFFSET0_STRUCT" name = "DDRDATA_CR_TXPBDOFFSET0"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRDATA_CR_TXPBDOFFSET0:dq0_txpbddoffset</value>
				<value>DDRDATA_CR_TXPBDOFFSET0:dq1_txpbddoffset</value>
				<value>DDRDATA_CR_TXPBDOFFSET0:dq2_txpbddoffset</value>
				<value>DDRDATA_CR_TXPBDOFFSET0:dq3_txpbddoffset</value>
				<value>DDRDATA_CR_TXPBDOFFSET0:dq4_txpbddoffset</value>
				<value>DDRDATA_CR_TXPBDOFFSET0:dq0_txpbd_ph90incr</value>
				<value>DDRDATA_CR_TXPBDOFFSET0:dq1_txpbd_ph90incr</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRDATA_CR_TXPBDOFFSET1_STRUCT" type = "group" size = "32">
		<field type = "6_bit"  name = "dq5_txpbddoffset" 	 offset =  "26" > </field>
		<field type = "6_bit"  name = "dq6_txpbddoffset" 	 offset =  "20" > </field>
		<field type = "6_bit"  name = "dq7_txpbddoffset" 	 offset =  "14" > </field>
		<field type = "6_bit"  name = "dqs_txpbddo" 	 offset =  "8" > </field>
		<field type = "1_bit"  name = "dq2_txpbd_ph90incr" 	 offset =  "7" > </field>
		<field type = "1_bit"  name = "dq3_txpbd_ph90incr" 	 offset =  "6" > </field>
		<field type = "1_bit"  name = "dq4_txpbd_ph90incr" 	 offset =  "5" > </field>
		<field type = "1_bit"  name = "dq5_txpbd_ph90incr" 	 offset =  "4" > </field>
		<field type = "1_bit"  name = "dq6_txpbd_ph90incr" 	 offset =  "3" > </field>
		<field type = "1_bit"  name = "dq7_txpbd_ph90incr" 	 offset =  "2" > </field>
		<field type = "1_bit"  name = "dqs_txpbd_ph90incr" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "Reserved3" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRDATA_CR_TXPBDOFFSET1_READ" type = "group">
		<field type = "DDRDATA_CR_TXPBDOFFSET1_STRUCT" name = "DDRDATA_CR_TXPBDOFFSET1"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRDATA_CR_TXPBDOFFSET1:dq5_txpbddoffset</value>
				<value>DDRDATA_CR_TXPBDOFFSET1:dq6_txpbddoffset</value>
				<value>DDRDATA_CR_TXPBDOFFSET1:dq7_txpbddoffset</value>
				<value>DDRDATA_CR_TXPBDOFFSET1:dqs_txpbddo</value>
				<value>DDRDATA_CR_TXPBDOFFSET1:dq2_txpbd_ph90incr</value>
				<value>DDRDATA_CR_TXPBDOFFSET1:dq3_txpbd_ph90incr</value>
				<value>DDRDATA_CR_TXPBDOFFSET1:dq4_txpbd_ph90incr</value>
				<value>DDRDATA_CR_TXPBDOFFSET1:dq5_txpbd_ph90incr</value>
				<value>DDRDATA_CR_TXPBDOFFSET1:dq6_txpbd_ph90incr</value>
				<value>DDRDATA_CR_TXPBDOFFSET1:dq7_txpbd_ph90incr</value>
				<value>DDRDATA_CR_TXPBDOFFSET1:dqs_txpbd_ph90incr</value>
				<value>DDRDATA_CR_TXPBDOFFSET1:Reserved3</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRDATA_CR_VCCDLLCOMPDATA_STRUCT" type = "group" size = "32">
		<field type = "1_bit"  name = "Spare" 	 offset =  "31" > </field>
		<field type = "3_bit"  name = "Targetnui" 	 offset =  "28" > </field>
		<field type = "2_bit"  name = "Offsetnui" 	 offset =  "26" > </field>
		<field type = "2_bit"  name = "cben" 	 offset =  "24" > </field>
		<field type = "6_bit"  name = "rloaddqs" 	 offset =  "18" > </field>
		<field type = "6_bit"  name = "Dll_bwsel" 	 offset =  "12" > </field>
		<field type = "6_bit"  name = "Dll_codewl" 	 offset =  "6" > </field>
		<field type = "6_bit"  name = "Dll_codepi" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRDATA_CR_VCCDLLCOMPDATA_READ" type = "group">
		<field type = "DDRDATA_CR_VCCDLLCOMPDATA_STRUCT" name = "DDRDATA_CR_VCCDLLCOMPDATA"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRDATA_CR_VCCDLLCOMPDATA:Spare</value>
				<value>DDRDATA_CR_VCCDLLCOMPDATA:Targetnui</value>
				<value>DDRDATA_CR_VCCDLLCOMPDATA:Offsetnui</value>
				<value>DDRDATA_CR_VCCDLLCOMPDATA:cben</value>
				<value>DDRDATA_CR_VCCDLLCOMPDATA:rloaddqs</value>
				<value>DDRDATA_CR_VCCDLLCOMPDATA:Dll_bwsel</value>
				<value>DDRDATA_CR_VCCDLLCOMPDATA:Dll_codewl</value>
				<value>DDRDATA_CR_VCCDLLCOMPDATA:Dll_codepi</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRIOLVR_CR_AFE_CTRL1_NEW_STRUCT" type = "group" size = "32">
		<field type = "1_bit"  name = "spare0" 	 offset =  "31" > </field>
		<field type = "5_bit"  name = "iolvrtop_cmn_lvroffsetcal" 	 offset =  "26" > </field>
		<field type = "1_bit"  name = "iolvrtop_cmn_fbdivsel" 	 offset =  "25" > </field>
		<field type = "1_bit"  name = "iolvrtop_cmn_lvrrefsel" 	 offset =  "24" > </field>
		<field type = "8_bit"  name = "iolvrtop_cmn_codebiasleg" 	 offset =  "16" > </field>
		<field type = "8_bit"  name = "iolvrtop_cmn_codeffleg" 	 offset =  "8" > </field>
		<field type = "8_bit"  name = "iolvrtop_cmn_codelvrleg" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRIOLVR_CR_AFE_CTRL1_NEW_READ" type = "group">
		<field type = "DDRIOLVR_CR_AFE_CTRL1_NEW_STRUCT" name = "DDRIOLVR_CR_AFE_CTRL1_NEW"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DDRIOLVR_CR_AFE_CTRL1_NEW:spare0</value>
				<value>DDRIOLVR_CR_AFE_CTRL1_NEW:iolvrtop_cmn_lvroffsetcal</value>
				<value>DDRIOLVR_CR_AFE_CTRL1_NEW:iolvrtop_cmn_fbdivsel</value>
				<value>DDRIOLVR_CR_AFE_CTRL1_NEW:iolvrtop_cmn_lvrrefsel</value>
				<value>DDRIOLVR_CR_AFE_CTRL1_NEW:iolvrtop_cmn_codebiasleg</value>
				<value>DDRIOLVR_CR_AFE_CTRL1_NEW:iolvrtop_cmn_codeffleg</value>
				<value>DDRIOLVR_CR_AFE_CTRL1_NEW:iolvrtop_cmn_codelvrleg</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DFI_INTF_CNS_STRUCT" type = "group" size = "32">
		<field type = "20_bit"  name = "reserved7" 	 offset =  "12" > </field>
		<field type = "1_bit"  name = "dfi_init_start" 	 offset =  "11" > </field>
		<field type = "1_bit"  name = "en_dfi_init_complete_on_freq_change" 	 offset =  "10" > </field>
		<field type = "2_bit"  name = "dfi_freq_ratio" 	 offset =  "8" > </field>
		<field type = "5_bit"  name = "dfi_frequency" 	 offset =  "3" > </field>
		<field type = "1_bit"  name = "spid_init_complete" 	 offset =  "2" > </field>
		<field type = "1_bit"  name = "dfitrans_init_complete" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "dfi_init_complete" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DFI_INTF_CNS_READ" type = "group">
		<field type = "DFI_INTF_CNS_STRUCT" name = "DFI_INTF_CNS"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>DFI_INTF_CNS:reserved7</value>
				<value>DFI_INTF_CNS:dfi_init_start</value>
				<value>DFI_INTF_CNS:en_dfi_init_complete_on_freq_change</value>
				<value>DFI_INTF_CNS:dfi_freq_ratio</value>
				<value>DFI_INTF_CNS:dfi_frequency</value>
				<value>DFI_INTF_CNS:spid_init_complete</value>
				<value>DFI_INTF_CNS:dfitrans_init_complete</value>
				<value>DFI_INTF_CNS:dfi_init_complete</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "JEDEC_RELATED_CFG_STRUCT" type = "group" size = "32">
		<field type = "3_bit"  name = "reserved11" 	 offset =  "29" > </field>
		<field type = "2_bit"  name = "lpddr4_bl_ch1_rk1_ovrval" 	 offset =  "27" > </field>
		<field type = "2_bit"  name = "lpddr4_bl_ch1_rk0_ovrval" 	 offset =  "25" > </field>
		<field type = "2_bit"  name = "lpddr4_bl_ch0_rk1_ovrval" 	 offset =  "23" > </field>
		<field type = "2_bit"  name = "lpddr4_bl_ch0_rk0_ovrval" 	 offset =  "21" > </field>
		<field type = "2_bit"  name = "lpddr5_bank_org_ch1_rk1_ovrval" 	 offset =  "19" > </field>
		<field type = "2_bit"  name = "lpddr5_bank_org_ch1_rk0_ovrval" 	 offset =  "17" > </field>
		<field type = "2_bit"  name = "lpddr5_bank_org_ch0_rk1_ovrval" 	 offset =  "15" > </field>
		<field type = "2_bit"  name = "lpddr5_bank_org_ch0_rk0_ovrval" 	 offset =  "13" > </field>
		<field type = "1_bit"  name = "ddr5_rdcrc_ch0_rk1_ovrval" 	 offset =  "12" > </field>
		<field type = "1_bit"  name = "ddr5_rdcrc_ch0_rk0_ovrval" 	 offset =  "11" > </field>
		<field type = "2_bit"  name = "ddr5_wrcrc_ch0_rk1_ovrval" 	 offset =  "9" > </field>
		<field type = "2_bit"  name = "ddr5_wrcrc_ch0_rk0_ovrval" 	 offset =  "7" > </field>
		<field type = "2_bit"  name = "ddr5_alternate_bl_ch0_rk1_ovrval" 	 offset =  "5" > </field>
		<field type = "2_bit"  name = "ddr5_alternate_bl_ch0_rk0_ovrval" 	 offset =  "3" > </field>
		<field type = "1_bit"  name = "mr_capture_registers_override_en" 	 offset =  "2" > </field>
		<field type = "1_bit"  name = "ddr5_enable_wrcmd_for_wrp" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "lpddr5_enable_wrcmd_for_wrx" 	 offset =  "0" > </field>
	</structure>


	<structure name = "JEDEC_RELATED_CFG_READ" type = "group">
		<field type = "JEDEC_RELATED_CFG_STRUCT" name = "JEDEC_RELATED_CFG"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>JEDEC_RELATED_CFG:reserved11</value>
				<value>JEDEC_RELATED_CFG:lpddr4_bl_ch1_rk1_ovrval</value>
				<value>JEDEC_RELATED_CFG:lpddr4_bl_ch1_rk0_ovrval</value>
				<value>JEDEC_RELATED_CFG:lpddr4_bl_ch0_rk1_ovrval</value>
				<value>JEDEC_RELATED_CFG:lpddr4_bl_ch0_rk0_ovrval</value>
				<value>JEDEC_RELATED_CFG:lpddr5_bank_org_ch1_rk1_ovrval</value>
				<value>JEDEC_RELATED_CFG:lpddr5_bank_org_ch1_rk0_ovrval</value>
				<value>JEDEC_RELATED_CFG:lpddr5_bank_org_ch0_rk1_ovrval</value>
				<value>JEDEC_RELATED_CFG:lpddr5_bank_org_ch0_rk0_ovrval</value>
				<value>JEDEC_RELATED_CFG:ddr5_rdcrc_ch0_rk1_ovrval</value>
				<value>JEDEC_RELATED_CFG:ddr5_rdcrc_ch0_rk0_ovrval</value>
				<value>JEDEC_RELATED_CFG:ddr5_wrcrc_ch0_rk1_ovrval</value>
				<value>JEDEC_RELATED_CFG:ddr5_wrcrc_ch0_rk0_ovrval</value>
				<value>JEDEC_RELATED_CFG:ddr5_alternate_bl_ch0_rk1_ovrval</value>
				<value>JEDEC_RELATED_CFG:ddr5_alternate_bl_ch0_rk0_ovrval</value>
				<value>JEDEC_RELATED_CFG:mr_capture_registers_override_en</value>
				<value>JEDEC_RELATED_CFG:ddr5_enable_wrcmd_for_wrp</value>
				<value>JEDEC_RELATED_CFG:lpddr5_enable_wrcmd_for_wrx</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "MCMISCSSAUG_CR_PHYPMSTATUS_STRUCT" type = "group" size = "32">
		<field type = "11_bit"  name = "spares" 	 offset =  "21" > </field>
		<field type = "5_bit"  name = "currentstate" 	 offset =  "16" > </field>
		<field type = "2_bit"  name = "spares0" 	 offset =  "14" > </field>
		<field type = "1_bit_kill"  name = "initcomplete" 	 offset =  "13" > </field>
		<field type = "1_bit"  name = "vregoffset" 	 offset =  "12" > </field>
		<field type = "1_bit"  name = "compupdate" 	 offset =  "11" > </field>
		<field type = "1_bit"  name = "compdist" 	 offset =  "10" > </field>
		<field type = "1_bit_kill"  name = "compfsm" 	 offset =  "9" > </field>
		<field type = "1_bit"  name = "stablexxclk" 	 offset =  "8" > </field>
		<field type = "1_bit"  name = "pgdimmvref" 	 offset =  "7" > </field>
		<field type = "1_bit"  name = "firstcomp" 	 offset =  "6" > </field>
		<field type = "1_bit_kill"  name = "pgvsxhi" 	 offset =  "5" > </field>
		<field type = "1_bit_kill"  name = "dlllock" 	 offset =  "4" > </field>
		<field type = "1_bit"  name = "sagfusepush" 	 offset =  "3" > </field>
		<field type = "1_bit_kill"  name = "pgvccdd2g" 	 offset =  "2" > </field>
		<field type = "1_bit_kill"  name = "pgvcciog" 	 offset =  "1" > </field>
		<field type = "1_bit_kill"  name = "pgvccsag" 	 offset =  "0" > </field>
	</structure>


	<structure name = "MCMISCSSAUG_CR_PHYPMSTATUS_READ" type = "group">
		<field type = "MCMISCSSAUG_CR_PHYPMSTATUS_STRUCT" name = "MCMISCSSAUG_CR_PHYPMSTATUS"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>MCMISCSSAUG_CR_PHYPMSTATUS:spares</value>
				<value>MCMISCSSAUG_CR_PHYPMSTATUS:currentstate</value>
				<value>MCMISCSSAUG_CR_PHYPMSTATUS:spares0</value>
				<value>MCMISCSSAUG_CR_PHYPMSTATUS:initcomplete</value>
				<value>MCMISCSSAUG_CR_PHYPMSTATUS:vregoffset</value>
				<value>MCMISCSSAUG_CR_PHYPMSTATUS:compupdate</value>
				<value>MCMISCSSAUG_CR_PHYPMSTATUS:compdist</value>
				<value>MCMISCSSAUG_CR_PHYPMSTATUS:compfsm</value>
				<value>MCMISCSSAUG_CR_PHYPMSTATUS:stablexxclk</value>
				<value>MCMISCSSAUG_CR_PHYPMSTATUS:pgdimmvref</value>
				<value>MCMISCSSAUG_CR_PHYPMSTATUS:firstcomp</value>
				<value>MCMISCSSAUG_CR_PHYPMSTATUS:pgvsxhi</value>
				<value>MCMISCSSAUG_CR_PHYPMSTATUS:dlllock</value>
				<value>MCMISCSSAUG_CR_PHYPMSTATUS:sagfusepush</value>
				<value>MCMISCSSAUG_CR_PHYPMSTATUS:pgvccdd2g</value>
				<value>MCMISCSSAUG_CR_PHYPMSTATUS:pgvcciog</value>
				<value>MCMISCSSAUG_CR_PHYPMSTATUS:pgvccsag</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "MISCS_CR_LJPLL_STATUS_CFG_STRUCT" type = "group" size = "32">
		<field type = "27_bit"  name = "reserved6" 	 offset =  "5" > </field>
		<field type = "1_bit"  name = "oljpll_fusa_cat_phase_error" 	 offset =  "4" > </field>
		<field type = "1_bit"  name = "oljpll_pll_lock_final_raw_h" 	 offset =  "3" > </field>
		<field type = "1_bit"  name = "oljpll_pll_lock_early_h" 	 offset =  "2" > </field>
		<field type = "1_bit"  name = "oljpll_pll_fuse_dnld_done_h" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "oljpll_odcs_kill_obsrv_h" 	 offset =  "0" > </field>
	</structure>


	<structure name = "MISCS_CR_LJPLL_STATUS_CFG_READ" type = "group">
		<field type = "MISCS_CR_LJPLL_STATUS_CFG_STRUCT" name = "MISCS_CR_LJPLL_STATUS_CFG"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>MISCS_CR_LJPLL_STATUS_CFG:reserved6</value>
				<value>MISCS_CR_LJPLL_STATUS_CFG:oljpll_fusa_cat_phase_error</value>
				<value>MISCS_CR_LJPLL_STATUS_CFG:oljpll_pll_lock_final_raw_h</value>
				<value>MISCS_CR_LJPLL_STATUS_CFG:oljpll_pll_lock_early_h</value>
				<value>MISCS_CR_LJPLL_STATUS_CFG:oljpll_pll_fuse_dnld_done_h</value>
				<value>MISCS_CR_LJPLL_STATUS_CFG:oljpll_odcs_kill_obsrv_h</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "MISCS_CR_PM_STATUS_STRUCT" type = "group" size = "32">
		<field type = "1_bit"  name = "spare" 	 offset =  "31" > </field>
		<field type = "3_bit"  name = "COMPFSM_state" 	 offset =  "28" > </field>
		<field type = "5_bit"  name = "HWPMFSM_state" 	 offset =  "23" > </field>
		<field type = "3_bit"  name = "LJPLL_TRIM_DIST_state" 	 offset =  "20" > </field>
		<field type = "1_bit"  name = "pm_message_ack" 	 offset =  "19" > </field>
		<field type = "1_bit_kill"  name = "iddr_fuse_dwnld_complete" 	 offset =  "18" > </field>
		<field type = "1_bit_kill"  name = "iljpll_lock_sticky" 	 offset =  "17" > </field>
		<field type = "1_bit_kill"  name = "init_complete" 	 offset =  "16" > </field>
		<field type = "1_bit"  name = "internal_seq_done_deassert" 	 offset =  "15" > </field>
		<field type = "5_bit"  name = "ispid_pm_msg" 	 offset =  "10" > </field>
		<field type = "1_bit"  name = "ispid_pm_req" 	 offset =  "9" > </field>
		<field type = "1_bit"  name = "oddr_rdy_for_fuse_dwnld" 	 offset =  "8" > </field>
		<field type = "1_bit"  name = "oljpll_locken" 	 offset =  "7" > </field>
		<field type = "1_bit"  name = "clken_sag_qx_h" 	 offset =  "6" > </field>
		<field type = "1_bit"  name = "clken_iog_qx_h" 	 offset =  "5" > </field>
		<field type = "1_bit"  name = "ddrphy_sag_rst_b_pre" 	 offset =  "4" > </field>
		<field type = "1_bit"  name = "ddrphy_iog_rst_b_pre" 	 offset =  "3" > </field>
		<field type = "1_bit"  name = "c3_state_ack" 	 offset =  "2" > </field>
		<field type = "1_bit"  name = "pcomp_starts_in_20cycles" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "pcomp_is_running" 	 offset =  "0" > </field>
	</structure>


	<structure name = "MISCS_CR_PM_STATUS_READ" type = "group">
		<field type = "MISCS_CR_PM_STATUS_STRUCT" name = "MISCS_CR_PM_STATUS"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>MISCS_CR_PM_STATUS:spare</value>
				<value>MISCS_CR_PM_STATUS:COMPFSM_state</value>
				<value>MISCS_CR_PM_STATUS:HWPMFSM_state</value>
				<value>MISCS_CR_PM_STATUS:LJPLL_TRIM_DIST_state</value>
				<value>MISCS_CR_PM_STATUS:pm_message_ack</value>
				<value>MISCS_CR_PM_STATUS:iddr_fuse_dwnld_complete</value>
				<value>MISCS_CR_PM_STATUS:iljpll_lock_sticky</value>
				<value>MISCS_CR_PM_STATUS:init_complete</value>
				<value>MISCS_CR_PM_STATUS:internal_seq_done_deassert</value>
				<value>MISCS_CR_PM_STATUS:ispid_pm_msg</value>
				<value>MISCS_CR_PM_STATUS:ispid_pm_req</value>
				<value>MISCS_CR_PM_STATUS:oddr_rdy_for_fuse_dwnld</value>
				<value>MISCS_CR_PM_STATUS:oljpll_locken</value>
				<value>MISCS_CR_PM_STATUS:clken_sag_qx_h</value>
				<value>MISCS_CR_PM_STATUS:clken_iog_qx_h</value>
				<value>MISCS_CR_PM_STATUS:ddrphy_sag_rst_b_pre</value>
				<value>MISCS_CR_PM_STATUS:ddrphy_iog_rst_b_pre</value>
				<value>MISCS_CR_PM_STATUS:c3_state_ack</value>
				<value>MISCS_CR_PM_STATUS:pcomp_starts_in_20cycles</value>
				<value>MISCS_CR_PM_STATUS:pcomp_is_running</value>
			</ituff>
		</actions>
	</structure>
	
<!--  YongQin manually adding this one start-->

	<structure name = "PMA_MCMISCSSAUG_CR_PMASTATUS_STRUCT" type = "group" size = "32">
		<field type = "17_bit"  name = "Spares" 	 offset =  "15" > </field>
		<field type = "1_bit"  name = "PMAck" 	 offset =  "14" > </field>
		<field type = "4_bit"  name = "CurrentState" 	 offset =  "10" > </field>
		<field type = "1_bit_kill"  name = "PMAIPReady" 	 offset =  "9" > </field>
		<field type = "1_bit_kill"  name = "FusePull" 	 offset =  "8" > </field>
		<field type = "1_bit_kill"  name = "PLLLocked" 	 offset =  "7" > </field>
		<field type = "4_bit"  name = "VddqResponse" 	 offset =  "3" > </field>
		<field type = "1_bit_kill"  name = "PGVccDDQ" 	 offset =  "2" > </field>
		<field type = "1_bit_kill"  name = "PGVccSAIO" 	 offset =  "1" > </field>
		<field type = "1_bit_kill"  name = "PGVccST" 	 offset =  "0" > </field>
	</structure>


	<structure name = "PMA_MCMISCSSAUG_CR_PMASTATUS_READ" type = "group">
		<field type = "PMA_MCMISCSSAUG_CR_PMASTATUS_STRUCT" name = "PMA_MCMISCSSAUG_CR_PMASTATUS"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}_{CH}_{Loop}</tname>
				<result>strgval</result>
				<value>PMA_MCMISCSSAUG_CR_PMASTATUS:Spares</value> 
				<value>PMA_MCMISCSSAUG_CR_PMASTATUS:PMAck</value> 
				<value>PMA_MCMISCSSAUG_CR_PMASTATUS:CurrentState</value> 
				<value>PMA_MCMISCSSAUG_CR_PMASTATUS:PMAIPReady</value>
				<value>PMA_MCMISCSSAUG_CR_PMASTATUS:FusePull</value>
				<value>PMA_MCMISCSSAUG_CR_PMASTATUS:PLLLocked</value>
				<value>PMA_MCMISCSSAUG_CR_PMASTATUS:VddqResponse</value>
				<value>PMA_MCMISCSSAUG_CR_PMASTATUS:PGVccDDQ</value>
				<value>PMA_MCMISCSSAUG_CR_PMASTATUS:PGVccSAIO</value>
				<value>PMA_MCMISCSSAUG_CR_PMASTATUS:PGVccST</value>
			</ituff>
		</actions>
	</structure>	
	

	<structure name = "DDRCRDATACONTROL3_STRUCT" type = "group" size = "32">
		<field type = "2_bit"  name = "dram_rddqsoffset" 	 offset =  "30" > </field>
		<field type = "1_bit"  name = "rxpion" 	 offset =  "29" > </field>
		<field type = "1_bit"  name = "lpddr" 	 offset =  "28" > </field>
		<field type = "1_bit"  name = "lpddr5" 	 offset =  "27" > </field>
		<field type = "1_bit"  name = "caparitytrain" 	 offset =  "26" > </field>
		<field type = "1_bit"  name = "commandaddrparityodd" 	 offset =  "25" > </field>
		<field type = "1_bit"  name = "wr1p5tckpostamble_enable" 	 offset =  "24" > </field>
		<field type = "1_bit"  name = "wr1p5tckpostamble_toggle" 	 offset =  "23" > </field>
		<field type = "9_bit"  name = "rxvref" 	 offset =  "14" > </field>
		<field type = "5_bit"  name = "rxreadpointer" 	 offset =  "9" > </field>
		<field type = "3_bit"  name = "rcvenwaveshape" 	 offset =  "6" > </field>
		<field type = "2_bit"  name = "rxtogglepreamble" 	 offset =  "4" > </field>
		<field type = "3_bit"  name = "rstnumpre" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "usedefaultrdptrcalc" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCRDATACONTROL3_READ" type = "group">
		<field type = "DDRCRDATACONTROL3_STRUCT" name = "DDRCRDATACONTROL3"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}</tname>
				<result>strgval</result>
				<value>DDRCRDATACONTROL3:dram_rddqsoffset</value>
				<value>DDRCRDATACONTROL3:rxpion</value>
				<value>DDRCRDATACONTROL3:lpddr</value>
				<value>DDRCRDATACONTROL3:lpddr5</value>
				<value>DDRCRDATACONTROL3:caparitytrain</value>
				<value>DDRCRDATACONTROL3:commandaddrparityodd</value>
				<value>DDRCRDATACONTROL3:wr1p5tckpostamble_enable</value>
				<value>DDRCRDATACONTROL3:wr1p5tckpostamble_toggle</value>
				<value>DDRCRDATACONTROL3:rxvref</value>
				<value>DDRCRDATACONTROL3:rxreadpointer</value>
				<value>DDRCRDATACONTROL3:rcvenwaveshape</value>
				<value>DDRCRDATACONTROL3:rxtogglepreamble</value>
				<value>DDRCRDATACONTROL3:rstnumpre</value>
				<value>DDRCRDATACONTROL3:usedefaultrdptrcalc</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCRMARGINMODECONTROL0_STRUCT" type = "group" size = "32">
		<field type = "1_bit"  name = "Reserved24" 	 offset =  "31" > </field>
		<field type = "1_bit"  name = "data1" 	 offset =  "30" > </field>
		<field type = "1_bit"  name = "data0" 	 offset =  "29" > </field>
		<field type = "1_bit"  name = "laneresult" 	 offset =  "28" > </field>
		<field type = "3_bit"  name = "skip_count" 	 offset =  "25" > </field>
		<field type = "1_bit"  name = "calccenter" 	 offset =  "24" > </field>
		<field type = "2_bit"  name = "settle_time_adj" 	 offset =  "22" > </field>
		<field type = "1_bit"  name = "Reserved25" 	 offset =  "21" > </field>
		<field type = "1_bit"  name = "forceonrcven" 	 offset =  "20" > </field>
		<field type = "8_bit_limit"  name = "maxval" 	 offset =  "12" > </field>
		<field type = "8_bit"  name = "minval" 	 offset =  "4" > </field>
		<field type = "3_bit"  name = "param" 	 offset =  "1" > </field>
		<field type = "1_bit"  name = "runtest" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCRMARGINMODECONTROL0_READ" type = "group">
		<field type = "DDRCRMARGINMODECONTROL0_STRUCT" name = "DDRCRMARGINMODECONTROL0"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}</tname>
				<result>strgval</result>
				<value>DDRCRMARGINMODECONTROL0:Reserved24</value>
				<value>DDRCRMARGINMODECONTROL0:data1</value>
				<value>DDRCRMARGINMODECONTROL0:data0</value>
				<value>DDRCRMARGINMODECONTROL0:laneresult</value>
				<value>DDRCRMARGINMODECONTROL0:skip_count</value>
				<value>DDRCRMARGINMODECONTROL0:calccenter</value>
				<value>DDRCRMARGINMODECONTROL0:settle_time_adj</value>
				<value>DDRCRMARGINMODECONTROL0:Reserved25</value>
				<value>DDRCRMARGINMODECONTROL0:forceonrcven</value>
				<value>DDRCRMARGINMODECONTROL0:maxval</value>
				<value>DDRCRMARGINMODECONTROL0:minval</value>
				<value>DDRCRMARGINMODECONTROL0:param</value>
				<value>DDRCRMARGINMODECONTROL0:runtest</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCRMARGINMODEDEBUGLSB0_STRUCT" type = "group" size = "32">
		<field type = "1_bit"  name = "resultMSB" 	 offset =  "31" > </field>
		<field type = "31_bit_hex"  name = "result" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCRMARGINMODEDEBUGLSB0_READ" type = "group">
		<field type = "DDRCRMARGINMODEDEBUGLSB0_STRUCT" name = "DDRCRMARGINMODEDEBUGLSB0"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}</tname>
				<result>strgval</result>
				<value>DDRCRMARGINMODEDEBUGLSB0:resultMSB</value>
				<value>DDRCRMARGINMODEDEBUGLSB0:result</value>
			</ituff>
		</actions>
	</structure>


	<structure name = "DDRCRMARGINMODEDEBUGMSB0_STRUCT" type = "group" size = "32">
		<field type = "1_bit"  name = "resultMSB" 	 offset =  "31" > </field>
		<field type = "31_bit_hex"  name = "result" 	 offset =  "0" > </field>
	</structure>


	<structure name = "DDRCRMARGINMODEDEBUGMSB0_READ" type = "group">
		<field type = "DDRCRMARGINMODEDEBUGMSB0_STRUCT" name = "DDRCRMARGINMODEDEBUGMSB0"> </field>
		<actions>
			<ituff InnerDelimiter="_">
				<tname>MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_{TestCondition}_X_REGDUMP_{REGISTERNAME}</tname>
				<result>strgval</result>
				<value>DDRCRMARGINMODEDEBUGMSB0:resultMSB</value>
				<value>DDRCRMARGINMODEDEBUGMSB0:result</value>
			</ituff>
		</actions>
	</structure>

<!--  YongQin manually adding this one end-->	
	

<!--  WenTee total tdo bits is 14560 per channel-->

	<structure name="REGISTERDUMP_STRUCT_CH0" type="group">
		<field type="DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_READ" offset="0" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_ALL</input>
		</field>
		<field type="DDRCOMP_CR_MISCCOMPCODES_0_0_0_MCHBAR_READ" offset="32" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_MISCCOMPCODES_0_0_0_MCHBAR_ALL</input>
		</field>
		<field type="DDRCOMP_CR_DLLCOMP_VCDLCTRL_0_0_0_MCHBAR_READ" offset="64" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_DLLCOMP_VCDLCTRL_0_0_0_MCHBAR_ALL</input>
		</field>
		<field type="DDRCOMP_CR_DLLCOMP_DLLCTRL_0_0_0_MCHBAR_READ" offset="96" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_DLLCOMP_DLLCTRL_0_0_0_MCHBAR_ALL</input>
		</field>
		<field type="DDRCOMP_CR_DCCCTL4_0_0_0_MCHBAR_READ" offset="128" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_DCCCTL4_0_0_0_MCHBAR_ALL</input>
		</field>
		<field type="DDRCOMP_CR_DLLCOMP_LDOCTRL0_0_0_0_MCHBAR_READ" offset="160" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_DLLCOMP_LDOCTRL0_0_0_0_MCHBAR_ALL</input>
		</field>
		<field type="DDRCOMP_CR_COMPDLLWL_0_0_0_MCHBAR_READ" offset="192" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_COMPDLLWL_0_0_0_MCHBAR_ALL</input>
		</field>
		<field type="DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_READ" offset="224" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_ALL</input>
		</field>
		<field type="DDRCOMP_CR_DDRCRDATACOMP0_0_0_0_MCHBAR_READ" offset="256" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_DDRCRDATACOMP0_0_0_0_MCHBAR_ALL</input>
		</field>
		<field type="DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_READ" offset="288" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_ALL</input>
		</field>
		<field type="DDRCOMP_CR_DDRCRCOMPCTL0_0_0_0_MCHBAR_READ" offset="320" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_DDRCRCOMPCTL0_0_0_0_MCHBAR_ALL</input>
		</field>
		<field type="DDRCOMP_CR_DDRCRCOMPCTL3_0_0_0_MCHBAR_READ" offset="352" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_DDRCRCOMPCTL3_0_0_0_MCHBAR_ALL</input>
		</field>
		<field type="DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR_READ" offset="384" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR_ALL</input>
		</field>
		<field type="DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR_READ" offset="416" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR_ALL</input>
		</field>
		<field type="DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR_READ" offset="448" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR_ALL</input>
		</field>
		<field type="DDRCOMP_CR_RCOMP_RELCOMP_0_0_0_MCHBAR_READ" offset="480" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_RCOMP_RELCOMP_0_0_0_MCHBAR_ALL</input>
		</field>
		<field type="DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR_READ" offset="512" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR_ALL</input>
		</field>
		<field type="DDRCOMP_CR_SCOMPCTL_0_0_0_MCHBAR_READ" offset="544" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_SCOMPCTL_0_0_0_MCHBAR_ALL</input>
		</field>
		<field type="DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR_READ" offset="576" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR_ALL</input>
		</field>
		<field type="DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR_READ" offset="608" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR_ALL</input>
		</field>
		<field type="DDRCOMP_CR_DLLCOMP_SWCAPCTRL_0_0_0_MCHBAR_READ" offset="640" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_DLLCOMP_SWCAPCTRL_0_0_0_MCHBAR_ALL</input>
		</field>
		<field type="DDRCOMP_CR_DDRCRDATACOMP1_0_0_0_MCHBAR_READ" offset="672" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_DDRCRDATACOMP1_0_0_0_MCHBAR_ALL</input>
		</field>
		<field type="DDRCOMP_CR_DDRCRDATACOMPVTT_READ" offset="704" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_DDRCRDATACOMPVTT_ALL</input>
		</field>
		<field type="DDRCOMP_CR_VCCDLLCOMPDATACCC_0_0_0_MCHBAR_READ" offset="736" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_VCCDLLCOMPDATACCC_0_0_0_MCHBAR_ALL</input>
		</field>
		<field type="DDRCCC_CR_CLKALIGNSTATUS_READ" offset="768" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCCC_CR_CLKALIGNSTATUS_CH4CCC</input>
		</field>
		<field type="DDRCCC_CR_CLKALIGNSTATUS_READ" offset="800" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCCC_CR_CLKALIGNSTATUS_CH5CCC</input>
		</field>
		<field type="DDRCCC_CR_DCCCTL6_READ" offset="832" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCCC_CR_DCCCTL6_CH4CCC</input>
		</field>
		<field type="DDRCCC_CR_DCCCTL6_READ" offset="864" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCCC_CR_DCCCTL6_CH5CCC</input>
		</field>
		<field type="DDRCCC_CR_DCCCTL7_READ" offset="896" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCCC_CR_DCCCTL7_CH4CCC</input>
		</field>
		<field type="DDRCCC_CR_DCCCTL7_READ" offset="928" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCCC_CR_DCCCTL7_CH5CCC</input>
		</field>
		<field type="DDRCCC_CR_DCCCTL8_READ" offset="960" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCCC_CR_DCCCTL8_CH4CCC</input>
		</field>
		<field type="DDRCCC_CR_DCCCTL8_READ" offset="992" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCCC_CR_DCCCTL8_CH5CCC</input>
		</field>
		<field type="DDRCCC_CR_TXPBDOFFSET_READ" offset="1024" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCCC_CR_TXPBDOFFSET_CH4CCC</input>
		</field>
		<field type="DDRCCC_CR_TXPBDOFFSET_READ" offset="1056" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCCC_CR_TXPBDOFFSET_CH5CCC</input>
		</field>
		<field type="DDRCCC_CR_DCCCTL9_READ" offset="1088" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCCC_CR_DCCCTL9_CH4CCC</input>
		</field>
		<field type="DDRCCC_CR_DCCCTL9_READ" offset="1120" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCCC_CR_DCCCTL9_CH5CCC</input>
		</field>
		<field type="DDRCCC_CR_DCCCTL11_READ" offset="1152" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCCC_CR_DCCCTL11_CH4CCC</input>
		</field>
		<field type="DDRCCC_CR_DCCCTL11_READ" offset="1184" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCCC_CR_DCCCTL11_CH5CCC</input>
		</field>
		<field type="DDRCCC_CR_DCCCTL20_READ" offset="1216" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCCC_CR_DCCCTL20_CH4CCC</input>
		</field>
		<field type="DDRCCC_CR_DCCCTL20_READ" offset="1248" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCCC_CR_DCCCTL20_CH5CCC</input>
		</field>
		<field type="DDRCCC_CR_COMP2_READ" offset="1280" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCCC_CR_COMP2_CH4CCC</input>
		</field>
		<field type="DDRCCC_CR_COMP2_READ" offset="1312" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCCC_CR_COMP2_CH5CCC</input>
		</field>
		<field type="DDRCCC_CR_DDRCRCCCVOLTAGEUSED_READ" offset="1344" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH4CCC</input>
		</field>
		<field type="DDRCCC_CR_DDRCRCCCVOLTAGEUSED_READ" offset="1376" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH5CCC</input>
		</field>
		<field type="DDRDATA_CR_AFEMISC_READ" offset="1408" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_AFEMISC_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_AFEMISC_READ" offset="1440" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_AFEMISC_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_AFEMISC_READ" offset="1472" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_AFEMISC_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_AFEMISC_READ" offset="1504" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_AFEMISC_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_AFEMISC_READ" offset="1536" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_AFEMISC_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_COMPCTL0_READ" offset="1568" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_COMPCTL0_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_COMPCTL0_READ" offset="1600" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_COMPCTL0_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_COMPCTL0_READ" offset="1632" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_COMPCTL0_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_COMPCTL0_READ" offset="1664" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_COMPCTL0_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_COMPCTL0_READ" offset="1696" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_COMPCTL0_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_READ" offset="1728" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_READ" offset="1760" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_READ" offset="1792" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_READ" offset="1824" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_READ" offset="1856" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DQSTXRXCTL_READ" offset="1888" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DQSTXRXCTL_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DQSTXRXCTL_READ" offset="1920" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DQSTXRXCTL_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DQSTXRXCTL_READ" offset="1952" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DQSTXRXCTL_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DQSTXRXCTL_READ" offset="1984" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DQSTXRXCTL_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DQSTXRXCTL_READ" offset="2016" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DQSTXRXCTL_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DQTXCTL0_READ" offset="2048" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DQTXCTL0_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DQTXCTL0_READ" offset="2080" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DQTXCTL0_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DQTXCTL0_READ" offset="2112" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DQTXCTL0_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DQTXCTL0_READ" offset="2144" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DQTXCTL0_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DQTXCTL0_READ" offset="2176" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DQTXCTL0_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="2208" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="2240" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="2272" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="2304" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="2336" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="2368" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="2400" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="2432" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="2464" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="2496" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="2528" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="2560" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="2592" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="2624" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="2656" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="2688" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="2720" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="2752" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="2784" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="2816" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="2848" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="2880" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="2912" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="2944" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="2976" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="3008" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="3040" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="3072" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="3104" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="3136" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="3168" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="3200" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="3232" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="3264" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="3296" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="3328" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="3360" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="3392" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="3424" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="3456" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="3488" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="3520" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="3552" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="3584" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="3616" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="3648" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="3680" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="3712" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="3744" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="3776" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="3808" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="3840" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="3872" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="3904" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="3936" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="3968" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="4000" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="4032" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="4064" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="4096" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="4128" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="4160" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="4192" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="4224" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="4256" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="4288" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="4320" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="4352" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="4384" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="4416" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="4448" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="4480" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="4512" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="4544" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="4576" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="4608" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="4640" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="4672" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="4704" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="4736" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="4768" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="4800" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="4832" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="4864" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="4896" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="4928" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="4960" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="4992" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="5024" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="5056" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="5088" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="5120" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="5152" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="5184" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="5216" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="5248" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="5280" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="5312" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="5344" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="5376" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="5408" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="5440" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="5472" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="5504" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="5536" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="5568" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="5600" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="5632" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="5664" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="5696" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="5728" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="5760" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="5792" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="5824" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="5856" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="5888" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="5920" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="5952" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="5984" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="6016" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="6048" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="6080" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="6112" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="6144" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="6176" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="6208" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="6240" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="6272" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="6304" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="6336" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="6368" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="6400" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="6432" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="6464" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="6496" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="6528" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="6560" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="6592" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="6624" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="6656" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="6688" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="6720" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="6752" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="6784" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="6816" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="6848" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="6880" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="6912" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="6944" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="6976" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="7008" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="7040" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="7072" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="7104" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="7136" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="7168" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="7200" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="7232" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="7264" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="7296" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="7328" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="7360" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="7392" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="7424" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="7456" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="7488" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="7520" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="7552" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="7584" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="7616" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="7648" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="7680" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="7712" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="7744" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="7776" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="7808" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="7840" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="7872" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="7904" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="7936" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="7968" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="8000" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="8032" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="8064" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="8096" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="8128" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="8160" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="8192" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="8224" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="8256" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="8288" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="8320" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="8352" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="8384" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="8416" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="8448" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="8480" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="8512" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="8544" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="8576" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="8608" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="8640" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="8672" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="8704" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="8736" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="8768" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="8800" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="8832" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="8864" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="8896" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="8928" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="8960" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="8992" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="9024" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="9056" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="9088" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="9120" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="9152" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="9184" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="9216" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="9248" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="9280" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="9312" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="9344" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="9376" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="9408" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="9440" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="9472" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="9504" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="9536" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="9568" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="9600" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="9632" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="9664" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="9696" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="9728" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="9760" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="9792" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="9824" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="9856" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="9888" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="9920" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="9952" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="9984" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="10016" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="10048" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="10080" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="10112" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="10144" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="10176" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="10208" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="10240" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="10272" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="10304" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="10336" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="10368" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="10400" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="10432" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="10464" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="10496" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="10528" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="10560" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="10592" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="10624" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="10656" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="10688" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="10720" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="10752" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="10784" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="10816" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="10848" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="10880" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="10912" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="10944" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="10976" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="11008" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="11040" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="11072" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="11104" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL5_READ" offset="11136" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL5_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="11168" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="11200" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="11232" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="11264" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL6_READ" offset="11296" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL6_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="11328" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="11360" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="11392" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="11424" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL7_READ" offset="11456" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL7_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="11488" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="11520" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="11552" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="11584" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL8_READ" offset="11616" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL8_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="11648" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="11680" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="11712" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="11744" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DCCCTL9_READ" offset="11776" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DCCCTL9_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="11808" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="11840" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="11872" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="11904" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL0_READ" offset="11936" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="11968" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="12000" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="12032" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="12064" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL2_READ" offset="12096" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL2_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="12128" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="12160" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="12192" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="12224" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_MDLLCTL3_READ" offset="12256" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_MDLLCTL3_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="12288" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="12320" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="12352" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="12384" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_CLKALIGNSTATUS_READ" offset="12416" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="12448" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="12480" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="12512" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="12544" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET0_READ" offset="12576" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET0_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="12608" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="12640" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="12672" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="12704" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_TXPBDOFFSET1_READ" offset="12736" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_TXPBDOFFSET1_DATA6CH0</input>
		</field>
		<field type="DDRIOLVR_CR_AFE_CTRL1_NEW_READ" offset="12768" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRIOLVR_CR_AFE_CTRL1_NEW_ALL</input>
		</field>
		<field type="DDRDATA_CR_COMPCTL1_READ" offset="12800" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_COMPCTL1_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_COMPCTL1_READ" offset="12832" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_COMPCTL1_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_COMPCTL1_READ" offset="12864" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_COMPCTL1_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_COMPCTL1_READ" offset="12896" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_COMPCTL1_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_COMPCTL1_READ" offset="12928" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_COMPCTL1_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_COMPCTL2_READ" offset="12960" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_COMPCTL2_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_COMPCTL2_READ" offset="12992" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_COMPCTL2_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_COMPCTL2_READ" offset="13024" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_COMPCTL2_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_COMPCTL2_READ" offset="13056" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_COMPCTL2_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_COMPCTL2_READ" offset="13088" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_COMPCTL2_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_SDLCTL0_READ" offset="13120" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_SDLCTL0_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_SDLCTL0_READ" offset="13152" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_SDLCTL0_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_SDLCTL0_READ" offset="13184" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_SDLCTL0_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_SDLCTL0_READ" offset="13216" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_SDLCTL0_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_SDLCTL0_READ" offset="13248" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_SDLCTL0_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_SDLCTL1_READ" offset="13280" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_SDLCTL1_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_SDLCTL1_READ" offset="13312" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_SDLCTL1_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_SDLCTL1_READ" offset="13344" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_SDLCTL1_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_SDLCTL1_READ" offset="13376" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_SDLCTL1_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_SDLCTL1_READ" offset="13408" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_SDLCTL1_DATA6CH0</input>
		</field>
		<field type="DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_READ" offset="13440" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_CH4CCC</input>
		</field>
		<field type="DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_READ" offset="13472" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_CH5CCC</input>
		</field>
		<field type="DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_READ" offset="13504" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_CH4CCC</input>
		</field>
		<field type="DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_READ" offset="13536" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_CH5CCC</input>
		</field>
		<field type="DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_READ" offset="13568" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_CH4CCC</input>
		</field>
		<field type="DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_READ" offset="13600" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_CH5CCC</input>
		</field>
		<field type="DDRCCC_CR_COMP2_READ" offset="13632" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCCC_CR_COMP2_CH4CCC</input>
		</field>
		<field type="DDRCCC_CR_COMP2_READ" offset="13664" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCCC_CR_COMP2_CH5CCC</input>
		</field>
		<field type="DDRCCC_CR_DDRCRCCCVOLTAGEUSED_READ" offset="13696" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH4CCC</input>
		</field>
		<field type="DDRCCC_CR_DDRCRCCCVOLTAGEUSED_READ" offset="13728" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH5CCC</input>
		</field>
		<field type="DDRDATA_CR_AFEMISC_READ" offset="13760" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_AFEMISC_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_AFEMISC_READ" offset="13792" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_AFEMISC_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_AFEMISC_READ" offset="13824" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_AFEMISC_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_AFEMISC_READ" offset="13856" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_AFEMISC_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_AFEMISC_READ" offset="13888" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_AFEMISC_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_COMPCTL0_READ" offset="13920" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_COMPCTL0_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_COMPCTL0_READ" offset="13952" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_COMPCTL0_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_COMPCTL0_READ" offset="13984" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_COMPCTL0_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_COMPCTL0_READ" offset="14016" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_COMPCTL0_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_COMPCTL0_READ" offset="14048" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_COMPCTL0_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_READ" offset="14080" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_READ" offset="14112" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_READ" offset="14144" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_READ" offset="14176" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_READ" offset="14208" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DQSTXRXCTL_READ" offset="14240" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DQSTXRXCTL_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DQSTXRXCTL_READ" offset="14272" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DQSTXRXCTL_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DQSTXRXCTL_READ" offset="14304" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DQSTXRXCTL_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DQSTXRXCTL_READ" offset="14336" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DQSTXRXCTL_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DQSTXRXCTL_READ" offset="14368" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DQSTXRXCTL_DATA6CH0</input>
		</field>
		<field type="DDRDATA_CR_DQTXCTL0_READ" offset="14400" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DQTXCTL0_DATA4CH0</input>
		</field>
		<field type="DDRDATA_CR_DQTXCTL0_READ" offset="14432" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DQTXCTL0_DATA4CH1</input>
		</field>
		<field type="DDRDATA_CR_DQTXCTL0_READ" offset="14464" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DQTXCTL0_DATA5CH0</input>
		</field>
		<field type="DDRDATA_CR_DQTXCTL0_READ" offset="14496" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DQTXCTL0_DATA5CH1</input>
		</field>
		<field type="DDRDATA_CR_DQTXCTL0_READ" offset="14528" >
			<input name="CH">CH0</input>
			<input name="REGISTERNAME">DDRDATA_CR_DQTXCTL0_DATA6CH0</input>
		</field>
	</structure>






<!-- End WenTee -->

<!-- Start YongQin  g0073098W8437719A_GB_A0Map00_WA2PafahC3311_fi_bba_afm16000004_ddr_mmdq_ddr5_g4_5600_phyinitread_standalone_PHY0_MAIN total is tdo is 320 bits for 1 channel-->


	<structure name="PHYINIT_STRUCT_CH0" type="group">
		<field type="PMA_MCMISCSSAUG_CR_PMASTATUS_READ"			offset="0" >		<input name="CH">CH0</input> <input name="REGISTERNAME">PMA_MCMISCSSAUG_CR_PMASTATUS</input></field> <!-- Yonq Qin Manual add in -->
		<field type="MCMISCSSAUG_CR_PHYPMSTATUS_READ"			offset="32" >		<input name="CH">CH0</input> <input name="REGISTERNAME">MCMISCSSAUG_CR_PHYPMSTATUS</input></field>
		<field type="MISCS_CR_PM_STATUS_READ"					offset="64" >		<input name="CH">CH0</input> <input name="REGISTERNAME">MISCS_CR_PM_STATUS</input></field>
		<field type="DDRDATA_CR_MDLLCTL0_READ"			offset="96" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA4CH0_READ</input></field>
		<field type="DDRDATA_CR_MDLLCTL0_READ"			offset="128" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA4CH1_READ</input></field>
		<field type="DDRDATA_CR_MDLLCTL0_READ"			offset="160" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA5CH0_READ</input></field>
		<field type="DDRDATA_CR_MDLLCTL0_READ"			offset="192" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA5CH1_READ</input></field>
		<field type="DDRDATA_CR_MDLLCTL0_READ"			offset="224" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_MDLLCTL0_DATA6CH0_READ</input></field>
		<field type="DDRCCC_CR_MDLLCTL0_READ"			offset="256" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCCC_CR_MDLLCTL0_CH4CCC_READ</input></field>
		<field type="DDRCCC_CR_MDLLCTL0_READ"			offset="288" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCCC_CR_MDLLCTL0_CH5CCC_READ</input></field>
	</structure>

	<structure name="MARGINMODE_STRUCT_4PARAM_CH0" type="group">
		<field type="DDRCRMARGINMODECONTROL0_READ"	offset="0" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODECONTROL0_READ_DATA4CH0_PARAM1</input></field> 
		<field type="DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="32" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA4CH0_PARAM1</input></field> 
		<field type="DDRCRMARGINMODEDEBUGMSB0_READ"	offset="64" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGMSB0_READ_DATA4CH0_PARAM1</input></field> 
		<field type="DDRCRMARGINMODEDEBUGLSB0_READ"	offset="96" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGLSB0_READ_DATA4CH0_PARAM1</input></field> 
		<field type="DDRCRDATACONTROL3_READ"	offset="128" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRDATACONTROL3_READ_DATA4CH0_PARAM1</input></field> 
		<field type="DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="160" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA4CH0_PARAM1</input></field> 
		<field type="DDRCRMARGINMODECONTROL0_READ"	offset="192" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODECONTROL0_READ_DATA4CH1_PARAM1</input></field> 
		<field type="DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="224" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA4CH1_PARAM1</input></field> 
		<field type="DDRCRMARGINMODEDEBUGMSB0_READ"	offset="256" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGMSB0_READ_DATA4CH1_PARAM1</input></field> 
		<field type="DDRCRMARGINMODEDEBUGLSB0_READ"	offset="288" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGLSB0_READ_DATA4CH1_PARAM1</input></field> 
		<field type="DDRCRDATACONTROL3_READ"	offset="320" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRDATACONTROL3_READ_DATA4CH1_PARAM1</input></field> 
		<field type="DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="352" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA4CH1_PARAM1</input></field> 
		<field type="DDRCRMARGINMODECONTROL0_READ"	offset="384" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODECONTROL0_READ_DATA5CH0_PARAM1</input></field> 
		<field type="DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="416" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA5CH0_PARAM1</input></field> 
		<field type="DDRCRMARGINMODEDEBUGMSB0_READ"	offset="448" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGMSB0_READ_DATA5CH0_PARAM1</input></field> 
		<field type="DDRCRMARGINMODEDEBUGLSB0_READ"	offset="480" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGLSB0_READ_DATA5CH0_PARAM1</input></field> 
		<field type="DDRCRDATACONTROL3_READ"	offset="512" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRDATACONTROL3_READ_DATA5CH0_PARAM1</input></field> 
		<field type="DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="544" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA5CH0_PARAM1</input></field> 
		<field type="DDRCRMARGINMODECONTROL0_READ"	offset="576" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODECONTROL0_READ_DATA5CH1_PARAM1</input></field> 
		<field type="DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="608" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA5CH1_PARAM1</input></field> 
		<field type="DDRCRMARGINMODEDEBUGMSB0_READ"	offset="640" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGMSB0_READ_DATA5CH1_PARAM1</input></field> 
		<field type="DDRCRMARGINMODEDEBUGLSB0_READ"	offset="672" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGLSB0_READ_DATA5CH1_PARAM1</input></field> 
		<field type="DDRCRDATACONTROL3_READ"	offset="704" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRDATACONTROL3_READ_DATA5CH1_PARAM1</input></field> 
		<field type="DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="736" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA5CH1_PARAM1</input></field> 
		<field type="DDRCRMARGINMODECONTROL0_READ"	offset="768" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODECONTROL0_READ_DATA6CH0_PARAM1</input></field> 
		<field type="DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="800" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA6CH0_PARAM1</input></field> 
		<field type="DDRCRMARGINMODEDEBUGMSB0_READ"	offset="832" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGMSB0_READ_DATA6CH0_PARAM1</input></field> 
		<field type="DDRCRMARGINMODEDEBUGLSB0_READ"	offset="864" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGLSB0_READ_DATA6CH0_PARAM1</input></field> 
		<field type="DDRCRDATACONTROL3_READ"	offset="896" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRDATACONTROL3_READ_DATA6CH0_PARAM1</input></field> 
		<field type="DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="928" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA6CH0_PARAM1</input></field> 
		<field type="DDRCRMARGINMODECONTROL0_READ"	offset="960" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODECONTROL0_READ_DATA4CH0_PARAM2</input></field> 
		<field type="DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="992" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA4CH0_PARAM2</input></field> 
		<field type="DDRCRMARGINMODEDEBUGMSB0_READ"	offset="1024" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGMSB0_READ_DATA4CH0_PARAM2</input></field> 
		<field type="DDRCRMARGINMODEDEBUGLSB0_READ"	offset="1056" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGLSB0_READ_DATA4CH0_PARAM2</input></field> 
		<field type="DDRCRDATACONTROL3_READ"	offset="1088" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRDATACONTROL3_READ_DATA4CH0_PARAM2</input></field> 
		<field type="DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="1120" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA4CH0_PARAM2</input></field> 
		<field type="DDRCRMARGINMODECONTROL0_READ"	offset="1152" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODECONTROL0_READ_DATA4CH1_PARAM2</input></field> 
		<field type="DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="1184" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA4CH1_PARAM2</input></field> 
		<field type="DDRCRMARGINMODEDEBUGMSB0_READ"	offset="1216" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGMSB0_READ_DATA4CH1_PARAM2</input></field> 
		<field type="DDRCRMARGINMODEDEBUGLSB0_READ"	offset="1248" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGLSB0_READ_DATA4CH1_PARAM2</input></field> 
		<field type="DDRCRDATACONTROL3_READ"	offset="1280" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRDATACONTROL3_READ_DATA4CH1_PARAM2</input></field> 
		<field type="DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="1312" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA4CH1_PARAM2</input></field> 
		<field type="DDRCRMARGINMODECONTROL0_READ"	offset="1344" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODECONTROL0_READ_DATA5CH0_PARAM2</input></field> 
		<field type="DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="1376" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA5CH0_PARAM2</input></field> 
		<field type="DDRCRMARGINMODEDEBUGMSB0_READ"	offset="1408" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGMSB0_READ_DATA5CH0_PARAM2</input></field> 
		<field type="DDRCRMARGINMODEDEBUGLSB0_READ"	offset="1440" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGLSB0_READ_DATA5CH0_PARAM2</input></field> 
		<field type="DDRCRDATACONTROL3_READ"	offset="1472" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRDATACONTROL3_READ_DATA5CH0_PARAM2</input></field> 
		<field type="DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="1504" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA5CH0_PARAM2</input></field> 
		<field type="DDRCRMARGINMODECONTROL0_READ"	offset="1536" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODECONTROL0_READ_DATA5CH1_PARAM2</input></field> 
		<field type="DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="1568" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA5CH1_PARAM2</input></field> 
		<field type="DDRCRMARGINMODEDEBUGMSB0_READ"	offset="1600" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGMSB0_READ_DATA5CH1_PARAM2</input></field> 
		<field type="DDRCRMARGINMODEDEBUGLSB0_READ"	offset="1632" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGLSB0_READ_DATA5CH1_PARAM2</input></field> 
		<field type="DDRCRDATACONTROL3_READ"	offset="1664" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRDATACONTROL3_READ_DATA5CH1_PARAM2</input></field> 
		<field type="DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="1696" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA5CH1_PARAM2</input></field> 
		<field type="DDRCRMARGINMODECONTROL0_READ"	offset="1728" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODECONTROL0_READ_DATA6CH0_PARAM2</input></field> 
		<field type="DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="1760" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA6CH0_PARAM2</input></field> 
		<field type="DDRCRMARGINMODEDEBUGMSB0_READ"	offset="1792" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGMSB0_READ_DATA6CH0_PARAM2</input></field> 
		<field type="DDRCRMARGINMODEDEBUGLSB0_READ"	offset="1824" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGLSB0_READ_DATA6CH0_PARAM2</input></field> 
		<field type="DDRCRDATACONTROL3_READ"	offset="1856" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRDATACONTROL3_READ_DATA6CH0_PARAM2</input></field> 
		<field type="DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="1888" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA6CH0_PARAM2</input></field> 
		<field type="DDRCRMARGINMODECONTROL0_READ"	offset="1920" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODECONTROL0_READ_DATA4CH0_PARAM3</input></field> 
		<field type="DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="1952" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA4CH0_PARAM3</input></field> 
		<field type="DDRCRMARGINMODEDEBUGMSB0_READ"	offset="1984" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGMSB0_READ_DATA4CH0_PARAM3</input></field> 
		<field type="DDRCRMARGINMODEDEBUGLSB0_READ"	offset="2016" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGLSB0_READ_DATA4CH0_PARAM3</input></field> 
		<field type="DDRCRDATACONTROL3_READ"	offset="2048" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRDATACONTROL3_READ_DATA4CH0_PARAM3</input></field> 
		<field type="DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="2080" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA4CH0_PARAM3</input></field> 
		<field type="DDRCRMARGINMODECONTROL0_READ"	offset="2112" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODECONTROL0_READ_DATA4CH1_PARAM3</input></field> 
		<field type="DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="2144" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA4CH1_PARAM3</input></field> 
		<field type="DDRCRMARGINMODEDEBUGMSB0_READ"	offset="2176" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGMSB0_READ_DATA4CH1_PARAM3</input></field> 
		<field type="DDRCRMARGINMODEDEBUGLSB0_READ"	offset="2208" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGLSB0_READ_DATA4CH1_PARAM3</input></field> 
		<field type="DDRCRDATACONTROL3_READ"	offset="2240" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRDATACONTROL3_READ_DATA4CH1_PARAM3</input></field> 
		<field type="DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="2272" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA4CH1_PARAM3</input></field> 
		<field type="DDRCRMARGINMODECONTROL0_READ"	offset="2304" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODECONTROL0_READ_DATA5CH0_PARAM3</input></field> 
		<field type="DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="2336" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA5CH0_PARAM3</input></field> 
		<field type="DDRCRMARGINMODEDEBUGMSB0_READ"	offset="2368" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGMSB0_READ_DATA5CH0_PARAM3</input></field> 
		<field type="DDRCRMARGINMODEDEBUGLSB0_READ"	offset="2400" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGLSB0_READ_DATA5CH0_PARAM3</input></field> 
		<field type="DDRCRDATACONTROL3_READ"	offset="2432" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRDATACONTROL3_READ_DATA5CH0_PARAM3</input></field> 
		<field type="DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="2464" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA5CH0_PARAM3</input></field> 
		<field type="DDRCRMARGINMODECONTROL0_READ"	offset="2496" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODECONTROL0_READ_DATA5CH1_PARAM3</input></field> 
		<field type="DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="2528" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA5CH1_PARAM3</input></field> 
		<field type="DDRCRMARGINMODEDEBUGMSB0_READ"	offset="2560" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGMSB0_READ_DATA5CH1_PARAM3</input></field> 
		<field type="DDRCRMARGINMODEDEBUGLSB0_READ"	offset="2592" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGLSB0_READ_DATA5CH1_PARAM3</input></field> 
		<field type="DDRCRDATACONTROL3_READ"	offset="2624" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRDATACONTROL3_READ_DATA5CH1_PARAM3</input></field> 
		<field type="DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="2656" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA5CH1_PARAM3</input></field> 
		<field type="DDRCRMARGINMODECONTROL0_READ"	offset="2688" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODECONTROL0_READ_DATA6CH0_PARAM3</input></field> 
		<field type="DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="2720" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA6CH0_PARAM3</input></field> 
		<field type="DDRCRMARGINMODEDEBUGMSB0_READ"	offset="2752" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGMSB0_READ_DATA6CH0_PARAM3</input></field> 
		<field type="DDRCRMARGINMODEDEBUGLSB0_READ"	offset="2784" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGLSB0_READ_DATA6CH0_PARAM3</input></field> 
		<field type="DDRCRDATACONTROL3_READ"	offset="2816" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRDATACONTROL3_READ_DATA6CH0_PARAM3</input></field> 
		<field type="DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="2848" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA6CH0_PARAM3</input></field> 
		<field type="DDRCRMARGINMODECONTROL0_READ"	offset="2880" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODECONTROL0_READ_DATA4CH0_PARAM0</input></field> 
		<field type="DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="2912" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA4CH0_PARAM0</input></field> 
		<field type="DDRCRMARGINMODEDEBUGMSB0_READ"	offset="2944" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGMSB0_READ_DATA4CH0_PARAM0</input></field> 
		<field type="DDRCRMARGINMODEDEBUGLSB0_READ"	offset="2976" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGLSB0_READ_DATA4CH0_PARAM0</input></field> 
		<field type="DDRCRDATACONTROL3_READ"	offset="3008" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRDATACONTROL3_READ_DATA4CH0_PARAM0</input></field> 
		<field type="DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="3040" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA4CH0_PARAM0</input></field> 
		<field type="DDRCRMARGINMODECONTROL0_READ"	offset="3072" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODECONTROL0_READ_DATA4CH1_PARAM0</input></field> 
		<field type="DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="3104" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA4CH1_PARAM0</input></field> 
		<field type="DDRCRMARGINMODEDEBUGMSB0_READ"	offset="3136" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGMSB0_READ_DATA4CH1_PARAM0</input></field> 
		<field type="DDRCRMARGINMODEDEBUGLSB0_READ"	offset="3168" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGLSB0_READ_DATA4CH1_PARAM0</input></field> 
		<field type="DDRCRDATACONTROL3_READ"	offset="3200" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRDATACONTROL3_READ_DATA4CH1_PARAM0</input></field> 
		<field type="DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="3232" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA4CH1_PARAM0</input></field> 
		<field type="DDRCRMARGINMODECONTROL0_READ"	offset="3264" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODECONTROL0_READ_DATA5CH0_PARAM0</input></field> 
		<field type="DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="3296" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA5CH0_PARAM0</input></field> 
		<field type="DDRCRMARGINMODEDEBUGMSB0_READ"	offset="3328" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGMSB0_READ_DATA5CH0_PARAM0</input></field> 
		<field type="DDRCRMARGINMODEDEBUGLSB0_READ"	offset="3360" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGLSB0_READ_DATA5CH0_PARAM0</input></field> 
		<field type="DDRCRDATACONTROL3_READ"	offset="3392" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRDATACONTROL3_READ_DATA5CH0_PARAM0</input></field> 
		<field type="DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="3424" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA5CH0_PARAM0</input></field> 
		<field type="DDRCRMARGINMODECONTROL0_READ"	offset="3456" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODECONTROL0_READ_DATA5CH1_PARAM0</input></field> 
		<field type="DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="3488" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA5CH1_PARAM0</input></field> 
		<field type="DDRCRMARGINMODEDEBUGMSB0_READ"	offset="3520" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGMSB0_READ_DATA5CH1_PARAM0</input></field> 
		<field type="DDRCRMARGINMODEDEBUGLSB0_READ"	offset="3552" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGLSB0_READ_DATA5CH1_PARAM0</input></field> 
		<field type="DDRCRDATACONTROL3_READ"	offset="3584" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRDATACONTROL3_READ_DATA5CH1_PARAM0</input></field> 
		<field type="DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="3616" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA5CH1_PARAM0</input></field> 
		<field type="DDRCRMARGINMODECONTROL0_READ"	offset="3648" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODECONTROL0_READ_DATA6CH0_PARAM0</input></field> 
		<field type="DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="3680" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA6CH0_PARAM0</input></field> 
		<field type="DDRCRMARGINMODEDEBUGMSB0_READ"	offset="3712" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGMSB0_READ_DATA6CH0_PARAM0</input></field> 
		<field type="DDRCRMARGINMODEDEBUGLSB0_READ"	offset="3744" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGLSB0_READ_DATA6CH0_PARAM0</input></field> 
		<field type="DDRCRDATACONTROL3_READ"	offset="3776" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRDATACONTROL3_READ_DATA6CH0_PARAM0</input></field> 
		<field type="DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="3808" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA6CH0_PARAM0</input></field> 
	</structure>


	<structure name="MARGINMODE_STRUCT_1PARAM_CH0" type="group">
		<field type="DDRCRMARGINMODECONTROL0_READ"	offset="0" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODECONTROL0_READ_DATA4CH0_PARAM1</input></field> 
		<field type="DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="32" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA4CH0_PARAM1</input></field> 
		<field type="DDRCRMARGINMODEDEBUGMSB0_READ"	offset="64" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGMSB0_READ_DATA4CH0_PARAM1</input></field> 
		<field type="DDRCRMARGINMODEDEBUGLSB0_READ"	offset="96" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGLSB0_READ_DATA4CH0_PARAM1</input></field> 
		<field type="DDRCRDATACONTROL3_READ"	offset="128" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRDATACONTROL3_READ_DATA4CH0_PARAM1</input></field> 
		<field type="DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="160" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA4CH0_PARAM1</input></field> 
		<field type="DDRCRMARGINMODECONTROL0_READ"	offset="192" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODECONTROL0_READ_DATA4CH1_PARAM1</input></field> 
		<field type="DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="224" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA4CH1_PARAM1</input></field> 
		<field type="DDRCRMARGINMODEDEBUGMSB0_READ"	offset="256" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGMSB0_READ_DATA4CH1_PARAM1</input></field> 
		<field type="DDRCRMARGINMODEDEBUGLSB0_READ"	offset="288" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGLSB0_READ_DATA4CH1_PARAM1</input></field> 
		<field type="DDRCRDATACONTROL3_READ"	offset="320" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRDATACONTROL3_READ_DATA4CH1_PARAM1</input></field> 
		<field type="DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="352" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA4CH1_PARAM1</input></field> 
		<field type="DDRCRMARGINMODECONTROL0_READ"	offset="384" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODECONTROL0_READ_DATA5CH0_PARAM1</input></field> 
		<field type="DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="416" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA5CH0_PARAM1</input></field> 
		<field type="DDRCRMARGINMODEDEBUGMSB0_READ"	offset="448" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGMSB0_READ_DATA5CH0_PARAM1</input></field> 
		<field type="DDRCRMARGINMODEDEBUGLSB0_READ"	offset="480" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGLSB0_READ_DATA5CH0_PARAM1</input></field> 
		<field type="DDRCRDATACONTROL3_READ"	offset="512" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRDATACONTROL3_READ_DATA5CH0_PARAM1</input></field> 
		<field type="DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="544" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA5CH0_PARAM1</input></field> 
		<field type="DDRCRMARGINMODECONTROL0_READ"	offset="576" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODECONTROL0_READ_DATA5CH1_PARAM1</input></field> 
		<field type="DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="608" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA5CH1_PARAM1</input></field> 
		<field type="DDRCRMARGINMODEDEBUGMSB0_READ"	offset="640" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGMSB0_READ_DATA5CH1_PARAM1</input></field> 
		<field type="DDRCRMARGINMODEDEBUGLSB0_READ"	offset="672" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGLSB0_READ_DATA5CH1_PARAM1</input></field> 
		<field type="DDRCRDATACONTROL3_READ"	offset="704" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRDATACONTROL3_READ_DATA5CH1_PARAM1</input></field> 
		<field type="DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="736" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA5CH1_PARAM1</input></field> 
		<field type="DDRCRMARGINMODECONTROL0_READ"	offset="768" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODECONTROL0_READ_DATA6CH0_PARAM1</input></field> 
		<field type="DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="800" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_TXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA6CH0_PARAM1</input></field> 
		<field type="DDRCRMARGINMODEDEBUGMSB0_READ"	offset="832" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGMSB0_READ_DATA6CH0_PARAM1</input></field> 
		<field type="DDRCRMARGINMODEDEBUGLSB0_READ"	offset="864" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRMARGINMODEDEBUGLSB0_READ_DATA6CH0_PARAM1</input></field> 
		<field type="DDRCRDATACONTROL3_READ"	offset="896" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRCRDATACONTROL3_READ_DATA6CH0_PARAM1</input></field> 
		<field type="DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ"	offset="928" >		<input name="CH">CH0</input> <input name="REGISTERNAME">DDRDATA_CR_RXCONTROL0RANK0_0_0_0_MCHBAR_READ_DATA6CH0_PARAM1</input></field> 
	</structure>



<!-- End YongQin -->

	<structure name="MM_DQ_STRUCT" type="group">
		<field type="DDR5_TXDQS_OUTPUT"				offset="0" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="192" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="384" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="576" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="768" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH0</input>
		</field>

		<field type="DDR5_TXDQ_OUTPUT"				offset="960" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="1152" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="1344" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="1536" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="1728" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH0</input>
		</field>

		<field type="DDR5_RXDQS_OUTPUT"				offset="1920" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="2112" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="2304" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="2496" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="2688" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH0</input>
		</field>

		<field type="DDR5_RXVREF_OUTPUT"			offset="2880" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="3072" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="3264" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="3456" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="3648" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH0</input>
		</field>


		<field type="DDR5_TXDQS_OUTPUT"				offset="3840" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="4032" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="4224" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="4416" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="4608" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH1</input>
		</field>

		<field type="DDR5_TXDQ_OUTPUT"				offset="4800" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="4992" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="5184" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="5376" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="5568" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH1</input>
		</field>

		<field type="DDR5_RXDQS_OUTPUT"				offset="5760" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="5952" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="6144" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="6336" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="6528" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH1</input>
		</field>

		<field type="DDR5_RXVREF_OUTPUT"			offset="6720" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="6912" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="7104" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="7296" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="7488" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH1</input>
		</field>


		<field type="DDR5_TXDQS_OUTPUT"				offset="7680" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="7872" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="8064" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="8256" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="8448" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH2</input>
		</field>

		<field type="DDR5_TXDQ_OUTPUT"				offset="8640" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="8832" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="9024" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="9216" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="9408" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH2</input>
		</field>

		<field type="DDR5_RXDQS_OUTPUT"				offset="9600" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="9792" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="9984" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="10176" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="10368" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH2</input>
		</field>

		<field type="DDR5_RXVREF_OUTPUT"			offset="10560" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="10752" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="10944" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="11136" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="11328" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH2</input>
		</field>


		<field type="DDR5_TXDQS_OUTPUT"				offset="11520" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="11712" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="11904" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="12096" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="12288" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH3</input>
		</field>

		<field type="DDR5_TXDQ_OUTPUT"				offset="12480" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="12672" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="12864" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="13056" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="13248" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH3</input>
		</field>

		<field type="DDR5_RXDQS_OUTPUT"				offset="13440" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="13632" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="13824" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="14016" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="14208" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH3</input>
		</field>

		<field type="DDR5_RXVREF_OUTPUT"			offset="14400" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="14592" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="14784" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="14976" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="15168" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH3</input>
		</field>
	</structure>

	<structure name="MM_DQ_CH0_STRUCT" type="group">
		<field type="DDR5_TXDQS_OUTPUT"				offset="0" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="192" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="384" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="576" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="768" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="960" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="1152" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="1344" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="1536" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="1728" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="1920" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="2112" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="2304" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="2496" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="2688" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="2880" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="3072" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="3264" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="3456" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="3648" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH0</input>
		</field>
	</structure>

	<structure name="MM_DQ_CH1_STRUCT" type="group">
		<field type="DDR5_TXDQS_OUTPUT"				offset="0" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="192" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="384" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="576" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="768" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="960" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="1152" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="1344" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="1536" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="1728" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="1920" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="2112" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="2304" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="2496" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="2688" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="2880" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="3072" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="3264" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="3456" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH1</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="3648" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH1</input>
		</field>
	</structure>

	<structure name="MM_DQ_CH2_STRUCT" type="group">
		<field type="DDR5_TXDQS_OUTPUT"				offset="0" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="192" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="384" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="576" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="768" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="960" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="1152" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="1344" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="1536" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="1728" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="1920" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="2112" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="2304" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="2496" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="2688" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="2880" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="3072" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="3264" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="3456" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH2</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="3648" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH2</input>
		</field>
	</structure>

	<structure name="MM_DQ_CH3_STRUCT" type="group">
		<field type="DDR5_TXDQS_OUTPUT"				offset="0" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="192" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="384" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="576" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="768" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="960" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="1152" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="1344" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="1536" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"				offset="1728" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="1920" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="2112" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="2304" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="2496" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="2688" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="2880" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="3072" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="3264" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="3456" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH3</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"			offset="3648" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH3</input>
		</field>
	</structure>

<!-- chris copy and reorder sequence..all readout is 192 bits START-->

	<structure name="MM_DQ_CH0_STRUCT_KHENGHUAT" type="group">
		<field type="DDR5_RXVREF_OUTPUT"				offset="0" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"				offset="192" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"				offset="384" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"				offset="576" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_RXVREF_OUTPUT"				offset="768" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH0</input>
		</field>
		
		
		<field type="DDR5_RXDQS_OUTPUT"				offset="960" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="1152" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="1344" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="1536" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_RXDQS_OUTPUT"				offset="1728" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH0</input>
		</field>
		
		
		<field type="DDR5_TXDQS_OUTPUT"				offset="1920" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="2112" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="2304" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="2496" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="2688" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH0</input>
		</field>
		
		<field type="DDR5_TXDQ_OUTPUT"			offset="2880" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"			offset="3072" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"			offset="3264" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"			offset="3456" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQ_OUTPUT"			offset="3648" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH0</input>
		</field>
	</structure>



	<structure name="MM_DQ_CH0_STRUCT_TXDQS4TIMES" type="group">
		<field type="DDR5_TXDQS_OUTPUT"				offset="0" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="192" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="384" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="576" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="768" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH0</input>
		</field>
		
		
		<field type="DDR5_TXDQS_OUTPUT"				offset="960" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="1152" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="1344" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="1536" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="1728" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH0</input>
		</field>
		
		
		<field type="DDR5_TXDQS_OUTPUT"				offset="1920" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="2112" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="2304" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="2496" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="2688" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH0</input>
		</field>
		
		<field type="DDR5_TXDQS_OUTPUT"			offset="2880" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"			offset="3072" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"			offset="3264" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"			offset="3456" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"			offset="3648" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH0</input>
		</field>
	</structure>



	<structure name="MM_DQ_CH0_STRUCT_ONEPARAM" type="group">
		<field type="DDR5_TXDQS_OUTPUT"				offset="0" >
			<input name="BYTE">DATA4CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="192" >
			<input name="BYTE">DATA4CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="384" >
			<input name="BYTE">DATA5CH0</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="576" >
			<input name="BYTE">DATA5CH1</input>
			<input name="CH">CH0</input>
		</field>
		<field type="DDR5_TXDQS_OUTPUT"				offset="768" >
			<input name="BYTE">DATA6CH0</input>
			<input name="CH">CH0</input>
		</field>
	</structure>





<!-- chris copy and reorder sequence..all readout is 192 bits END-->


	<set name="VNOM_4800G4_MATCHED_MM_DQ">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="15360">
			<field type="MM_DQ_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VNOM_4800G4_MATCHEDMMDQSMV0123</input>
			</field>
		</pin>
	</set>
	<set name="VMIN_4800G4_MATCHED_MM_DQ">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="15360">
			<field type="MM_DQ_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMIN_4800G4_MATCHEDMMDQSMV0123</input>
			</field>
		</pin>
	</set>
	<set name="VMAX_4800G4_MATCHED_MM_DQ">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="15360">
			<field type="MM_DQ_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMAX_4800G4_MATCHEDMMDQSMV0123</input>
			</field>
		</pin>
	</set>
	<set name="VNOM_5200G4_MATCHED_MM_DQ">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="15360">
			<field type="MM_DQ_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VNOM_5200G4_MATCHEDMMDQSMV0123</input>
			</field>
		</pin>
	</set>
	<set name="VMIN_5200G4_MATCHED_MM_DQ">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="15360">
			<field type="MM_DQ_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMIN_5200G4_MATCHEDMMDQSMV0123</input>
			</field>
		</pin>
	</set>
	<set name="VMAX_5200G4_MATCHED_MM_DQ">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="15360">
			<field type="MM_DQ_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMAX_5200G4_MATCHEDMMDQSMV0123</input>
			</field>
		</pin>
	</set>
	<set name="VNOM_5600G4_MATCHED_MM_DQ">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="15360">
			<field type="MM_DQ_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VNOM_5600G4_MATCHEDMMDQSMV0123</input>
			</field>
		</pin>
	</set>
	<set name="VMIN_5600G4_MATCHED_MM_DQ">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="15360">
			<field type="MM_DQ_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMIN_5600G4_MATCHEDMMDQSMV0123</input>
			</field>
		</pin>
	</set>
	<set name="VMAX_5600G4_MATCHED_MM_DQ">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="15360">
			<field type="MM_DQ_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMAX_5600G4_MATCHEDMMDQSMV0123</input>
			</field>
		</pin>
	</set>
	<set name="VNOM_3200G4_MATCHED_MM_DQ">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="15360">
			<field type="MM_DQ_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VNOM_3200G4_MATCHEDMMDQSMV0123</input>
			</field>
		</pin>
	</set>
	<set name="VMIN_3200G4_MATCHED_MM_DQ">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="15360">
			<field type="MM_DQ_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMIN_3200G4_MATCHEDMMDQSMV0123</input>
			</field>
		</pin>
	</set>
	<set name="VMAX_3200G4_MATCHED_MM_DQ">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="15360">
			<field type="MM_DQ_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMAX_3200G4_MATCHEDMMDQSMV0123</input>
			</field>
		</pin>
	</set>

	<set name="VNOM_4800G4_MATCHED_MM_DQ_CH0">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH0_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VNOM_4800G4_MATCHEDMMDQ0</input>
			</field>
		</pin>
	</set>
	<set name="VMIN_4800G4_MATCHED_MM_DQ_CH0">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH0_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMIN_4800G4_MATCHEDMMDQ0</input>
			</field>
		</pin>
	</set>
	<set name="VMAX_4800G4_MATCHED_MM_DQ_CH0">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH0_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMAX_4800G4_MATCHEDMMDQ0</input>
			</field>
		</pin>
	</set>
	<set name="VNOM_5200G4_MATCHED_MM_DQ_CH0">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH0_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VNOM_5200G4_MATCHEDMMDQ0</input>
			</field>
		</pin>
	</set>
	<set name="VMIN_5200G4_MATCHED_MM_DQ_CH0">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH0_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMIN_5200G4_MATCHEDMMDQ0</input>
			</field>
		</pin>
	</set>
	<set name="VMAX_5200G4_MATCHED_MM_DQ_CH0">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH0_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMAX_5200G4_MATCHEDMMDQ0</input>
			</field>
		</pin>
	</set>
	<set name="VNOM_5600G4_MATCHED_MM_DQ_CH0">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH0_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VNOM_5600G4_MATCHEDMMDQ0</input>
			</field>
		</pin>
	</set>
	<set name="VMIN_5600G4_MATCHED_MM_DQ_CH0">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH0_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMIN_5600G4_MATCHEDMMDQ0</input>
			</field>
		</pin>
	</set>
	<set name="VMAX_5600G4_MATCHED_MM_DQ_CH0">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH0_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMAX_5600G4_MATCHEDMMDQ0</input>
			</field>
		</pin>
	</set>
	<set name="VNOM_3200G4_MATCHED_MM_DQ_CH0">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH0_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VNOM_3200G4_MATCHEDMMDQ0</input>
			</field>
		</pin>
	</set>
	<set name="VMIN_3200G4_MATCHED_MM_DQ_CH0">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH0_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMIN_3200G4_MATCHEDMMDQ0</input>
			</field>
		</pin>
	</set>
	<set name="VMAX_3200G4_MATCHED_MM_DQ_CH0">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH0_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMAX_3200G4_MATCHEDMMDQ0</input>
			</field>
		</pin>
	</set>

	<set name="VNOM_4800G4_MATCHED_MM_DQ_CH1">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH1_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VNOM_4800G4_MATCHEDMMDQ1</input>
			</field>
		</pin>
	</set>
	<set name="VMIN_4800G4_MATCHED_MM_DQ_CH1">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH1_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMIN_4800G4_MATCHEDMMDQ1</input>
			</field>
		</pin>
	</set>
	<set name="VMAX_4800G4_MATCHED_MM_DQ_CH1">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH1_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMAX_4800G4_MATCHEDMMDQ1</input>
			</field>
		</pin>
	</set>
	<set name="VNOM_5200G4_MATCHED_MM_DQ_CH1">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH1_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VNOM_5200G4_MATCHEDMMDQ1</input>
			</field>
		</pin>
	</set>
	<set name="VMIN_5200G4_MATCHED_MM_DQ_CH1">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH1_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMIN_5200G4_MATCHEDMMDQ1</input>
			</field>
		</pin>
	</set>
	<set name="VMAX_5200G4_MATCHED_MM_DQ_CH1">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH1_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMAX_5200G4_MATCHEDMMDQ1</input>
			</field>
		</pin>
	</set>
	<set name="VNOM_5600G4_MATCHED_MM_DQ_CH1">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH1_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VNOM_5600G4_MATCHEDMMDQ1</input>
			</field>
		</pin>
	</set>
	<set name="VMIN_5600G4_MATCHED_MM_DQ_CH1">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH1_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMIN_5600G4_MATCHEDMMDQ1</input>
			</field>
		</pin>
	</set>
	<set name="VMAX_5600G4_MATCHED_MM_DQ_CH1">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH1_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMAX_5600G4_MATCHEDMMDQ1</input>
			</field>
		</pin>
	</set>
	<set name="VNOM_3200G4_MATCHED_MM_DQ_CH1">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH1_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VNOM_3200G4_MATCHEDMMDQ1</input>
			</field>
		</pin>
	</set>
	<set name="VMIN_3200G4_MATCHED_MM_DQ_CH1">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH1_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMIN_3200G4_MATCHEDMMDQ1</input>
			</field>
		</pin>
	</set>
	<set name="VMAX_3200G4_MATCHED_MM_DQ_CH1">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH1_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMAX_3200G4_MATCHEDMMDQ1</input>
			</field>
		</pin>
	</set>

	<set name="VNOM_4800G4_MATCHED_MM_DQ_CH2">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH2_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VNOM_4800G4_MATCHEDMMDQ2</input>
			</field>
		</pin>
	</set>
	<set name="VMIN_4800G4_MATCHED_MM_DQ_CH2">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH2_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMIN_4800G4_MATCHEDMMDQ2</input>
			</field>
		</pin>
	</set>
	<set name="VMAX_4800G4_MATCHED_MM_DQ_CH2">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH2_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMAX_4800G4_MATCHEDMMDQ2</input>
			</field>
		</pin>
	</set>
	<set name="VNOM_5200G4_MATCHED_MM_DQ_CH2">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH2_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VNOM_5200G4_MATCHEDMMDQ2</input>
			</field>
		</pin>
	</set>
	<set name="VMIN_5200G4_MATCHED_MM_DQ_CH2">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH2_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMIN_5200G4_MATCHEDMMDQ2</input>
			</field>
		</pin>
	</set>
	<set name="VMAX_5200G4_MATCHED_MM_DQ_CH2">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH2_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMAX_5200G4_MATCHEDMMDQ2</input>
			</field>
		</pin>
	</set>
	<set name="VNOM_5600G4_MATCHED_MM_DQ_CH2">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH2_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VNOM_5600G4_MATCHEDMMDQ2</input>
			</field>
		</pin>
	</set>
	<set name="VMIN_5600G4_MATCHED_MM_DQ_CH2">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH2_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMIN_5600G4_MATCHEDMMDQ2</input>
			</field>
		</pin>
	</set>
	<set name="VMAX_5600G4_MATCHED_MM_DQ_CH2">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH2_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMAX_5600G4_MATCHEDMMDQ2</input>
			</field>
		</pin>
	</set>
	<set name="VNOM_3200G4_MATCHED_MM_DQ_CH2">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH2_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VNOM_3200G4_MATCHEDMMDQ2</input>
			</field>
		</pin>
	</set>
	<set name="VMIN_3200G4_MATCHED_MM_DQ_CH2">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH2_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMIN_3200G4_MATCHEDMMDQ2</input>
			</field>
		</pin>
	</set>
	<set name="VMAX_3200G4_MATCHED_MM_DQ_CH2">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH2_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMAX_3200G4_MATCHEDMMDQ2</input>
			</field>
		</pin>
	</set>

	<set name="VNOM_4800G4_MATCHED_MM_DQ_CH3">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH3_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VNOM_4800G4_MATCHEDMMDQ3</input>
			</field>
		</pin>
	</set>
	<set name="VMIN_4800G4_MATCHED_MM_DQ_CH3">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH3_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMIN_4800G4_MATCHEDMMDQ3</input>
			</field>
		</pin>
	</set>
	<set name="VMAX_4800G4_MATCHED_MM_DQ_CH3">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH3_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMAX_4800G4_MATCHEDMMDQ3</input>
			</field>
		</pin>
	</set>
	<set name="VNOM_5200G4_MATCHED_MM_DQ_CH3">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH3_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VNOM_5200G4_MATCHEDMMDQ3</input>
			</field>
		</pin>
	</set>
	<set name="VMIN_5200G4_MATCHED_MM_DQ_CH3">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH3_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMIN_5200G4_MATCHEDMMDQ3</input>
			</field>
		</pin>
	</set>
	<set name="VMAX_5200G4_MATCHED_MM_DQ_CH3">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH3_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMAX_5200G4_MATCHEDMMDQ3</input>
			</field>
		</pin>
	</set>
	<set name="VNOM_5600G4_MATCHED_MM_DQ_CH3">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH3_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VNOM_5600G4_MATCHEDMMDQ3</input>
			</field>
		</pin>
	</set>
	<set name="VMIN_5600G4_MATCHED_MM_DQ_CH3">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH3_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMIN_5600G4_MATCHEDMMDQ3</input>
			</field>
		</pin>
	</set>
	<set name="VMAX_5600G4_MATCHED_MM_DQ_CH3">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH3_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMAX_5600G4_MATCHEDMMDQ3</input>
			</field>
		</pin>
	</set>
	<set name="VNOM_3200G4_MATCHED_MM_DQ_CH3">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH3_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VNOM_3200G4_MATCHEDMMDQ3</input>
			</field>
		</pin>
	</set>
	<set name="VMIN_3200G4_MATCHED_MM_DQ_CH3">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH3_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMIN_3200G4_MATCHEDMMDQ3</input>
			</field>
		</pin>
	</set>
	<set name="VMAX_3200G4_MATCHED_MM_DQ_CH3">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH3_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMAX_3200G4_MATCHEDMMDQ3</input>
			</field>
		</pin>
	</set>

	<set name="VNOM_4800G4_MATCHED_MM_DQ_RV">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="15360">
			<field type="MM_DQ_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VNOM_4800G4_MATCHEDMMDQRV0123</input>
			</field>
		</pin>
	</set>
	<set name="VMIN_4800G4_MATCHED_MM_DQ_RV">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="15360">
			<field type="MM_DQ_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMIN_4800G4_MATCHEDMMDQRV0123</input>
			</field>
		</pin>
	</set>
	<set name="VMAX_4800G4_MATCHED_MM_DQ_RV">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="15360">
			<field type="MM_DQ_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMAX_4800G4_MATCHEDMMDQRV0123</input>
			</field>
		</pin>
	</set>
	<set name="VNOM_5200G4_MATCHED_MM_DQ_RV">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="15360">
			<field type="MM_DQ_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VNOM_5200G4_MATCHEDMMDQRV0123</input>
			</field>
		</pin>
	</set>
	<set name="VMIN_5200G4_MATCHED_MM_DQ_RV">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="15360">
			<field type="MM_DQ_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMIN_5200G4_MATCHEDMMDQRV0123</input>
			</field>
		</pin>
	</set>
	<set name="VMAX_5200G4_MATCHED_MM_DQ_RV">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="15360">
			<field type="MM_DQ_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMAX_5200G4_MATCHEDMMDQRV0123</input>
			</field>
		</pin>
	</set>
	<set name="VNOM_5600G4_MATCHED_MM_DQ_RV">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="15360">
			<field type="MM_DQ_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VNOM_5600G4_MATCHEDMMDQRV0123</input>
			</field>
		</pin>
	</set>
	<set name="VMIN_5600G4_MATCHED_MM_DQ_RV">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="15360">
			<field type="MM_DQ_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMIN_5600G4_MATCHEDMMDQRV0123</input>
			</field>
		</pin>
	</set>
	<set name="VMAX_5600G4_MATCHED_MM_DQ_RV">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="15360">
			<field type="MM_DQ_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMAX_5600G4_MATCHEDMMDQRV0123</input>
			</field>
		</pin>
	</set>
	<set name="VNOM_3200G4_MATCHED_MM_DQ_RV">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="15360">
			<field type="MM_DQ_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VNOM_3200G4_MATCHEDMMDQRV0123</input>
			</field>
		</pin>
	</set>
	<set name="VMIN_3200G4_MATCHED_MM_DQ_RV">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="15360">
			<field type="MM_DQ_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMIN_3200G4_MATCHEDMMDQRV0123</input>
			</field>
		</pin>
	</set>
	<set name="VMAX_3200G4_MATCHED_MM_DQ_RV">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="15360">
			<field type="MM_DQ_STRUCT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VMAX_3200G4_MATCHEDMMDQRV0123</input>
			</field>
		</pin>
	</set>
	
	<!--chris start how many tdo bits-->
	<set name="VNOM_5600G4_MATCHED_MM_DQ_CH0_CHRIS">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH0_STRUCT_KHENGHUAT">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VNOM_5600G4_MATCHEDMMDQSMV0123</input>
			</field>
		</pin>
	</set>
	
	<set name="VNOM_5600G4_MATCHED_MM_DQ_CH0_TXDQS4TIMES">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">
			<field type="MM_DQ_CH0_STRUCT_TXDQS4TIMES">
				<input name="Module">MIO_DDR</input>
				<input name="TestInstance">PHY_DDR5_CMEMDECODE_E_ENDFC_X_X_VNOM_5600G4_MATCHEDMMDQSMV0123</input>
			</field>
		</pin>
	</set>
	
	<set name="VNOM_5600G4_MATCHED_MM_DQ_CH0_CHRISREGDUMP">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="33600">
			<field type="PHYINIT_STRUCT_CH0">    <!--bits 320 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">1</input>
			</field>				
			<field type="REGISTERDUMP_STRUCT_CH0">    <!--bits 14560 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">1</input>
			</field>
			<field type="MARGINMODE_STRUCT_4PARAM_CH0"> <!--bits 3840 txdqs txdq rxdq vref-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">1</input>
			</field>
			<field type="PHYINIT_STRUCT_CH0">    <!--bits 320 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">2</input>
			</field>			
			<field type="REGISTERDUMP_STRUCT_CH0"> <!--bits 14560 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">2</input>
			</field>			
		</pin>
	</set>
	
	
	<set name="VNOM_5600G4_MATCHED_MM_DQ_CH0_CHRISREGDUMP_INITONLY">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="29760">

			<field type="PHYINIT_STRUCT_CH0">    <!--bits 320 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">1</input>
			</field>				
			<field type="REGISTERDUMP_STRUCT_CH0">    <!--bits 14560 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">1</input>
			</field>


			<field type="PHYINIT_STRUCT_CH0">    <!--bits 320 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">2</input>
			</field>			
			<field type="REGISTERDUMP_STRUCT_CH0"> <!--bits 14560 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">2</input>
			</field>			
		</pin>
	</set>
	
		
	<set name="VNOM_5600G4_MATCHED_MM_DQ_CH0_CHRISREGDUMP_ONEPARAM">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="30720">

			<field type="PHYINIT_STRUCT_CH0">    <!--bits 320 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">1</input>
			</field>				
			<field type="REGISTERDUMP_STRUCT_CH0">    <!--bits 14560 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">1</input>
			</field>
			<field type="MARGINMODE_STRUCT_1PARAM_CH0"> <!--bits one param 960-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">1</input>
			</field>

			<field type="PHYINIT_STRUCT_CH0">    <!--bits 320 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">2</input>
			</field>			
			<field type="REGISTERDUMP_STRUCT_CH0"> <!--bits 14560 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">2</input>
			</field>			
		</pin>
	</set>
	
	
	<set name="VNOM_5600G4_MATCHED_MM_DQ_CH0_CHRISREGDUMP_ONEPARAM_AFTER">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="15840">


			<field type="MARGINMODE_STRUCT_1PARAM_CH0"> <!--bits one param 960-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">1</input>
			</field>

			<field type="PHYINIT_STRUCT_CH0">    <!--bits 320 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">2</input>
			</field>			
			<field type="REGISTERDUMP_STRUCT_CH0"> <!--bits 14560 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">2</input>
			</field>			
		</pin>
	</set>
	
	<set name="VNOM_5600G4_MATCHED_MM_DQ_CH0_CHRISREGDUMP_ONEPARAM_TEST">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="1600">


			<field type="MARGINMODE_STRUCT_1PARAM_CH0"> <!--bits one param 960-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">1</input>
			</field>

			<field type="PHYINIT_STRUCT_CH0">    <!--bits 320 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">2</input>
			</field>		

			<field type="PHYINIT_STRUCT_CH0">    <!--bits 320 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">3</input>
			</field>	
			
		</pin>
	</set>
	
	
	<set name="VNOM_5600G4_MATCHED_MM_DQ_CH0_4PARAMCH0_MMONLY">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="3840">

			<field type="MARGINMODE_STRUCT_4PARAM_CH0"> <!--bits 3840 txdqs txdq rxdq vref-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">1</input>
			</field>
		
		</pin>
	
	</set>
	
	
	<!--CPGC 11 Jan23-->
	<!--CPGC 512-262655 for 4 channels. 64x32x32x4+512=262656 -->
	<!--CPGC  1 channels. 64x32x32x1+128=65664. need to separate out the 128 for dump -->
	
	<structure name="NEW" type="token">
		<bits>0-65535</bits> <!--always minus 1-->
		<base>2</base>
		<gsds scope="UNT" data_type="STR">EDS_DATA</gsds>
	</structure>
	
	<structure name="NEW1" type="token">
		<bits>0-65535</bits> <!--always minus 1-->
		<base>2</base>
		<gsds scope="UNT" data_type="STR">EDS_DATA1</gsds>
	</structure>
	
	
	
	
	<structure name="JUNK" type="token">
		<bits>0-127</bits> <!--always minus 1-->
		<base>2</base>
	</structure>
	
	
	<set name="CPGC_2D_REGDUMP_1CH">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="95424">
			
			<field type="JUNK"> </field> <!--bits 128 1 channel only-->
			
			<field type="PHYINIT_STRUCT_CH0">    <!--bits 320 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">1</input>
			</field>				
			<field type="REGISTERDUMP_STRUCT_CH0">    <!--bits 14560 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">1</input>
			</field>
			
			<field type="NEW"> </field><!--bits 65536 2D 1 channel-->

			
			<field type="PHYINIT_STRUCT_CH0">    <!--bits 320 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">2</input>
			</field>			
			<field type="REGISTERDUMP_STRUCT_CH0"> <!--bits 14560 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">2</input>
			</field>			
		</pin>
	</set>
	
	
	<set name="CPGCDQ2D_REV3C_DDR5_G4_5600_MATCHED_DOUBLECPGC">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="175840">
			
			<field type="JUNK"> </field> <!--bits 128 1 channel only-->
			
			<field type="PHYINIT_STRUCT_CH0">    <!--bits 320 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">1</input>
			</field>				
			<field type="REGISTERDUMP_STRUCT_CH0">    <!--bits 14560 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">1</input>
			</field>
			
			<field type="NEW"> </field><!--bits 65536 2D 1 channel-->

			
			<field type="PHYINIT_STRUCT_CH0">    <!--bits 320 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">2</input>
			</field>			
			<field type="REGISTERDUMP_STRUCT_CH0"> <!--bits 14560 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">2</input>
			</field>

			<field type="NEW1"> </field><!--bits 65536 2D 1 channel-->
			
			
			<field type="PHYINIT_STRUCT_CH0">    <!--bits 320 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">3</input>
			</field>			
			<field type="REGISTERDUMP_STRUCT_CH0"> <!--bits 14560 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">3</input>
			</field>
			
			
			
		</pin>
	</set>
	
	
	<set name="CPGCDQ2D_REV3C_DDR5_G4_5600_MATCHED_DOUBLEINITPLUSCPGC">
		<pin name="IP_PCH::O_VENDOR_TDO" expected_bits="190848">
			
			<field type="JUNK"> </field> <!--bits 128 1 channel only-->
			
			<field type="PHYINIT_STRUCT_CH0">    <!--bits 320 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">1</input>
			</field>				
			<field type="REGISTERDUMP_STRUCT_CH0">    <!--bits 14560 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">1</input>
			</field>
			
			<field type="NEW"> </field><!--bits 65536 2D 1 channel-->

			
			<field type="PHYINIT_STRUCT_CH0">    <!--bits 320 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">2</input>
			</field>			
			<field type="REGISTERDUMP_STRUCT_CH0"> <!--bits 14560 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">2</input>
			</field>
			
			
			<field type="JUNK"> </field> <!--bits 128 1 channel only-->
			
			<field type="PHYINIT_STRUCT_CH0">    <!--bits 320 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">3</input>
			</field>			
			<field type="REGISTERDUMP_STRUCT_CH0"> <!--bits 14560 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">3</input>
			</field>
			
			<field type="NEW1"> </field><!--bits 65536 2D 1 channel-->			
			
			<field type="PHYINIT_STRUCT_CH0">    <!--bits 320 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">4</input>
			</field>			
			<field type="REGISTERDUMP_STRUCT_CH0"> <!--bits 14560 1 channel only-->
				<input name="TestCondition">VNOM</input>
                <input name="Loop">4</input>
			</field>
			
			
			
		</pin>
	</set>
	
	
	
	
	<!--chris end how many tdo bits-->
	
	

</cmem_setup>






