/// Auto-generated register definitions for RCC
/// Family: stm32f1
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f1::rcc {

// ============================================================================
// RCC - Reset and clock control
// Base Address: 0x40021000
// ============================================================================

/// RCC Register Structure
struct RCC_Registers {
    /// Clock control register
    /// Offset: 0x0000
    /// Reset value: 0x00000083
    volatile uint32_t CR;

    /// Clock configuration register (RCC_CFGR)
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    volatile uint32_t CFGR;

    /// Clock interrupt register (RCC_CIR)
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    volatile uint32_t CIR;

    /// APB2 peripheral reset register (RCC_APB2RSTR)
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t APB2RSTR;

    /// APB1 peripheral reset register (RCC_APB1RSTR)
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t APB1RSTR;

    /// AHB Peripheral Clock enable register (RCC_AHBENR)
    /// Offset: 0x0014
    /// Reset value: 0x00000014
    /// Access: read-write
    volatile uint32_t AHBENR;

    /// APB2 peripheral clock enable register (RCC_APB2ENR)
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t APB2ENR;

    /// APB1 peripheral clock enable register (RCC_APB1ENR)
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t APB1ENR;

    /// Backup domain control register (RCC_BDCR)
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    volatile uint32_t BDCR;

    /// Control/status register (RCC_CSR)
    /// Offset: 0x0024
    /// Reset value: 0x0C000000
    volatile uint32_t CSR;
};

static_assert(sizeof(RCC_Registers) >= 40, "RCC_Registers size mismatch");

/// RCC peripheral instance
inline RCC_Registers* RCC() {
    return reinterpret_cast<RCC_Registers*>(0x40021000);
}

}  // namespace alloy::hal::st::stm32f1::rcc
