Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Tue Feb  4 17:48:29 2025
| Host              : ece-lnx-4511c running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command           : report_timing_summary -file ./report/fir_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu48dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.32 01-31-2021
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  156         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (51)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (51)
-------------------------------
 There are 51 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.838        0.000                      0                 1316        0.044        0.000                      0                 1316        2.225        0.000                       0                   548  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.838        0.000                      0                 1316        0.044        0.000                      0                 1316        2.225        0.000                       0                   548  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.917ns (22.138%)  route 3.225ns (77.862%))
  Logic Levels:           9  (CARRY8=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X37Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/reg_6_fu_92_reg[8]/Q
                         net (fo=2, routed)           0.619     0.728    bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry__2[8]
    SLICE_X38Y122        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     0.778 r  bd_0_i/hls_inst/inst/regslice_both_in_r_U/tmp3_fu_312_p2_carry__0_i_8/O
                         net (fo=1, routed)           0.009     0.787    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__0_i_16_0[0]
    SLICE_X38Y122        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     0.977 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.003    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__0_n_0
    SLICE_X38Y123        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     1.085 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/tmp3_fu_312_p2_carry__1/O[3]
                         net (fo=6, routed)           0.573     1.658    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/p_0_in1_in[19]
    SLICE_X37Y122        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     1.821 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1_i_4/O
                         net (fo=1, routed)           0.750     2.571    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1_i_4_n_0
    SLICE_X38Y119        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     2.662 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1/CO[7]
                         net (fo=1, routed)           0.026     2.688    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__1_n_0
    SLICE_X38Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.804 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__2/O[7]
                         net (fo=1, routed)           0.553     3.357    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__93_carry__2_n_8
    SLICE_X37Y122        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     3.394 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2_i_23/O
                         net (fo=1, routed)           0.628     4.022    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2_i_23_n_0
    SLICE_X41Y121        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.075 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2_i_8/O
                         net (fo=1, routed)           0.015     4.090    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2_i_8_n_0
    SLICE_X41Y121        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.056     4.146 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2__188_carry__2/O[7]
                         net (fo=1, routed)           0.026     4.172    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_fu_362_p2[31]
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.021     5.021    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_clk
    SLICE_X41Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[31]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X41Y121        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     5.011    bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/y_reg_487_reg[31]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -4.172    
  -------------------------------------------------------------------
                         slack                                  0.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.296%)  route 0.043ns (44.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.012     0.012    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X43Y130        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/Q
                         net (fo=3, routed)           0.026     0.077    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg_n_0_[0]
    SLICE_X43Y130        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.091 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[0]_i_1/O
                         net (fo=1, routed)           0.017     0.108    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[0]_i_1_n_0
    SLICE_X43Y130        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=547, unset)          0.018     0.018    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X43Y130        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X43Y130        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDSE/C   n/a            0.550         5.000       4.450      SLICE_X42Y130  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.275         2.500       2.225      SLICE_X42Y130  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.275         2.500       2.225      SLICE_X42Y130  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C



