-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
-- Company : Rochester Institute of Technology ( RIT )
-- Engineer : < YOUR_NAME_HERE > ( < YOUR_EMAIL_HERE >)
--
-- Create Date : < CREATION_TIME_HERE >
-- Design Name : notN
-- Module Name : notN - dataflow
-- Project Name : < PROJECT_NAME_HERE >
-- Target Devices : Basys3
--
-- Description : N - bit bitwise NOT unit
-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

entity notN is 
    GENERIC (N:Integer := 4);
    PORT (
            A: IN std_logic_vector (N-1 downto 0);
            Y: OUT std_logic_vector (N-1 downto 0)
         );
end notN;

architecture dataflow of notN is 
begin 
Y<= not A;

end dataflow;