{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756732489860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756732489861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep  1 18:44:49 2025 " "Processing started: Mon Sep  1 18:44:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756732489861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756732489861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dff_using_mux_neg -c Dff_using_mux_neg " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dff_using_mux_neg -c Dff_using_mux_neg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756732489861 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756732490484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756732490485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.v" "" { Text "C:/intelFPGA/18.1/100Days/Day_n04_Dff_Mux_Neg/mux21.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756732500745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756732500745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlatch_positive_level_sensitive.v 1 1 " "Found 1 design units, including 1 entities, in source file dlatch_positive_level_sensitive.v" { { "Info" "ISGN_ENTITY_NAME" "1 dlatch_positive_level_sensitive " "Found entity 1: dlatch_positive_level_sensitive" {  } { { "dlatch_positive_level_sensitive.v" "" { Text "C:/intelFPGA/18.1/100Days/Day_n04_Dff_Mux_Neg/dlatch_positive_level_sensitive.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756732500748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756732500748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlatch_negative_level_sensitive.v 1 1 " "Found 1 design units, including 1 entities, in source file dlatch_negative_level_sensitive.v" { { "Info" "ISGN_ENTITY_NAME" "1 dlatch_negative_level_sensitive " "Found entity 1: dlatch_negative_level_sensitive" {  } { { "dlatch_negative_level_sensitive.v" "" { Text "C:/intelFPGA/18.1/100Days/Day_n04_Dff_Mux_Neg/dlatch_negative_level_sensitive.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756732500750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756732500750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_edgetrigger_using_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_edgetrigger_using_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff_edgeTrigger_using_mux " "Found entity 1: d_ff_edgeTrigger_using_mux" {  } { { "d_ff_edgeTrigger_using_mux.v" "" { Text "C:/intelFPGA/18.1/100Days/Day_n04_Dff_Mux_Neg/d_ff_edgeTrigger_using_mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756732500752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756732500752 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "d_ff_edgeTrigger_using_mux " "Elaborating entity \"d_ff_edgeTrigger_using_mux\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756732500783 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "master d_latch_positive_level " "Node instance \"master\" instantiates undefined entity \"d_latch_positive_level\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "d_ff_edgeTrigger_using_mux.v" "master" { Text "C:/intelFPGA/18.1/100Days/Day_n04_Dff_Mux_Neg/d_ff_edgeTrigger_using_mux.v" 7 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1756732500827 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "slave d_latch_negative_level " "Node instance \"slave\" instantiates undefined entity \"d_latch_negative_level\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "d_ff_edgeTrigger_using_mux.v" "slave" { Text "C:/intelFPGA/18.1/100Days/Day_n04_Dff_Mux_Neg/d_ff_edgeTrigger_using_mux.v" 8 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1756732500827 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756732500890 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep  1 18:45:00 2025 " "Processing ended: Mon Sep  1 18:45:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756732500890 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756732500890 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756732500890 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756732500890 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756732501614 ""}
