vcom -work work -2002 -explicit -stats=none {C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/concurrent statements/concurrent_statements_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity concurrent_statements_tb
-- Compiling architecture sim of concurrent_statements_tb


vsim -gui work.concurrent_statements_tb
vsim -gui work.concurrent_statements_tb 
Start time: 18:19:03 on Sep 29,2024
Loading std.standard
Loading std.textio(body)
Loading ieee.std_logic_1164(body)
Loading ieee.numeric_std(body)
Loading work.concurrent_statements_tb(sim)
view -new wave
-new not supported on PE
add wave -position insertpoint  \
sim:/concurrent_statements_tb/uns_1 \
sim:/concurrent_statements_tb/mult_1 \
sim:/concurrent_statements_tb/mult_2 \
sim:/concurrent_statements_tb/mult_3
run
vsim quit
End time: 18:20:25 on Sep 29,2024, Elapsed time: 0:01:22
Errors: 0, Warnings: 2
vsim quit 
Start time: 18:20:25 on Sep 29,2024
** Error: (vsim-3170) Could not find 'quit'.
        Searched libraries:
            C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/concurrent statements/work
Error loading design
End time: 18:20:26 on Sep 29,2024, Elapsed time: 0:00:01
Errors: 1, Warnings: 1
quit
