Information: Updating design information... (UID-85)
Warning: Design 'AES_Encryption' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : AES_Encryption
Version: O-2018.06-SP1
Date   : Mon Sep  8 11:05:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt0p8v25c   Library: saed14lvt_base_tt0p8v25c
Wire Load Model Mode: top

  Startpoint: key_in[9] (input port clocked by clk)
  Endpoint: gen_key_expansion[1].key_exp_inst/DUT/Q_reg[98]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  key_in[9] (in)                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/key_in[9] (KeyExpansion_01)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/a[1] (Sbox_199)
                                                          0.00       0.10 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U522/X (SAEDLVT14_INV_1)
                                                          0.01       0.11 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U512/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.17 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U500/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.28 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U411/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.34 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U190/X (SAEDLVT14_INV_1)
                                                          0.12       0.47 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.54 f
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U262/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.56 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U261/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U126/X (SAEDLVT14_OR4_1)
                                                          0.02       0.61 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U99/X (SAEDLVT14_OR3_1)
                                                          0.02       0.63 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U37/X (SAEDLVT14_OR4_1)
                                                          0.02       0.65 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U98/X (SAEDLVT14_AO21_1)
                                                          0.02       0.67 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U97/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.69 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/U31/X (SAEDLVT14_OR4_1)
                                                          0.03       0.72 r
  gen_key_expansion[1].key_exp_inst/sbox_loop[8].s_box/b[2] (Sbox_199)
                                                          0.00       0.72 r
  gen_key_expansion[1].key_exp_inst/U39/X (SAEDLVT14_EO2_1)
                                                          0.04       0.75 r
  gen_key_expansion[1].key_exp_inst/U7/X (SAEDLVT14_EO2_1)
                                                          0.04       0.79 f
  gen_key_expansion[1].key_exp_inst/U75/X (SAEDLVT14_EO2_1)
                                                          0.03       0.82 r
  gen_key_expansion[1].key_exp_inst/DUT/D[98] (DFF_128_49)
                                                          0.00       0.82 r
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[98]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[1].key_exp_inst/DUT/Q_reg[98]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: gen_key_expansion[2].key_exp_inst/DUT/Q_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_key_expansion[3].key_exp_inst/DUT/Q_reg[98]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REG2REG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_key_expansion[2].key_exp_inst/DUT/Q_reg[9]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_key_expansion[2].key_exp_inst/DUT/Q_reg[9]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.06       0.06 r
  gen_key_expansion[2].key_exp_inst/DUT/Q[9] (DFF_128_48)
                                                          0.00       0.06 r
  gen_key_expansion[2].key_exp_inst/key_out[9] (KeyExpansion_02)
                                                          0.00       0.06 r
  gen_key_expansion[3].key_exp_inst/key_in[9] (KeyExpansion_04)
                                                          0.00       0.06 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/a[1] (Sbox_191)
                                                          0.00       0.06 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/U521/X (SAEDLVT14_INV_1)
                                                          0.03       0.09 f
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/U509/X (SAEDLVT14_NR2_MM_1)
                                                          0.06       0.14 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/U500/X (SAEDLVT14_ND2_CDC_1)
                                                          0.11       0.26 f
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/U413/X (SAEDLVT14_BUF_S_1)
                                                          0.06       0.32 f
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/U195/X (SAEDLVT14_INV_1)
                                                          0.12       0.44 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/U10/X (SAEDLVT14_NR2_MM_1)
                                                          0.07       0.52 f
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/U384/X (SAEDLVT14_NR2_MM_1)
                                                          0.02       0.54 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/U383/X (SAEDLVT14_OR4_1)
                                                          0.02       0.56 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/U130/X (SAEDLVT14_OR4_1)
                                                          0.02       0.59 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/U105/X (SAEDLVT14_OR3_1)
                                                          0.02       0.61 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/U41/X (SAEDLVT14_OR4_1)
                                                          0.02       0.63 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/U104/X (SAEDLVT14_AO21_1)
                                                          0.02       0.65 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/U103/X (SAEDLVT14_AO221_0P5)
                                                          0.02       0.67 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/U57/X (SAEDLVT14_OR4_1)
                                                          0.02       0.69 r
  gen_key_expansion[3].key_exp_inst/sbox_loop[8].s_box/b[2] (Sbox_191)
                                                          0.00       0.69 r
  gen_key_expansion[3].key_exp_inst/U1/X (SAEDLVT14_INV_1)
                                                          0.02       0.71 f
  gen_key_expansion[3].key_exp_inst/U66/X (SAEDLVT14_EO2_1)
                                                          0.03       0.74 r
  gen_key_expansion[3].key_exp_inst/U6/X (SAEDLVT14_EO2_1)
                                                          0.04       0.78 f
  gen_key_expansion[3].key_exp_inst/U70/X (SAEDLVT14_EO2_1)
                                                          0.03       0.81 r
  gen_key_expansion[3].key_exp_inst/DUT/D[98] (DFF_128_47)
                                                          0.00       0.81 r
  gen_key_expansion[3].key_exp_inst/DUT/Q_reg[98]/D (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  gen_key_expansion[3].key_exp_inst/DUT/Q_reg[98]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00       0.90 r
  library setup time                                     -0.01       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: gen_rounds[10].round_key_inst/DUT/Q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cipher_out[0]
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  AES_Encryption     70000                 saed14lvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  gen_rounds[10].round_key_inst/DUT/Q_reg[0]/CK (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  gen_rounds[10].round_key_inst/DUT/Q_reg[0]/Q (SAEDLVT14_FDPRBQ_V2_1)
                                                          0.03       0.03 f
  gen_rounds[10].round_key_inst/DUT/Q[0] (DFF_128_1)      0.00       0.03 f
  gen_rounds[10].round_key_inst/b[0] (roundkey_1)         0.00       0.03 f
  cipher_out[0] (out)                                     0.00       0.03 f
  data arrival time                                                  0.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  output external delay                                  -0.10       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -0.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


1
