// Seed: 2667138877
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output logic id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    output id_6,
    input logic id_7,
    input logic id_8,
    input id_9,
    output id_10,
    input logic id_11,
    input id_12,
    inout id_13,
    input id_14,
    output id_15,
    input logic id_16
);
  type_26(
      id_2, 1'b0, id_4
  );
endmodule
