<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: skx_unc_upi.hh Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="../../dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="../../dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="../../dir_99470ca5a260450ccff98c118f8595ec.html">intel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">skx_unc_upi.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#include &lt;intel_priv.hh&gt;</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="keyword">namespace </span>optkit::intel::skx_unc_upi{</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;    <span class="keyword">enum</span> skx_unc_upi : uint64_t {</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;        UNC_UPI_CLOCKTICKS = 0x1, <span class="comment">// Counts the number of clocks in the UPI LL.  This clock runs at 1/8th the GT/s speed of the UPI link.  For example</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        UNC_UPI_DIRECT_ATTEMPTS = 0x12, <span class="comment">// Counts the number of Data Response(DRS) packets UPI attempted to send directly to the core or to a different UPI link.  Note:  This only counts attempts on valid candidates such as DRS packets destined for CHAs.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        UNC_UPI_DIRECT_ATTEMPTS__MASK__SKX_UNC_UPI_DIRECT_ATTEMPTS__D2C = 0x100, <span class="comment">// Direct packet attempts -- Direct 2 Core</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        UNC_UPI_DIRECT_ATTEMPTS__MASK__SKX_UNC_UPI_DIRECT_ATTEMPTS__D2U = 0x200, <span class="comment">// Direct packet attempts -- Direct 2 UPI</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        UNC_UPI_FLOWQ_NO_VNA_CRD = 0x18, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        UNC_UPI_FLOWQ_NO_VNA_CRD__MASK__SKX_UNC_UPI_FLOWQ_NO_VNA_CRD__AD_VNA_EQ0 = 0x100, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        UNC_UPI_FLOWQ_NO_VNA_CRD__MASK__SKX_UNC_UPI_FLOWQ_NO_VNA_CRD__AD_VNA_EQ1 = 0x200, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        UNC_UPI_FLOWQ_NO_VNA_CRD__MASK__SKX_UNC_UPI_FLOWQ_NO_VNA_CRD__AD_VNA_EQ2 = 0x400, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        UNC_UPI_FLOWQ_NO_VNA_CRD__MASK__SKX_UNC_UPI_FLOWQ_NO_VNA_CRD__AK_VNA_EQ0 = 0x1000, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        UNC_UPI_FLOWQ_NO_VNA_CRD__MASK__SKX_UNC_UPI_FLOWQ_NO_VNA_CRD__AK_VNA_EQ1 = 0x2000, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        UNC_UPI_FLOWQ_NO_VNA_CRD__MASK__SKX_UNC_UPI_FLOWQ_NO_VNA_CRD__AK_VNA_EQ2 = 0x4000, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        UNC_UPI_FLOWQ_NO_VNA_CRD__MASK__SKX_UNC_UPI_FLOWQ_NO_VNA_CRD__AK_VNA_EQ3 = 0x8000, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        UNC_UPI_FLOWQ_NO_VNA_CRD__MASK__SKX_UNC_UPI_FLOWQ_NO_VNA_CRD__BL_VNA_EQ0 = 0x800, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        UNC_UPI_L1_POWER_CYCLES = 0x21, <span class="comment">// Number of UPI qfclk cycles spent in L1 power mode.  L1 is a mode that totally shuts down a UPI link.  Use edge detect to count the number of instances when the UPI link entered L1.  Link power states are per link and per direction</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        UNC_UPI_M3_BYP_BLOCKED = 0x14, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        UNC_UPI_M3_BYP_BLOCKED__MASK__SKX_UNC_UPI_M3_BYP_BLOCKED__BGF_CRD = 0x800, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        UNC_UPI_M3_BYP_BLOCKED__MASK__SKX_UNC_UPI_M3_BYP_BLOCKED__FLOWQ_AD_VNA_LE2 = 0x100, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        UNC_UPI_M3_BYP_BLOCKED__MASK__SKX_UNC_UPI_M3_BYP_BLOCKED__FLOWQ_AK_VNA_LE3 = 0x400, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        UNC_UPI_M3_BYP_BLOCKED__MASK__SKX_UNC_UPI_M3_BYP_BLOCKED__FLOWQ_BL_VNA_EQ0 = 0x200, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        UNC_UPI_M3_BYP_BLOCKED__MASK__SKX_UNC_UPI_M3_BYP_BLOCKED__GV_BLOCK = 0x1000, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        UNC_UPI_M3_CRD_RETURN_BLOCKED = 0x16, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        UNC_UPI_M3_RXQ_BLOCKED = 0x15, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        UNC_UPI_M3_RXQ_BLOCKED__MASK__SKX_UNC_UPI_M3_RXQ_BLOCKED__BGF_CRD = 0x2000, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        UNC_UPI_M3_RXQ_BLOCKED__MASK__SKX_UNC_UPI_M3_RXQ_BLOCKED__FLOWQ_AD_VNA_BTW_2_THRESH = 0x200, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        UNC_UPI_M3_RXQ_BLOCKED__MASK__SKX_UNC_UPI_M3_RXQ_BLOCKED__FLOWQ_AD_VNA_LE2 = 0x100, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        UNC_UPI_M3_RXQ_BLOCKED__MASK__SKX_UNC_UPI_M3_RXQ_BLOCKED__FLOWQ_AK_VNA_LE3 = 0x1000, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        UNC_UPI_M3_RXQ_BLOCKED__MASK__SKX_UNC_UPI_M3_RXQ_BLOCKED__FLOWQ_BL_VNA_BTW_0_THRESH = 0x800, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        UNC_UPI_M3_RXQ_BLOCKED__MASK__SKX_UNC_UPI_M3_RXQ_BLOCKED__FLOWQ_BL_VNA_EQ0 = 0x400, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        UNC_UPI_M3_RXQ_BLOCKED__MASK__SKX_UNC_UPI_M3_RXQ_BLOCKED__GV_BLOCK = 0x4000, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        UNC_UPI_PHY_INIT_CYCLES = 0x20, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        UNC_UPI_POWER_L1_NACK = 0x23, <span class="comment">// Counts the number of times a link sends/receives a LinkReqNAck.  When the UPI links would like to change power state</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        UNC_UPI_POWER_L1_REQ = 0x22, <span class="comment">// Counts the number of times a link sends/receives a LinkReqAck.  When the UPI links would like to change power state</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        UNC_UPI_REQ_SLOT2_FROM_M3 = 0x46, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        UNC_UPI_REQ_SLOT2_FROM_M3__MASK__SKX_UNC_UPI_REQ_SLOT2_FROM_M3__ACK = 0x800, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        UNC_UPI_REQ_SLOT2_FROM_M3__MASK__SKX_UNC_UPI_REQ_SLOT2_FROM_M3__VN0 = 0x200, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        UNC_UPI_REQ_SLOT2_FROM_M3__MASK__SKX_UNC_UPI_REQ_SLOT2_FROM_M3__VN1 = 0x400, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        UNC_UPI_REQ_SLOT2_FROM_M3__MASK__SKX_UNC_UPI_REQ_SLOT2_FROM_M3__VNA = 0x100, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        UNC_UPI_RXL0P_POWER_CYCLES = 0x25, <span class="comment">// Number of UPI qfclk cycles spent in L0p power mode.  L0p is a mode where we disable 60% of the UPI lanes</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        UNC_UPI_RXL0_POWER_CYCLES = 0x24, <span class="comment">// Number of UPI qfclk cycles spent in L0 power mode in the Link Layer.  L0 is the default mode which provides the highest performance with the most power.  Use edge detect to count the number of instances that the link entered L0.  Link power states are per link and per direction</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH = 0x5, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCB = 0xe00, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Bypass</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCB_OPC_NCWR = 0x0e00, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Bypass - NCWR</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCB_OPC_WCWR = 0x1e00 | 1ULL &lt;&lt; 32, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Bypass - WCWR</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCB_OPC_NCMSGB = 0x8e00 | 1ULL &lt;&lt; 32, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Bypass - WCWR</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCB_OPC_INTLOGICAL = 0x9e00 | 1ULL &lt;&lt; 32, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Bypass - WCWR</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCB_OPC_INTPHYSICAL = 0xae00 | 1ULL &lt;&lt; 32, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Bypass - INTPHYSICAL</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCB_OPC_INTPRIOUPD = 0xbe00 | 1ULL &lt;&lt; 32, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Bypass - INTPRIOUPD</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCB_OPC_NCWRPTL = 0xce00, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Bypass - NCWRPTL</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCB_OPC_NCP2PB = 0xfe00, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Bypass - NCP2PB</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCS = 0xf00, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Standard</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCS_OPC_NCRD = 0x0f00, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCRD</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCS_OPC_INTACK = 0x1f00, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Standard - INTACK</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCS_OPC_NCRDPTL = 0x4f00 | 1ULL&lt;&lt;32, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCRDPTL</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCS_OPC_NCCFGRD = 0x5f00 | 1ULL&lt;&lt;32, <span class="comment">// NCS - NCCFGRD</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCS_OPC_NCLTRD = 0x6f00| 1ULL&lt;&lt;32, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCLTRD</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCS_OPC_IORD = 0x7f00, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Standard - IORD</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCS_OPC_MSGS = 0x8f00, <span class="comment">// NCS - MSGS</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCS_OPC_CFGWR = 0x9f00, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Standard - CFGWR</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCS_OPC_LTWR = 0xaf00, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Standard - LTWR</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCS_OPC_NCIOWR = 0xbf00, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCIOWR</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCS_OPC_NCP2PS = 0xff00, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCP2PS</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__REQ = 0x800, <span class="comment">// Matches on Receive path of a UPI Port -- Request</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__REQ_OPC_INVITOE = 0x7800, <span class="comment">// Matches on Receive path of a UPI Port -- Request Opcode - ITOE</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__REQ_OPC_RDINV = 0xc800, <span class="comment">// Matches on Receive path of a UPI Port -- Request Opcode - ReadInv</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSPCNFLT = 0xaa00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - Conflict</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSPI = 0x2a00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - Invalid</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_DATA = 0xc00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - Data</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_DATA_OPC_DATA_M = 0x0c00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - Data - DATA_M</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_DATA_OPC_DATA_E = 0x1c00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - Data - DATA_E</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_DATA_OPC_DATA_SI = 0x2c00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - Data - DATA_SI</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_DATA_OPC_DATA_M_CMPO = 0x4c00, <span class="comment">// RSP4 - DATA_M_CMPO</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_DATA_OPC_DATA_E_CMPO = 0x5c00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - Data - DATA_E_CMPO</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_DATA_OPC_DATA_SI_CMPO = 0x6c00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - Data - DATA_SI_CMPO</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_DATA_OPC_RSPFWDIWB = 0xac00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - Data - RSPFWDIWB</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_DATA_OPC_RSPFWDSWB = 0xbc00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - Data - RSPFWDIWB</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_DATA_OPC_RSPIWB = 0xcc00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - Data - RSPIWB</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_DATA_OPC_RSPSWB = 0xdc00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - Data - RSPSWB</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_DATA_OPC_DEBUG_DATA = 0xfc00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - Data - DEBUGDATA</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_NODATA = 0xa00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - No Data</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_NODATA_OPC_FWDS = 0x6a00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - No Data - FWDS</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_NODATA_OPC_MIRCMPU = 0x8a00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - No Data - MIRCMPU</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_NODATA_OPC_CNFLT = 0xaa00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - No Data - CNFLT</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_NODATA_OPC_FWDCNFLTO = 0xda00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - No Data - FWDCNFLTO</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_NODATA_OPC_CMPO = 0xca00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - No Data - CMPO</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__SNP = 0x900, <span class="comment">// Matches on Receive path of a UPI Port -- Snoop</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__SNP_OPC_FCUR = 0x8900, <span class="comment">// Matches on Receive path of a UPI Port -- Snoop Opcode - FCUR</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__SNP_OPC_FCODE = 0x9900, <span class="comment">// Matches on Receive path of a UPI Port -- Snoop Opcode - FCODE</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__SNP_OPC_FDATA = 0xa900, <span class="comment">// Matches on Receive path of a UPI Port -- Snoop Opcode - FDATA</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__SNP_OPC_FDATAMIG = 0xb900, <span class="comment">// Matches on Receive path of a UPI Port -- Snoop Opcode - FDATAMIG</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__SNP_OPC_FINVOWN = 0xc900, <span class="comment">// Matches on Receive path of a UPI Port -- Snoop Opcode - FDATA</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__SNP_OPC_FINV = 0xd900, <span class="comment">// Matches on Receive path of a UPI Port -- Snoop Opcode - FINV</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__WB = 0xd00, <span class="comment">// Matches on Receive path of a UPI Port -- Writeback</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__WB_OPC_WBMTOI = 0x0d00, <span class="comment">// Matches on Receive path of a UPI Port -- Writeback - MTOI</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__WB_OPC_WBMTOS = 0x1d00, <span class="comment">// Matches on Receive path of a UPI Port -- Writeback - MTOS</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__WB_OPC_WBMTOE = 0x2d00, <span class="comment">// Matches on Receive path of a UPI Port -- Writeback - MTOE</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__WB_OPC_NONSNPWR = 0x3d00, <span class="comment">// Matches on Receive path of a UPI Port -- Writeback - NONSNPWR</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__WB_OPC_MTOIPTL = 0x4d00, <span class="comment">// Matches on Receive path of a UPI Port -- Writeback - MTOIPTL</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__WB_OPC_MTOEPTL = 0x6d00, <span class="comment">// Matches on Receive path of a UPI Port -- Writeback - MTOEPTL</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__WB_OPC_NONSNPWRTL = 0x6d00, <span class="comment">// Matches on Receive path of a UPI Port -- Writeback - NONSNPWRTL</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__WB_OPC_PUSHMTOI = 0x8d00, <span class="comment">// Matches on Receive path of a UPI Port -- Writeback - PUSHMTOI</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__WB_OPC_FLUSH = 0xbd00, <span class="comment">// Matches on Receive path of a UPI Port -- Writeback - FLUSH</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__WB_OPC_EVCTCLN = 0xcd00, <span class="comment">// Matches on Receive path of a UPI Port -- Writeback - EVCTCLN</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__WB_OPC_NONSNPRD = 0xdd00, <span class="comment">// WB - NONSNPRD</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__FILT_NONE = 0x0000, <span class="comment">// No extra filter</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__FILT_LOCAL = 0x0000, <span class="comment">// Filter packets targeting this socket</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__FILT_REMOTE = 0x0000, <span class="comment">// Filter packets targeting another socket</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__FILT_DATA = 0x0000, <span class="comment">// Filter on Data packets (mutually exclusive with FILT_NON_DATA)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__FILT_NON_DATA = 0x0000, <span class="comment">// Filter on non-Data packets (mutually exclusive with FILT_DATA)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__FILT_DUAL_SLOT = 0x0000, <span class="comment">// Filter on dual-slot packets (mutually exclusive with FILT_SINGLE_SLOT)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__FILT_SINGLE_SLOT = 0x0000, <span class="comment">// Filter on single-slot packets (mutually exclusive with FILT_DUAL_SLOT)</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__FILT_ISOCH = 0x0000, <span class="comment">// Filter on isochronous  packets</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__FILT_SLOT0 = 0x0000, <span class="comment">// Filter on slot0 packets</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__FILT_SLOT1 = 0x0000, <span class="comment">// Filter on slot1 packets</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__FILT_SLOT2 = 0x0000, <span class="comment">// Filter on slot2 packets</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__FILT_LLCRD_NON_ZERO = 0x0000, <span class="comment">// Filter on LLCRD nonzero (only applies to slot2 with opcode match)</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        UNC_UPI_RXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__FILT_IMPL_NULL = 0x0000, <span class="comment">// Filter on implied NULL (only applies to slot2 with opcode match)</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        UNC_UPI_RXL_BYPASSED = 0x31, <span class="comment">// Counts the number of times that an incoming flit was able to bypass the flit buffer and pass directly and into the Egress.  This is a latency optimization</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        UNC_UPI_RXL_BYPASSED__MASK__SKX_UNC_UPI_RXL_BYPASSED__SLOT0 = 0x100, <span class="comment">// RxQ Flit Buffer Bypassed -- Slot 0</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        UNC_UPI_RXL_BYPASSED__MASK__SKX_UNC_UPI_RXL_BYPASSED__SLOT1 = 0x200, <span class="comment">// RxQ Flit Buffer Bypassed -- Slot 1</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        UNC_UPI_RXL_BYPASSED__MASK__SKX_UNC_UPI_RXL_BYPASSED__SLOT2 = 0x400, <span class="comment">// RxQ Flit Buffer Bypassed -- Slot 2</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        UNC_UPI_RXL_CREDITS_CONSUMED_VN0 = 0x39, <span class="comment">// Counts the number of times that an RxQ VN0 credit was consumed (i.e. message uses a VN0 credit for the Rx Buffer).  This includes packets that went through the RxQ and those that were bypasssed.</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        UNC_UPI_RXL_CREDITS_CONSUMED_VN1 = 0x3a, <span class="comment">// Counts the number of times that an RxQ VN1 credit was consumed (i.e. message uses a VN1 credit for the Rx Buffer).  This includes packets that went through the RxQ and those that were bypasssed.</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        UNC_UPI_RXL_CREDITS_CONSUMED_VNA = 0x38, <span class="comment">// Counts the number of times that an RxQ VNA credit was consumed (i.e. message uses a VNA credit for the Rx Buffer).  This includes packets that went through the RxQ and those that were bypasssed.</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        UNC_UPI_RXL_FLITS = 0x3, <span class="comment">// Shows legal flit time (hides impact of L0p and L0c).</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        UNC_UPI_RXL_FLITS__MASK__SKX_UNC_UPI_RXL_FLITS__ALL_DATA = 0xf00, <span class="comment">// Valid Flits Received -- All Data</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        UNC_UPI_RXL_FLITS__MASK__SKX_UNC_UPI_RXL_FLITS__ALL_NULL = 0x2700, <span class="comment">// Valid Flits Received -- All Null Slots</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        UNC_UPI_RXL_FLITS__MASK__SKX_UNC_UPI_RXL_FLITS__DATA = 0x800, <span class="comment">// Valid Flits Received -- Data</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        UNC_UPI_RXL_FLITS__MASK__SKX_UNC_UPI_RXL_FLITS__IDLE = 0x4700, <span class="comment">// Valid Flits Received -- Idle</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        UNC_UPI_RXL_FLITS__MASK__SKX_UNC_UPI_RXL_FLITS__LLCRD = 0x1000, <span class="comment">// Valid Flits Received -- LLCRD Not Empty</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        UNC_UPI_RXL_FLITS__MASK__SKX_UNC_UPI_RXL_FLITS__LLCTRL = 0x4000, <span class="comment">// Valid Flits Received -- LLCTRL</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        UNC_UPI_RXL_FLITS__MASK__SKX_UNC_UPI_RXL_FLITS__NON_DATA = 0x9700, <span class="comment">// Valid Flits Received -- All Non Data</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        UNC_UPI_RXL_FLITS__MASK__SKX_UNC_UPI_RXL_FLITS__NULL = 0x2000, <span class="comment">// Valid Flits Received -- Slot NULL or LLCRD Empty</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        UNC_UPI_RXL_FLITS__MASK__SKX_UNC_UPI_RXL_FLITS__PROTHDR = 0x8000, <span class="comment">// Valid Flits Received -- Protocol Header</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        UNC_UPI_RXL_FLITS__MASK__SKX_UNC_UPI_RXL_FLITS__SLOT0 = 0x100, <span class="comment">// Valid Flits Received -- Slot 0</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        UNC_UPI_RXL_FLITS__MASK__SKX_UNC_UPI_RXL_FLITS__SLOT1 = 0x200, <span class="comment">// Valid Flits Received -- Slot 1</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        UNC_UPI_RXL_FLITS__MASK__SKX_UNC_UPI_RXL_FLITS__SLOT2 = 0x400, <span class="comment">// Valid Flits Received -- Slot 2</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        UNC_UPI_RXL_INSERTS = 0x30, <span class="comment">// Number of allocations into the UPI Rx Flit Buffer.  Generally</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        UNC_UPI_RXL_INSERTS__MASK__SKX_UNC_UPI_RXL_INSERTS__SLOT0 = 0x100, <span class="comment">// RxQ Flit Buffer Allocations -- Slot 0</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        UNC_UPI_RXL_INSERTS__MASK__SKX_UNC_UPI_RXL_INSERTS__SLOT1 = 0x200, <span class="comment">// RxQ Flit Buffer Allocations -- Slot 1</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        UNC_UPI_RXL_INSERTS__MASK__SKX_UNC_UPI_RXL_INSERTS__SLOT2 = 0x400, <span class="comment">// RxQ Flit Buffer Allocations -- Slot 2</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        UNC_UPI_RXL_OCCUPANCY = 0x32, <span class="comment">// Accumulates the number of elements in the UPI RxQ in each cycle.  Generally</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        UNC_UPI_RXL_OCCUPANCY__MASK__SKX_UNC_UPI_RXL_OCCUPANCY__SLOT0 = 0x100, <span class="comment">// RxQ Occupancy - All Packets -- Slot 0</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        UNC_UPI_RXL_OCCUPANCY__MASK__SKX_UNC_UPI_RXL_OCCUPANCY__SLOT1 = 0x200, <span class="comment">// RxQ Occupancy - All Packets -- Slot 1</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        UNC_UPI_RXL_OCCUPANCY__MASK__SKX_UNC_UPI_RXL_OCCUPANCY__SLOT2 = 0x400, <span class="comment">// RxQ Occupancy - All Packets -- Slot 2</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        UNC_UPI_RXL_SLOT_BYPASS = 0x33, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        UNC_UPI_RXL_SLOT_BYPASS__MASK__SKX_UNC_UPI_RXL_SLOT_BYPASS__S0_RXQ1 = 0x100, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        UNC_UPI_RXL_SLOT_BYPASS__MASK__SKX_UNC_UPI_RXL_SLOT_BYPASS__S0_RXQ2 = 0x200, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        UNC_UPI_RXL_SLOT_BYPASS__MASK__SKX_UNC_UPI_RXL_SLOT_BYPASS__S1_RXQ0 = 0x400, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        UNC_UPI_RXL_SLOT_BYPASS__MASK__SKX_UNC_UPI_RXL_SLOT_BYPASS__S1_RXQ2 = 0x800, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        UNC_UPI_RXL_SLOT_BYPASS__MASK__SKX_UNC_UPI_RXL_SLOT_BYPASS__S2_RXQ0 = 0x1000, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        UNC_UPI_RXL_SLOT_BYPASS__MASK__SKX_UNC_UPI_RXL_SLOT_BYPASS__S2_RXQ1 = 0x2000, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        UNC_UPI_TXL0P_CLK_ACTIVE = 0x2a, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        UNC_UPI_TXL0P_CLK_ACTIVE__MASK__SKX_UNC_UPI_TXL0P_CLK_ACTIVE__CFG_CTL = 0x100, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        UNC_UPI_TXL0P_CLK_ACTIVE__MASK__SKX_UNC_UPI_TXL0P_CLK_ACTIVE__DFX = 0x4000, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        UNC_UPI_TXL0P_CLK_ACTIVE__MASK__SKX_UNC_UPI_TXL0P_CLK_ACTIVE__RETRY = 0x2000, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        UNC_UPI_TXL0P_CLK_ACTIVE__MASK__SKX_UNC_UPI_TXL0P_CLK_ACTIVE__RXQ = 0x200, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        UNC_UPI_TXL0P_CLK_ACTIVE__MASK__SKX_UNC_UPI_TXL0P_CLK_ACTIVE__RXQ_BYPASS = 0x400, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        UNC_UPI_TXL0P_CLK_ACTIVE__MASK__SKX_UNC_UPI_TXL0P_CLK_ACTIVE__RXQ_CRED = 0x800, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        UNC_UPI_TXL0P_CLK_ACTIVE__MASK__SKX_UNC_UPI_TXL0P_CLK_ACTIVE__SPARE = 0x8000, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        UNC_UPI_TXL0P_CLK_ACTIVE__MASK__SKX_UNC_UPI_TXL0P_CLK_ACTIVE__TXQ = 0x1000, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        UNC_UPI_TXL0P_POWER_CYCLES = 0x27, <span class="comment">// Number of UPI qfclk cycles spent in L0p power mode.  L0p is a mode where we disable 60% of the UPI lanes</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        UNC_UPI_TXL0P_POWER_CYCLES_LL_ENTER = 0x28, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        UNC_UPI_TXL0P_POWER_CYCLES_M3_EXIT = 0x29, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        UNC_UPI_TXL0_POWER_CYCLES = 0x26, <span class="comment">// Number of UPI qfclk cycles spent in L0 power mode in the Link Layer.  L0 is the default mode which provides the highest performance with the most power.  Use edge detect to count the number of instances that the link entered L0.  Link power states are per link and per direction</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH = 0x4, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCB = 0xe00, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Bypass</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCB_OPC_NCWR = 0x0e00, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Bypass - NCWR</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCB_OPC_WCWR = 0x1e00 | 1ULL &lt;&lt; 32, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Bypass - WCWR</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCB_OPC_NCMSGB = 0x8e00 | 1ULL &lt;&lt; 32, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Bypass - WCWR</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCB_OPC_INTLOGICAL = 0x9e00 | 1ULL &lt;&lt; 32, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Bypass - WCWR</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCB_OPC_INTPHYSICAL = 0xae00 | 1ULL &lt;&lt; 32, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Bypass - INTPHYSICAL</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCB_OPC_INTPRIOUPD = 0xbe00 | 1ULL &lt;&lt; 32, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Bypass - INTPRIOUPD</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCB_OPC_NCWRPTL = 0xce00, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Bypass - NCWRPTL</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCB_OPC_NCP2PB = 0xfe00, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Bypass - NCP2PB</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCS = 0xf00, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Standard</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCS_OPC_NCRD = 0x0f00, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCRD</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCS_OPC_INTACK = 0x1f00, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Standard - INTACK</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCS_OPC_NCRDPTL = 0x4f00 | 1ULL&lt;&lt;32, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCRDPTL</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCS_OPC_NCCFGRD = 0x5f00 | 1ULL&lt;&lt;32, <span class="comment">// NCS - NCCFGRD</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCS_OPC_NCLTRD = 0x6f00| 1ULL&lt;&lt;32, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCLTRD</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCS_OPC_IORD = 0x7f00, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Standard - IORD</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCS_OPC_MSGS = 0x8f00, <span class="comment">// NCS - MSGS</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCS_OPC_CFGWR = 0x9f00, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Standard - CFGWR</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCS_OPC_LTWR = 0xaf00, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Standard - LTWR</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCS_OPC_NCIOWR = 0xbf00, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCIOWR</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__NCS_OPC_NCP2PS = 0xff00, <span class="comment">// Matches on Receive path of a UPI Port -- Non-Coherent Standard - NCP2PS</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__REQ = 0x800, <span class="comment">// Matches on Receive path of a UPI Port -- Request</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__REQ_OPC_INVITOE = 0x7800, <span class="comment">// Matches on Receive path of a UPI Port -- Request Opcode - ITOE</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__REQ_OPC_RDINV = 0xc800, <span class="comment">// Matches on Receive path of a UPI Port -- Request Opcode - ReadInv</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSPCNFLT = 0xaa00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - Conflict</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSPI = 0x2a00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - Invalid</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_DATA = 0xc00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - Data</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_DATA_OPC_DATA_M = 0x0c00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - Data - DATA_M</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_DATA_OPC_DATA_E = 0x1c00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - Data - DATA_E</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_DATA_OPC_DATA_SI = 0x2c00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - Data - DATA_SI</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_DATA_OPC_DATA_M_CMPO = 0x4c00, <span class="comment">// RSP4 - DATA_M_CMPO</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_DATA_OPC_DATA_E_CMPO = 0x5c00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - Data - DATA_E_CMPO</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_DATA_OPC_DATA_SI_CMPO = 0x6c00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - Data - DATA_SI_CMPO</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_DATA_OPC_RSPFWDIWB = 0xac00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - Data - RSPFWDIWB</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_DATA_OPC_RSPFWDSWB = 0xbc00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - Data - RSPFWDIWB</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_DATA_OPC_RSPIWB = 0xcc00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - Data - RSPIWB</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_DATA_OPC_RSPSWB = 0xdc00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - Data - RSPSWB</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_DATA_OPC_DEBUG_DATA = 0xfc00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - Data - DEBUGDATA</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_NODATA = 0xa00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - No Data</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_NODATA_OPC_FWDS = 0x6a00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - No Data - FWDS</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_NODATA_OPC_MIRCMPU = 0x8a00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - No Data - MIRCMPU</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_NODATA_OPC_CNFLT = 0xaa00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - No Data - CNFLT</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_NODATA_OPC_FWDCNFLTO = 0xda00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - No Data - FWDCNFLTO</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__RSP_NODATA_OPC_CMPO = 0xca00, <span class="comment">// Matches on Receive path of a UPI Port -- Response - No Data - CMPO</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__SNP = 0x900, <span class="comment">// Matches on Receive path of a UPI Port -- Snoop</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__SNP_OPC_FCUR = 0x8900, <span class="comment">// Matches on Receive path of a UPI Port -- Snoop Opcode - FCUR</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__SNP_OPC_FCODE = 0x9900, <span class="comment">// Matches on Receive path of a UPI Port -- Snoop Opcode - FCODE</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__SNP_OPC_FDATA = 0xa900, <span class="comment">// Matches on Receive path of a UPI Port -- Snoop Opcode - FDATA</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__SNP_OPC_FDATAMIG = 0xb900, <span class="comment">// Matches on Receive path of a UPI Port -- Snoop Opcode - FDATAMIG</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__SNP_OPC_FINVOWN = 0xc900, <span class="comment">// Matches on Receive path of a UPI Port -- Snoop Opcode - FDATA</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__SNP_OPC_FINV = 0xd900, <span class="comment">// Matches on Receive path of a UPI Port -- Snoop Opcode - FINV</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__WB = 0xd00, <span class="comment">// Matches on Receive path of a UPI Port -- Writeback</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__WB_OPC_WBMTOI = 0x0d00, <span class="comment">// Matches on Receive path of a UPI Port -- Writeback - MTOI</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__WB_OPC_WBMTOS = 0x1d00, <span class="comment">// Matches on Receive path of a UPI Port -- Writeback - MTOS</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__WB_OPC_WBMTOE = 0x2d00, <span class="comment">// Matches on Receive path of a UPI Port -- Writeback - MTOE</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__WB_OPC_NONSNPWR = 0x3d00, <span class="comment">// Matches on Receive path of a UPI Port -- Writeback - NONSNPWR</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__WB_OPC_MTOIPTL = 0x4d00, <span class="comment">// Matches on Receive path of a UPI Port -- Writeback - MTOIPTL</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__WB_OPC_MTOEPTL = 0x6d00, <span class="comment">// Matches on Receive path of a UPI Port -- Writeback - MTOEPTL</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__WB_OPC_NONSNPWRTL = 0x6d00, <span class="comment">// Matches on Receive path of a UPI Port -- Writeback - NONSNPWRTL</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__WB_OPC_PUSHMTOI = 0x8d00, <span class="comment">// Matches on Receive path of a UPI Port -- Writeback - PUSHMTOI</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__WB_OPC_FLUSH = 0xbd00, <span class="comment">// Matches on Receive path of a UPI Port -- Writeback - FLUSH</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__WB_OPC_EVCTCLN = 0xcd00, <span class="comment">// Matches on Receive path of a UPI Port -- Writeback - EVCTCLN</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__WB_OPC_NONSNPRD = 0xdd00, <span class="comment">// WB - NONSNPRD</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__FILT_NONE = 0x0000, <span class="comment">// No extra filter</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__FILT_LOCAL = 0x0000, <span class="comment">// Filter packets targeting this socket</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__FILT_REMOTE = 0x0000, <span class="comment">// Filter packets targeting another socket</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__FILT_DATA = 0x0000, <span class="comment">// Filter on Data packets (mutually exclusive with FILT_NON_DATA)</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__FILT_NON_DATA = 0x0000, <span class="comment">// Filter on non-Data packets (mutually exclusive with FILT_DATA)</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__FILT_DUAL_SLOT = 0x0000, <span class="comment">// Filter on dual-slot packets (mutually exclusive with FILT_SINGLE_SLOT)</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__FILT_SINGLE_SLOT = 0x0000, <span class="comment">// Filter on single-slot packets (mutually exclusive with FILT_DUAL_SLOT)</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__FILT_ISOCH = 0x0000, <span class="comment">// Filter on isochronous  packets</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__FILT_SLOT0 = 0x0000, <span class="comment">// Filter on slot0 packets</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__FILT_SLOT1 = 0x0000, <span class="comment">// Filter on slot1 packets</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__FILT_SLOT2 = 0x0000, <span class="comment">// Filter on slot2 packets</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__FILT_LLCRD_NON_ZERO = 0x0000, <span class="comment">// Filter on LLCRD nonzero (only applies to slot2 with opcode match)</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        UNC_UPI_TXL_BASIC_HDR_MATCH__MASK__SKX_UNC_UPI_RXL_BASIC_HDR_MATCH__FILT_IMPL_NULL = 0x0000, <span class="comment">// Filter on implied NULL (only applies to slot2 with opcode match)</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        UNC_UPI_TXL_BYPASSED = 0x41, <span class="comment">// Counts the number of times that an incoming flit was able to bypass the Tx flit buffer and pass directly out the UPI Link. Generally</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        UNC_UPI_TXL_FLITS = 0x2, <span class="comment">// Shows legal flit time (hides impact of L0p and L0c).</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        UNC_UPI_TXL_FLITS__MASK__SKX_UNC_UPI_TXL_FLITS__ALL_DATA = 0xf00, <span class="comment">// Valid Flits Sent -- All Data</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        UNC_UPI_TXL_FLITS__MASK__SKX_UNC_UPI_TXL_FLITS__ALL_NULL = 0x2700, <span class="comment">// Valid Flits Sent -- All Null Slots</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        UNC_UPI_TXL_FLITS__MASK__SKX_UNC_UPI_TXL_FLITS__DATA = 0x800, <span class="comment">// Valid Flits Sent -- Data</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        UNC_UPI_TXL_FLITS__MASK__SKX_UNC_UPI_TXL_FLITS__IDLE = 0x4700, <span class="comment">// Valid Flits Sent -- Idle</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        UNC_UPI_TXL_FLITS__MASK__SKX_UNC_UPI_TXL_FLITS__LLCRD = 0x1000, <span class="comment">// Valid Flits Sent -- LLCRD Not Empty</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        UNC_UPI_TXL_FLITS__MASK__SKX_UNC_UPI_TXL_FLITS__LLCTRL = 0x4000, <span class="comment">// Valid Flits Sent -- LLCTRL</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        UNC_UPI_TXL_FLITS__MASK__SKX_UNC_UPI_TXL_FLITS__NON_DATA = 0x9700, <span class="comment">// Valid Flits Sent -- All Non Data</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        UNC_UPI_TXL_FLITS__MASK__SKX_UNC_UPI_TXL_FLITS__NULL = 0x2000, <span class="comment">// Valid Flits Sent -- Slot NULL or LLCRD Empty</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        UNC_UPI_TXL_FLITS__MASK__SKX_UNC_UPI_TXL_FLITS__PROTHDR = 0x8000, <span class="comment">// Valid Flits Sent -- Protocol Header</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        UNC_UPI_TXL_FLITS__MASK__SKX_UNC_UPI_TXL_FLITS__SLOT0 = 0x100, <span class="comment">// Valid Flits Sent -- Slot 0</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        UNC_UPI_TXL_FLITS__MASK__SKX_UNC_UPI_TXL_FLITS__SLOT1 = 0x200, <span class="comment">// Valid Flits Sent -- Slot 1</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        UNC_UPI_TXL_FLITS__MASK__SKX_UNC_UPI_TXL_FLITS__SLOT2 = 0x400, <span class="comment">// Valid Flits Sent -- Slot 2</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        UNC_UPI_TXL_INSERTS = 0x40, <span class="comment">// Number of allocations into the UPI Tx Flit Buffer.  Generally</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        UNC_UPI_TXL_OCCUPANCY = 0x42, <span class="comment">// Accumulates the number of flits in the TxQ.  Generally</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        UNC_UPI_VNA_CREDIT_RETURN_BLOCKED_VN01 = 0x45, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        UNC_UPI_VNA_CREDIT_RETURN_OCCUPANCY = 0x44, <span class="comment">// Number of VNA credits in the Rx side that are waitng to be returned back across the link.</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        </div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    };</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;};</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160; </div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="keyword">namespace </span>skx_unc_upi = optkit::intel::skx_unc_upi;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
