$date
	Tue Jul 18 15:56:23 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder_tp $end
$var wire 4 ! q [3:0] $end
$var parameter 32 " STEP $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$scope module adder $end
$var wire 4 % a [3:0] $end
$var wire 4 & b [3:0] $end
$var wire 4 ' q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1100100 "
$end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
b0 #
b0 !
$end
#100
b1010 $
b1010 &
b1111 !
b1111 '
b101 #
b101 %
#200
