{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519586407146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519586407147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 25 14:20:06 2018 " "Processing started: Sun Feb 25 14:20:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519586407147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519586407147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testpga -c testpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off testpga -c testpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519586407148 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ddr3.sip " "Tcl Script File ddr3.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE ddr3.sip " "set_global_assignment -name SIP_FILE ddr3.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1519586407233 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1519586407233 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519586407493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519586407493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodeunit-decode " "Found design unit 1: decodeunit-decode" {  } { { "decode.vhd" "" { Text "/root/fpgamess/decode.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519586418034 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodeunit " "Found entity 1: decodeunit" {  } { { "decode.vhd" "" { Text "/root/fpgamess/decode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519586418034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519586418034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "typelib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file typelib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 types " "Found design unit 1: types" {  } { { "typelib.vhd" "" { Text "/root/fpgamess/typelib.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519586418035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519586418035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.vhd 1 0 " "Found 1 design units, including 0 entities, in source file pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_nano_soc_baseline-risc32 " "Found design unit 1: de0_nano_soc_baseline-risc32" {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519586418036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519586418036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_baseline.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519586418036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519586418036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regbank32-bank " "Found design unit 1: regbank32-bank" {  } { { "rfile.vhd" "" { Text "/root/fpgamess/rfile.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519586418037 ""} { "Info" "ISGN_ENTITY_NAME" "1 regbank32 " "Found entity 1: regbank32" {  } { { "rfile.vhd" "" { Text "/root/fpgamess/rfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519586418037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519586418037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 3 1 " "Found 3 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r32-register32 " "Found design unit 1: r32-register32" {  } { { "register.vhd" "" { Text "/root/fpgamess/register.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519586418037 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 r32-fallingregister32 " "Found design unit 2: r32-fallingregister32" {  } { { "register.vhd" "" { Text "/root/fpgamess/register.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519586418037 ""} { "Info" "ISGN_ENTITY_NAME" "1 r32 " "Found entity 1: r32" {  } { { "register.vhd" "" { Text "/root/fpgamess/register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519586418037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519586418037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu32-alu " "Found design unit 1: alu32-alu" {  } { { "alu.vhd" "" { Text "/root/fpgamess/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519586418038 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "alu.vhd" "" { Text "/root/fpgamess/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519586418038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519586418038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sprom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sprom-SYN " "Found design unit 1: sprom-SYN" {  } { { "sprom.vhd" "" { Text "/root/fpgamess/sprom.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519586418038 ""} { "Info" "ISGN_ENTITY_NAME" "1 sprom " "Found entity 1: sprom" {  } { { "sprom.vhd" "" { Text "/root/fpgamess/sprom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519586418038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519586418038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram-SYN " "Found design unit 1: dpram-SYN" {  } { { "dpram.vhd" "" { Text "/root/fpgamess/dpram.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519586418039 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram " "Found entity 1: dpram" {  } { { "dpram.vhd" "" { Text "/root/fpgamess/dpram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519586418039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519586418039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memctrl-mctl " "Found design unit 1: memctrl-mctl" {  } { { "mcontroller.vhd" "" { Text "/root/fpgamess/mcontroller.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519586418040 ""} { "Info" "ISGN_ENTITY_NAME" "1 memctrl " "Found entity 1: memctrl" {  } { { "mcontroller.vhd" "" { Text "/root/fpgamess/mcontroller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519586418040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519586418040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetchunit-ifu " "Found design unit 1: fetchunit-ifu" {  } { { "fetch.vhd" "" { Text "/root/fpgamess/fetch.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519586418040 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetchunit " "Found entity 1: fetchunit" {  } { { "fetch.vhd" "" { Text "/root/fpgamess/fetch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519586418040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519586418040 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_nano_soc_baseline " "Elaborating entity \"de0_nano_soc_baseline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519586418327 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_CONVST de0_nano_soc_baseline.vhdl(8) " "VHDL Signal Declaration warning at de0_nano_soc_baseline.vhdl(8): used implicit default value for signal \"ADC_CONVST\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1519586418329 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_SCLK de0_nano_soc_baseline.vhdl(9) " "VHDL Signal Declaration warning at de0_nano_soc_baseline.vhdl(9): used implicit default value for signal \"ADC_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1519586418329 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_SDI de0_nano_soc_baseline.vhdl(10) " "VHDL Signal Declaration warning at de0_nano_soc_baseline.vhdl(10): used implicit default value for signal \"ADC_SDI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_nano_soc_baseline.vhdl" "" { Text "/root/fpgamess/de0_nano_soc_baseline.vhdl" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1519586418329 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regout2 pipeline.vhd(45) " "Verilog HDL or VHDL warning at pipeline.vhd(45): object \"regout2\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519586418329 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aluexcept pipeline.vhd(47) " "Verilog HDL or VHDL warning at pipeline.vhd(47): object \"aluexcept\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519586418329 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aluetype pipeline.vhd(48) " "Verilog HDL or VHDL warning at pipeline.vhd(48): object \"aluetype\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519586418329 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alutop pipeline.vhd(52) " "Verilog HDL or VHDL warning at pipeline.vhd(52): object \"alutop\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519586418330 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "macclen pipeline.vhd(53) " "VHDL Signal Declaration warning at pipeline.vhd(53): used explicit default value for signal \"macclen\" because signal was never assigned a value" {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1519586418330 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "maccadd pipeline.vhd(54) " "VHDL Signal Declaration warning at pipeline.vhd(54): used explicit default value for signal \"maccadd\" because signal was never assigned a value" {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1519586418330 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "maccwen pipeline.vhd(55) " "VHDL Signal Declaration warning at pipeline.vhd(55): used explicit default value for signal \"maccwen\" because signal was never assigned a value" {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1519586418330 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "maccren pipeline.vhd(56) " "VHDL Signal Declaration warning at pipeline.vhd(56): used explicit default value for signal \"maccren\" because signal was never assigned a value" {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1519586418330 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "maccdat pipeline.vhd(57) " "Verilog HDL or VHDL warning at pipeline.vhd(57): object \"maccdat\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519586418330 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "maccuna pipeline.vhd(58) " "Verilog HDL or VHDL warning at pipeline.vhd(58): object \"maccuna\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519586418330 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "maccrdy pipeline.vhd(59) " "Verilog HDL or VHDL warning at pipeline.vhd(59): object \"maccrdy\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519586418330 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pcin pipeline.vhd(60) " "VHDL Signal Declaration warning at pipeline.vhd(60): used implicit default value for signal \"pcin\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1519586418330 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcout pipeline.vhd(61) " "Verilog HDL or VHDL warning at pipeline.vhd(61): object \"pcout\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519586418330 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "decodedins pipeline.vhd(63) " "VHDL Signal Declaration warning at pipeline.vhd(63): used explicit default value for signal \"decodedins\" because signal was never assigned a value" {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1519586418330 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ivalid pipeline.vhd(64) " "VHDL Signal Declaration warning at pipeline.vhd(64): used explicit default value for signal \"ivalid\" because signal was never assigned a value" {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1519586418330 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dexcept pipeline.vhd(65) " "Verilog HDL or VHDL warning at pipeline.vhd(65): object \"dexcept\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519586418330 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cfl pipeline.vhd(66) " "Verilog HDL or VHDL warning at pipeline.vhd(66): object \"cfl\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519586418330 "|de0_nano_soc_baseline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cflid pipeline.vhd(68) " "Verilog HDL or VHDL warning at pipeline.vhd(68): object \"cflid\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519586418330 "|de0_nano_soc_baseline"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "port1\[3\] pipeline.vhd(75) " "Can't resolve multiple constant drivers for net \"port1\[3\]\" at pipeline.vhd(75)" {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 75 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519586418337 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "pipeline.vhd(78) " "Constant driver at pipeline.vhd(78)" {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 78 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519586418337 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "port1\[2\] pipeline.vhd(75) " "Can't resolve multiple constant drivers for net \"port1\[2\]\" at pipeline.vhd(75)" {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 75 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519586418337 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "port1\[1\] pipeline.vhd(75) " "Can't resolve multiple constant drivers for net \"port1\[1\]\" at pipeline.vhd(75)" {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 75 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519586418337 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "port1\[0\] pipeline.vhd(75) " "Can't resolve multiple constant drivers for net \"port1\[0\]\" at pipeline.vhd(75)" {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 75 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519586418337 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "port2\[3\] pipeline.vhd(75) " "Can't resolve multiple constant drivers for net \"port2\[3\]\" at pipeline.vhd(75)" {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 75 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519586418337 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "port2\[2\] pipeline.vhd(75) " "Can't resolve multiple constant drivers for net \"port2\[2\]\" at pipeline.vhd(75)" {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 75 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519586418337 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "port2\[1\] pipeline.vhd(75) " "Can't resolve multiple constant drivers for net \"port2\[1\]\" at pipeline.vhd(75)" {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 75 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519586418337 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "port2\[0\] pipeline.vhd(75) " "Can't resolve multiple constant drivers for net \"port2\[0\]\" at pipeline.vhd(75)" {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 75 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519586418337 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "aluop\[0\] pipeline.vhd(75) " "Can't resolve multiple constant drivers for net \"aluop\[0\]\" at pipeline.vhd(75)" {  } { { "pipeline.vhd" "" { Text "/root/fpgamess/pipeline.vhd" 75 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519586418337 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519586418338 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1010 " "Peak virtual memory: 1010 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519586418445 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 25 14:20:18 2018 " "Processing ended: Sun Feb 25 14:20:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519586418445 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519586418445 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519586418445 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519586418445 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 23 s " "Quartus Prime Full Compilation was unsuccessful. 13 errors, 23 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519586418551 ""}
