13:23:26 **** Build of configuration Nios II for project tecnica1 ****
make all 
Info: Building ../tecnica1_bsp/
C:/intelFPGA/17.1/nios2eds/bin/gnu/H-x86_64-mingw32/bin/make --no-print-directory -C ../tecnica1_bsp/
[BSP build complete]
Info: Compiling backpropagation_best2019_superdef_ver2_alumnos-1.c to obj/default/backpropagation_best2019_superdef_ver2_alumnos-1.o
nios2-elf-gcc -xc -MP -MMD -c -I../tecnica1_bsp//newlib/nios2-elf/include -I../tecnica1_bsp//HAL/inc -I../tecnica1_bsp/ -I../tecnica1_bsp//drivers/inc  -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_SINGLE_THREADED    -O0 -g -Wall   -mno-hw-div -mhw-mul -mno-hw-mulx -mgpopt=global -fno-math-errno -mcustom-fabss=224 -mcustom-fadds=253 -mcustom-fcmpeqs=227 -mcustom-fcmpges=228 -mcustom-fcmpgts=229 -mcustom-fcmples=230 -mcustom-fcmplts=231 -mcustom-fcmpnes=226 -mcustom-fdivs=255 -mcustom-fixsi=249 -mcustom-floatis=250 -mcustom-fmuls=252 -mcustom-fnegs=225 -mcustom-fsubs=254  -o obj/default/backpropagation_best2019_superdef_ver2_alumnos-1.o backpropagation_best2019_superdef_ver2_alumnos-1.c
Info: Linking tecnica1.elf
nios2-elf-g++  -T'../tecnica1_bsp//linker.x' -msys-crt0='../tecnica1_bsp//obj/HAL/src/crt0.o' -msys-lib=hal_bsp -L../tecnica1_bsp/ -L../tecnica1_bsp//newlib/nios2-elf/lib   -Wl,-Map=tecnica1.map   -O0 -g -Wall   -mno-hw-div -mhw-mul -mno-hw-mulx -mgpopt=global -fno-math-errno -mcustom-fabss=224 -mcustom-fadds=253 -mcustom-fcmpeqs=227 -mcustom-fcmpges=228 -mcustom-fcmpgts=229 -mcustom-fcmples=230 -mcustom-fcmplts=231 -mcustom-fcmpnes=226 -mcustom-fdivs=255 -mcustom-fixsi=249 -mcustom-floatis=250 -mcustom-fmuls=252 -mcustom-fnegs=225 -mcustom-fsubs=254  -o tecnica1.elf obj/default/backpropagation_best2019_superdef_ver2_alumnos-1.o -lm -msys-lib=m
nios2-elf-insert tecnica1.elf --thread_model hal --cpu_name cpu --qsys true --simulation_enabled false --id 0 --sidp 0x8000050 --timestamp 1649415328 --stderr_dev jtag_uart --stdin_dev jtag_uart --stdout_dev jtag_uart --sopc_system_name nios_system_tec1 --quartus_project_dir "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida" --jdi ../..//output_files/tecnica0.jdi --sopcinfo C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea3/aceleracion_partida/Software/tecnica1_bsp/../../nios_system_tec1.sopcinfo
Info: (tecnica1.elf) 93 KBytes program size (code + initialized data).
Info:                65435 KBytes free for stack + heap.
Info: Creating tecnica1.objdump
nios2-elf-objdump --disassemble --syms --all-header --source tecnica1.elf >tecnica1.objdump
[tecnica1 build complete]
13:24:04 **** Build of configuration Nios II for project tecnica1 ****
make all 
Info: Building ../tecnica1_bsp/
C:/intelFPGA/17.1/nios2eds/bin/gnu/H-x86_64-mingw32/bin/make --no-print-directory -C ../tecnica1_bsp/
[BSP build complete]
[tecnica1 build complete]
13:24:06 **** Incremental Build of configuration Nios II for project tecnica1 ****
make all 
Info: Building ../tecnica1_bsp/
C:/intelFPGA/17.1/nios2eds/bin/gnu/H-x86_64-mingw32/bin/make --no-print-directory -C ../tecnica1_bsp/
[BSP build complete]
[tecnica1 build complete]
