module ____LoopBodyPipelineTest__main_counted_for_0_body(
  input wire clk,
  input wire [31:0] index,
  input wire [31:0] acc,
  output wire [31:0] out
);
  // ===== Pipe stage 0:
  wire [31:0] add_15;
  assign add_15 = acc + index;

  // Registers for pipe stage 0:
  reg [31:0] p0_add_15;
  always_ff @ (posedge clk) begin
    p0_add_15 <= add_15;
  end

  // ===== Pipe stage 1:
  wire [31:0] add_19;
  assign add_19 = p0_add_15 + 32'h0000_0003;

  // Registers for pipe stage 1:
  reg [31:0] p1_add_19;
  always_ff @ (posedge clk) begin
    p1_add_19 <= add_19;
  end

  // ===== Pipe stage 2:
  wire [31:0] add_23;
  assign add_23 = p1_add_19 + 32'h0000_0004;
  assign out = add_23;
endmodule
