[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2539022 heartbeat IPC: 3.939 cumulative IPC: 3.939 (Simulation time: 00 hr 00 min 15 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2539022 cumulative IPC: 3.939 (Simulation time: 00 hr 00 min 15 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2539022 cumulative IPC: 3.939 (Simulation time: 00 hr 00 min 15 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 9533766 heartbeat IPC: 1.43 cumulative IPC: 1.43 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 16566992 heartbeat IPC: 1.422 cumulative IPC: 1.426 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 23518555 heartbeat IPC: 1.439 cumulative IPC: 1.43 (Simulation time: 00 hr 01 min 25 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 30547096 heartbeat IPC: 1.423 cumulative IPC: 1.428 (Simulation time: 00 hr 01 min 48 sec)
Simulation finished CPU 0 instructions: 50000000 cycles: 35088128 cumulative IPC: 1.425 (Simulation time: 00 hr 02 min 11 sec)
Simulation complete CPU 0 instructions: 50000000 cycles: 35088128 cumulative IPC: 1.425 (Simulation time: 00 hr 02 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 644.nab_s-12459B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.425 instructions: 50000000 cycles: 35088128
CPU 0 Branch Prediction Accuracy: 90.93% MPKI: 12.97 Average ROB Occupancy at Mispredict: 41.26
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2759
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.69
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      11006 HIT:      10866 MISS:        140 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      11006 HIT:      10866 MISS:        140 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 261.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     332736 HIT:     284176 MISS:      48560 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     291486 HIT:     251867 MISS:      39619 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      16457 HIT:       8646 MISS:       7811 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      24664 HIT:      23583 MISS:       1081 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        129 HIT:         80 MISS:         49 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 45.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:     126847 HIT:     126847 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:     126847 HIT:     126847 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13878089 HIT:   13394089 MISS:     484000 MSHR_MERGE:     175928
cpu0->cpu0_L1D LOAD         ACCESS:    8871973 HIT:    8522099 MISS:     349874 MSHR_MERGE:      58388
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5005976 HIT:    4871979 MISS:     133997 MSHR_MERGE:     117540
cpu0->cpu0_L1D TRANSLATION  ACCESS:        140 HIT:         11 MISS:        129 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.25 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:     109582 HIT:     109582 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:     109582 HIT:     109582 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13361610 HIT:   13347367 MISS:      14243 MSHR_MERGE:       3237
cpu0->cpu0_DTLB LOAD         ACCESS:   13361610 HIT:   13347367 MISS:      14243 MSHR_MERGE:       3237
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.344 cycles
cpu0->LLC TOTAL        ACCESS:      54298 HIT:      45054 MISS:       9244 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      39619 HIT:      37983 MISS:       1636 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       7811 HIT:        237 MISS:       7574 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:       6819 HIT:       6819 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:         49 HIT:         15 MISS:         34 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 158.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2614
  ROW_BUFFER_MISS:       6630
  AVG DBUS CONGESTED CYCLE: 2.703
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       2924
