module DecoderCase(input wire I0,I1,output reg [3:0]Q);
always@(*) //We are starting the always BLOCK here
begin
case(I1&I0)
2'b00 :Q[0]=~I0&(~I1); //We know all the cases already, so we are just assinging values according to that
2'b01 :Q[1]=I0&(~I1);
2'b10 :Q[2]=~I0&(I1);
2'b11 :Q[3]=I0&I1;
default :f=1'b0;
endcase
end
endmodule