#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec 17 12:45:37 2020
# Process ID: 9370
# Current directory: /home/wg/vivado_prj/CPU/lab1/lab1_2
# Command line: vivado
# Log file: /home/wg/vivado_prj/CPU/lab1/lab1_2/vivado.log
# Journal file: /home/wg/vivado_prj/CPU/lab1/lab1_2/vivado.jou
#-----------------------------------------------------------
start_gui
create_project lab1_2 . -part xc7a35tfgg484-1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Interface_Type {Native} CONFIG.Use_AXI_ID {false} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Algorithm {Minimum_Area} CONFIG.Assume_Synchronous_Clk {false} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Operating_Mode_B {WRITE_FIRST} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/wg/vivado_prj/CPU/lab1/lab1_2/rtl/prgmip32.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.Reset_Type {SYNC} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Enable_Rate {0} CONFIG.EN_SAFETY_CKT {false}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files /home/wg/vivado_prj/CPU/lab1/lab1_2/lab1_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/wg/vivado_prj/CPU/lab1/lab1_2/lab1_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files /home/wg/vivado_prj/CPU/lab1/lab1_2/lab1_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/wg/vivado_prj/CPU/lab1/lab1_2/lab1_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 8 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files /home/wg/vivado_prj/CPU/lab1/lab1_2/lab1_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory /home/wg/vivado_prj/CPU/lab1/lab1_2/lab1_2.ip_user_files/sim_scripts -ip_user_files_dir /home/wg/vivado_prj/CPU/lab1/lab1_2/lab1_2.ip_user_files -ipstatic_source_dir /home/wg/vivado_prj/CPU/lab1/lab1_2/lab1_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/wg/vivado_prj/CPU/lab1/lab1_2/lab1_2.cache/compile_simlib/modelsim} {questa=/home/wg/vivado_prj/CPU/lab1/lab1_2/lab1_2.cache/compile_simlib/questa} {ies=/home/wg/vivado_prj/CPU/lab1/lab1_2/lab1_2.cache/compile_simlib/ies} {xcelium=/home/wg/vivado_prj/CPU/lab1/lab1_2/lab1_2.cache/compile_simlib/xcelium} {vcs=/home/wg/vivado_prj/CPU/lab1/lab1_2/lab1_2.cache/compile_simlib/vcs} {riviera=/home/wg/vivado_prj/CPU/lab1/lab1_2/lab1_2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
add_files -norecurse {/home/wg/vivado_prj/CPU/lab1/lab1_2/rtl/display.v /home/wg/vivado_prj/CPU/lab1/lab1_2/rtl/seg7.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open /home/wg/vivado_prj/CPU/lab1/lab1_2/rtl/top.v w ]
add_files /home/wg/vivado_prj/CPU/lab1/lab1_2/rtl/top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse /home/wg/vivado_prj/CPU/lab1/lab1_2/rtl/DaVinci_FPGA_IO.xdc
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/wg/vivado_prj/CPU/lab1/lab1_2/lab1_2.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/wg/vivado_prj/CPU/lab1/lab1_2/lab1_2.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/wg/vivado_prj/CPU/lab1/lab1_2/lab1_2.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
