#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "S:\iverilog\lib\ivl\system.vpi";
:vpi_module "S:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "S:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "S:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "S:\iverilog\lib\ivl\va_math.vpi";
S_0000026990ce6340 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
v0000026990d43c80_0 .var "clk", 0 0;
v0000026990d44680_0 .var "reset", 0 0;
S_0000026990cce400 .scope module, "uut" "top" 2 9, 3 196 0, S_0000026990ce6340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0000026990d41520_0 .net "ALUOp_top", 1 0, v0000026990ce0e50_0;  1 drivers
v0000026990d41020_0 .net "ALUSrc_top", 0 0, v0000026990ce22f0_0;  1 drivers
v0000026990d410c0_0 .net "ALU_Result_top", 31 0, v0000026990ce2110_0;  1 drivers
v0000026990d41160_0 .net "ImmExt_top", 31 0, v0000026990ce0c70_0;  1 drivers
v0000026990d412a0_0 .net "MemData_top", 31 0, L_0000026990d436e0;  1 drivers
v0000026990d41de0_0 .net "MemRead_top", 0 0, v0000026990ce2390_0;  1 drivers
v0000026990d41f20_0 .net "MemWrite_top", 0 0, v0000026990ce24d0_0;  1 drivers
v0000026990d401c0_0 .net "MemtoReg_top", 0 0, v0000026990ce10d0_0;  1 drivers
v0000026990d44b80_0 .net "Mux1_out", 31 0, L_0000026990d44040;  1 drivers
v0000026990d44c20_0 .net "Mux3_out", 31 0, L_0000026990d440e0;  1 drivers
RS_0000026990ce7e88 .resolv tri, L_0000026990d43fa0, L_0000026990d44d60, L_0000026990d44e00;
v0000026990d430a0_0 .net8 "NextoPC", 31 0, RS_0000026990ce7e88;  3 drivers
v0000026990d43e60_0 .net "PC_top", 31 0, v0000026990d406c0_0;  1 drivers
v0000026990d43d20_0 .net "Rd1_top", 31 0, L_0000026990cbade0;  1 drivers
v0000026990d44400_0 .net "Rd2_top", 31 0, L_0000026990cbaec0;  1 drivers
v0000026990d43780_0 .net "RegWrite_top", 0 0, v0000026990ce1490_0;  1 drivers
v0000026990d43aa0_0 .net "and_out", 0 0, L_0000026990cbad00;  1 drivers
v0000026990d44ea0_0 .net "branch_top", 0 0, v0000026990ce17b0_0;  1 drivers
v0000026990d43f00_0 .net "clk", 0 0, v0000026990d43c80_0;  1 drivers
v0000026990d44720_0 .net "control_top", 3 0, v0000026990ce0b30_0;  1 drivers
v0000026990d444a0_0 .net "instruction_top", 31 0, v0000026990d404e0_0;  1 drivers
v0000026990d44540_0 .net "reset", 0 0, v0000026990d44680_0;  1 drivers
v0000026990d445e0_0 .net "zero_top", 0 0, v0000026990ce18f0_0;  1 drivers
L_0000026990d44900 .part v0000026990d404e0_0, 15, 5;
L_0000026990d44cc0 .part v0000026990d404e0_0, 20, 5;
L_0000026990d44a40 .part v0000026990d404e0_0, 7, 5;
L_0000026990d44ae0 .part v0000026990d404e0_0, 0, 7;
L_0000026990d431e0 .part v0000026990d404e0_0, 0, 7;
L_0000026990d44180 .part v0000026990d404e0_0, 30, 1;
L_0000026990d43dc0 .part v0000026990d404e0_0, 12, 3;
S_0000026990cce590 .scope module, "ALU" "ALU_unit" 3 226, 3 100 0, S_0000026990cce400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "Control_in";
    .port_info 3 /OUTPUT 32 "ALU_Result";
    .port_info 4 /OUTPUT 1 "zero";
v0000026990ce0a90_0 .net "A", 31 0, L_0000026990cbade0;  alias, 1 drivers
v0000026990ce2110_0 .var "ALU_Result", 31 0;
v0000026990ce1d50_0 .net "B", 31 0, L_0000026990d44040;  alias, 1 drivers
v0000026990ce2070_0 .net "Control_in", 3 0, v0000026990ce0b30_0;  alias, 1 drivers
v0000026990ce18f0_0 .var "zero", 0 0;
E_0000026990cdb1c0 .event anyedge, v0000026990ce1d50_0, v0000026990ce0a90_0, v0000026990ce2070_0;
S_0000026990cce720 .scope module, "ALU_Control" "ALU_Control" 3 223, 3 118 0, S_0000026990cce400;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 1 "fun7";
    .port_info 2 /INPUT 3 "fun3";
    .port_info 3 /OUTPUT 4 "Control_out";
v0000026990ce09f0_0 .net "ALUOp", 1 0, v0000026990ce0e50_0;  alias, 1 drivers
v0000026990ce0b30_0 .var "Control_out", 3 0;
v0000026990ce12b0_0 .net "fun3", 2 0, L_0000026990d43dc0;  1 drivers
v0000026990ce1350_0 .net "fun7", 0 0, L_0000026990d44180;  1 drivers
E_0000026990cdaa40 .event anyedge, v0000026990ce09f0_0, v0000026990ce1350_0, v0000026990ce12b0_0;
S_0000026990cac3b0 .scope module, "ALU_mux" "Mux1" 3 229, 3 160 0, S_0000026990cce400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel1";
    .port_info 1 /INPUT 32 "A1";
    .port_info 2 /INPUT 32 "B1";
    .port_info 3 /OUTPUT 32 "Mux1_out";
L_0000026990de0160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000026990cba9f0 .functor XNOR 1, v0000026990ce22f0_0, L_0000026990de0160, C4<0>, C4<0>;
v0000026990ce1990_0 .net "A1", 31 0, L_0000026990cbaec0;  alias, 1 drivers
v0000026990ce1c10_0 .net "B1", 31 0, v0000026990ce0c70_0;  alias, 1 drivers
v0000026990ce1710_0 .net "Mux1_out", 31 0, L_0000026990d44040;  alias, 1 drivers
v0000026990ce1df0_0 .net/2u *"_ivl_0", 0 0, L_0000026990de0160;  1 drivers
v0000026990ce21b0_0 .net *"_ivl_2", 0 0, L_0000026990cba9f0;  1 drivers
v0000026990ce0ef0_0 .net "sel1", 0 0, v0000026990ce22f0_0;  alias, 1 drivers
L_0000026990d44040 .functor MUXZ 32, v0000026990ce0c70_0, L_0000026990cbaec0, L_0000026990cba9f0, C4<>;
S_0000026990cac540 .scope module, "AND" "AND_logic" 3 236, 3 182 0, S_0000026990cce400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "and_out";
L_0000026990cbad00 .functor AND 1, v0000026990ce17b0_0, v0000026990ce18f0_0, C4<1>, C4<1>;
v0000026990ce2250_0 .net "and_out", 0 0, L_0000026990cbad00;  alias, 1 drivers
v0000026990ce13f0_0 .net "branch", 0 0, v0000026990ce17b0_0;  alias, 1 drivers
v0000026990ce0f90_0 .net "zero", 0 0, v0000026990ce18f0_0;  alias, 1 drivers
S_0000026990cac6d0 .scope module, "Branch_Adder" "Adder" 3 232, 3 189 0, S_0000026990cce400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in_1";
    .port_info 1 /INPUT 32 "in_2";
    .port_info 2 /OUTPUT 32 "Sum_out";
v0000026990ce1850_0 .net8 "Sum_out", 31 0, RS_0000026990ce7e88;  alias, 3 drivers
v0000026990ce08b0_0 .net "in_1", 31 0, v0000026990d406c0_0;  alias, 1 drivers
v0000026990ce2430_0 .net "in_2", 31 0, v0000026990ce0c70_0;  alias, 1 drivers
L_0000026990d44d60 .arith/sum 32, v0000026990d406c0_0, v0000026990ce0c70_0;
S_0000026990ddd860 .scope module, "Control_Unit" "Control_Unit" 3 220, 3 82 0, S_0000026990cce400;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "instruction";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 2 "ALUOp";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegWrite";
v0000026990ce0e50_0 .var "ALUOp", 1 0;
v0000026990ce22f0_0 .var "ALUSrc", 0 0;
v0000026990ce17b0_0 .var "Branch", 0 0;
v0000026990ce2390_0 .var "MemRead", 0 0;
v0000026990ce24d0_0 .var "MemWrite", 0 0;
v0000026990ce10d0_0 .var "MemtoReg", 0 0;
v0000026990ce1490_0 .var "RegWrite", 0 0;
v0000026990ce1530_0 .net "instruction", 6 0, L_0000026990d431e0;  1 drivers
E_0000026990cdb3c0 .event anyedge, v0000026990ce1530_0;
S_0000026990ddd9f0 .scope module, "Data_mem" "Data_Memory" 3 242, 3 138 0, S_0000026990cce400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 1 "MemRead";
    .port_info 4 /INPUT 32 "read_address";
    .port_info 5 /INPUT 32 "Write_data";
    .port_info 6 /OUTPUT 32 "MemData_out";
v0000026990ce15d0 .array "D_Memory", 0 63, 31 0;
v0000026990ce1cb0_0 .net "MemData_out", 31 0, L_0000026990d436e0;  alias, 1 drivers
v0000026990ce1670_0 .net "MemRead", 0 0, v0000026990ce2390_0;  alias, 1 drivers
v0000026990ce0950_0 .net "MemWrite", 0 0, v0000026990ce24d0_0;  alias, 1 drivers
v0000026990ce1ad0_0 .net "Write_data", 31 0, L_0000026990cbaec0;  alias, 1 drivers
v0000026990ce2570_0 .net *"_ivl_0", 31 0, L_0000026990d43820;  1 drivers
L_0000026990de01f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026990ce2610_0 .net/2u *"_ivl_2", 31 0, L_0000026990de01f0;  1 drivers
v0000026990ce1b70_0 .net "clk", 0 0, v0000026990d43c80_0;  alias, 1 drivers
v0000026990ce0db0_0 .var/i "k", 31 0;
v0000026990ce26b0_0 .net "read_address", 31 0, v0000026990ce2110_0;  alias, 1 drivers
v0000026990ce0bd0_0 .net "reset", 0 0, v0000026990d44680_0;  alias, 1 drivers
E_0000026990cdaac0 .event posedge, v0000026990ce0bd0_0, v0000026990ce1b70_0;
L_0000026990d43820 .array/port v0000026990ce15d0, v0000026990ce2110_0;
L_0000026990d436e0 .functor MUXZ 32, L_0000026990de01f0, L_0000026990d43820, v0000026990ce2390_0, C4<>;
S_0000026990dddb80 .scope module, "ImmGen" "ImmGen" 3 217, 3 66 0, S_0000026990cce400;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 32 "ImmExt";
v0000026990ce0c70_0 .var "ImmExt", 31 0;
v0000026990ce0d10_0 .net "Opcode", 6 0, L_0000026990d44ae0;  1 drivers
v0000026990ca49c0_0 .net "instruction", 31 0, v0000026990d404e0_0;  alias, 1 drivers
E_0000026990cdc6c0 .event anyedge, v0000026990ce0d10_0, v0000026990ca49c0_0;
S_0000026990cca380 .scope module, "Inst_Memory" "Instruction_Mem" 3 211, 3 23 0, S_0000026990cce400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "read_address";
    .port_info 3 /OUTPUT 32 "instruction_out";
v0000026990ca4ba0 .array "I_Mem", 0 63, 31 0;
v0000026990d415c0_0 .net "clk", 0 0, v0000026990d43c80_0;  alias, 1 drivers
v0000026990d404e0_0 .var "instruction_out", 31 0;
v0000026990d413e0_0 .var/i "k", 31 0;
v0000026990d40260_0 .net "read_address", 31 0, v0000026990d406c0_0;  alias, 1 drivers
v0000026990d41980_0 .net "reset", 0 0, v0000026990d44680_0;  alias, 1 drivers
S_0000026990cca510 .scope module, "Memory_mux" "Mux3" 3 245, 3 174 0, S_0000026990cce400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel3";
    .port_info 1 /INPUT 32 "A3";
    .port_info 2 /INPUT 32 "B3";
    .port_info 3 /OUTPUT 32 "Mux3_out";
L_0000026990de0238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000026990e287e0 .functor XNOR 1, v0000026990ce10d0_0, L_0000026990de0238, C4<0>, C4<0>;
v0000026990d418e0_0 .net "A3", 31 0, v0000026990ce2110_0;  alias, 1 drivers
v0000026990d40300_0 .net "B3", 31 0, L_0000026990d436e0;  alias, 1 drivers
v0000026990d41ac0_0 .net "Mux3_out", 31 0, L_0000026990d440e0;  alias, 1 drivers
v0000026990d40080_0 .net/2u *"_ivl_0", 0 0, L_0000026990de0238;  1 drivers
v0000026990d40bc0_0 .net *"_ivl_2", 0 0, L_0000026990e287e0;  1 drivers
v0000026990d40c60_0 .net "sel3", 0 0, v0000026990ce10d0_0;  alias, 1 drivers
L_0000026990d440e0 .functor MUXZ 32, L_0000026990d436e0, v0000026990ce2110_0, L_0000026990e287e0, C4<>;
S_0000026990cca6a0 .scope module, "PC" "Program_Counter" 3 205, 3 2 0, S_0000026990cce400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PC_in";
    .port_info 3 /OUTPUT 32 "PC_out";
v0000026990d409e0_0 .net8 "PC_in", 31 0, RS_0000026990ce7e88;  alias, 3 drivers
v0000026990d406c0_0 .var "PC_out", 31 0;
v0000026990d40120_0 .net "clk", 0 0, v0000026990d43c80_0;  alias, 1 drivers
v0000026990d40a80_0 .net "reset", 0 0, v0000026990d44680_0;  alias, 1 drivers
S_0000026990cc7890 .scope module, "PC_Adder" "PCplus4" 3 208, 3 16 0, S_0000026990cce400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "fromPC";
    .port_info 1 /OUTPUT 32 "NextoPC";
v0000026990d40da0_0 .net8 "NextoPC", 31 0, RS_0000026990ce7e88;  alias, 3 drivers
L_0000026990de0088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000026990d41e80_0 .net/2u *"_ivl_0", 31 0, L_0000026990de0088;  1 drivers
v0000026990d403a0_0 .net "fromPC", 31 0, v0000026990d406c0_0;  alias, 1 drivers
L_0000026990d43fa0 .arith/sum 32, v0000026990d406c0_0, L_0000026990de0088;
S_0000026990cc7a20 .scope module, "PC_mux" "Mux2" 3 239, 3 167 0, S_0000026990cce400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel2";
    .port_info 1 /INPUT 32 "A2";
    .port_info 2 /INPUT 32 "B2";
    .port_info 3 /OUTPUT 32 "Mux2_out";
L_0000026990de01a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000026990e28f50 .functor XNOR 1, L_0000026990cbad00, L_0000026990de01a8, C4<0>, C4<0>;
v0000026990d40440_0 .net8 "A2", 31 0, RS_0000026990ce7e88;  alias, 3 drivers
v0000026990d40e40_0 .net "B2", 31 0, v0000026990d406c0_0;  alias, 1 drivers
v0000026990d41c00_0 .net8 "Mux2_out", 31 0, RS_0000026990ce7e88;  alias, 3 drivers
v0000026990d40580_0 .net/2u *"_ivl_0", 0 0, L_0000026990de01a8;  1 drivers
v0000026990d417a0_0 .net *"_ivl_2", 0 0, L_0000026990e28f50;  1 drivers
v0000026990d41200_0 .net "sel2", 0 0, L_0000026990cbad00;  alias, 1 drivers
L_0000026990d44e00 .functor MUXZ 32, v0000026990d406c0_0, RS_0000026990ce7e88, L_0000026990e28f50, C4<>;
S_0000026990cc7bb0 .scope module, "Reg_File" "Reg_File" 3 214, 3 42 0, S_0000026990cce400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "Rs1";
    .port_info 4 /INPUT 5 "Rs2";
    .port_info 5 /INPUT 5 "Rd";
    .port_info 6 /INPUT 32 "Write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
L_0000026990cbade0 .functor BUFZ 32, L_0000026990d447c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026990cbaec0 .functor BUFZ 32, L_0000026990d44360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026990d41840_0 .net "Rd", 4 0, L_0000026990d44a40;  1 drivers
v0000026990d41b60_0 .net "RegWrite", 0 0, v0000026990ce1490_0;  alias, 1 drivers
v0000026990d41340 .array "Registers", 0 31, 31 0;
v0000026990d40620_0 .net "Rs1", 4 0, L_0000026990d44900;  1 drivers
v0000026990d41ca0_0 .net "Rs2", 4 0, L_0000026990d44cc0;  1 drivers
v0000026990d40d00_0 .net "Write_data", 31 0, L_0000026990d440e0;  alias, 1 drivers
v0000026990d41660_0 .net *"_ivl_0", 31 0, L_0000026990d447c0;  1 drivers
v0000026990d40ee0_0 .net *"_ivl_10", 6 0, L_0000026990d449a0;  1 drivers
L_0000026990de0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026990d40760_0 .net *"_ivl_13", 1 0, L_0000026990de0118;  1 drivers
v0000026990d40800_0 .net *"_ivl_2", 6 0, L_0000026990d44860;  1 drivers
L_0000026990de00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026990d408a0_0 .net *"_ivl_5", 1 0, L_0000026990de00d0;  1 drivers
v0000026990d40940_0 .net *"_ivl_8", 31 0, L_0000026990d44360;  1 drivers
v0000026990d41480_0 .net "clk", 0 0, v0000026990d43c80_0;  alias, 1 drivers
v0000026990d41d40_0 .var/i "k", 31 0;
v0000026990d40b20_0 .net "read_data1", 31 0, L_0000026990cbade0;  alias, 1 drivers
v0000026990d40f80_0 .net "read_data2", 31 0, L_0000026990cbaec0;  alias, 1 drivers
v0000026990d41700_0 .net "reset", 0 0, v0000026990d44680_0;  alias, 1 drivers
L_0000026990d447c0 .array/port v0000026990d41340, L_0000026990d44860;
L_0000026990d44860 .concat [ 5 2 0 0], L_0000026990d44900, L_0000026990de00d0;
L_0000026990d44360 .array/port v0000026990d41340, L_0000026990d449a0;
L_0000026990d449a0 .concat [ 5 2 0 0], L_0000026990d44cc0, L_0000026990de0118;
    .scope S_0000026990cca6a0;
T_0 ;
    %wait E_0000026990cdaac0;
    %load/vec4 v0000026990d40a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026990d406c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026990d409e0_0;
    %assign/vec4 v0000026990d406c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026990cca380;
T_1 ;
    %wait E_0000026990cdaac0;
    %load/vec4 v0000026990d41980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026990d413e0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000026990d413e0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026990d413e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026990ca4ba0, 0, 4;
    %load/vec4 v0000026990d413e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026990d413e0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %ix/getv 4, v0000026990d40260_0;
    %load/vec4a v0000026990ca4ba0, 4;
    %assign/vec4 v0000026990d404e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026990cc7bb0;
T_2 ;
    %wait E_0000026990cdaac0;
    %load/vec4 v0000026990d41700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026990d41d40_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000026990d41d40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026990d41d40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026990d41340, 0, 4;
    %load/vec4 v0000026990d41d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026990d41d40_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000026990d41b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0000026990d40d00_0;
    %load/vec4 v0000026990d41840_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026990d41340, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026990dddb80;
T_3 ;
    %wait E_0000026990cdc6c0;
    %load/vec4 v0000026990ce0d10_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026990ce0c70_0, 0, 32;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0000026990ca49c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000026990ca49c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026990ce0c70_0, 0, 32;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0000026990ca49c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000026990ca49c0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026990ca49c0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026990ce0c70_0, 0, 32;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0000026990ca49c0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0000026990ca49c0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026990ca49c0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026990ca49c0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v0000026990ce0c70_0, 0, 32;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000026990ddd860;
T_4 ;
    %wait E_0000026990cdb3c0;
    %load/vec4 v0000026990ce1530_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 8;
    %split/vec4 2;
    %store/vec4 v0000026990ce0e50_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000026990ce17b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026990ce24d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026990ce2390_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026990ce1490_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026990ce10d0_0, 0, 1;
    %store/vec4 v0000026990ce22f0_0, 0, 1;
    %jmp T_4.5;
T_4.0 ;
    %pushi/vec4 33, 0, 8;
    %split/vec4 2;
    %store/vec4 v0000026990ce0e50_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000026990ce17b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026990ce24d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026990ce2390_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026990ce1490_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026990ce10d0_0, 0, 1;
    %store/vec4 v0000026990ce22f0_0, 0, 1;
    %jmp T_4.5;
T_4.1 ;
    %pushi/vec4 241, 0, 8;
    %split/vec4 2;
    %store/vec4 v0000026990ce0e50_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000026990ce17b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026990ce24d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026990ce2390_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026990ce1490_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026990ce10d0_0, 0, 1;
    %store/vec4 v0000026990ce22f0_0, 0, 1;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 136, 0, 8;
    %split/vec4 2;
    %store/vec4 v0000026990ce0e50_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000026990ce17b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026990ce24d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026990ce2390_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026990ce1490_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026990ce10d0_0, 0, 1;
    %store/vec4 v0000026990ce22f0_0, 0, 1;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 1, 0, 8;
    %split/vec4 2;
    %store/vec4 v0000026990ce0e50_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000026990ce17b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026990ce24d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026990ce2390_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026990ce1490_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026990ce10d0_0, 0, 1;
    %store/vec4 v0000026990ce22f0_0, 0, 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000026990cce720;
T_5 ;
    %wait E_0000026990cdaa40;
    %load/vec4 v0000026990ce09f0_0;
    %load/vec4 v0000026990ce1350_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026990ce12b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026990ce0b30_0, 0, 4;
    %jmp T_5.7;
T_5.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026990ce0b30_0, 0, 4;
    %jmp T_5.7;
T_5.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000026990ce0b30_0, 0, 4;
    %jmp T_5.7;
T_5.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026990ce0b30_0, 0, 4;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000026990ce0b30_0, 0, 4;
    %jmp T_5.7;
T_5.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026990ce0b30_0, 0, 4;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000026990ce0b30_0, 0, 4;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000026990cce590;
T_6 ;
    %wait E_0000026990cdb1c0;
    %load/vec4 v0000026990ce2070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026990ce18f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026990ce2110_0, 0;
    %jmp T_6.5;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026990ce18f0_0, 0;
    %load/vec4 v0000026990ce0a90_0;
    %load/vec4 v0000026990ce1d50_0;
    %and;
    %assign/vec4 v0000026990ce2110_0, 0;
    %jmp T_6.5;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026990ce18f0_0, 0;
    %load/vec4 v0000026990ce0a90_0;
    %load/vec4 v0000026990ce1d50_0;
    %or;
    %assign/vec4 v0000026990ce2110_0, 0;
    %jmp T_6.5;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026990ce18f0_0, 0;
    %load/vec4 v0000026990ce0a90_0;
    %load/vec4 v0000026990ce1d50_0;
    %add;
    %assign/vec4 v0000026990ce2110_0, 0;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0000026990ce0a90_0;
    %load/vec4 v0000026990ce1d50_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_6.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
    %pad/s 1;
    %assign/vec4 v0000026990ce18f0_0, 0;
    %load/vec4 v0000026990ce0a90_0;
    %load/vec4 v0000026990ce1d50_0;
    %sub;
    %assign/vec4 v0000026990ce2110_0, 0;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000026990ddd9f0;
T_7 ;
    %wait E_0000026990cdaac0;
    %load/vec4 v0000026990ce0bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026990ce0db0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0000026990ce0db0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026990ce0db0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026990ce15d0, 0, 4;
    %load/vec4 v0000026990ce0db0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026990ce0db0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000026990ce0950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0000026990ce1ad0_0;
    %ix/getv 3, v0000026990ce26b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026990ce15d0, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000026990ce6340;
T_8 ;
    %vpi_call 2 16 "$dumpfile", "RISC.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026990cce400 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026990d43c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026990d44680_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026990d44680_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000026990ce6340;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0000026990d43c80_0;
    %inv;
    %store/vec4 v0000026990d43c80_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000026990ce6340;
T_10 ;
    %vpi_call 2 39 "$monitor", "Time: %t | PC_out: %h", $time, v0000026990d43e60_0 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_RISC.v";
    "RISC.v";
