/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [9:0] _02_;
  reg [3:0] _03_;
  reg [9:0] _04_;
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [18:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [12:0] celloutsig_0_26z;
  wire [23:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire [20:0] celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [6:0] celloutsig_0_39z;
  wire [37:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_47z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_54z;
  wire [2:0] celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire [9:0] celloutsig_0_5z;
  wire [27:0] celloutsig_0_61z;
  wire celloutsig_0_68z;
  wire [3:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [14:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [24:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [9:0] celloutsig_1_14z;
  wire [12:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [21:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [29:0] celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_57z = ~(celloutsig_0_16z[1] & celloutsig_0_34z[8]);
  assign celloutsig_0_37z = ~(celloutsig_0_7z[6] | celloutsig_0_10z[5]);
  assign celloutsig_1_13z = ~(celloutsig_1_10z[1] | celloutsig_1_5z[10]);
  assign celloutsig_0_19z = celloutsig_0_14z | ~(celloutsig_0_10z[2]);
  assign celloutsig_0_0z = ~(in_data[77] ^ in_data[72]);
  assign celloutsig_0_50z = ~(celloutsig_0_37z ^ celloutsig_0_20z[6]);
  assign celloutsig_0_6z = ~(celloutsig_0_4z[0] ^ celloutsig_0_4z[4]);
  assign celloutsig_1_6z = ~(_00_ ^ _01_);
  assign celloutsig_1_12z = ~(celloutsig_1_9z ^ celloutsig_1_11z);
  assign celloutsig_0_22z = ~(celloutsig_0_19z ^ celloutsig_0_0z);
  reg [9:0] _15_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _15_ <= 10'h000;
    else _15_ <= in_data[148:139];
  assign { _01_, _02_[8], _00_, _02_[6:0] } = _15_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 4'h0;
    else _03_ <= celloutsig_0_7z[12:9];
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 10'h000;
    else _04_ <= { celloutsig_0_13z[4:1], celloutsig_0_12z };
  assign celloutsig_0_39z = celloutsig_0_20z / { 1'h1, celloutsig_0_35z[1], celloutsig_0_33z, celloutsig_0_32z, celloutsig_0_15z };
  assign celloutsig_0_56z = { celloutsig_0_4z[11:10], celloutsig_0_41z } / { 1'h1, celloutsig_0_27z[1], celloutsig_0_15z };
  assign celloutsig_1_2z = _02_[4:1] / { 1'h1, in_data[177:175] };
  assign celloutsig_1_5z = { _01_, _02_[8], _00_, _02_[6:3], _01_, _02_[8], _00_, _02_[6:0], celloutsig_1_2z, celloutsig_1_4z } / { 1'h1, in_data[138:123], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_19z = celloutsig_1_10z[11:6] / { 1'h1, celloutsig_1_15z[3:2], celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_3z };
  assign celloutsig_0_13z = { celloutsig_0_1z[4:2], celloutsig_0_0z, celloutsig_0_2z } / { 1'h1, celloutsig_0_5z[4:2], celloutsig_0_0z };
  assign celloutsig_0_21z = celloutsig_0_12z / { 1'h1, celloutsig_0_4z[3:1], celloutsig_0_19z, celloutsig_0_17z };
  assign celloutsig_1_3z = { _01_, _02_[8], _00_, _02_[6:0] } === { in_data[162:156], celloutsig_1_0z };
  assign celloutsig_1_16z = { celloutsig_1_0z[2], celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_4z } === { celloutsig_1_14z[4], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_6z, _01_, _02_[8], _00_, _02_[6:0], celloutsig_1_6z };
  assign celloutsig_1_18z = celloutsig_1_14z[2:0] === celloutsig_1_2z[2:0];
  assign celloutsig_0_14z = { celloutsig_0_3z[24:19], celloutsig_0_1z } === { celloutsig_0_4z[10:1], celloutsig_0_2z };
  assign celloutsig_0_2z = { celloutsig_0_1z[1], celloutsig_0_0z } === in_data[48:47];
  assign celloutsig_1_9z = in_data[183:157] >= { celloutsig_1_8z[7:5], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_17z = { celloutsig_0_3z[32:28], celloutsig_0_6z } >= { celloutsig_0_14z, celloutsig_0_1z };
  assign celloutsig_0_24z = { celloutsig_0_21z, celloutsig_0_18z } >= { celloutsig_0_4z[6:5], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_28z = celloutsig_0_26z[6:1] >= { in_data[44], celloutsig_0_13z };
  assign celloutsig_0_32z = celloutsig_0_16z[14:5] >= { celloutsig_0_30z[7:4], celloutsig_0_21z };
  assign celloutsig_0_68z = { celloutsig_0_12z[4:0], celloutsig_0_57z } > celloutsig_0_61z[25:20];
  assign celloutsig_0_15z = { celloutsig_0_8z[6:0], celloutsig_0_0z } < { celloutsig_0_4z[9:7], celloutsig_0_13z };
  assign celloutsig_0_54z = _03_[2] & ~(celloutsig_0_47z);
  assign celloutsig_1_15z = { celloutsig_1_10z[23:12], celloutsig_1_12z } % { 1'h1, celloutsig_1_7z[22:13], celloutsig_1_9z, in_data[96] };
  assign celloutsig_0_16z = { celloutsig_0_3z[3:0], celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_0z } % { 1'h1, celloutsig_0_12z[3:0], celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_20z = { celloutsig_0_8z[6:1], celloutsig_0_19z } % { 1'h1, celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_0_35z = celloutsig_0_33z % { 1'h1, celloutsig_0_7z[8:7] };
  assign celloutsig_0_27z = { celloutsig_0_16z[16:7], celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_17z } % { 1'h1, celloutsig_0_26z[7:1], celloutsig_0_21z, _04_ };
  assign celloutsig_0_34z = { celloutsig_0_3z[19:1], celloutsig_0_24z, celloutsig_0_9z } * { celloutsig_0_4z[7:2], celloutsig_0_29z, celloutsig_0_10z, celloutsig_0_15z };
  assign celloutsig_0_5z = celloutsig_0_3z[33:24] * { in_data[7:3], celloutsig_0_1z };
  assign celloutsig_1_7z = { _02_[5:1], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z, _01_, _02_[8], _00_, _02_[6:0] } * in_data[180:151];
  assign celloutsig_1_8z = in_data[181] ? { in_data[107:106], _01_, _02_[8], _00_, _02_[6:0] } : { in_data[154:147], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_3z = - in_data[68:31];
  assign celloutsig_0_61z = - { celloutsig_0_39z[5:4], celloutsig_0_39z, celloutsig_0_56z, celloutsig_0_50z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_50z, celloutsig_0_15z, celloutsig_0_36z, celloutsig_0_47z, celloutsig_0_22z };
  assign celloutsig_0_12z = - { celloutsig_0_7z[10:9], _03_ };
  assign celloutsig_0_7z = { celloutsig_0_3z[17:14], celloutsig_0_0z, celloutsig_0_5z } | { celloutsig_0_5z[9:1], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_10z = { in_data[83:78], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z } | celloutsig_0_3z[37:25];
  assign celloutsig_0_26z = { celloutsig_0_4z[11:0], celloutsig_0_24z } | celloutsig_0_3z[22:10];
  assign celloutsig_0_41z = ^ celloutsig_0_5z[7:4];
  assign celloutsig_0_47z = ^ { celloutsig_0_30z[8:6], celloutsig_0_0z, celloutsig_0_36z, celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_24z };
  assign celloutsig_1_4z = ^ { _02_[8], _00_, _02_[6:0], celloutsig_1_3z };
  assign celloutsig_1_11z = ^ celloutsig_1_10z[15:10];
  assign celloutsig_0_9z = ^ in_data[35:31];
  assign celloutsig_0_29z = ^ { _04_[4:2], celloutsig_0_14z, celloutsig_0_2z, _03_, celloutsig_0_28z, celloutsig_0_12z };
  assign celloutsig_0_69z = { celloutsig_0_12z[5:3], celloutsig_0_54z } >> celloutsig_0_12z[3:0];
  assign celloutsig_0_33z = celloutsig_0_27z[7:5] >>> celloutsig_0_1z[4:2];
  assign celloutsig_0_8z = celloutsig_0_7z[13:6] >>> celloutsig_0_7z[13:6];
  assign celloutsig_1_10z = { celloutsig_1_2z[2], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_9z } >>> { celloutsig_1_5z[21:9], celloutsig_1_8z };
  assign celloutsig_0_1z = { in_data[75:72], celloutsig_0_0z } >>> { in_data[94:91], celloutsig_0_0z };
  assign celloutsig_1_14z = celloutsig_1_7z[22:13] - { _00_, _02_[6:3], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_30z = { celloutsig_0_27z[23:21], celloutsig_0_9z, celloutsig_0_21z } - { celloutsig_0_16z[9], celloutsig_0_24z, celloutsig_0_8z };
  assign celloutsig_0_18z = { celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_1z } ~^ celloutsig_0_3z[13:7];
  assign celloutsig_0_36z = celloutsig_0_16z[5:3] ^ celloutsig_0_5z[5:3];
  assign celloutsig_0_4z = { in_data[52:44], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } ^ celloutsig_0_3z[30:18];
  assign celloutsig_1_0z = in_data[137:135] ^ in_data[117:115];
  assign { _02_[9], _02_[7] } = { _01_, _00_ };
  assign { out_data[128], out_data[101:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
