Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4f6718e6f0574d188f2d88464e8b4448 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot binary_to_bcd_behav xil_defaultlib.binary_to_bcd xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/nages/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/binary_to_bcd.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.parallel_4_bit_adder
Compiling module xil_defaultlib.binary_to_bcd
Compiling module xil_defaultlib.glbl
Built simulation snapshot binary_to_bcd_behav
