{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1537935540141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537935540146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 25 23:18:59 2018 " "Processing started: Tue Sep 25 23:18:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537935540146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537935540146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537935540146 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1537935540488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/programmem.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/programmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 programMem " "Found entity 1: programMem" {  } { { "rtl/programMem.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/programMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537935551147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537935551147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mir.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mir.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIR " "Found entity 1: MIR" {  } { { "rtl/MIR.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/MIR.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537935551149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537935551149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/csai.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/csai.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSAI " "Found entity 1: CSAI" {  } { { "rtl/CSAI.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CSAI.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537935551151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537935551151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cs_address_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cs_address_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 CS_Address_MUX " "Found entity 1: CS_Address_MUX" {  } { { "rtl/CS_address_MUX.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CS_address_MUX.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537935551153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537935551153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_muxx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_muxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUXX " "Found entity 1: CC_MUXX" {  } { { "rtl/CC_MUXX.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CC_MUXX.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537935551155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537935551155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cbl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cbl.v" { { "Info" "ISGN_ENTITY_NAME" "1 CBL " "Found entity 1: CBL" {  } { { "rtl/CBL.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CBL.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537935551157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537935551157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUX " "Found entity 1: CC_MUX" {  } { { "rtl/CC_MUX.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CC_MUX.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537935551159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537935551159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_BUS " "Found entity 1: CC_BUS" {  } { { "rtl/CC_BUS.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CC_BUS.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537935551161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537935551161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/udatapath.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/udatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 uDataPath " "Found entity 1: uDataPath" {  } { { "rtl/uDataPath.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537935551164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537935551164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_reggeneral.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_reggeneral.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegGENERAL " "Found entity 1: SC_RegGENERAL" {  } { { "rtl/SC_RegGENERAL.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/SC_RegGENERAL.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537935551166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537935551166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regfixed.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regfixed.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegFIXED " "Found entity 1: SC_RegFIXED" {  } { { "rtl/SC_RegFIXED.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/SC_RegFIXED.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537935551168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537935551168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_DECODER " "Found entity 1: CC_DECODER" {  } { { "rtl/CC_DECODER.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CC_DECODER.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537935551170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537935551170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_ALU " "Found entity 1: CC_ALU" {  } { { "rtl/CC_ALU.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CC_ALU.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537935551172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537935551172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537935551174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537935551174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/wb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/wb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_SYSTEM " "Found entity 1: WB_SYSTEM" {  } { { "rtl/WB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/WB_SYSTEM.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537935551176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537935551176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regir.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regir.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegIR " "Found entity 1: SC_RegIR" {  } { { "rtl/SC_RegIR.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/SC_RegIR.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537935551179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537935551179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regmir.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regmir.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegMIR " "Found entity 1: SC_RegMIR" {  } { { "rtl/SC_RegMIR.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/SC_RegMIR.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537935551181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537935551181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mi_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mi_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MI_ROM " "Found entity 1: MI_ROM" {  } { { "rtl/MI_ROM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/MI_ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537935551184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537935551184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/c_bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/c_bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 C_BUS_MUX " "Found entity 1: C_BUS_MUX" {  } { { "rtl/C_BUS_MUX.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/C_BUS_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537935551186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537935551186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regpsr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regpsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegPSR " "Found entity 1: SC_RegPSR" {  } { { "rtl/SC_RegPSR.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/SC_RegPSR.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537935551188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537935551188 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DataBUS_C_In uDataPath.v(634) " "Verilog HDL Implicit Net warning at uDataPath.v(634): created implicit net for \"DataBUS_C_In\"" {  } { { "rtl/uDataPath.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 634 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537935551188 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BUS_MEM_TO_MUX uDataPath.v(671) " "Verilog HDL Implicit Net warning at uDataPath.v(671): created implicit net for \"BUS_MEM_TO_MUX\"" {  } { { "rtl/uDataPath.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 671 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537935551188 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uDataPath_ALUSelection_Out uDataPath.v(690) " "Verilog HDL Implicit Net warning at uDataPath.v(690): created implicit net for \"uDataPath_ALUSelection_Out\"" {  } { { "rtl/uDataPath.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 690 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537935551188 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BUS_ROM_TO_MIR uDataPath.v(718) " "Verilog HDL Implicit Net warning at uDataPath.v(718): created implicit net for \"BUS_ROM_TO_MIR\"" {  } { { "rtl/uDataPath.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 718 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537935551188 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CSAI_Direccion_OUT uDataPath.v(747) " "Verilog HDL Implicit Net warning at uDataPath.v(747): created implicit net for \"CSAI_Direccion_OUT\"" {  } { { "rtl/uDataPath.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 747 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537935551188 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CBL CBL.v(16) " "Verilog HDL Parameter Declaration warning at CBL.v(16): Parameter Declaration in module \"CBL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/CBL.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CBL.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1537935551190 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CBL CBL.v(17) " "Verilog HDL Parameter Declaration warning at CBL.v(17): Parameter Declaration in module \"CBL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/CBL.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CBL.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1537935551190 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CBL CBL.v(18) " "Verilog HDL Parameter Declaration warning at CBL.v(18): Parameter Declaration in module \"CBL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/CBL.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/CBL.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1537935551190 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BB_SYSTEM " "Elaborating entity \"BB_SYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1537935551230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_SYSTEM WB_SYSTEM:WB_SYSTEM_u0 " "Elaborating entity \"WB_SYSTEM\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\"" {  } { { "BB_SYSTEM.v" "WB_SYSTEM_u0" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/BB_SYSTEM.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537935551264 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WB_SYSTEM_DataBUSDisplay_Out WB_SYSTEM.v(41) " "Output port \"WB_SYSTEM_DataBUSDisplay_Out\" at WB_SYSTEM.v(41) has no driver" {  } { { "rtl/WB_SYSTEM.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/WB_SYSTEM.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1537935551266 "|BB_SYSTEM|WB_SYSTEM:WB_SYSTEM_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uDataPath WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0 " "Elaborating entity \"uDataPath\" for hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\"" {  } { { "rtl/WB_SYSTEM.v" "uDataPath_u0" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/WB_SYSTEM.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537935551272 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "BUS_OUT uDataPath.v(673) " "Verilog HDL Port Connection error at uDataPath.v(673): output or inout port \"BUS_OUT\" must be connected to a structural net expression" {  } { { "rtl/uDataPath.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 673 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1537935551291 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "IN_BUS_MEMORY uDataPath.v(671) " "Verilog HDL error at uDataPath.v(671): can't resolve reference to object \"IN_BUS_MEMORY\"" {  } { { "rtl/uDataPath.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 671 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537935551291 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "IN_BUS_ALU uDataPath.v(672) " "Verilog HDL error at uDataPath.v(672): can't resolve reference to object \"IN_BUS_ALU\"" {  } { { "rtl/uDataPath.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 672 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537935551291 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "BUS_OUT uDataPath.v(673) " "Verilog HDL error at uDataPath.v(673): can't resolve reference to object \"BUS_OUT\"" {  } { { "rtl/uDataPath.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 673 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537935551291 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "IN_SELECT uDataPath.v(674) " "Verilog HDL error at uDataPath.v(674): can't resolve reference to object \"IN_SELECT\"" {  } { { "rtl/uDataPath.v" "" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/uDataPath.v" 674 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537935551291 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0 " "Can't elaborate user hierarchy \"WB_SYSTEM:WB_SYSTEM_u0\|uDataPath:uDataPath_u0\"" {  } { { "rtl/WB_SYSTEM.v" "uDataPath_u0" { Text "E:/ArquiDig/Taller1_arqui/PRJ0_uDataPath_1/rtl/WB_SYSTEM.v" 92 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537935551292 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537935551346 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 25 23:19:11 2018 " "Processing ended: Tue Sep 25 23:19:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537935551346 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537935551346 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537935551346 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1537935551346 ""}
