
NUCLEO-L476RG_BME2I2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005184  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08005314  08005314  00015314  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800539c  0800539c  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  0800539c  0800539c  0001539c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080053a4  080053a4  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080053a4  080053a4  000153a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080053a8  080053a8  000153a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  080053ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000248  2000005c  08005408  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002a4  08005408  000202a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d89c  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001cd9  00000000  00000000  0002d96b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000bd8  00000000  00000000  0002f648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000935  00000000  00000000  00030220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002621a  00000000  00000000  00030b55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000efe6  00000000  00000000  00056d6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ea73b  00000000  00000000  00065d55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003640  00000000  00000000  00150490  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  00153ad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080052fc 	.word	0x080052fc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	080052fc 	.word	0x080052fc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_ldivmod>:
 8000270:	b97b      	cbnz	r3, 8000292 <__aeabi_ldivmod+0x22>
 8000272:	b972      	cbnz	r2, 8000292 <__aeabi_ldivmod+0x22>
 8000274:	2900      	cmp	r1, #0
 8000276:	bfbe      	ittt	lt
 8000278:	2000      	movlt	r0, #0
 800027a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800027e:	e006      	blt.n	800028e <__aeabi_ldivmod+0x1e>
 8000280:	bf08      	it	eq
 8000282:	2800      	cmpeq	r0, #0
 8000284:	bf1c      	itt	ne
 8000286:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800028a:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800028e:	f000 b9bb 	b.w	8000608 <__aeabi_idiv0>
 8000292:	f1ad 0c08 	sub.w	ip, sp, #8
 8000296:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800029a:	2900      	cmp	r1, #0
 800029c:	db09      	blt.n	80002b2 <__aeabi_ldivmod+0x42>
 800029e:	2b00      	cmp	r3, #0
 80002a0:	db1a      	blt.n	80002d8 <__aeabi_ldivmod+0x68>
 80002a2:	f000 f84d 	bl	8000340 <__udivmoddi4>
 80002a6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ae:	b004      	add	sp, #16
 80002b0:	4770      	bx	lr
 80002b2:	4240      	negs	r0, r0
 80002b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	db1b      	blt.n	80002f4 <__aeabi_ldivmod+0x84>
 80002bc:	f000 f840 	bl	8000340 <__udivmoddi4>
 80002c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c8:	b004      	add	sp, #16
 80002ca:	4240      	negs	r0, r0
 80002cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002d0:	4252      	negs	r2, r2
 80002d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d6:	4770      	bx	lr
 80002d8:	4252      	negs	r2, r2
 80002da:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002de:	f000 f82f 	bl	8000340 <__udivmoddi4>
 80002e2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ea:	b004      	add	sp, #16
 80002ec:	4240      	negs	r0, r0
 80002ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f2:	4770      	bx	lr
 80002f4:	4252      	negs	r2, r2
 80002f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002fa:	f000 f821 	bl	8000340 <__udivmoddi4>
 80002fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000302:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000306:	b004      	add	sp, #16
 8000308:	4252      	negs	r2, r2
 800030a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030e:	4770      	bx	lr

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000320:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000324:	f000 b970 	b.w	8000608 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9e08      	ldr	r6, [sp, #32]
 8000346:	460d      	mov	r5, r1
 8000348:	4604      	mov	r4, r0
 800034a:	460f      	mov	r7, r1
 800034c:	2b00      	cmp	r3, #0
 800034e:	d14a      	bne.n	80003e6 <__udivmoddi4+0xa6>
 8000350:	428a      	cmp	r2, r1
 8000352:	4694      	mov	ip, r2
 8000354:	d965      	bls.n	8000422 <__udivmoddi4+0xe2>
 8000356:	fab2 f382 	clz	r3, r2
 800035a:	b143      	cbz	r3, 800036e <__udivmoddi4+0x2e>
 800035c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000360:	f1c3 0220 	rsb	r2, r3, #32
 8000364:	409f      	lsls	r7, r3
 8000366:	fa20 f202 	lsr.w	r2, r0, r2
 800036a:	4317      	orrs	r7, r2
 800036c:	409c      	lsls	r4, r3
 800036e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000372:	fa1f f58c 	uxth.w	r5, ip
 8000376:	fbb7 f1fe 	udiv	r1, r7, lr
 800037a:	0c22      	lsrs	r2, r4, #16
 800037c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000380:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000384:	fb01 f005 	mul.w	r0, r1, r5
 8000388:	4290      	cmp	r0, r2
 800038a:	d90a      	bls.n	80003a2 <__udivmoddi4+0x62>
 800038c:	eb1c 0202 	adds.w	r2, ip, r2
 8000390:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000394:	f080 811c 	bcs.w	80005d0 <__udivmoddi4+0x290>
 8000398:	4290      	cmp	r0, r2
 800039a:	f240 8119 	bls.w	80005d0 <__udivmoddi4+0x290>
 800039e:	3902      	subs	r1, #2
 80003a0:	4462      	add	r2, ip
 80003a2:	1a12      	subs	r2, r2, r0
 80003a4:	b2a4      	uxth	r4, r4
 80003a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ae:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003b2:	fb00 f505 	mul.w	r5, r0, r5
 80003b6:	42a5      	cmp	r5, r4
 80003b8:	d90a      	bls.n	80003d0 <__udivmoddi4+0x90>
 80003ba:	eb1c 0404 	adds.w	r4, ip, r4
 80003be:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80003c2:	f080 8107 	bcs.w	80005d4 <__udivmoddi4+0x294>
 80003c6:	42a5      	cmp	r5, r4
 80003c8:	f240 8104 	bls.w	80005d4 <__udivmoddi4+0x294>
 80003cc:	4464      	add	r4, ip
 80003ce:	3802      	subs	r0, #2
 80003d0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003d4:	1b64      	subs	r4, r4, r5
 80003d6:	2100      	movs	r1, #0
 80003d8:	b11e      	cbz	r6, 80003e2 <__udivmoddi4+0xa2>
 80003da:	40dc      	lsrs	r4, r3
 80003dc:	2300      	movs	r3, #0
 80003de:	e9c6 4300 	strd	r4, r3, [r6]
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0xbc>
 80003ea:	2e00      	cmp	r6, #0
 80003ec:	f000 80ed 	beq.w	80005ca <__udivmoddi4+0x28a>
 80003f0:	2100      	movs	r1, #0
 80003f2:	e9c6 0500 	strd	r0, r5, [r6]
 80003f6:	4608      	mov	r0, r1
 80003f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fc:	fab3 f183 	clz	r1, r3
 8000400:	2900      	cmp	r1, #0
 8000402:	d149      	bne.n	8000498 <__udivmoddi4+0x158>
 8000404:	42ab      	cmp	r3, r5
 8000406:	d302      	bcc.n	800040e <__udivmoddi4+0xce>
 8000408:	4282      	cmp	r2, r0
 800040a:	f200 80f8 	bhi.w	80005fe <__udivmoddi4+0x2be>
 800040e:	1a84      	subs	r4, r0, r2
 8000410:	eb65 0203 	sbc.w	r2, r5, r3
 8000414:	2001      	movs	r0, #1
 8000416:	4617      	mov	r7, r2
 8000418:	2e00      	cmp	r6, #0
 800041a:	d0e2      	beq.n	80003e2 <__udivmoddi4+0xa2>
 800041c:	e9c6 4700 	strd	r4, r7, [r6]
 8000420:	e7df      	b.n	80003e2 <__udivmoddi4+0xa2>
 8000422:	b902      	cbnz	r2, 8000426 <__udivmoddi4+0xe6>
 8000424:	deff      	udf	#255	; 0xff
 8000426:	fab2 f382 	clz	r3, r2
 800042a:	2b00      	cmp	r3, #0
 800042c:	f040 8090 	bne.w	8000550 <__udivmoddi4+0x210>
 8000430:	1a8a      	subs	r2, r1, r2
 8000432:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000436:	fa1f fe8c 	uxth.w	lr, ip
 800043a:	2101      	movs	r1, #1
 800043c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000440:	fb07 2015 	mls	r0, r7, r5, r2
 8000444:	0c22      	lsrs	r2, r4, #16
 8000446:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800044a:	fb0e f005 	mul.w	r0, lr, r5
 800044e:	4290      	cmp	r0, r2
 8000450:	d908      	bls.n	8000464 <__udivmoddi4+0x124>
 8000452:	eb1c 0202 	adds.w	r2, ip, r2
 8000456:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x122>
 800045c:	4290      	cmp	r0, r2
 800045e:	f200 80cb 	bhi.w	80005f8 <__udivmoddi4+0x2b8>
 8000462:	4645      	mov	r5, r8
 8000464:	1a12      	subs	r2, r2, r0
 8000466:	b2a4      	uxth	r4, r4
 8000468:	fbb2 f0f7 	udiv	r0, r2, r7
 800046c:	fb07 2210 	mls	r2, r7, r0, r2
 8000470:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000474:	fb0e fe00 	mul.w	lr, lr, r0
 8000478:	45a6      	cmp	lr, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x14e>
 800047c:	eb1c 0404 	adds.w	r4, ip, r4
 8000480:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000484:	d202      	bcs.n	800048c <__udivmoddi4+0x14c>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f200 80bb 	bhi.w	8000602 <__udivmoddi4+0x2c2>
 800048c:	4610      	mov	r0, r2
 800048e:	eba4 040e 	sub.w	r4, r4, lr
 8000492:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000496:	e79f      	b.n	80003d8 <__udivmoddi4+0x98>
 8000498:	f1c1 0720 	rsb	r7, r1, #32
 800049c:	408b      	lsls	r3, r1
 800049e:	fa22 fc07 	lsr.w	ip, r2, r7
 80004a2:	ea4c 0c03 	orr.w	ip, ip, r3
 80004a6:	fa05 f401 	lsl.w	r4, r5, r1
 80004aa:	fa20 f307 	lsr.w	r3, r0, r7
 80004ae:	40fd      	lsrs	r5, r7
 80004b0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004b4:	4323      	orrs	r3, r4
 80004b6:	fbb5 f8f9 	udiv	r8, r5, r9
 80004ba:	fa1f fe8c 	uxth.w	lr, ip
 80004be:	fb09 5518 	mls	r5, r9, r8, r5
 80004c2:	0c1c      	lsrs	r4, r3, #16
 80004c4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004c8:	fb08 f50e 	mul.w	r5, r8, lr
 80004cc:	42a5      	cmp	r5, r4
 80004ce:	fa02 f201 	lsl.w	r2, r2, r1
 80004d2:	fa00 f001 	lsl.w	r0, r0, r1
 80004d6:	d90b      	bls.n	80004f0 <__udivmoddi4+0x1b0>
 80004d8:	eb1c 0404 	adds.w	r4, ip, r4
 80004dc:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004e0:	f080 8088 	bcs.w	80005f4 <__udivmoddi4+0x2b4>
 80004e4:	42a5      	cmp	r5, r4
 80004e6:	f240 8085 	bls.w	80005f4 <__udivmoddi4+0x2b4>
 80004ea:	f1a8 0802 	sub.w	r8, r8, #2
 80004ee:	4464      	add	r4, ip
 80004f0:	1b64      	subs	r4, r4, r5
 80004f2:	b29d      	uxth	r5, r3
 80004f4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004f8:	fb09 4413 	mls	r4, r9, r3, r4
 80004fc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000500:	fb03 fe0e 	mul.w	lr, r3, lr
 8000504:	45a6      	cmp	lr, r4
 8000506:	d908      	bls.n	800051a <__udivmoddi4+0x1da>
 8000508:	eb1c 0404 	adds.w	r4, ip, r4
 800050c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000510:	d26c      	bcs.n	80005ec <__udivmoddi4+0x2ac>
 8000512:	45a6      	cmp	lr, r4
 8000514:	d96a      	bls.n	80005ec <__udivmoddi4+0x2ac>
 8000516:	3b02      	subs	r3, #2
 8000518:	4464      	add	r4, ip
 800051a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800051e:	fba3 9502 	umull	r9, r5, r3, r2
 8000522:	eba4 040e 	sub.w	r4, r4, lr
 8000526:	42ac      	cmp	r4, r5
 8000528:	46c8      	mov	r8, r9
 800052a:	46ae      	mov	lr, r5
 800052c:	d356      	bcc.n	80005dc <__udivmoddi4+0x29c>
 800052e:	d053      	beq.n	80005d8 <__udivmoddi4+0x298>
 8000530:	b156      	cbz	r6, 8000548 <__udivmoddi4+0x208>
 8000532:	ebb0 0208 	subs.w	r2, r0, r8
 8000536:	eb64 040e 	sbc.w	r4, r4, lr
 800053a:	fa04 f707 	lsl.w	r7, r4, r7
 800053e:	40ca      	lsrs	r2, r1
 8000540:	40cc      	lsrs	r4, r1
 8000542:	4317      	orrs	r7, r2
 8000544:	e9c6 7400 	strd	r7, r4, [r6]
 8000548:	4618      	mov	r0, r3
 800054a:	2100      	movs	r1, #0
 800054c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000550:	f1c3 0120 	rsb	r1, r3, #32
 8000554:	fa02 fc03 	lsl.w	ip, r2, r3
 8000558:	fa20 f201 	lsr.w	r2, r0, r1
 800055c:	fa25 f101 	lsr.w	r1, r5, r1
 8000560:	409d      	lsls	r5, r3
 8000562:	432a      	orrs	r2, r5
 8000564:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000568:	fa1f fe8c 	uxth.w	lr, ip
 800056c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000570:	fb07 1510 	mls	r5, r7, r0, r1
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800057a:	fb00 f50e 	mul.w	r5, r0, lr
 800057e:	428d      	cmp	r5, r1
 8000580:	fa04 f403 	lsl.w	r4, r4, r3
 8000584:	d908      	bls.n	8000598 <__udivmoddi4+0x258>
 8000586:	eb1c 0101 	adds.w	r1, ip, r1
 800058a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800058e:	d22f      	bcs.n	80005f0 <__udivmoddi4+0x2b0>
 8000590:	428d      	cmp	r5, r1
 8000592:	d92d      	bls.n	80005f0 <__udivmoddi4+0x2b0>
 8000594:	3802      	subs	r0, #2
 8000596:	4461      	add	r1, ip
 8000598:	1b49      	subs	r1, r1, r5
 800059a:	b292      	uxth	r2, r2
 800059c:	fbb1 f5f7 	udiv	r5, r1, r7
 80005a0:	fb07 1115 	mls	r1, r7, r5, r1
 80005a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005a8:	fb05 f10e 	mul.w	r1, r5, lr
 80005ac:	4291      	cmp	r1, r2
 80005ae:	d908      	bls.n	80005c2 <__udivmoddi4+0x282>
 80005b0:	eb1c 0202 	adds.w	r2, ip, r2
 80005b4:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80005b8:	d216      	bcs.n	80005e8 <__udivmoddi4+0x2a8>
 80005ba:	4291      	cmp	r1, r2
 80005bc:	d914      	bls.n	80005e8 <__udivmoddi4+0x2a8>
 80005be:	3d02      	subs	r5, #2
 80005c0:	4462      	add	r2, ip
 80005c2:	1a52      	subs	r2, r2, r1
 80005c4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005c8:	e738      	b.n	800043c <__udivmoddi4+0xfc>
 80005ca:	4631      	mov	r1, r6
 80005cc:	4630      	mov	r0, r6
 80005ce:	e708      	b.n	80003e2 <__udivmoddi4+0xa2>
 80005d0:	4639      	mov	r1, r7
 80005d2:	e6e6      	b.n	80003a2 <__udivmoddi4+0x62>
 80005d4:	4610      	mov	r0, r2
 80005d6:	e6fb      	b.n	80003d0 <__udivmoddi4+0x90>
 80005d8:	4548      	cmp	r0, r9
 80005da:	d2a9      	bcs.n	8000530 <__udivmoddi4+0x1f0>
 80005dc:	ebb9 0802 	subs.w	r8, r9, r2
 80005e0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005e4:	3b01      	subs	r3, #1
 80005e6:	e7a3      	b.n	8000530 <__udivmoddi4+0x1f0>
 80005e8:	4645      	mov	r5, r8
 80005ea:	e7ea      	b.n	80005c2 <__udivmoddi4+0x282>
 80005ec:	462b      	mov	r3, r5
 80005ee:	e794      	b.n	800051a <__udivmoddi4+0x1da>
 80005f0:	4640      	mov	r0, r8
 80005f2:	e7d1      	b.n	8000598 <__udivmoddi4+0x258>
 80005f4:	46d0      	mov	r8, sl
 80005f6:	e77b      	b.n	80004f0 <__udivmoddi4+0x1b0>
 80005f8:	3d02      	subs	r5, #2
 80005fa:	4462      	add	r2, ip
 80005fc:	e732      	b.n	8000464 <__udivmoddi4+0x124>
 80005fe:	4608      	mov	r0, r1
 8000600:	e70a      	b.n	8000418 <__udivmoddi4+0xd8>
 8000602:	4464      	add	r4, ip
 8000604:	3802      	subs	r0, #2
 8000606:	e742      	b.n	800048e <__udivmoddi4+0x14e>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <BME280_compensate_T_int32.1>:
  MX_USART2_UART_Init();
  MX_I2C1_Init();
  /* USER CODE BEGIN 2 */

	// Copy functions from data sheet that compensate data from sensor and switch "BME280_S32_t" to "int32_t"
	int32_t BME280_compensate_T_int32(int32_t adc_T) {
 800060c:	b480      	push	{r7}
 800060e:	b087      	sub	sp, #28
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
 8000614:	4663      	mov	r3, ip
 8000616:	f8c7 c000 	str.w	ip, [r7]

		int32_t var1, var2, T;
		var1 = ((((adc_T >> 3) - ((int32_t) dig_T1 << 1))) * ((int32_t) dig_T2))
 800061a:	687a      	ldr	r2, [r7, #4]
 800061c:	10d1      	asrs	r1, r2, #3
 800061e:	8c1a      	ldrh	r2, [r3, #32]
 8000620:	0052      	lsls	r2, r2, #1
 8000622:	1a8a      	subs	r2, r1, r2
 8000624:	f9b3 101e 	ldrsh.w	r1, [r3, #30]
 8000628:	fb01 f202 	mul.w	r2, r1, r2
 800062c:	12d2      	asrs	r2, r2, #11
 800062e:	617a      	str	r2, [r7, #20]
				>> 11;
		var2 = (((((adc_T >> 4) - ((int32_t) dig_T1))
 8000630:	687a      	ldr	r2, [r7, #4]
 8000632:	1112      	asrs	r2, r2, #4
 8000634:	8c19      	ldrh	r1, [r3, #32]
 8000636:	1a52      	subs	r2, r2, r1
				* ((adc_T >> 4) - ((int32_t) dig_T1))) >> 12)
 8000638:	6879      	ldr	r1, [r7, #4]
 800063a:	1109      	asrs	r1, r1, #4
 800063c:	8c18      	ldrh	r0, [r3, #32]
 800063e:	1a09      	subs	r1, r1, r0
 8000640:	fb01 f202 	mul.w	r2, r1, r2
 8000644:	1312      	asrs	r2, r2, #12
				* ((int32_t) dig_T3)) >> 14;
 8000646:	f9b3 101c 	ldrsh.w	r1, [r3, #28]
 800064a:	fb01 f202 	mul.w	r2, r1, r2
		var2 = (((((adc_T >> 4) - ((int32_t) dig_T1))
 800064e:	1392      	asrs	r2, r2, #14
 8000650:	613a      	str	r2, [r7, #16]
		t_fine = var1 + var2;
 8000652:	6979      	ldr	r1, [r7, #20]
 8000654:	693a      	ldr	r2, [r7, #16]
 8000656:	440a      	add	r2, r1
 8000658:	601a      	str	r2, [r3, #0]
		T = (t_fine * 5 + 128) >> 8;
 800065a:	681a      	ldr	r2, [r3, #0]
 800065c:	4613      	mov	r3, r2
 800065e:	009b      	lsls	r3, r3, #2
 8000660:	4413      	add	r3, r2
 8000662:	3380      	adds	r3, #128	; 0x80
 8000664:	121b      	asrs	r3, r3, #8
 8000666:	60fb      	str	r3, [r7, #12]
		return T;
 8000668:	68fb      	ldr	r3, [r7, #12]
	}
 800066a:	4618      	mov	r0, r3
 800066c:	371c      	adds	r7, #28
 800066e:	46bd      	mov	sp, r7
 8000670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000674:	4770      	bx	lr
	...

08000678 <main>:
{
 8000678:	b5b0      	push	{r4, r5, r7, lr}
 800067a:	b0b8      	sub	sp, #224	; 0xe0
 800067c:	af0e      	add	r7, sp, #56	; 0x38
int main(void)
 800067e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8000682:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  HAL_Init();
 8000686:	f000 ff6d 	bl	8001564 <HAL_Init>
  SystemClock_Config();
 800068a:	f000 fcc3 	bl	8001014 <SystemClock_Config>
  MX_GPIO_Init();
 800068e:	f000 fd83 	bl	8001198 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000692:	f000 fd51 	bl	8001138 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000696:	f000 fd0f 	bl	80010b8 <MX_I2C1_Init>
		*dig_H6 = (compData[7]);

	}

	//  From data sheet the humidity need to be initialization first, and only works after temperature and pressure also has been initialization.
	uint8_t dataWrite = 0x01;; //00000011  // From data sheet its only the first 3 bits that counts. And 011 says its oversampling Ã—4
 800069a:	2301      	movs	r3, #1
 800069c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, 0x77<<1, 0xF2, 1, &dataWrite, 1, 1000);
 800069e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006a2:	9302      	str	r3, [sp, #8]
 80006a4:	2301      	movs	r3, #1
 80006a6:	9301      	str	r3, [sp, #4]
 80006a8:	1dfb      	adds	r3, r7, #7
 80006aa:	9300      	str	r3, [sp, #0]
 80006ac:	2301      	movs	r3, #1
 80006ae:	22f2      	movs	r2, #242	; 0xf2
 80006b0:	21ee      	movs	r1, #238	; 0xee
 80006b2:	4868      	ldr	r0, [pc, #416]	; (8000854 <main+0x1dc>)
 80006b4:	f001 fb3a 	bl	8001d2c <HAL_I2C_Mem_Write>

	HAL_Delay(100);
 80006b8:	2064      	movs	r0, #100	; 0x64
 80006ba:	f000 ffcf 	bl	800165c <HAL_Delay>

	//  From data sheet the humidity need to be initialization first, and only works after temperature and pressure also has been initialization.
	dataWrite = (0x03 <<5) |(0x05 << 2) | 0x03;// 0x27; //00100111 //bit 7,6,5 = temperature sampling (001), bit 4,3,2 = hum sampling (001), bit 1,0 = normal mode (11)
 80006be:	2377      	movs	r3, #119	; 0x77
 80006c0:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, 0x77<<1, 0xF4, 1, &dataWrite, 1, 1000);
 80006c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006c6:	9302      	str	r3, [sp, #8]
 80006c8:	2301      	movs	r3, #1
 80006ca:	9301      	str	r3, [sp, #4]
 80006cc:	1dfb      	adds	r3, r7, #7
 80006ce:	9300      	str	r3, [sp, #0]
 80006d0:	2301      	movs	r3, #1
 80006d2:	22f4      	movs	r2, #244	; 0xf4
 80006d4:	21ee      	movs	r1, #238	; 0xee
 80006d6:	485f      	ldr	r0, [pc, #380]	; (8000854 <main+0x1dc>)
 80006d8:	f001 fb28 	bl	8001d2c <HAL_I2C_Mem_Write>

	HAL_Delay(100);
 80006dc:	2064      	movs	r0, #100	; 0x64
 80006de:	f000 ffbd 	bl	800165c <HAL_Delay>

	calibData(&dig_T1, &dig_T2, &dig_T3, &dig_P1, &dig_P2, &dig_P3, &dig_P4, &dig_P5, &dig_P6, &dig_P7, &dig_P8, &dig_P9, &dig_H1, &dig_H2, &dig_H3, &dig_H4, &dig_H5, &dig_H6);
 80006e2:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80006e6:	f103 0410 	add.w	r4, r3, #16
 80006ea:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80006ee:	f103 021c 	add.w	r2, r3, #28
 80006f2:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80006f6:	f103 011e 	add.w	r1, r3, #30
 80006fa:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80006fe:	f103 0020 	add.w	r0, r3, #32
 8000702:	f107 0560 	add.w	r5, r7, #96	; 0x60
 8000706:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800070a:	3324      	adds	r3, #36	; 0x24
 800070c:	930d      	str	r3, [sp, #52]	; 0x34
 800070e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000712:	3306      	adds	r3, #6
 8000714:	930c      	str	r3, [sp, #48]	; 0x30
 8000716:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800071a:	3308      	adds	r3, #8
 800071c:	930b      	str	r3, [sp, #44]	; 0x2c
 800071e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000722:	3323      	adds	r3, #35	; 0x23
 8000724:	930a      	str	r3, [sp, #40]	; 0x28
 8000726:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800072a:	3304      	adds	r3, #4
 800072c:	9309      	str	r3, [sp, #36]	; 0x24
 800072e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000732:	3322      	adds	r3, #34	; 0x22
 8000734:	9308      	str	r3, [sp, #32]
 8000736:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800073a:	330e      	adds	r3, #14
 800073c:	9307      	str	r3, [sp, #28]
 800073e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000742:	330c      	adds	r3, #12
 8000744:	9306      	str	r3, [sp, #24]
 8000746:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800074a:	330a      	adds	r3, #10
 800074c:	9305      	str	r3, [sp, #20]
 800074e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000752:	331a      	adds	r3, #26
 8000754:	9304      	str	r3, [sp, #16]
 8000756:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800075a:	3318      	adds	r3, #24
 800075c:	9303      	str	r3, [sp, #12]
 800075e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000762:	3316      	adds	r3, #22
 8000764:	9302      	str	r3, [sp, #8]
 8000766:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800076a:	3314      	adds	r3, #20
 800076c:	9301      	str	r3, [sp, #4]
 800076e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000772:	3312      	adds	r3, #18
 8000774:	9300      	str	r3, [sp, #0]
 8000776:	46ac      	mov	ip, r5
 8000778:	4623      	mov	r3, r4
 800077a:	f000 fb77 	bl	8000e6c <calibData.0>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	HAL_I2C_Mem_Read(&hi2c1, 0x77<<1, 0xF7, 1, rawData, 8, 1000);
 800077e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000782:	9302      	str	r3, [sp, #8]
 8000784:	2308      	movs	r3, #8
 8000786:	9301      	str	r3, [sp, #4]
 8000788:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800078c:	9300      	str	r3, [sp, #0]
 800078e:	2301      	movs	r3, #1
 8000790:	22f7      	movs	r2, #247	; 0xf7
 8000792:	21ee      	movs	r1, #238	; 0xee
 8000794:	482f      	ldr	r0, [pc, #188]	; (8000854 <main+0x1dc>)
 8000796:	f001 fbdd 	bl	8001f54 <HAL_I2C_Mem_Read>

	pRaw = (rawData[0]<<12)|(rawData[1]<<4)|(rawData[2]>>4);
 800079a:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 800079e:	031a      	lsls	r2, r3, #12
 80007a0:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 80007a4:	011b      	lsls	r3, r3, #4
 80007a6:	4313      	orrs	r3, r2
 80007a8:	f897 205a 	ldrb.w	r2, [r7, #90]	; 0x5a
 80007ac:	0912      	lsrs	r2, r2, #4
 80007ae:	b2d2      	uxtb	r2, r2
 80007b0:	4313      	orrs	r3, r2
 80007b2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	tRaw = (rawData[3]<<12)|(rawData[4]<<4)|(rawData[5]>>4);
 80007b6:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 80007ba:	031a      	lsls	r2, r3, #12
 80007bc:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80007c0:	011b      	lsls	r3, r3, #4
 80007c2:	4313      	orrs	r3, r2
 80007c4:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 80007c8:	0912      	lsrs	r2, r2, #4
 80007ca:	b2d2      	uxtb	r2, r2
 80007cc:	4313      	orrs	r3, r2
 80007ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	hRaw = (rawData[6]<<8)|(rawData[7]);
 80007d2:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80007d6:	021b      	lsls	r3, r3, #8
 80007d8:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 80007dc:	4313      	orrs	r3, r2
 80007de:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

	temp = BME280_compensate_T_int32(tRaw); // Put data in function and receive corrected data
 80007e2:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80007e6:	469c      	mov	ip, r3
 80007e8:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 80007ec:	f7ff ff0e 	bl	800060c <BME280_compensate_T_int32.1>
 80007f0:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98
	pressure = BME280_compensate_P_int64(pRaw);
 80007f4:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80007f8:	469c      	mov	ip, r3
 80007fa:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 80007fe:	f000 f82f 	bl	8000860 <BME280_compensate_P_int64.2>
 8000802:	4603      	mov	r3, r0
 8000804:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	humid = bme280_compensate_H_int32(hRaw);
 8000808:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800080c:	469c      	mov	ip, r3
 800080e:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8000812:	f000 facf 	bl	8000db4 <bme280_compensate_H_int32.3>
 8000816:	4603      	mov	r3, r0
 8000818:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

	len = sprintf(sendData, "%u,%u,%u\n", temp, pressure, humid); // Turn initialization to string
 800081c:	f107 0008 	add.w	r0, r7, #8
 8000820:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000824:	9300      	str	r3, [sp, #0]
 8000826:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800082a:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800082e:	490a      	ldr	r1, [pc, #40]	; (8000858 <main+0x1e0>)
 8000830:	f004 f8c0 	bl	80049b4 <siprintf>
 8000834:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c

	HAL_UART_Transmit(&huart2, (uint8_t*) sendData, len, 10); // Sending with UART
 8000838:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800083c:	b29a      	uxth	r2, r3
 800083e:	f107 0108 	add.w	r1, r7, #8
 8000842:	230a      	movs	r3, #10
 8000844:	4805      	ldr	r0, [pc, #20]	; (800085c <main+0x1e4>)
 8000846:	f003 fb5d 	bl	8003f04 <HAL_UART_Transmit>
	HAL_Delay(100);
 800084a:	2064      	movs	r0, #100	; 0x64
 800084c:	f000 ff06 	bl	800165c <HAL_Delay>
	HAL_I2C_Mem_Read(&hi2c1, 0x77<<1, 0xF7, 1, rawData, 8, 1000);
 8000850:	e795      	b.n	800077e <main+0x106>
 8000852:	bf00      	nop
 8000854:	20000078 	.word	0x20000078
 8000858:	08005314 	.word	0x08005314
 800085c:	200000cc 	.word	0x200000cc

08000860 <BME280_compensate_P_int64.2>:
	uint32_t BME280_compensate_P_int64(int32_t adc_P) {
 8000860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000864:	b0cb      	sub	sp, #300	; 0x12c
 8000866:	af00      	add	r7, sp, #0
 8000868:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
 800086c:	4666      	mov	r6, ip
 800086e:	f8c7 c108 	str.w	ip, [r7, #264]	; 0x108
		var1 = ((int64_t) t_fine) - 128000;
 8000872:	6833      	ldr	r3, [r6, #0]
 8000874:	17da      	asrs	r2, r3, #31
 8000876:	461c      	mov	r4, r3
 8000878:	4615      	mov	r5, r2
 800087a:	f5b4 3afa 	subs.w	sl, r4, #128000	; 0x1f400
 800087e:	f145 3bff 	adc.w	fp, r5, #4294967295	; 0xffffffff
 8000882:	e9c7 ab48 	strd	sl, fp, [r7, #288]	; 0x120
		var2 = var1 * var1 * (int64_t) dig_P6;
 8000886:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 800088a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800088e:	fb03 f102 	mul.w	r1, r3, r2
 8000892:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8000896:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800089a:	fb02 f303 	mul.w	r3, r2, r3
 800089e:	18ca      	adds	r2, r1, r3
 80008a0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80008a4:	fba3 8903 	umull	r8, r9, r3, r3
 80008a8:	eb02 0309 	add.w	r3, r2, r9
 80008ac:	4699      	mov	r9, r3
 80008ae:	f9b6 301a 	ldrsh.w	r3, [r6, #26]
 80008b2:	b21b      	sxth	r3, r3
 80008b4:	17da      	asrs	r2, r3, #31
 80008b6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80008ba:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80008be:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 80008c2:	4603      	mov	r3, r0
 80008c4:	fb03 f209 	mul.w	r2, r3, r9
 80008c8:	460b      	mov	r3, r1
 80008ca:	fb08 f303 	mul.w	r3, r8, r3
 80008ce:	4413      	add	r3, r2
 80008d0:	4602      	mov	r2, r0
 80008d2:	fba8 1202 	umull	r1, r2, r8, r2
 80008d6:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80008da:	460a      	mov	r2, r1
 80008dc:	f8c7 20c0 	str.w	r2, [r7, #192]	; 0xc0
 80008e0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80008e4:	4413      	add	r3, r2
 80008e6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80008ea:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	; 0xc0
 80008ee:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
 80008f2:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
		var2 = var2 + ((var1 * (int64_t) dig_P5) << 17);
 80008f6:	f9b6 3018 	ldrsh.w	r3, [r6, #24]
 80008fa:	b21b      	sxth	r3, r3
 80008fc:	17da      	asrs	r2, r3, #31
 80008fe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8000902:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8000906:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800090a:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	; 0xb0
 800090e:	462a      	mov	r2, r5
 8000910:	fb02 f203 	mul.w	r2, r2, r3
 8000914:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000918:	4621      	mov	r1, r4
 800091a:	fb01 f303 	mul.w	r3, r1, r3
 800091e:	441a      	add	r2, r3
 8000920:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000924:	4621      	mov	r1, r4
 8000926:	fba3 1301 	umull	r1, r3, r3, r1
 800092a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800092e:	460b      	mov	r3, r1
 8000930:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8000934:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8000938:	18d3      	adds	r3, r2, r3
 800093a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800093e:	f04f 0000 	mov.w	r0, #0
 8000942:	f04f 0100 	mov.w	r1, #0
 8000946:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 800094a:	462b      	mov	r3, r5
 800094c:	0459      	lsls	r1, r3, #17
 800094e:	4623      	mov	r3, r4
 8000950:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8000954:	4623      	mov	r3, r4
 8000956:	0458      	lsls	r0, r3, #17
 8000958:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 800095c:	1814      	adds	r4, r2, r0
 800095e:	643c      	str	r4, [r7, #64]	; 0x40
 8000960:	414b      	adcs	r3, r1
 8000962:	647b      	str	r3, [r7, #68]	; 0x44
 8000964:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8000968:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
		var2 = var2 + (((int64_t) dig_P4) << 35);
 800096c:	f9b6 3016 	ldrsh.w	r3, [r6, #22]
 8000970:	b21b      	sxth	r3, r3
 8000972:	17da      	asrs	r2, r3, #31
 8000974:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8000978:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800097c:	f04f 0000 	mov.w	r0, #0
 8000980:	f04f 0100 	mov.w	r1, #0
 8000984:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000988:	00d9      	lsls	r1, r3, #3
 800098a:	2000      	movs	r0, #0
 800098c:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8000990:	1814      	adds	r4, r2, r0
 8000992:	63bc      	str	r4, [r7, #56]	; 0x38
 8000994:	414b      	adcs	r3, r1
 8000996:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000998:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 800099c:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
		var1 = ((var1 * var1 * (int64_t) dig_P3) >> 8)
 80009a0:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80009a4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80009a8:	fb03 f102 	mul.w	r1, r3, r2
 80009ac:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80009b0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80009b4:	fb02 f303 	mul.w	r3, r2, r3
 80009b8:	18ca      	adds	r2, r1, r3
 80009ba:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80009be:	fba3 1303 	umull	r1, r3, r3, r3
 80009c2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80009c6:	460b      	mov	r3, r1
 80009c8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80009cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80009d0:	18d3      	adds	r3, r2, r3
 80009d2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80009d6:	f9b6 3014 	ldrsh.w	r3, [r6, #20]
 80009da:	b21b      	sxth	r3, r3
 80009dc:	17da      	asrs	r2, r3, #31
 80009de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80009e2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80009e6:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	; 0xf8
 80009ea:	462b      	mov	r3, r5
 80009ec:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80009f0:	4642      	mov	r2, r8
 80009f2:	fb02 f203 	mul.w	r2, r2, r3
 80009f6:	464b      	mov	r3, r9
 80009f8:	4621      	mov	r1, r4
 80009fa:	fb01 f303 	mul.w	r3, r1, r3
 80009fe:	4413      	add	r3, r2
 8000a00:	4622      	mov	r2, r4
 8000a02:	4641      	mov	r1, r8
 8000a04:	fba2 1201 	umull	r1, r2, r2, r1
 8000a08:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8000a0c:	460a      	mov	r2, r1
 8000a0e:	f8c7 20f0 	str.w	r2, [r7, #240]	; 0xf0
 8000a12:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8000a16:	4413      	add	r3, r2
 8000a18:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	f04f 0100 	mov.w	r1, #0
 8000a24:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	; 0xf0
 8000a28:	4623      	mov	r3, r4
 8000a2a:	0a18      	lsrs	r0, r3, #8
 8000a2c:	462b      	mov	r3, r5
 8000a2e:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8000a32:	462b      	mov	r3, r5
 8000a34:	1219      	asrs	r1, r3, #8
				+ ((var1 * (int64_t) dig_P2) << 12);
 8000a36:	f9b6 3012 	ldrsh.w	r3, [r6, #18]
 8000a3a:	b21b      	sxth	r3, r3
 8000a3c:	17da      	asrs	r2, r3, #31
 8000a3e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8000a42:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8000a46:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000a4a:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	; 0x98
 8000a4e:	464a      	mov	r2, r9
 8000a50:	fb02 f203 	mul.w	r2, r2, r3
 8000a54:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000a58:	4644      	mov	r4, r8
 8000a5a:	fb04 f303 	mul.w	r3, r4, r3
 8000a5e:	441a      	add	r2, r3
 8000a60:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000a64:	4644      	mov	r4, r8
 8000a66:	fba3 4304 	umull	r4, r3, r3, r4
 8000a6a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8000a6e:	4623      	mov	r3, r4
 8000a70:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8000a74:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8000a78:	18d3      	adds	r3, r2, r3
 8000a7a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8000a7e:	f04f 0200 	mov.w	r2, #0
 8000a82:	f04f 0300 	mov.w	r3, #0
 8000a86:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 8000a8a:	464c      	mov	r4, r9
 8000a8c:	0323      	lsls	r3, r4, #12
 8000a8e:	4644      	mov	r4, r8
 8000a90:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8000a94:	4644      	mov	r4, r8
 8000a96:	0322      	lsls	r2, r4, #12
		var1 = ((var1 * var1 * (int64_t) dig_P3) >> 8)
 8000a98:	1884      	adds	r4, r0, r2
 8000a9a:	633c      	str	r4, [r7, #48]	; 0x30
 8000a9c:	eb41 0303 	adc.w	r3, r1, r3
 8000aa0:	637b      	str	r3, [r7, #52]	; 0x34
 8000aa2:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8000aa6:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
		var1 = (((((int64_t) 1) << 47) + var1)) * ((int64_t) dig_P1) >> 33;
 8000aaa:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8000aae:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
 8000ab2:	f8c7 1094 	str.w	r1, [r7, #148]	; 0x94
 8000ab6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8000aba:	8a33      	ldrh	r3, [r6, #16]
 8000abc:	b29b      	uxth	r3, r3
 8000abe:	2200      	movs	r2, #0
 8000ac0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8000ac4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8000ac8:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8000acc:	462b      	mov	r3, r5
 8000ace:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8000ad2:	4642      	mov	r2, r8
 8000ad4:	fb02 f203 	mul.w	r2, r2, r3
 8000ad8:	464b      	mov	r3, r9
 8000ada:	4621      	mov	r1, r4
 8000adc:	fb01 f303 	mul.w	r3, r1, r3
 8000ae0:	4413      	add	r3, r2
 8000ae2:	4622      	mov	r2, r4
 8000ae4:	4641      	mov	r1, r8
 8000ae6:	fba2 1201 	umull	r1, r2, r2, r1
 8000aea:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 8000aee:	460a      	mov	r2, r1
 8000af0:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 8000af4:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8000af8:	4413      	add	r3, r2
 8000afa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8000afe:	f04f 0200 	mov.w	r2, #0
 8000b02:	f04f 0300 	mov.w	r3, #0
 8000b06:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 8000b0a:	4629      	mov	r1, r5
 8000b0c:	104a      	asrs	r2, r1, #1
 8000b0e:	4629      	mov	r1, r5
 8000b10:	17cb      	asrs	r3, r1, #31
 8000b12:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
		if (var1 == 0) {
 8000b16:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8000b1a:	4313      	orrs	r3, r2
 8000b1c:	d101      	bne.n	8000b22 <BME280_compensate_P_int64.2+0x2c2>
			return 0; // avoid exception caused by division by zero
 8000b1e:	2300      	movs	r3, #0
 8000b20:	e142      	b.n	8000da8 <BME280_compensate_P_int64.2+0x548>
		p = 1048576 - adc_P;
 8000b22:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000b26:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8000b2a:	17da      	asrs	r2, r3, #31
 8000b2c:	62bb      	str	r3, [r7, #40]	; 0x28
 8000b2e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8000b30:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8000b34:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
		p = (((p << 31) - var2) * 3125) / var1;
 8000b38:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000b3c:	105b      	asrs	r3, r3, #1
 8000b3e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8000b42:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000b46:	07db      	lsls	r3, r3, #31
 8000b48:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8000b4c:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8000b50:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 8000b54:	4621      	mov	r1, r4
 8000b56:	1a89      	subs	r1, r1, r2
 8000b58:	67b9      	str	r1, [r7, #120]	; 0x78
 8000b5a:	4629      	mov	r1, r5
 8000b5c:	eb61 0303 	sbc.w	r3, r1, r3
 8000b60:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000b62:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8000b66:	4622      	mov	r2, r4
 8000b68:	462b      	mov	r3, r5
 8000b6a:	1891      	adds	r1, r2, r2
 8000b6c:	6239      	str	r1, [r7, #32]
 8000b6e:	415b      	adcs	r3, r3
 8000b70:	627b      	str	r3, [r7, #36]	; 0x24
 8000b72:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000b76:	4621      	mov	r1, r4
 8000b78:	1851      	adds	r1, r2, r1
 8000b7a:	61b9      	str	r1, [r7, #24]
 8000b7c:	4629      	mov	r1, r5
 8000b7e:	414b      	adcs	r3, r1
 8000b80:	61fb      	str	r3, [r7, #28]
 8000b82:	f04f 0200 	mov.w	r2, #0
 8000b86:	f04f 0300 	mov.w	r3, #0
 8000b8a:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8000b8e:	4649      	mov	r1, r9
 8000b90:	018b      	lsls	r3, r1, #6
 8000b92:	4641      	mov	r1, r8
 8000b94:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8000b98:	4641      	mov	r1, r8
 8000b9a:	018a      	lsls	r2, r1, #6
 8000b9c:	4641      	mov	r1, r8
 8000b9e:	1889      	adds	r1, r1, r2
 8000ba0:	6139      	str	r1, [r7, #16]
 8000ba2:	4649      	mov	r1, r9
 8000ba4:	eb43 0101 	adc.w	r1, r3, r1
 8000ba8:	6179      	str	r1, [r7, #20]
 8000baa:	f04f 0200 	mov.w	r2, #0
 8000bae:	f04f 0300 	mov.w	r3, #0
 8000bb2:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8000bb6:	4649      	mov	r1, r9
 8000bb8:	008b      	lsls	r3, r1, #2
 8000bba:	4641      	mov	r1, r8
 8000bbc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8000bc0:	4641      	mov	r1, r8
 8000bc2:	008a      	lsls	r2, r1, #2
 8000bc4:	4610      	mov	r0, r2
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	4603      	mov	r3, r0
 8000bca:	4622      	mov	r2, r4
 8000bcc:	189b      	adds	r3, r3, r2
 8000bce:	60bb      	str	r3, [r7, #8]
 8000bd0:	460b      	mov	r3, r1
 8000bd2:	462a      	mov	r2, r5
 8000bd4:	eb42 0303 	adc.w	r3, r2, r3
 8000bd8:	60fb      	str	r3, [r7, #12]
 8000bda:	f04f 0200 	mov.w	r2, #0
 8000bde:	f04f 0300 	mov.w	r3, #0
 8000be2:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8000be6:	4649      	mov	r1, r9
 8000be8:	008b      	lsls	r3, r1, #2
 8000bea:	4641      	mov	r1, r8
 8000bec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8000bf0:	4641      	mov	r1, r8
 8000bf2:	008a      	lsls	r2, r1, #2
 8000bf4:	4610      	mov	r0, r2
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	4622      	mov	r2, r4
 8000bfc:	189b      	adds	r3, r3, r2
 8000bfe:	673b      	str	r3, [r7, #112]	; 0x70
 8000c00:	462b      	mov	r3, r5
 8000c02:	460a      	mov	r2, r1
 8000c04:	eb42 0303 	adc.w	r3, r2, r3
 8000c08:	677b      	str	r3, [r7, #116]	; 0x74
 8000c0a:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8000c0e:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8000c12:	f7ff fb2d 	bl	8000270 <__aeabi_ldivmod>
 8000c16:	4602      	mov	r2, r0
 8000c18:	460b      	mov	r3, r1
 8000c1a:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
		var1 = (((int64_t) dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8000c1e:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
 8000c22:	b21b      	sxth	r3, r3
 8000c24:	17da      	asrs	r2, r3, #31
 8000c26:	66bb      	str	r3, [r7, #104]	; 0x68
 8000c28:	66fa      	str	r2, [r7, #108]	; 0x6c
 8000c2a:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8000c2e:	f04f 0000 	mov.w	r0, #0
 8000c32:	f04f 0100 	mov.w	r1, #0
 8000c36:	0b50      	lsrs	r0, r2, #13
 8000c38:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8000c3c:	1359      	asrs	r1, r3, #13
 8000c3e:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 8000c42:	462b      	mov	r3, r5
 8000c44:	fb00 f203 	mul.w	r2, r0, r3
 8000c48:	4623      	mov	r3, r4
 8000c4a:	fb03 f301 	mul.w	r3, r3, r1
 8000c4e:	4413      	add	r3, r2
 8000c50:	4622      	mov	r2, r4
 8000c52:	fba2 1200 	umull	r1, r2, r2, r0
 8000c56:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8000c5a:	460a      	mov	r2, r1
 8000c5c:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 8000c60:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8000c64:	4413      	add	r3, r2
 8000c66:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8000c6a:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8000c6e:	f04f 0000 	mov.w	r0, #0
 8000c72:	f04f 0100 	mov.w	r1, #0
 8000c76:	0b50      	lsrs	r0, r2, #13
 8000c78:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8000c7c:	1359      	asrs	r1, r3, #13
 8000c7e:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 8000c82:	462b      	mov	r3, r5
 8000c84:	fb00 f203 	mul.w	r2, r0, r3
 8000c88:	4623      	mov	r3, r4
 8000c8a:	fb03 f301 	mul.w	r3, r3, r1
 8000c8e:	4413      	add	r3, r2
 8000c90:	4622      	mov	r2, r4
 8000c92:	fba2 1200 	umull	r1, r2, r2, r0
 8000c96:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8000c9a:	460a      	mov	r2, r1
 8000c9c:	f8c7 20d0 	str.w	r2, [r7, #208]	; 0xd0
 8000ca0:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8000ca4:	4413      	add	r3, r2
 8000ca6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8000caa:	f04f 0200 	mov.w	r2, #0
 8000cae:	f04f 0300 	mov.w	r3, #0
 8000cb2:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 8000cb6:	4621      	mov	r1, r4
 8000cb8:	0e4a      	lsrs	r2, r1, #25
 8000cba:	4629      	mov	r1, r5
 8000cbc:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8000cc0:	4629      	mov	r1, r5
 8000cc2:	164b      	asrs	r3, r1, #25
 8000cc4:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
		var2 = (((int64_t) dig_P8) * p) >> 19;
 8000cc8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8000ccc:	b21b      	sxth	r3, r3
 8000cce:	17da      	asrs	r2, r3, #31
 8000cd0:	663b      	str	r3, [r7, #96]	; 0x60
 8000cd2:	667a      	str	r2, [r7, #100]	; 0x64
 8000cd4:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000cd8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8000cdc:	462a      	mov	r2, r5
 8000cde:	fb02 f203 	mul.w	r2, r2, r3
 8000ce2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000ce6:	4621      	mov	r1, r4
 8000ce8:	fb01 f303 	mul.w	r3, r1, r3
 8000cec:	4413      	add	r3, r2
 8000cee:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8000cf2:	4621      	mov	r1, r4
 8000cf4:	fba2 1201 	umull	r1, r2, r2, r1
 8000cf8:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8000cfc:	460a      	mov	r2, r1
 8000cfe:	f8c7 20c8 	str.w	r2, [r7, #200]	; 0xc8
 8000d02:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8000d06:	4413      	add	r3, r2
 8000d08:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8000d0c:	f04f 0200 	mov.w	r2, #0
 8000d10:	f04f 0300 	mov.w	r3, #0
 8000d14:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	; 0xc8
 8000d18:	4621      	mov	r1, r4
 8000d1a:	0cca      	lsrs	r2, r1, #19
 8000d1c:	4629      	mov	r1, r5
 8000d1e:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8000d22:	4629      	mov	r1, r5
 8000d24:	14cb      	asrs	r3, r1, #19
 8000d26:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
		p = ((p + var1 + var2) >> 8) + (((int64_t) dig_P7) << 4);
 8000d2a:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 8000d2e:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8000d32:	1884      	adds	r4, r0, r2
 8000d34:	65bc      	str	r4, [r7, #88]	; 0x58
 8000d36:	eb41 0303 	adc.w	r3, r1, r3
 8000d3a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000d3c:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8000d40:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8000d44:	4621      	mov	r1, r4
 8000d46:	1889      	adds	r1, r1, r2
 8000d48:	6539      	str	r1, [r7, #80]	; 0x50
 8000d4a:	4629      	mov	r1, r5
 8000d4c:	eb43 0101 	adc.w	r1, r3, r1
 8000d50:	6579      	str	r1, [r7, #84]	; 0x54
 8000d52:	f04f 0000 	mov.w	r0, #0
 8000d56:	f04f 0100 	mov.w	r1, #0
 8000d5a:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8000d5e:	4623      	mov	r3, r4
 8000d60:	0a18      	lsrs	r0, r3, #8
 8000d62:	462b      	mov	r3, r5
 8000d64:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8000d68:	462b      	mov	r3, r5
 8000d6a:	1219      	asrs	r1, r3, #8
 8000d6c:	f9b6 300a 	ldrsh.w	r3, [r6, #10]
 8000d70:	b21b      	sxth	r3, r3
 8000d72:	17da      	asrs	r2, r3, #31
 8000d74:	64bb      	str	r3, [r7, #72]	; 0x48
 8000d76:	64fa      	str	r2, [r7, #76]	; 0x4c
 8000d78:	f04f 0200 	mov.w	r2, #0
 8000d7c:	f04f 0300 	mov.w	r3, #0
 8000d80:	e9d7 5612 	ldrd	r5, r6, [r7, #72]	; 0x48
 8000d84:	4634      	mov	r4, r6
 8000d86:	0123      	lsls	r3, r4, #4
 8000d88:	462c      	mov	r4, r5
 8000d8a:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8000d8e:	462c      	mov	r4, r5
 8000d90:	0122      	lsls	r2, r4, #4
 8000d92:	1884      	adds	r4, r0, r2
 8000d94:	603c      	str	r4, [r7, #0]
 8000d96:	eb41 0303 	adc.w	r3, r1, r3
 8000d9a:	607b      	str	r3, [r7, #4]
 8000d9c:	e9d7 3400 	ldrd	r3, r4, [r7]
 8000da0:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
		return (uint32_t) p;
 8000da4:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
	}
 8000da8:	4618      	mov	r0, r3
 8000daa:	f507 7796 	add.w	r7, r7, #300	; 0x12c
 8000dae:	46bd      	mov	sp, r7
 8000db0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000db4 <bme280_compensate_H_int32.3>:
	uint32_t bme280_compensate_H_int32(int32_t adc_H) {
 8000db4:	b490      	push	{r4, r7}
 8000db6:	b084      	sub	sp, #16
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
 8000dbc:	4663      	mov	r3, ip
 8000dbe:	f8c7 c000 	str.w	ip, [r7]
		v_x1_u32r = (t_fine - ((int32_t) 76800));
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	f5a2 3296 	sub.w	r2, r2, #76800	; 0x12c00
 8000dc8:	60fa      	str	r2, [r7, #12]
		v_x1_u32r = (((((adc_H << 14) - (((int32_t) dig_H4) << 20)
 8000dca:	687a      	ldr	r2, [r7, #4]
 8000dcc:	0391      	lsls	r1, r2, #14
 8000dce:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8000dd2:	0512      	lsls	r2, r2, #20
 8000dd4:	1a89      	subs	r1, r1, r2
				- (((int32_t) dig_H5) * v_x1_u32r)) + ((int32_t) 16384)) >> 15)
 8000dd6:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8000dda:	4610      	mov	r0, r2
 8000ddc:	68fa      	ldr	r2, [r7, #12]
 8000dde:	fb00 f202 	mul.w	r2, r0, r2
 8000de2:	1a8a      	subs	r2, r1, r2
 8000de4:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 8000de8:	13d2      	asrs	r2, r2, #15
				* (((((((v_x1_u32r * ((int32_t) dig_H6)) >> 10)
 8000dea:	f893 1024 	ldrb.w	r1, [r3, #36]	; 0x24
 8000dee:	4608      	mov	r0, r1
 8000df0:	68f9      	ldr	r1, [r7, #12]
 8000df2:	fb00 f101 	mul.w	r1, r0, r1
 8000df6:	1289      	asrs	r1, r1, #10
						* (((v_x1_u32r * ((int32_t) dig_H3)) >> 11)
 8000df8:	f893 0023 	ldrb.w	r0, [r3, #35]	; 0x23
 8000dfc:	4604      	mov	r4, r0
 8000dfe:	68f8      	ldr	r0, [r7, #12]
 8000e00:	fb04 f000 	mul.w	r0, r4, r0
 8000e04:	12c0      	asrs	r0, r0, #11
								+ ((int32_t) 32768))) >> 10)
 8000e06:	f500 4000 	add.w	r0, r0, #32768	; 0x8000
						* (((v_x1_u32r * ((int32_t) dig_H3)) >> 11)
 8000e0a:	fb00 f101 	mul.w	r1, r0, r1
								+ ((int32_t) 32768))) >> 10)
 8000e0e:	1289      	asrs	r1, r1, #10
						+ ((int32_t) 2097152)) * ((int32_t) dig_H2) + 8192)
 8000e10:	f501 1100 	add.w	r1, r1, #2097152	; 0x200000
 8000e14:	f9b3 0004 	ldrsh.w	r0, [r3, #4]
 8000e18:	fb00 f101 	mul.w	r1, r0, r1
 8000e1c:	f501 5100 	add.w	r1, r1, #8192	; 0x2000
						>> 14));
 8000e20:	1389      	asrs	r1, r1, #14
		v_x1_u32r = (((((adc_H << 14) - (((int32_t) dig_H4) << 20)
 8000e22:	fb01 f202 	mul.w	r2, r1, r2
 8000e26:	60fa      	str	r2, [r7, #12]
				- (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)
 8000e28:	68fa      	ldr	r2, [r7, #12]
 8000e2a:	13d2      	asrs	r2, r2, #15
 8000e2c:	68f9      	ldr	r1, [r7, #12]
 8000e2e:	13c9      	asrs	r1, r1, #15
 8000e30:	fb01 f202 	mul.w	r2, r1, r2
 8000e34:	11d2      	asrs	r2, r2, #7
						* ((int32_t) dig_H1)) >> 4));
 8000e36:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8000e3a:	fb02 f303 	mul.w	r3, r2, r3
 8000e3e:	111b      	asrs	r3, r3, #4
		v_x1_u32r = (v_x1_u32r
 8000e40:	68fa      	ldr	r2, [r7, #12]
 8000e42:	1ad3      	subs	r3, r2, r3
 8000e44:	60fb      	str	r3, [r7, #12]
		v_x1_u32r = (v_x1_u32r < 0 ? 0 : v_x1_u32r);
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8000e4c:	60fb      	str	r3, [r7, #12]
		v_x1_u32r = (v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r);
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 8000e54:	bfa8      	it	ge
 8000e56:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 8000e5a:	60fb      	str	r3, [r7, #12]
		return (uint32_t) (v_x1_u32r >> 12);
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	131b      	asrs	r3, r3, #12
	}
 8000e60:	4618      	mov	r0, r3
 8000e62:	3710      	adds	r7, #16
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bc90      	pop	{r4, r7}
 8000e68:	4770      	bx	lr
	...

08000e6c <calibData.0>:
	void calibData(uint16_t *dig_T1,int16_t *dig_T2,int16_t *dig_T3,uint16_t *dig_P1,int16_t *dig_P2,int16_t *dig_P3,int16_t *dig_P4,int16_t *dig_P5,int16_t *dig_P6,int16_t *dig_P7,int16_t *dig_P8,int16_t *dig_P9,uint8_t *dig_H1,int16_t *dig_H2,uint8_t *dig_H3,int16_t *dig_H4,int16_t *dig_H5,uint8_t *dig_H6){
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b092      	sub	sp, #72	; 0x48
 8000e70:	af04      	add	r7, sp, #16
 8000e72:	6178      	str	r0, [r7, #20]
 8000e74:	6139      	str	r1, [r7, #16]
 8000e76:	60fa      	str	r2, [r7, #12]
 8000e78:	60bb      	str	r3, [r7, #8]
 8000e7a:	f8c7 c004 	str.w	ip, [r7, #4]
		HAL_I2C_Mem_Read(&hi2c1, 0x77<<1, 0x88, 1, compData, 25, 1000);
 8000e7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e82:	9302      	str	r3, [sp, #8]
 8000e84:	2319      	movs	r3, #25
 8000e86:	9301      	str	r3, [sp, #4]
 8000e88:	f107 0318 	add.w	r3, r7, #24
 8000e8c:	9300      	str	r3, [sp, #0]
 8000e8e:	2301      	movs	r3, #1
 8000e90:	2288      	movs	r2, #136	; 0x88
 8000e92:	21ee      	movs	r1, #238	; 0xee
 8000e94:	485e      	ldr	r0, [pc, #376]	; (8001010 <calibData.0+0x1a4>)
 8000e96:	f001 f85d 	bl	8001f54 <HAL_I2C_Mem_Read>
		HAL_I2C_Mem_Read(&hi2c1, 0x77<<1, 0xE1, 1, (uint8_t *)compData+25, 7, 1000);
 8000e9a:	f107 0318 	add.w	r3, r7, #24
 8000e9e:	3319      	adds	r3, #25
 8000ea0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000ea4:	9202      	str	r2, [sp, #8]
 8000ea6:	2207      	movs	r2, #7
 8000ea8:	9201      	str	r2, [sp, #4]
 8000eaa:	9300      	str	r3, [sp, #0]
 8000eac:	2301      	movs	r3, #1
 8000eae:	22e1      	movs	r2, #225	; 0xe1
 8000eb0:	21ee      	movs	r1, #238	; 0xee
 8000eb2:	4857      	ldr	r0, [pc, #348]	; (8001010 <calibData.0+0x1a4>)
 8000eb4:	f001 f84e 	bl	8001f54 <HAL_I2C_Mem_Read>
		*dig_T1 = (compData[1] << 8) | compData[0]; // Organize data from list to their corresponding variable as it is in data sheet.
 8000eb8:	7e7b      	ldrb	r3, [r7, #25]
 8000eba:	021b      	lsls	r3, r3, #8
 8000ebc:	b21a      	sxth	r2, r3
 8000ebe:	7e3b      	ldrb	r3, [r7, #24]
 8000ec0:	b21b      	sxth	r3, r3
 8000ec2:	4313      	orrs	r3, r2
 8000ec4:	b21b      	sxth	r3, r3
 8000ec6:	b29a      	uxth	r2, r3
 8000ec8:	697b      	ldr	r3, [r7, #20]
 8000eca:	801a      	strh	r2, [r3, #0]
		*dig_T2 = (compData[3] << 8) | compData[2];
 8000ecc:	7efb      	ldrb	r3, [r7, #27]
 8000ece:	021b      	lsls	r3, r3, #8
 8000ed0:	b21a      	sxth	r2, r3
 8000ed2:	7ebb      	ldrb	r3, [r7, #26]
 8000ed4:	b21b      	sxth	r3, r3
 8000ed6:	4313      	orrs	r3, r2
 8000ed8:	b21a      	sxth	r2, r3
 8000eda:	693b      	ldr	r3, [r7, #16]
 8000edc:	801a      	strh	r2, [r3, #0]
		*dig_T3 = (compData[5] << 8) | compData[4];
 8000ede:	7f7b      	ldrb	r3, [r7, #29]
 8000ee0:	021b      	lsls	r3, r3, #8
 8000ee2:	b21a      	sxth	r2, r3
 8000ee4:	7f3b      	ldrb	r3, [r7, #28]
 8000ee6:	b21b      	sxth	r3, r3
 8000ee8:	4313      	orrs	r3, r2
 8000eea:	b21a      	sxth	r2, r3
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	801a      	strh	r2, [r3, #0]
		*dig_P1 = (compData[7] << 8) | compData[5];
 8000ef0:	7ffb      	ldrb	r3, [r7, #31]
 8000ef2:	021b      	lsls	r3, r3, #8
 8000ef4:	b21a      	sxth	r2, r3
 8000ef6:	7f7b      	ldrb	r3, [r7, #29]
 8000ef8:	b21b      	sxth	r3, r3
 8000efa:	4313      	orrs	r3, r2
 8000efc:	b21b      	sxth	r3, r3
 8000efe:	b29a      	uxth	r2, r3
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	801a      	strh	r2, [r3, #0]
		*dig_P2 = (compData[9] << 8) | compData[6];
 8000f04:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000f08:	021b      	lsls	r3, r3, #8
 8000f0a:	b21a      	sxth	r2, r3
 8000f0c:	7fbb      	ldrb	r3, [r7, #30]
 8000f0e:	b21b      	sxth	r3, r3
 8000f10:	4313      	orrs	r3, r2
 8000f12:	b21a      	sxth	r2, r3
 8000f14:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000f16:	801a      	strh	r2, [r3, #0]
		*dig_P3 = (compData[11] << 8) | compData[10];
 8000f18:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000f1c:	021b      	lsls	r3, r3, #8
 8000f1e:	b21a      	sxth	r2, r3
 8000f20:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000f24:	b21b      	sxth	r3, r3
 8000f26:	4313      	orrs	r3, r2
 8000f28:	b21a      	sxth	r2, r3
 8000f2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000f2c:	801a      	strh	r2, [r3, #0]
		*dig_P4 = (compData[13] << 8) | compData[12];
 8000f2e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000f32:	021b      	lsls	r3, r3, #8
 8000f34:	b21a      	sxth	r2, r3
 8000f36:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000f3a:	b21b      	sxth	r3, r3
 8000f3c:	4313      	orrs	r3, r2
 8000f3e:	b21a      	sxth	r2, r3
 8000f40:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000f42:	801a      	strh	r2, [r3, #0]
		*dig_P5 = (compData[15] << 8) | compData[14];
 8000f44:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000f48:	021b      	lsls	r3, r3, #8
 8000f4a:	b21a      	sxth	r2, r3
 8000f4c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000f50:	b21b      	sxth	r3, r3
 8000f52:	4313      	orrs	r3, r2
 8000f54:	b21a      	sxth	r2, r3
 8000f56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000f58:	801a      	strh	r2, [r3, #0]
		*dig_P6 = (compData[17] << 8) | compData[16];
 8000f5a:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000f5e:	021b      	lsls	r3, r3, #8
 8000f60:	b21a      	sxth	r2, r3
 8000f62:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000f66:	b21b      	sxth	r3, r3
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	b21a      	sxth	r2, r3
 8000f6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000f6e:	801a      	strh	r2, [r3, #0]
		*dig_P7 = (compData[19] << 8) | compData[18];
 8000f70:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000f74:	021b      	lsls	r3, r3, #8
 8000f76:	b21a      	sxth	r2, r3
 8000f78:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000f7c:	b21b      	sxth	r3, r3
 8000f7e:	4313      	orrs	r3, r2
 8000f80:	b21a      	sxth	r2, r3
 8000f82:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000f84:	801a      	strh	r2, [r3, #0]
		*dig_P8 = (compData[21] << 8) | compData[20];
 8000f86:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8000f8a:	021b      	lsls	r3, r3, #8
 8000f8c:	b21a      	sxth	r2, r3
 8000f8e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000f92:	b21b      	sxth	r3, r3
 8000f94:	4313      	orrs	r3, r2
 8000f96:	b21a      	sxth	r2, r3
 8000f98:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000f9a:	801a      	strh	r2, [r3, #0]
		*dig_P9 = (compData[23] << 8) | compData[22];
 8000f9c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000fa0:	021b      	lsls	r3, r3, #8
 8000fa2:	b21a      	sxth	r2, r3
 8000fa4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000fa8:	b21b      	sxth	r3, r3
 8000faa:	4313      	orrs	r3, r2
 8000fac:	b21a      	sxth	r2, r3
 8000fae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000fb0:	801a      	strh	r2, [r3, #0]
		*dig_H1 = compData[24];
 8000fb2:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8000fb6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000fb8:	701a      	strb	r2, [r3, #0]
		*dig_H2 = (compData[1] << 8) | compData[0];
 8000fba:	7e7b      	ldrb	r3, [r7, #25]
 8000fbc:	021b      	lsls	r3, r3, #8
 8000fbe:	b21a      	sxth	r2, r3
 8000fc0:	7e3b      	ldrb	r3, [r7, #24]
 8000fc2:	b21b      	sxth	r3, r3
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	b21a      	sxth	r2, r3
 8000fc8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000fca:	801a      	strh	r2, [r3, #0]
		*dig_H3 = (compData[2]);
 8000fcc:	7eba      	ldrb	r2, [r7, #26]
 8000fce:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000fd0:	701a      	strb	r2, [r3, #0]
		*dig_H4 = (compData[3] << 4) | (compData[4] & 0x0f);
 8000fd2:	7efb      	ldrb	r3, [r7, #27]
 8000fd4:	011b      	lsls	r3, r3, #4
 8000fd6:	b21a      	sxth	r2, r3
 8000fd8:	7f3b      	ldrb	r3, [r7, #28]
 8000fda:	b21b      	sxth	r3, r3
 8000fdc:	f003 030f 	and.w	r3, r3, #15
 8000fe0:	b21b      	sxth	r3, r3
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	b21a      	sxth	r2, r3
 8000fe6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000fe8:	801a      	strh	r2, [r3, #0]
		*dig_H5 = (compData[6] << 4) | (compData[5] >> 4);
 8000fea:	7fbb      	ldrb	r3, [r7, #30]
 8000fec:	011b      	lsls	r3, r3, #4
 8000fee:	b21a      	sxth	r2, r3
 8000ff0:	7f7b      	ldrb	r3, [r7, #29]
 8000ff2:	091b      	lsrs	r3, r3, #4
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	b21b      	sxth	r3, r3
 8000ff8:	4313      	orrs	r3, r2
 8000ffa:	b21a      	sxth	r2, r3
 8000ffc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000ffe:	801a      	strh	r2, [r3, #0]
		*dig_H6 = (compData[7]);
 8001000:	7ffa      	ldrb	r2, [r7, #31]
 8001002:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001004:	701a      	strb	r2, [r3, #0]
	}
 8001006:	bf00      	nop
 8001008:	3738      	adds	r7, #56	; 0x38
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	20000078 	.word	0x20000078

08001014 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b096      	sub	sp, #88	; 0x58
 8001018:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800101a:	f107 0314 	add.w	r3, r7, #20
 800101e:	2244      	movs	r2, #68	; 0x44
 8001020:	2100      	movs	r1, #0
 8001022:	4618      	mov	r0, r3
 8001024:	f003 fce6 	bl	80049f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001028:	463b      	mov	r3, r7
 800102a:	2200      	movs	r2, #0
 800102c:	601a      	str	r2, [r3, #0]
 800102e:	605a      	str	r2, [r3, #4]
 8001030:	609a      	str	r2, [r3, #8]
 8001032:	60da      	str	r2, [r3, #12]
 8001034:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001036:	f44f 7000 	mov.w	r0, #512	; 0x200
 800103a:	f001 fc03 	bl	8002844 <HAL_PWREx_ControlVoltageScaling>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001044:	f000 f90e 	bl	8001264 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001048:	2302      	movs	r3, #2
 800104a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800104c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001050:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001052:	2310      	movs	r3, #16
 8001054:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001056:	2302      	movs	r3, #2
 8001058:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800105a:	2302      	movs	r3, #2
 800105c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800105e:	2301      	movs	r3, #1
 8001060:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001062:	230a      	movs	r3, #10
 8001064:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001066:	2307      	movs	r3, #7
 8001068:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800106a:	2302      	movs	r3, #2
 800106c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800106e:	2302      	movs	r3, #2
 8001070:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001072:	f107 0314 	add.w	r3, r7, #20
 8001076:	4618      	mov	r0, r3
 8001078:	f001 fc3a 	bl	80028f0 <HAL_RCC_OscConfig>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001082:	f000 f8ef 	bl	8001264 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001086:	230f      	movs	r3, #15
 8001088:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800108a:	2303      	movs	r3, #3
 800108c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800108e:	2300      	movs	r3, #0
 8001090:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001092:	2300      	movs	r3, #0
 8001094:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001096:	2300      	movs	r3, #0
 8001098:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800109a:	463b      	mov	r3, r7
 800109c:	2104      	movs	r1, #4
 800109e:	4618      	mov	r0, r3
 80010a0:	f002 f802 	bl	80030a8 <HAL_RCC_ClockConfig>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d001      	beq.n	80010ae <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80010aa:	f000 f8db 	bl	8001264 <Error_Handler>
  }
}
 80010ae:	bf00      	nop
 80010b0:	3758      	adds	r7, #88	; 0x58
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
	...

080010b8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010bc:	4b1b      	ldr	r3, [pc, #108]	; (800112c <MX_I2C1_Init+0x74>)
 80010be:	4a1c      	ldr	r2, [pc, #112]	; (8001130 <MX_I2C1_Init+0x78>)
 80010c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 80010c2:	4b1a      	ldr	r3, [pc, #104]	; (800112c <MX_I2C1_Init+0x74>)
 80010c4:	4a1b      	ldr	r2, [pc, #108]	; (8001134 <MX_I2C1_Init+0x7c>)
 80010c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80010c8:	4b18      	ldr	r3, [pc, #96]	; (800112c <MX_I2C1_Init+0x74>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010ce:	4b17      	ldr	r3, [pc, #92]	; (800112c <MX_I2C1_Init+0x74>)
 80010d0:	2201      	movs	r2, #1
 80010d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010d4:	4b15      	ldr	r3, [pc, #84]	; (800112c <MX_I2C1_Init+0x74>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80010da:	4b14      	ldr	r3, [pc, #80]	; (800112c <MX_I2C1_Init+0x74>)
 80010dc:	2200      	movs	r2, #0
 80010de:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80010e0:	4b12      	ldr	r3, [pc, #72]	; (800112c <MX_I2C1_Init+0x74>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010e6:	4b11      	ldr	r3, [pc, #68]	; (800112c <MX_I2C1_Init+0x74>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010ec:	4b0f      	ldr	r3, [pc, #60]	; (800112c <MX_I2C1_Init+0x74>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010f2:	480e      	ldr	r0, [pc, #56]	; (800112c <MX_I2C1_Init+0x74>)
 80010f4:	f000 fd7e 	bl	8001bf4 <HAL_I2C_Init>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80010fe:	f000 f8b1 	bl	8001264 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001102:	2100      	movs	r1, #0
 8001104:	4809      	ldr	r0, [pc, #36]	; (800112c <MX_I2C1_Init+0x74>)
 8001106:	f001 faf7 	bl	80026f8 <HAL_I2CEx_ConfigAnalogFilter>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001110:	f000 f8a8 	bl	8001264 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001114:	2100      	movs	r1, #0
 8001116:	4805      	ldr	r0, [pc, #20]	; (800112c <MX_I2C1_Init+0x74>)
 8001118:	f001 fb39 	bl	800278e <HAL_I2CEx_ConfigDigitalFilter>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001122:	f000 f89f 	bl	8001264 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001126:	bf00      	nop
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	20000078 	.word	0x20000078
 8001130:	40005400 	.word	0x40005400
 8001134:	10909cec 	.word	0x10909cec

08001138 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800113c:	4b14      	ldr	r3, [pc, #80]	; (8001190 <MX_USART2_UART_Init+0x58>)
 800113e:	4a15      	ldr	r2, [pc, #84]	; (8001194 <MX_USART2_UART_Init+0x5c>)
 8001140:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001142:	4b13      	ldr	r3, [pc, #76]	; (8001190 <MX_USART2_UART_Init+0x58>)
 8001144:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001148:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800114a:	4b11      	ldr	r3, [pc, #68]	; (8001190 <MX_USART2_UART_Init+0x58>)
 800114c:	2200      	movs	r2, #0
 800114e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001150:	4b0f      	ldr	r3, [pc, #60]	; (8001190 <MX_USART2_UART_Init+0x58>)
 8001152:	2200      	movs	r2, #0
 8001154:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001156:	4b0e      	ldr	r3, [pc, #56]	; (8001190 <MX_USART2_UART_Init+0x58>)
 8001158:	2200      	movs	r2, #0
 800115a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800115c:	4b0c      	ldr	r3, [pc, #48]	; (8001190 <MX_USART2_UART_Init+0x58>)
 800115e:	220c      	movs	r2, #12
 8001160:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001162:	4b0b      	ldr	r3, [pc, #44]	; (8001190 <MX_USART2_UART_Init+0x58>)
 8001164:	2200      	movs	r2, #0
 8001166:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001168:	4b09      	ldr	r3, [pc, #36]	; (8001190 <MX_USART2_UART_Init+0x58>)
 800116a:	2200      	movs	r2, #0
 800116c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800116e:	4b08      	ldr	r3, [pc, #32]	; (8001190 <MX_USART2_UART_Init+0x58>)
 8001170:	2200      	movs	r2, #0
 8001172:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001174:	4b06      	ldr	r3, [pc, #24]	; (8001190 <MX_USART2_UART_Init+0x58>)
 8001176:	2200      	movs	r2, #0
 8001178:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800117a:	4805      	ldr	r0, [pc, #20]	; (8001190 <MX_USART2_UART_Init+0x58>)
 800117c:	f002 fe74 	bl	8003e68 <HAL_UART_Init>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001186:	f000 f86d 	bl	8001264 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800118a:	bf00      	nop
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	200000cc 	.word	0x200000cc
 8001194:	40004400 	.word	0x40004400

08001198 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b08a      	sub	sp, #40	; 0x28
 800119c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800119e:	f107 0314 	add.w	r3, r7, #20
 80011a2:	2200      	movs	r2, #0
 80011a4:	601a      	str	r2, [r3, #0]
 80011a6:	605a      	str	r2, [r3, #4]
 80011a8:	609a      	str	r2, [r3, #8]
 80011aa:	60da      	str	r2, [r3, #12]
 80011ac:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ae:	4b2b      	ldr	r3, [pc, #172]	; (800125c <MX_GPIO_Init+0xc4>)
 80011b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011b2:	4a2a      	ldr	r2, [pc, #168]	; (800125c <MX_GPIO_Init+0xc4>)
 80011b4:	f043 0304 	orr.w	r3, r3, #4
 80011b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011ba:	4b28      	ldr	r3, [pc, #160]	; (800125c <MX_GPIO_Init+0xc4>)
 80011bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011be:	f003 0304 	and.w	r3, r3, #4
 80011c2:	613b      	str	r3, [r7, #16]
 80011c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011c6:	4b25      	ldr	r3, [pc, #148]	; (800125c <MX_GPIO_Init+0xc4>)
 80011c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ca:	4a24      	ldr	r2, [pc, #144]	; (800125c <MX_GPIO_Init+0xc4>)
 80011cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011d2:	4b22      	ldr	r3, [pc, #136]	; (800125c <MX_GPIO_Init+0xc4>)
 80011d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011da:	60fb      	str	r3, [r7, #12]
 80011dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011de:	4b1f      	ldr	r3, [pc, #124]	; (800125c <MX_GPIO_Init+0xc4>)
 80011e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011e2:	4a1e      	ldr	r2, [pc, #120]	; (800125c <MX_GPIO_Init+0xc4>)
 80011e4:	f043 0301 	orr.w	r3, r3, #1
 80011e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011ea:	4b1c      	ldr	r3, [pc, #112]	; (800125c <MX_GPIO_Init+0xc4>)
 80011ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ee:	f003 0301 	and.w	r3, r3, #1
 80011f2:	60bb      	str	r3, [r7, #8]
 80011f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011f6:	4b19      	ldr	r3, [pc, #100]	; (800125c <MX_GPIO_Init+0xc4>)
 80011f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011fa:	4a18      	ldr	r2, [pc, #96]	; (800125c <MX_GPIO_Init+0xc4>)
 80011fc:	f043 0302 	orr.w	r3, r3, #2
 8001200:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001202:	4b16      	ldr	r3, [pc, #88]	; (800125c <MX_GPIO_Init+0xc4>)
 8001204:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001206:	f003 0302 	and.w	r3, r3, #2
 800120a:	607b      	str	r3, [r7, #4]
 800120c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800120e:	2200      	movs	r2, #0
 8001210:	2120      	movs	r1, #32
 8001212:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001216:	f000 fcd5 	bl	8001bc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800121a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800121e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001220:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001224:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001226:	2300      	movs	r3, #0
 8001228:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800122a:	f107 0314 	add.w	r3, r7, #20
 800122e:	4619      	mov	r1, r3
 8001230:	480b      	ldr	r0, [pc, #44]	; (8001260 <MX_GPIO_Init+0xc8>)
 8001232:	f000 fb1d 	bl	8001870 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001236:	2320      	movs	r3, #32
 8001238:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800123a:	2301      	movs	r3, #1
 800123c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123e:	2300      	movs	r3, #0
 8001240:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001242:	2300      	movs	r3, #0
 8001244:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001246:	f107 0314 	add.w	r3, r7, #20
 800124a:	4619      	mov	r1, r3
 800124c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001250:	f000 fb0e 	bl	8001870 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001254:	bf00      	nop
 8001256:	3728      	adds	r7, #40	; 0x28
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	40021000 	.word	0x40021000
 8001260:	48000800 	.word	0x48000800

08001264 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001268:	b672      	cpsid	i
}
 800126a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800126c:	e7fe      	b.n	800126c <Error_Handler+0x8>
	...

08001270 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001270:	b480      	push	{r7}
 8001272:	b083      	sub	sp, #12
 8001274:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001276:	4b0f      	ldr	r3, [pc, #60]	; (80012b4 <HAL_MspInit+0x44>)
 8001278:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800127a:	4a0e      	ldr	r2, [pc, #56]	; (80012b4 <HAL_MspInit+0x44>)
 800127c:	f043 0301 	orr.w	r3, r3, #1
 8001280:	6613      	str	r3, [r2, #96]	; 0x60
 8001282:	4b0c      	ldr	r3, [pc, #48]	; (80012b4 <HAL_MspInit+0x44>)
 8001284:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001286:	f003 0301 	and.w	r3, r3, #1
 800128a:	607b      	str	r3, [r7, #4]
 800128c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800128e:	4b09      	ldr	r3, [pc, #36]	; (80012b4 <HAL_MspInit+0x44>)
 8001290:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001292:	4a08      	ldr	r2, [pc, #32]	; (80012b4 <HAL_MspInit+0x44>)
 8001294:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001298:	6593      	str	r3, [r2, #88]	; 0x58
 800129a:	4b06      	ldr	r3, [pc, #24]	; (80012b4 <HAL_MspInit+0x44>)
 800129c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800129e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012a2:	603b      	str	r3, [r7, #0]
 80012a4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012a6:	bf00      	nop
 80012a8:	370c      	adds	r7, #12
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	40021000 	.word	0x40021000

080012b8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b0ac      	sub	sp, #176	; 0xb0
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80012c4:	2200      	movs	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]
 80012c8:	605a      	str	r2, [r3, #4]
 80012ca:	609a      	str	r2, [r3, #8]
 80012cc:	60da      	str	r2, [r3, #12]
 80012ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012d0:	f107 0314 	add.w	r3, r7, #20
 80012d4:	2288      	movs	r2, #136	; 0x88
 80012d6:	2100      	movs	r1, #0
 80012d8:	4618      	mov	r0, r3
 80012da:	f003 fb8b 	bl	80049f4 <memset>
  if(hi2c->Instance==I2C1)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4a21      	ldr	r2, [pc, #132]	; (8001368 <HAL_I2C_MspInit+0xb0>)
 80012e4:	4293      	cmp	r3, r2
 80012e6:	d13b      	bne.n	8001360 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80012e8:	2340      	movs	r3, #64	; 0x40
 80012ea:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80012ec:	2300      	movs	r3, #0
 80012ee:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012f0:	f107 0314 	add.w	r3, r7, #20
 80012f4:	4618      	mov	r0, r3
 80012f6:	f002 f8fb 	bl	80034f0 <HAL_RCCEx_PeriphCLKConfig>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001300:	f7ff ffb0 	bl	8001264 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001304:	4b19      	ldr	r3, [pc, #100]	; (800136c <HAL_I2C_MspInit+0xb4>)
 8001306:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001308:	4a18      	ldr	r2, [pc, #96]	; (800136c <HAL_I2C_MspInit+0xb4>)
 800130a:	f043 0302 	orr.w	r3, r3, #2
 800130e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001310:	4b16      	ldr	r3, [pc, #88]	; (800136c <HAL_I2C_MspInit+0xb4>)
 8001312:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001314:	f003 0302 	and.w	r3, r3, #2
 8001318:	613b      	str	r3, [r7, #16]
 800131a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800131c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001320:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001324:	2312      	movs	r3, #18
 8001326:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132a:	2300      	movs	r3, #0
 800132c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001330:	2303      	movs	r3, #3
 8001332:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001336:	2304      	movs	r3, #4
 8001338:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800133c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001340:	4619      	mov	r1, r3
 8001342:	480b      	ldr	r0, [pc, #44]	; (8001370 <HAL_I2C_MspInit+0xb8>)
 8001344:	f000 fa94 	bl	8001870 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001348:	4b08      	ldr	r3, [pc, #32]	; (800136c <HAL_I2C_MspInit+0xb4>)
 800134a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800134c:	4a07      	ldr	r2, [pc, #28]	; (800136c <HAL_I2C_MspInit+0xb4>)
 800134e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001352:	6593      	str	r3, [r2, #88]	; 0x58
 8001354:	4b05      	ldr	r3, [pc, #20]	; (800136c <HAL_I2C_MspInit+0xb4>)
 8001356:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001358:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800135c:	60fb      	str	r3, [r7, #12]
 800135e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001360:	bf00      	nop
 8001362:	37b0      	adds	r7, #176	; 0xb0
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	40005400 	.word	0x40005400
 800136c:	40021000 	.word	0x40021000
 8001370:	48000400 	.word	0x48000400

08001374 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b0ac      	sub	sp, #176	; 0xb0
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800137c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001380:	2200      	movs	r2, #0
 8001382:	601a      	str	r2, [r3, #0]
 8001384:	605a      	str	r2, [r3, #4]
 8001386:	609a      	str	r2, [r3, #8]
 8001388:	60da      	str	r2, [r3, #12]
 800138a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800138c:	f107 0314 	add.w	r3, r7, #20
 8001390:	2288      	movs	r2, #136	; 0x88
 8001392:	2100      	movs	r1, #0
 8001394:	4618      	mov	r0, r3
 8001396:	f003 fb2d 	bl	80049f4 <memset>
  if(huart->Instance==USART2)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	4a21      	ldr	r2, [pc, #132]	; (8001424 <HAL_UART_MspInit+0xb0>)
 80013a0:	4293      	cmp	r3, r2
 80013a2:	d13b      	bne.n	800141c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80013a4:	2302      	movs	r3, #2
 80013a6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80013a8:	2300      	movs	r3, #0
 80013aa:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013ac:	f107 0314 	add.w	r3, r7, #20
 80013b0:	4618      	mov	r0, r3
 80013b2:	f002 f89d 	bl	80034f0 <HAL_RCCEx_PeriphCLKConfig>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80013bc:	f7ff ff52 	bl	8001264 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80013c0:	4b19      	ldr	r3, [pc, #100]	; (8001428 <HAL_UART_MspInit+0xb4>)
 80013c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013c4:	4a18      	ldr	r2, [pc, #96]	; (8001428 <HAL_UART_MspInit+0xb4>)
 80013c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013ca:	6593      	str	r3, [r2, #88]	; 0x58
 80013cc:	4b16      	ldr	r3, [pc, #88]	; (8001428 <HAL_UART_MspInit+0xb4>)
 80013ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013d4:	613b      	str	r3, [r7, #16]
 80013d6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013d8:	4b13      	ldr	r3, [pc, #76]	; (8001428 <HAL_UART_MspInit+0xb4>)
 80013da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013dc:	4a12      	ldr	r2, [pc, #72]	; (8001428 <HAL_UART_MspInit+0xb4>)
 80013de:	f043 0301 	orr.w	r3, r3, #1
 80013e2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013e4:	4b10      	ldr	r3, [pc, #64]	; (8001428 <HAL_UART_MspInit+0xb4>)
 80013e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013e8:	f003 0301 	and.w	r3, r3, #1
 80013ec:	60fb      	str	r3, [r7, #12]
 80013ee:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80013f0:	230c      	movs	r3, #12
 80013f2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f6:	2302      	movs	r3, #2
 80013f8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fc:	2300      	movs	r3, #0
 80013fe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001402:	2303      	movs	r3, #3
 8001404:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001408:	2307      	movs	r3, #7
 800140a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800140e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001412:	4619      	mov	r1, r3
 8001414:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001418:	f000 fa2a 	bl	8001870 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800141c:	bf00      	nop
 800141e:	37b0      	adds	r7, #176	; 0xb0
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	40004400 	.word	0x40004400
 8001428:	40021000 	.word	0x40021000

0800142c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001430:	e7fe      	b.n	8001430 <NMI_Handler+0x4>

08001432 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001432:	b480      	push	{r7}
 8001434:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001436:	e7fe      	b.n	8001436 <HardFault_Handler+0x4>

08001438 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800143c:	e7fe      	b.n	800143c <MemManage_Handler+0x4>

0800143e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800143e:	b480      	push	{r7}
 8001440:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001442:	e7fe      	b.n	8001442 <BusFault_Handler+0x4>

08001444 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001448:	e7fe      	b.n	8001448 <UsageFault_Handler+0x4>

0800144a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800144a:	b480      	push	{r7}
 800144c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800144e:	bf00      	nop
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr

08001458 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800145c:	bf00      	nop
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr

08001466 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001466:	b480      	push	{r7}
 8001468:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800146a:	bf00      	nop
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr

08001474 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001478:	f000 f8d0 	bl	800161c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800147c:	bf00      	nop
 800147e:	bd80      	pop	{r7, pc}

08001480 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b086      	sub	sp, #24
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001488:	4a14      	ldr	r2, [pc, #80]	; (80014dc <_sbrk+0x5c>)
 800148a:	4b15      	ldr	r3, [pc, #84]	; (80014e0 <_sbrk+0x60>)
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001494:	4b13      	ldr	r3, [pc, #76]	; (80014e4 <_sbrk+0x64>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d102      	bne.n	80014a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800149c:	4b11      	ldr	r3, [pc, #68]	; (80014e4 <_sbrk+0x64>)
 800149e:	4a12      	ldr	r2, [pc, #72]	; (80014e8 <_sbrk+0x68>)
 80014a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014a2:	4b10      	ldr	r3, [pc, #64]	; (80014e4 <_sbrk+0x64>)
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4413      	add	r3, r2
 80014aa:	693a      	ldr	r2, [r7, #16]
 80014ac:	429a      	cmp	r2, r3
 80014ae:	d207      	bcs.n	80014c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014b0:	f003 faa8 	bl	8004a04 <__errno>
 80014b4:	4603      	mov	r3, r0
 80014b6:	220c      	movs	r2, #12
 80014b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80014be:	e009      	b.n	80014d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014c0:	4b08      	ldr	r3, [pc, #32]	; (80014e4 <_sbrk+0x64>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014c6:	4b07      	ldr	r3, [pc, #28]	; (80014e4 <_sbrk+0x64>)
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4413      	add	r3, r2
 80014ce:	4a05      	ldr	r2, [pc, #20]	; (80014e4 <_sbrk+0x64>)
 80014d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014d2:	68fb      	ldr	r3, [r7, #12]
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3718      	adds	r7, #24
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	20018000 	.word	0x20018000
 80014e0:	00000400 	.word	0x00000400
 80014e4:	20000154 	.word	0x20000154
 80014e8:	200002a8 	.word	0x200002a8

080014ec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80014f0:	4b06      	ldr	r3, [pc, #24]	; (800150c <SystemInit+0x20>)
 80014f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014f6:	4a05      	ldr	r2, [pc, #20]	; (800150c <SystemInit+0x20>)
 80014f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001500:	bf00      	nop
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	e000ed00 	.word	0xe000ed00

08001510 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001510:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001548 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001514:	f7ff ffea 	bl	80014ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001518:	480c      	ldr	r0, [pc, #48]	; (800154c <LoopForever+0x6>)
  ldr r1, =_edata
 800151a:	490d      	ldr	r1, [pc, #52]	; (8001550 <LoopForever+0xa>)
  ldr r2, =_sidata
 800151c:	4a0d      	ldr	r2, [pc, #52]	; (8001554 <LoopForever+0xe>)
  movs r3, #0
 800151e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001520:	e002      	b.n	8001528 <LoopCopyDataInit>

08001522 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001522:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001524:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001526:	3304      	adds	r3, #4

08001528 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001528:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800152a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800152c:	d3f9      	bcc.n	8001522 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800152e:	4a0a      	ldr	r2, [pc, #40]	; (8001558 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001530:	4c0a      	ldr	r4, [pc, #40]	; (800155c <LoopForever+0x16>)
  movs r3, #0
 8001532:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001534:	e001      	b.n	800153a <LoopFillZerobss>

08001536 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001536:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001538:	3204      	adds	r2, #4

0800153a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800153a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800153c:	d3fb      	bcc.n	8001536 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800153e:	f003 fa67 	bl	8004a10 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001542:	f7ff f899 	bl	8000678 <main>

08001546 <LoopForever>:

LoopForever:
    b LoopForever
 8001546:	e7fe      	b.n	8001546 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001548:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800154c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001550:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001554:	080053ac 	.word	0x080053ac
  ldr r2, =_sbss
 8001558:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800155c:	200002a4 	.word	0x200002a4

08001560 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001560:	e7fe      	b.n	8001560 <ADC1_2_IRQHandler>
	...

08001564 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800156a:	2300      	movs	r3, #0
 800156c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800156e:	4b0c      	ldr	r3, [pc, #48]	; (80015a0 <HAL_Init+0x3c>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a0b      	ldr	r2, [pc, #44]	; (80015a0 <HAL_Init+0x3c>)
 8001574:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001578:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800157a:	2003      	movs	r0, #3
 800157c:	f000 f944 	bl	8001808 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001580:	2000      	movs	r0, #0
 8001582:	f000 f80f 	bl	80015a4 <HAL_InitTick>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d002      	beq.n	8001592 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800158c:	2301      	movs	r3, #1
 800158e:	71fb      	strb	r3, [r7, #7]
 8001590:	e001      	b.n	8001596 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001592:	f7ff fe6d 	bl	8001270 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001596:	79fb      	ldrb	r3, [r7, #7]
}
 8001598:	4618      	mov	r0, r3
 800159a:	3708      	adds	r7, #8
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	40022000 	.word	0x40022000

080015a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b084      	sub	sp, #16
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80015ac:	2300      	movs	r3, #0
 80015ae:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80015b0:	4b17      	ldr	r3, [pc, #92]	; (8001610 <HAL_InitTick+0x6c>)
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d023      	beq.n	8001600 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80015b8:	4b16      	ldr	r3, [pc, #88]	; (8001614 <HAL_InitTick+0x70>)
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	4b14      	ldr	r3, [pc, #80]	; (8001610 <HAL_InitTick+0x6c>)
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	4619      	mov	r1, r3
 80015c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80015ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80015ce:	4618      	mov	r0, r3
 80015d0:	f000 f941 	bl	8001856 <HAL_SYSTICK_Config>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d10f      	bne.n	80015fa <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2b0f      	cmp	r3, #15
 80015de:	d809      	bhi.n	80015f4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015e0:	2200      	movs	r2, #0
 80015e2:	6879      	ldr	r1, [r7, #4]
 80015e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80015e8:	f000 f919 	bl	800181e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015ec:	4a0a      	ldr	r2, [pc, #40]	; (8001618 <HAL_InitTick+0x74>)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6013      	str	r3, [r2, #0]
 80015f2:	e007      	b.n	8001604 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80015f4:	2301      	movs	r3, #1
 80015f6:	73fb      	strb	r3, [r7, #15]
 80015f8:	e004      	b.n	8001604 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
 80015fc:	73fb      	strb	r3, [r7, #15]
 80015fe:	e001      	b.n	8001604 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001600:	2301      	movs	r3, #1
 8001602:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001604:	7bfb      	ldrb	r3, [r7, #15]
}
 8001606:	4618      	mov	r0, r3
 8001608:	3710      	adds	r7, #16
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	20000008 	.word	0x20000008
 8001614:	20000000 	.word	0x20000000
 8001618:	20000004 	.word	0x20000004

0800161c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001620:	4b06      	ldr	r3, [pc, #24]	; (800163c <HAL_IncTick+0x20>)
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	461a      	mov	r2, r3
 8001626:	4b06      	ldr	r3, [pc, #24]	; (8001640 <HAL_IncTick+0x24>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4413      	add	r3, r2
 800162c:	4a04      	ldr	r2, [pc, #16]	; (8001640 <HAL_IncTick+0x24>)
 800162e:	6013      	str	r3, [r2, #0]
}
 8001630:	bf00      	nop
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	20000008 	.word	0x20000008
 8001640:	20000158 	.word	0x20000158

08001644 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
  return uwTick;
 8001648:	4b03      	ldr	r3, [pc, #12]	; (8001658 <HAL_GetTick+0x14>)
 800164a:	681b      	ldr	r3, [r3, #0]
}
 800164c:	4618      	mov	r0, r3
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	20000158 	.word	0x20000158

0800165c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001664:	f7ff ffee 	bl	8001644 <HAL_GetTick>
 8001668:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001674:	d005      	beq.n	8001682 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001676:	4b0a      	ldr	r3, [pc, #40]	; (80016a0 <HAL_Delay+0x44>)
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	461a      	mov	r2, r3
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	4413      	add	r3, r2
 8001680:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001682:	bf00      	nop
 8001684:	f7ff ffde 	bl	8001644 <HAL_GetTick>
 8001688:	4602      	mov	r2, r0
 800168a:	68bb      	ldr	r3, [r7, #8]
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	68fa      	ldr	r2, [r7, #12]
 8001690:	429a      	cmp	r2, r3
 8001692:	d8f7      	bhi.n	8001684 <HAL_Delay+0x28>
  {
  }
}
 8001694:	bf00      	nop
 8001696:	bf00      	nop
 8001698:	3710      	adds	r7, #16
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	20000008 	.word	0x20000008

080016a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b085      	sub	sp, #20
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	f003 0307 	and.w	r3, r3, #7
 80016b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016b4:	4b0c      	ldr	r3, [pc, #48]	; (80016e8 <__NVIC_SetPriorityGrouping+0x44>)
 80016b6:	68db      	ldr	r3, [r3, #12]
 80016b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016ba:	68ba      	ldr	r2, [r7, #8]
 80016bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016c0:	4013      	ands	r3, r2
 80016c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016c8:	68bb      	ldr	r3, [r7, #8]
 80016ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016d6:	4a04      	ldr	r2, [pc, #16]	; (80016e8 <__NVIC_SetPriorityGrouping+0x44>)
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	60d3      	str	r3, [r2, #12]
}
 80016dc:	bf00      	nop
 80016de:	3714      	adds	r7, #20
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr
 80016e8:	e000ed00 	.word	0xe000ed00

080016ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016f0:	4b04      	ldr	r3, [pc, #16]	; (8001704 <__NVIC_GetPriorityGrouping+0x18>)
 80016f2:	68db      	ldr	r3, [r3, #12]
 80016f4:	0a1b      	lsrs	r3, r3, #8
 80016f6:	f003 0307 	and.w	r3, r3, #7
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr
 8001704:	e000ed00 	.word	0xe000ed00

08001708 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	4603      	mov	r3, r0
 8001710:	6039      	str	r1, [r7, #0]
 8001712:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001714:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001718:	2b00      	cmp	r3, #0
 800171a:	db0a      	blt.n	8001732 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	b2da      	uxtb	r2, r3
 8001720:	490c      	ldr	r1, [pc, #48]	; (8001754 <__NVIC_SetPriority+0x4c>)
 8001722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001726:	0112      	lsls	r2, r2, #4
 8001728:	b2d2      	uxtb	r2, r2
 800172a:	440b      	add	r3, r1
 800172c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001730:	e00a      	b.n	8001748 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	b2da      	uxtb	r2, r3
 8001736:	4908      	ldr	r1, [pc, #32]	; (8001758 <__NVIC_SetPriority+0x50>)
 8001738:	79fb      	ldrb	r3, [r7, #7]
 800173a:	f003 030f 	and.w	r3, r3, #15
 800173e:	3b04      	subs	r3, #4
 8001740:	0112      	lsls	r2, r2, #4
 8001742:	b2d2      	uxtb	r2, r2
 8001744:	440b      	add	r3, r1
 8001746:	761a      	strb	r2, [r3, #24]
}
 8001748:	bf00      	nop
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr
 8001754:	e000e100 	.word	0xe000e100
 8001758:	e000ed00 	.word	0xe000ed00

0800175c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800175c:	b480      	push	{r7}
 800175e:	b089      	sub	sp, #36	; 0x24
 8001760:	af00      	add	r7, sp, #0
 8001762:	60f8      	str	r0, [r7, #12]
 8001764:	60b9      	str	r1, [r7, #8]
 8001766:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	f003 0307 	and.w	r3, r3, #7
 800176e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001770:	69fb      	ldr	r3, [r7, #28]
 8001772:	f1c3 0307 	rsb	r3, r3, #7
 8001776:	2b04      	cmp	r3, #4
 8001778:	bf28      	it	cs
 800177a:	2304      	movcs	r3, #4
 800177c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800177e:	69fb      	ldr	r3, [r7, #28]
 8001780:	3304      	adds	r3, #4
 8001782:	2b06      	cmp	r3, #6
 8001784:	d902      	bls.n	800178c <NVIC_EncodePriority+0x30>
 8001786:	69fb      	ldr	r3, [r7, #28]
 8001788:	3b03      	subs	r3, #3
 800178a:	e000      	b.n	800178e <NVIC_EncodePriority+0x32>
 800178c:	2300      	movs	r3, #0
 800178e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001790:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001794:	69bb      	ldr	r3, [r7, #24]
 8001796:	fa02 f303 	lsl.w	r3, r2, r3
 800179a:	43da      	mvns	r2, r3
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	401a      	ands	r2, r3
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017a4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	fa01 f303 	lsl.w	r3, r1, r3
 80017ae:	43d9      	mvns	r1, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017b4:	4313      	orrs	r3, r2
         );
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3724      	adds	r7, #36	; 0x24
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
	...

080017c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	3b01      	subs	r3, #1
 80017d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017d4:	d301      	bcc.n	80017da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017d6:	2301      	movs	r3, #1
 80017d8:	e00f      	b.n	80017fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017da:	4a0a      	ldr	r2, [pc, #40]	; (8001804 <SysTick_Config+0x40>)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	3b01      	subs	r3, #1
 80017e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017e2:	210f      	movs	r1, #15
 80017e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80017e8:	f7ff ff8e 	bl	8001708 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017ec:	4b05      	ldr	r3, [pc, #20]	; (8001804 <SysTick_Config+0x40>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017f2:	4b04      	ldr	r3, [pc, #16]	; (8001804 <SysTick_Config+0x40>)
 80017f4:	2207      	movs	r2, #7
 80017f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017f8:	2300      	movs	r3, #0
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3708      	adds	r7, #8
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	e000e010 	.word	0xe000e010

08001808 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001810:	6878      	ldr	r0, [r7, #4]
 8001812:	f7ff ff47 	bl	80016a4 <__NVIC_SetPriorityGrouping>
}
 8001816:	bf00      	nop
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}

0800181e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800181e:	b580      	push	{r7, lr}
 8001820:	b086      	sub	sp, #24
 8001822:	af00      	add	r7, sp, #0
 8001824:	4603      	mov	r3, r0
 8001826:	60b9      	str	r1, [r7, #8]
 8001828:	607a      	str	r2, [r7, #4]
 800182a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800182c:	2300      	movs	r3, #0
 800182e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001830:	f7ff ff5c 	bl	80016ec <__NVIC_GetPriorityGrouping>
 8001834:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	68b9      	ldr	r1, [r7, #8]
 800183a:	6978      	ldr	r0, [r7, #20]
 800183c:	f7ff ff8e 	bl	800175c <NVIC_EncodePriority>
 8001840:	4602      	mov	r2, r0
 8001842:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001846:	4611      	mov	r1, r2
 8001848:	4618      	mov	r0, r3
 800184a:	f7ff ff5d 	bl	8001708 <__NVIC_SetPriority>
}
 800184e:	bf00      	nop
 8001850:	3718      	adds	r7, #24
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}

08001856 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001856:	b580      	push	{r7, lr}
 8001858:	b082      	sub	sp, #8
 800185a:	af00      	add	r7, sp, #0
 800185c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800185e:	6878      	ldr	r0, [r7, #4]
 8001860:	f7ff ffb0 	bl	80017c4 <SysTick_Config>
 8001864:	4603      	mov	r3, r0
}
 8001866:	4618      	mov	r0, r3
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
	...

08001870 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001870:	b480      	push	{r7}
 8001872:	b087      	sub	sp, #28
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
 8001878:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800187a:	2300      	movs	r3, #0
 800187c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800187e:	e17f      	b.n	8001b80 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	2101      	movs	r1, #1
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	fa01 f303 	lsl.w	r3, r1, r3
 800188c:	4013      	ands	r3, r2
 800188e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	2b00      	cmp	r3, #0
 8001894:	f000 8171 	beq.w	8001b7a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	f003 0303 	and.w	r3, r3, #3
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	d005      	beq.n	80018b0 <HAL_GPIO_Init+0x40>
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f003 0303 	and.w	r3, r3, #3
 80018ac:	2b02      	cmp	r3, #2
 80018ae:	d130      	bne.n	8001912 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	689b      	ldr	r3, [r3, #8]
 80018b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	005b      	lsls	r3, r3, #1
 80018ba:	2203      	movs	r2, #3
 80018bc:	fa02 f303 	lsl.w	r3, r2, r3
 80018c0:	43db      	mvns	r3, r3
 80018c2:	693a      	ldr	r2, [r7, #16]
 80018c4:	4013      	ands	r3, r2
 80018c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	68da      	ldr	r2, [r3, #12]
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	005b      	lsls	r3, r3, #1
 80018d0:	fa02 f303 	lsl.w	r3, r2, r3
 80018d4:	693a      	ldr	r2, [r7, #16]
 80018d6:	4313      	orrs	r3, r2
 80018d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	693a      	ldr	r2, [r7, #16]
 80018de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80018e6:	2201      	movs	r2, #1
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	fa02 f303 	lsl.w	r3, r2, r3
 80018ee:	43db      	mvns	r3, r3
 80018f0:	693a      	ldr	r2, [r7, #16]
 80018f2:	4013      	ands	r3, r2
 80018f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	091b      	lsrs	r3, r3, #4
 80018fc:	f003 0201 	and.w	r2, r3, #1
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	fa02 f303 	lsl.w	r3, r2, r3
 8001906:	693a      	ldr	r2, [r7, #16]
 8001908:	4313      	orrs	r3, r2
 800190a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	693a      	ldr	r2, [r7, #16]
 8001910:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	f003 0303 	and.w	r3, r3, #3
 800191a:	2b03      	cmp	r3, #3
 800191c:	d118      	bne.n	8001950 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001922:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001924:	2201      	movs	r2, #1
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	fa02 f303 	lsl.w	r3, r2, r3
 800192c:	43db      	mvns	r3, r3
 800192e:	693a      	ldr	r2, [r7, #16]
 8001930:	4013      	ands	r3, r2
 8001932:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	08db      	lsrs	r3, r3, #3
 800193a:	f003 0201 	and.w	r2, r3, #1
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	fa02 f303 	lsl.w	r3, r2, r3
 8001944:	693a      	ldr	r2, [r7, #16]
 8001946:	4313      	orrs	r3, r2
 8001948:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	693a      	ldr	r2, [r7, #16]
 800194e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	f003 0303 	and.w	r3, r3, #3
 8001958:	2b03      	cmp	r3, #3
 800195a:	d017      	beq.n	800198c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	68db      	ldr	r3, [r3, #12]
 8001960:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	005b      	lsls	r3, r3, #1
 8001966:	2203      	movs	r2, #3
 8001968:	fa02 f303 	lsl.w	r3, r2, r3
 800196c:	43db      	mvns	r3, r3
 800196e:	693a      	ldr	r2, [r7, #16]
 8001970:	4013      	ands	r3, r2
 8001972:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	689a      	ldr	r2, [r3, #8]
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	005b      	lsls	r3, r3, #1
 800197c:	fa02 f303 	lsl.w	r3, r2, r3
 8001980:	693a      	ldr	r2, [r7, #16]
 8001982:	4313      	orrs	r3, r2
 8001984:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	693a      	ldr	r2, [r7, #16]
 800198a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f003 0303 	and.w	r3, r3, #3
 8001994:	2b02      	cmp	r3, #2
 8001996:	d123      	bne.n	80019e0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	08da      	lsrs	r2, r3, #3
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	3208      	adds	r2, #8
 80019a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	f003 0307 	and.w	r3, r3, #7
 80019ac:	009b      	lsls	r3, r3, #2
 80019ae:	220f      	movs	r2, #15
 80019b0:	fa02 f303 	lsl.w	r3, r2, r3
 80019b4:	43db      	mvns	r3, r3
 80019b6:	693a      	ldr	r2, [r7, #16]
 80019b8:	4013      	ands	r3, r2
 80019ba:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	691a      	ldr	r2, [r3, #16]
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	f003 0307 	and.w	r3, r3, #7
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	fa02 f303 	lsl.w	r3, r2, r3
 80019cc:	693a      	ldr	r2, [r7, #16]
 80019ce:	4313      	orrs	r3, r2
 80019d0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	08da      	lsrs	r2, r3, #3
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	3208      	adds	r2, #8
 80019da:	6939      	ldr	r1, [r7, #16]
 80019dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	005b      	lsls	r3, r3, #1
 80019ea:	2203      	movs	r2, #3
 80019ec:	fa02 f303 	lsl.w	r3, r2, r3
 80019f0:	43db      	mvns	r3, r3
 80019f2:	693a      	ldr	r2, [r7, #16]
 80019f4:	4013      	ands	r3, r2
 80019f6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	f003 0203 	and.w	r2, r3, #3
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	005b      	lsls	r3, r3, #1
 8001a04:	fa02 f303 	lsl.w	r3, r2, r3
 8001a08:	693a      	ldr	r2, [r7, #16]
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	693a      	ldr	r2, [r7, #16]
 8001a12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	f000 80ac 	beq.w	8001b7a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a22:	4b5f      	ldr	r3, [pc, #380]	; (8001ba0 <HAL_GPIO_Init+0x330>)
 8001a24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a26:	4a5e      	ldr	r2, [pc, #376]	; (8001ba0 <HAL_GPIO_Init+0x330>)
 8001a28:	f043 0301 	orr.w	r3, r3, #1
 8001a2c:	6613      	str	r3, [r2, #96]	; 0x60
 8001a2e:	4b5c      	ldr	r3, [pc, #368]	; (8001ba0 <HAL_GPIO_Init+0x330>)
 8001a30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a32:	f003 0301 	and.w	r3, r3, #1
 8001a36:	60bb      	str	r3, [r7, #8]
 8001a38:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001a3a:	4a5a      	ldr	r2, [pc, #360]	; (8001ba4 <HAL_GPIO_Init+0x334>)
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	089b      	lsrs	r3, r3, #2
 8001a40:	3302      	adds	r3, #2
 8001a42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a46:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	f003 0303 	and.w	r3, r3, #3
 8001a4e:	009b      	lsls	r3, r3, #2
 8001a50:	220f      	movs	r2, #15
 8001a52:	fa02 f303 	lsl.w	r3, r2, r3
 8001a56:	43db      	mvns	r3, r3
 8001a58:	693a      	ldr	r2, [r7, #16]
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001a64:	d025      	beq.n	8001ab2 <HAL_GPIO_Init+0x242>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	4a4f      	ldr	r2, [pc, #316]	; (8001ba8 <HAL_GPIO_Init+0x338>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d01f      	beq.n	8001aae <HAL_GPIO_Init+0x23e>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	4a4e      	ldr	r2, [pc, #312]	; (8001bac <HAL_GPIO_Init+0x33c>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d019      	beq.n	8001aaa <HAL_GPIO_Init+0x23a>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	4a4d      	ldr	r2, [pc, #308]	; (8001bb0 <HAL_GPIO_Init+0x340>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d013      	beq.n	8001aa6 <HAL_GPIO_Init+0x236>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	4a4c      	ldr	r2, [pc, #304]	; (8001bb4 <HAL_GPIO_Init+0x344>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d00d      	beq.n	8001aa2 <HAL_GPIO_Init+0x232>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4a4b      	ldr	r2, [pc, #300]	; (8001bb8 <HAL_GPIO_Init+0x348>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d007      	beq.n	8001a9e <HAL_GPIO_Init+0x22e>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4a4a      	ldr	r2, [pc, #296]	; (8001bbc <HAL_GPIO_Init+0x34c>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d101      	bne.n	8001a9a <HAL_GPIO_Init+0x22a>
 8001a96:	2306      	movs	r3, #6
 8001a98:	e00c      	b.n	8001ab4 <HAL_GPIO_Init+0x244>
 8001a9a:	2307      	movs	r3, #7
 8001a9c:	e00a      	b.n	8001ab4 <HAL_GPIO_Init+0x244>
 8001a9e:	2305      	movs	r3, #5
 8001aa0:	e008      	b.n	8001ab4 <HAL_GPIO_Init+0x244>
 8001aa2:	2304      	movs	r3, #4
 8001aa4:	e006      	b.n	8001ab4 <HAL_GPIO_Init+0x244>
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	e004      	b.n	8001ab4 <HAL_GPIO_Init+0x244>
 8001aaa:	2302      	movs	r3, #2
 8001aac:	e002      	b.n	8001ab4 <HAL_GPIO_Init+0x244>
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e000      	b.n	8001ab4 <HAL_GPIO_Init+0x244>
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	697a      	ldr	r2, [r7, #20]
 8001ab6:	f002 0203 	and.w	r2, r2, #3
 8001aba:	0092      	lsls	r2, r2, #2
 8001abc:	4093      	lsls	r3, r2
 8001abe:	693a      	ldr	r2, [r7, #16]
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001ac4:	4937      	ldr	r1, [pc, #220]	; (8001ba4 <HAL_GPIO_Init+0x334>)
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	089b      	lsrs	r3, r3, #2
 8001aca:	3302      	adds	r3, #2
 8001acc:	693a      	ldr	r2, [r7, #16]
 8001ace:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ad2:	4b3b      	ldr	r3, [pc, #236]	; (8001bc0 <HAL_GPIO_Init+0x350>)
 8001ad4:	689b      	ldr	r3, [r3, #8]
 8001ad6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	43db      	mvns	r3, r3
 8001adc:	693a      	ldr	r2, [r7, #16]
 8001ade:	4013      	ands	r3, r2
 8001ae0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d003      	beq.n	8001af6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001aee:	693a      	ldr	r2, [r7, #16]
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	4313      	orrs	r3, r2
 8001af4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001af6:	4a32      	ldr	r2, [pc, #200]	; (8001bc0 <HAL_GPIO_Init+0x350>)
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001afc:	4b30      	ldr	r3, [pc, #192]	; (8001bc0 <HAL_GPIO_Init+0x350>)
 8001afe:	68db      	ldr	r3, [r3, #12]
 8001b00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	43db      	mvns	r3, r3
 8001b06:	693a      	ldr	r2, [r7, #16]
 8001b08:	4013      	ands	r3, r2
 8001b0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d003      	beq.n	8001b20 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001b18:	693a      	ldr	r2, [r7, #16]
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b20:	4a27      	ldr	r2, [pc, #156]	; (8001bc0 <HAL_GPIO_Init+0x350>)
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001b26:	4b26      	ldr	r3, [pc, #152]	; (8001bc0 <HAL_GPIO_Init+0x350>)
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	43db      	mvns	r3, r3
 8001b30:	693a      	ldr	r2, [r7, #16]
 8001b32:	4013      	ands	r3, r2
 8001b34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d003      	beq.n	8001b4a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001b42:	693a      	ldr	r2, [r7, #16]
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	4313      	orrs	r3, r2
 8001b48:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001b4a:	4a1d      	ldr	r2, [pc, #116]	; (8001bc0 <HAL_GPIO_Init+0x350>)
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001b50:	4b1b      	ldr	r3, [pc, #108]	; (8001bc0 <HAL_GPIO_Init+0x350>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	43db      	mvns	r3, r3
 8001b5a:	693a      	ldr	r2, [r7, #16]
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d003      	beq.n	8001b74 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001b6c:	693a      	ldr	r2, [r7, #16]
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	4313      	orrs	r3, r2
 8001b72:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001b74:	4a12      	ldr	r2, [pc, #72]	; (8001bc0 <HAL_GPIO_Init+0x350>)
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001b7a:	697b      	ldr	r3, [r7, #20]
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	fa22 f303 	lsr.w	r3, r2, r3
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	f47f ae78 	bne.w	8001880 <HAL_GPIO_Init+0x10>
  }
}
 8001b90:	bf00      	nop
 8001b92:	bf00      	nop
 8001b94:	371c      	adds	r7, #28
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop
 8001ba0:	40021000 	.word	0x40021000
 8001ba4:	40010000 	.word	0x40010000
 8001ba8:	48000400 	.word	0x48000400
 8001bac:	48000800 	.word	0x48000800
 8001bb0:	48000c00 	.word	0x48000c00
 8001bb4:	48001000 	.word	0x48001000
 8001bb8:	48001400 	.word	0x48001400
 8001bbc:	48001800 	.word	0x48001800
 8001bc0:	40010400 	.word	0x40010400

08001bc4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	460b      	mov	r3, r1
 8001bce:	807b      	strh	r3, [r7, #2]
 8001bd0:	4613      	mov	r3, r2
 8001bd2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001bd4:	787b      	ldrb	r3, [r7, #1]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d003      	beq.n	8001be2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001bda:	887a      	ldrh	r2, [r7, #2]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001be0:	e002      	b.n	8001be8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001be2:	887a      	ldrh	r2, [r7, #2]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001be8:	bf00      	nop
 8001bea:	370c      	adds	r7, #12
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr

08001bf4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d101      	bne.n	8001c06 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	e08d      	b.n	8001d22 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d106      	bne.n	8001c20 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2200      	movs	r2, #0
 8001c16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001c1a:	6878      	ldr	r0, [r7, #4]
 8001c1c:	f7ff fb4c 	bl	80012b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2224      	movs	r2, #36	; 0x24
 8001c24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f022 0201 	bic.w	r2, r2, #1
 8001c36:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	685a      	ldr	r2, [r3, #4]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001c44:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	689a      	ldr	r2, [r3, #8]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001c54:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	68db      	ldr	r3, [r3, #12]
 8001c5a:	2b01      	cmp	r3, #1
 8001c5c:	d107      	bne.n	8001c6e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	689a      	ldr	r2, [r3, #8]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001c6a:	609a      	str	r2, [r3, #8]
 8001c6c:	e006      	b.n	8001c7c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	689a      	ldr	r2, [r3, #8]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001c7a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	2b02      	cmp	r3, #2
 8001c82:	d108      	bne.n	8001c96 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	685a      	ldr	r2, [r3, #4]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001c92:	605a      	str	r2, [r3, #4]
 8001c94:	e007      	b.n	8001ca6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	685a      	ldr	r2, [r3, #4]
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001ca4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	687a      	ldr	r2, [r7, #4]
 8001cae:	6812      	ldr	r2, [r2, #0]
 8001cb0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001cb4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001cb8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	68da      	ldr	r2, [r3, #12]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001cc8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	691a      	ldr	r2, [r3, #16]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	695b      	ldr	r3, [r3, #20]
 8001cd2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	699b      	ldr	r3, [r3, #24]
 8001cda:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	430a      	orrs	r2, r1
 8001ce2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	69d9      	ldr	r1, [r3, #28]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6a1a      	ldr	r2, [r3, #32]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	430a      	orrs	r2, r1
 8001cf2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f042 0201 	orr.w	r2, r2, #1
 8001d02:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2200      	movs	r2, #0
 8001d08:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2220      	movs	r2, #32
 8001d0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2200      	movs	r2, #0
 8001d16:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3708      	adds	r7, #8
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
	...

08001d2c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b088      	sub	sp, #32
 8001d30:	af02      	add	r7, sp, #8
 8001d32:	60f8      	str	r0, [r7, #12]
 8001d34:	4608      	mov	r0, r1
 8001d36:	4611      	mov	r1, r2
 8001d38:	461a      	mov	r2, r3
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	817b      	strh	r3, [r7, #10]
 8001d3e:	460b      	mov	r3, r1
 8001d40:	813b      	strh	r3, [r7, #8]
 8001d42:	4613      	mov	r3, r2
 8001d44:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	2b20      	cmp	r3, #32
 8001d50:	f040 80f9 	bne.w	8001f46 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001d54:	6a3b      	ldr	r3, [r7, #32]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d002      	beq.n	8001d60 <HAL_I2C_Mem_Write+0x34>
 8001d5a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d105      	bne.n	8001d6c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d66:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	e0ed      	b.n	8001f48 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d101      	bne.n	8001d7a <HAL_I2C_Mem_Write+0x4e>
 8001d76:	2302      	movs	r3, #2
 8001d78:	e0e6      	b.n	8001f48 <HAL_I2C_Mem_Write+0x21c>
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001d82:	f7ff fc5f 	bl	8001644 <HAL_GetTick>
 8001d86:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	9300      	str	r3, [sp, #0]
 8001d8c:	2319      	movs	r3, #25
 8001d8e:	2201      	movs	r2, #1
 8001d90:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d94:	68f8      	ldr	r0, [r7, #12]
 8001d96:	f000 fac3 	bl	8002320 <I2C_WaitOnFlagUntilTimeout>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8001da0:	2301      	movs	r3, #1
 8001da2:	e0d1      	b.n	8001f48 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	2221      	movs	r2, #33	; 0x21
 8001da8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	2240      	movs	r2, #64	; 0x40
 8001db0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	2200      	movs	r2, #0
 8001db8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	6a3a      	ldr	r2, [r7, #32]
 8001dbe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001dc4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	2200      	movs	r2, #0
 8001dca:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001dcc:	88f8      	ldrh	r0, [r7, #6]
 8001dce:	893a      	ldrh	r2, [r7, #8]
 8001dd0:	8979      	ldrh	r1, [r7, #10]
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	9301      	str	r3, [sp, #4]
 8001dd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dd8:	9300      	str	r3, [sp, #0]
 8001dda:	4603      	mov	r3, r0
 8001ddc:	68f8      	ldr	r0, [r7, #12]
 8001dde:	f000 f9d3 	bl	8002188 <I2C_RequestMemoryWrite>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d005      	beq.n	8001df4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	2200      	movs	r2, #0
 8001dec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001df0:	2301      	movs	r3, #1
 8001df2:	e0a9      	b.n	8001f48 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001df8:	b29b      	uxth	r3, r3
 8001dfa:	2bff      	cmp	r3, #255	; 0xff
 8001dfc:	d90e      	bls.n	8001e1c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	22ff      	movs	r2, #255	; 0xff
 8001e02:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e08:	b2da      	uxtb	r2, r3
 8001e0a:	8979      	ldrh	r1, [r7, #10]
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	9300      	str	r3, [sp, #0]
 8001e10:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001e14:	68f8      	ldr	r0, [r7, #12]
 8001e16:	f000 fc3d 	bl	8002694 <I2C_TransferConfig>
 8001e1a:	e00f      	b.n	8001e3c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e20:	b29a      	uxth	r2, r3
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e2a:	b2da      	uxtb	r2, r3
 8001e2c:	8979      	ldrh	r1, [r7, #10]
 8001e2e:	2300      	movs	r3, #0
 8001e30:	9300      	str	r3, [sp, #0]
 8001e32:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e36:	68f8      	ldr	r0, [r7, #12]
 8001e38:	f000 fc2c 	bl	8002694 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e3c:	697a      	ldr	r2, [r7, #20]
 8001e3e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001e40:	68f8      	ldr	r0, [r7, #12]
 8001e42:	f000 fabc 	bl	80023be <I2C_WaitOnTXISFlagUntilTimeout>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d001      	beq.n	8001e50 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	e07b      	b.n	8001f48 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e54:	781a      	ldrb	r2, [r3, #0]
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e60:	1c5a      	adds	r2, r3, #1
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e6a:	b29b      	uxth	r3, r3
 8001e6c:	3b01      	subs	r3, #1
 8001e6e:	b29a      	uxth	r2, r3
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e78:	3b01      	subs	r3, #1
 8001e7a:	b29a      	uxth	r2, r3
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e84:	b29b      	uxth	r3, r3
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d034      	beq.n	8001ef4 <HAL_I2C_Mem_Write+0x1c8>
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d130      	bne.n	8001ef4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	9300      	str	r3, [sp, #0]
 8001e96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e98:	2200      	movs	r2, #0
 8001e9a:	2180      	movs	r1, #128	; 0x80
 8001e9c:	68f8      	ldr	r0, [r7, #12]
 8001e9e:	f000 fa3f 	bl	8002320 <I2C_WaitOnFlagUntilTimeout>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d001      	beq.n	8001eac <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	e04d      	b.n	8001f48 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001eb0:	b29b      	uxth	r3, r3
 8001eb2:	2bff      	cmp	r3, #255	; 0xff
 8001eb4:	d90e      	bls.n	8001ed4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	22ff      	movs	r2, #255	; 0xff
 8001eba:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ec0:	b2da      	uxtb	r2, r3
 8001ec2:	8979      	ldrh	r1, [r7, #10]
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	9300      	str	r3, [sp, #0]
 8001ec8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001ecc:	68f8      	ldr	r0, [r7, #12]
 8001ece:	f000 fbe1 	bl	8002694 <I2C_TransferConfig>
 8001ed2:	e00f      	b.n	8001ef4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ed8:	b29a      	uxth	r2, r3
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ee2:	b2da      	uxtb	r2, r3
 8001ee4:	8979      	ldrh	r1, [r7, #10]
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	9300      	str	r3, [sp, #0]
 8001eea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001eee:	68f8      	ldr	r0, [r7, #12]
 8001ef0:	f000 fbd0 	bl	8002694 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ef8:	b29b      	uxth	r3, r3
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d19e      	bne.n	8001e3c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001efe:	697a      	ldr	r2, [r7, #20]
 8001f00:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001f02:	68f8      	ldr	r0, [r7, #12]
 8001f04:	f000 faa2 	bl	800244c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d001      	beq.n	8001f12 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e01a      	b.n	8001f48 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	2220      	movs	r2, #32
 8001f18:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	6859      	ldr	r1, [r3, #4]
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	4b0a      	ldr	r3, [pc, #40]	; (8001f50 <HAL_I2C_Mem_Write+0x224>)
 8001f26:	400b      	ands	r3, r1
 8001f28:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	2220      	movs	r2, #32
 8001f2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	2200      	movs	r2, #0
 8001f36:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001f42:	2300      	movs	r3, #0
 8001f44:	e000      	b.n	8001f48 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8001f46:	2302      	movs	r3, #2
  }
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3718      	adds	r7, #24
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	fe00e800 	.word	0xfe00e800

08001f54 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b088      	sub	sp, #32
 8001f58:	af02      	add	r7, sp, #8
 8001f5a:	60f8      	str	r0, [r7, #12]
 8001f5c:	4608      	mov	r0, r1
 8001f5e:	4611      	mov	r1, r2
 8001f60:	461a      	mov	r2, r3
 8001f62:	4603      	mov	r3, r0
 8001f64:	817b      	strh	r3, [r7, #10]
 8001f66:	460b      	mov	r3, r1
 8001f68:	813b      	strh	r3, [r7, #8]
 8001f6a:	4613      	mov	r3, r2
 8001f6c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	2b20      	cmp	r3, #32
 8001f78:	f040 80fd 	bne.w	8002176 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f7c:	6a3b      	ldr	r3, [r7, #32]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d002      	beq.n	8001f88 <HAL_I2C_Mem_Read+0x34>
 8001f82:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d105      	bne.n	8001f94 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f8e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001f90:	2301      	movs	r3, #1
 8001f92:	e0f1      	b.n	8002178 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001f9a:	2b01      	cmp	r3, #1
 8001f9c:	d101      	bne.n	8001fa2 <HAL_I2C_Mem_Read+0x4e>
 8001f9e:	2302      	movs	r3, #2
 8001fa0:	e0ea      	b.n	8002178 <HAL_I2C_Mem_Read+0x224>
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001faa:	f7ff fb4b 	bl	8001644 <HAL_GetTick>
 8001fae:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	9300      	str	r3, [sp, #0]
 8001fb4:	2319      	movs	r3, #25
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001fbc:	68f8      	ldr	r0, [r7, #12]
 8001fbe:	f000 f9af 	bl	8002320 <I2C_WaitOnFlagUntilTimeout>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d001      	beq.n	8001fcc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e0d5      	b.n	8002178 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	2222      	movs	r2, #34	; 0x22
 8001fd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	2240      	movs	r2, #64	; 0x40
 8001fd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	2200      	movs	r2, #0
 8001fe0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	6a3a      	ldr	r2, [r7, #32]
 8001fe6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001fec:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001ff4:	88f8      	ldrh	r0, [r7, #6]
 8001ff6:	893a      	ldrh	r2, [r7, #8]
 8001ff8:	8979      	ldrh	r1, [r7, #10]
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	9301      	str	r3, [sp, #4]
 8001ffe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002000:	9300      	str	r3, [sp, #0]
 8002002:	4603      	mov	r3, r0
 8002004:	68f8      	ldr	r0, [r7, #12]
 8002006:	f000 f913 	bl	8002230 <I2C_RequestMemoryRead>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d005      	beq.n	800201c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	2200      	movs	r2, #0
 8002014:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002018:	2301      	movs	r3, #1
 800201a:	e0ad      	b.n	8002178 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002020:	b29b      	uxth	r3, r3
 8002022:	2bff      	cmp	r3, #255	; 0xff
 8002024:	d90e      	bls.n	8002044 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	22ff      	movs	r2, #255	; 0xff
 800202a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002030:	b2da      	uxtb	r2, r3
 8002032:	8979      	ldrh	r1, [r7, #10]
 8002034:	4b52      	ldr	r3, [pc, #328]	; (8002180 <HAL_I2C_Mem_Read+0x22c>)
 8002036:	9300      	str	r3, [sp, #0]
 8002038:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800203c:	68f8      	ldr	r0, [r7, #12]
 800203e:	f000 fb29 	bl	8002694 <I2C_TransferConfig>
 8002042:	e00f      	b.n	8002064 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002048:	b29a      	uxth	r2, r3
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002052:	b2da      	uxtb	r2, r3
 8002054:	8979      	ldrh	r1, [r7, #10]
 8002056:	4b4a      	ldr	r3, [pc, #296]	; (8002180 <HAL_I2C_Mem_Read+0x22c>)
 8002058:	9300      	str	r3, [sp, #0]
 800205a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800205e:	68f8      	ldr	r0, [r7, #12]
 8002060:	f000 fb18 	bl	8002694 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	9300      	str	r3, [sp, #0]
 8002068:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800206a:	2200      	movs	r2, #0
 800206c:	2104      	movs	r1, #4
 800206e:	68f8      	ldr	r0, [r7, #12]
 8002070:	f000 f956 	bl	8002320 <I2C_WaitOnFlagUntilTimeout>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	e07c      	b.n	8002178 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002088:	b2d2      	uxtb	r2, r2
 800208a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002090:	1c5a      	adds	r2, r3, #1
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800209a:	3b01      	subs	r3, #1
 800209c:	b29a      	uxth	r2, r3
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020a6:	b29b      	uxth	r3, r3
 80020a8:	3b01      	subs	r3, #1
 80020aa:	b29a      	uxth	r2, r3
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020b4:	b29b      	uxth	r3, r3
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d034      	beq.n	8002124 <HAL_I2C_Mem_Read+0x1d0>
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d130      	bne.n	8002124 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	9300      	str	r3, [sp, #0]
 80020c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020c8:	2200      	movs	r2, #0
 80020ca:	2180      	movs	r1, #128	; 0x80
 80020cc:	68f8      	ldr	r0, [r7, #12]
 80020ce:	f000 f927 	bl	8002320 <I2C_WaitOnFlagUntilTimeout>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d001      	beq.n	80020dc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80020d8:	2301      	movs	r3, #1
 80020da:	e04d      	b.n	8002178 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020e0:	b29b      	uxth	r3, r3
 80020e2:	2bff      	cmp	r3, #255	; 0xff
 80020e4:	d90e      	bls.n	8002104 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	22ff      	movs	r2, #255	; 0xff
 80020ea:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020f0:	b2da      	uxtb	r2, r3
 80020f2:	8979      	ldrh	r1, [r7, #10]
 80020f4:	2300      	movs	r3, #0
 80020f6:	9300      	str	r3, [sp, #0]
 80020f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80020fc:	68f8      	ldr	r0, [r7, #12]
 80020fe:	f000 fac9 	bl	8002694 <I2C_TransferConfig>
 8002102:	e00f      	b.n	8002124 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002108:	b29a      	uxth	r2, r3
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002112:	b2da      	uxtb	r2, r3
 8002114:	8979      	ldrh	r1, [r7, #10]
 8002116:	2300      	movs	r3, #0
 8002118:	9300      	str	r3, [sp, #0]
 800211a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800211e:	68f8      	ldr	r0, [r7, #12]
 8002120:	f000 fab8 	bl	8002694 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002128:	b29b      	uxth	r3, r3
 800212a:	2b00      	cmp	r3, #0
 800212c:	d19a      	bne.n	8002064 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800212e:	697a      	ldr	r2, [r7, #20]
 8002130:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002132:	68f8      	ldr	r0, [r7, #12]
 8002134:	f000 f98a 	bl	800244c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d001      	beq.n	8002142 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e01a      	b.n	8002178 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	2220      	movs	r2, #32
 8002148:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	6859      	ldr	r1, [r3, #4]
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	4b0b      	ldr	r3, [pc, #44]	; (8002184 <HAL_I2C_Mem_Read+0x230>)
 8002156:	400b      	ands	r3, r1
 8002158:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	2220      	movs	r2, #32
 800215e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	2200      	movs	r2, #0
 8002166:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	2200      	movs	r2, #0
 800216e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002172:	2300      	movs	r3, #0
 8002174:	e000      	b.n	8002178 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002176:	2302      	movs	r3, #2
  }
}
 8002178:	4618      	mov	r0, r3
 800217a:	3718      	adds	r7, #24
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	80002400 	.word	0x80002400
 8002184:	fe00e800 	.word	0xfe00e800

08002188 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b086      	sub	sp, #24
 800218c:	af02      	add	r7, sp, #8
 800218e:	60f8      	str	r0, [r7, #12]
 8002190:	4608      	mov	r0, r1
 8002192:	4611      	mov	r1, r2
 8002194:	461a      	mov	r2, r3
 8002196:	4603      	mov	r3, r0
 8002198:	817b      	strh	r3, [r7, #10]
 800219a:	460b      	mov	r3, r1
 800219c:	813b      	strh	r3, [r7, #8]
 800219e:	4613      	mov	r3, r2
 80021a0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80021a2:	88fb      	ldrh	r3, [r7, #6]
 80021a4:	b2da      	uxtb	r2, r3
 80021a6:	8979      	ldrh	r1, [r7, #10]
 80021a8:	4b20      	ldr	r3, [pc, #128]	; (800222c <I2C_RequestMemoryWrite+0xa4>)
 80021aa:	9300      	str	r3, [sp, #0]
 80021ac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80021b0:	68f8      	ldr	r0, [r7, #12]
 80021b2:	f000 fa6f 	bl	8002694 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80021b6:	69fa      	ldr	r2, [r7, #28]
 80021b8:	69b9      	ldr	r1, [r7, #24]
 80021ba:	68f8      	ldr	r0, [r7, #12]
 80021bc:	f000 f8ff 	bl	80023be <I2C_WaitOnTXISFlagUntilTimeout>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d001      	beq.n	80021ca <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	e02c      	b.n	8002224 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80021ca:	88fb      	ldrh	r3, [r7, #6]
 80021cc:	2b01      	cmp	r3, #1
 80021ce:	d105      	bne.n	80021dc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80021d0:	893b      	ldrh	r3, [r7, #8]
 80021d2:	b2da      	uxtb	r2, r3
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	629a      	str	r2, [r3, #40]	; 0x28
 80021da:	e015      	b.n	8002208 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80021dc:	893b      	ldrh	r3, [r7, #8]
 80021de:	0a1b      	lsrs	r3, r3, #8
 80021e0:	b29b      	uxth	r3, r3
 80021e2:	b2da      	uxtb	r2, r3
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80021ea:	69fa      	ldr	r2, [r7, #28]
 80021ec:	69b9      	ldr	r1, [r7, #24]
 80021ee:	68f8      	ldr	r0, [r7, #12]
 80021f0:	f000 f8e5 	bl	80023be <I2C_WaitOnTXISFlagUntilTimeout>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d001      	beq.n	80021fe <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e012      	b.n	8002224 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80021fe:	893b      	ldrh	r3, [r7, #8]
 8002200:	b2da      	uxtb	r2, r3
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002208:	69fb      	ldr	r3, [r7, #28]
 800220a:	9300      	str	r3, [sp, #0]
 800220c:	69bb      	ldr	r3, [r7, #24]
 800220e:	2200      	movs	r2, #0
 8002210:	2180      	movs	r1, #128	; 0x80
 8002212:	68f8      	ldr	r0, [r7, #12]
 8002214:	f000 f884 	bl	8002320 <I2C_WaitOnFlagUntilTimeout>
 8002218:	4603      	mov	r3, r0
 800221a:	2b00      	cmp	r3, #0
 800221c:	d001      	beq.n	8002222 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	e000      	b.n	8002224 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002222:	2300      	movs	r3, #0
}
 8002224:	4618      	mov	r0, r3
 8002226:	3710      	adds	r7, #16
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	80002000 	.word	0x80002000

08002230 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b086      	sub	sp, #24
 8002234:	af02      	add	r7, sp, #8
 8002236:	60f8      	str	r0, [r7, #12]
 8002238:	4608      	mov	r0, r1
 800223a:	4611      	mov	r1, r2
 800223c:	461a      	mov	r2, r3
 800223e:	4603      	mov	r3, r0
 8002240:	817b      	strh	r3, [r7, #10]
 8002242:	460b      	mov	r3, r1
 8002244:	813b      	strh	r3, [r7, #8]
 8002246:	4613      	mov	r3, r2
 8002248:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800224a:	88fb      	ldrh	r3, [r7, #6]
 800224c:	b2da      	uxtb	r2, r3
 800224e:	8979      	ldrh	r1, [r7, #10]
 8002250:	4b20      	ldr	r3, [pc, #128]	; (80022d4 <I2C_RequestMemoryRead+0xa4>)
 8002252:	9300      	str	r3, [sp, #0]
 8002254:	2300      	movs	r3, #0
 8002256:	68f8      	ldr	r0, [r7, #12]
 8002258:	f000 fa1c 	bl	8002694 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800225c:	69fa      	ldr	r2, [r7, #28]
 800225e:	69b9      	ldr	r1, [r7, #24]
 8002260:	68f8      	ldr	r0, [r7, #12]
 8002262:	f000 f8ac 	bl	80023be <I2C_WaitOnTXISFlagUntilTimeout>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d001      	beq.n	8002270 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800226c:	2301      	movs	r3, #1
 800226e:	e02c      	b.n	80022ca <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002270:	88fb      	ldrh	r3, [r7, #6]
 8002272:	2b01      	cmp	r3, #1
 8002274:	d105      	bne.n	8002282 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002276:	893b      	ldrh	r3, [r7, #8]
 8002278:	b2da      	uxtb	r2, r3
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	629a      	str	r2, [r3, #40]	; 0x28
 8002280:	e015      	b.n	80022ae <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002282:	893b      	ldrh	r3, [r7, #8]
 8002284:	0a1b      	lsrs	r3, r3, #8
 8002286:	b29b      	uxth	r3, r3
 8002288:	b2da      	uxtb	r2, r3
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002290:	69fa      	ldr	r2, [r7, #28]
 8002292:	69b9      	ldr	r1, [r7, #24]
 8002294:	68f8      	ldr	r0, [r7, #12]
 8002296:	f000 f892 	bl	80023be <I2C_WaitOnTXISFlagUntilTimeout>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d001      	beq.n	80022a4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80022a0:	2301      	movs	r3, #1
 80022a2:	e012      	b.n	80022ca <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80022a4:	893b      	ldrh	r3, [r7, #8]
 80022a6:	b2da      	uxtb	r2, r3
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80022ae:	69fb      	ldr	r3, [r7, #28]
 80022b0:	9300      	str	r3, [sp, #0]
 80022b2:	69bb      	ldr	r3, [r7, #24]
 80022b4:	2200      	movs	r2, #0
 80022b6:	2140      	movs	r1, #64	; 0x40
 80022b8:	68f8      	ldr	r0, [r7, #12]
 80022ba:	f000 f831 	bl	8002320 <I2C_WaitOnFlagUntilTimeout>
 80022be:	4603      	mov	r3, r0
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d001      	beq.n	80022c8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80022c4:	2301      	movs	r3, #1
 80022c6:	e000      	b.n	80022ca <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80022c8:	2300      	movs	r3, #0
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3710      	adds	r7, #16
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	80002000 	.word	0x80002000

080022d8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	699b      	ldr	r3, [r3, #24]
 80022e6:	f003 0302 	and.w	r3, r3, #2
 80022ea:	2b02      	cmp	r3, #2
 80022ec:	d103      	bne.n	80022f6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	2200      	movs	r2, #0
 80022f4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	699b      	ldr	r3, [r3, #24]
 80022fc:	f003 0301 	and.w	r3, r3, #1
 8002300:	2b01      	cmp	r3, #1
 8002302:	d007      	beq.n	8002314 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	699a      	ldr	r2, [r3, #24]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f042 0201 	orr.w	r2, r2, #1
 8002312:	619a      	str	r2, [r3, #24]
  }
}
 8002314:	bf00      	nop
 8002316:	370c      	adds	r7, #12
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr

08002320 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b084      	sub	sp, #16
 8002324:	af00      	add	r7, sp, #0
 8002326:	60f8      	str	r0, [r7, #12]
 8002328:	60b9      	str	r1, [r7, #8]
 800232a:	603b      	str	r3, [r7, #0]
 800232c:	4613      	mov	r3, r2
 800232e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002330:	e031      	b.n	8002396 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002338:	d02d      	beq.n	8002396 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800233a:	f7ff f983 	bl	8001644 <HAL_GetTick>
 800233e:	4602      	mov	r2, r0
 8002340:	69bb      	ldr	r3, [r7, #24]
 8002342:	1ad3      	subs	r3, r2, r3
 8002344:	683a      	ldr	r2, [r7, #0]
 8002346:	429a      	cmp	r2, r3
 8002348:	d302      	bcc.n	8002350 <I2C_WaitOnFlagUntilTimeout+0x30>
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d122      	bne.n	8002396 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	699a      	ldr	r2, [r3, #24]
 8002356:	68bb      	ldr	r3, [r7, #8]
 8002358:	4013      	ands	r3, r2
 800235a:	68ba      	ldr	r2, [r7, #8]
 800235c:	429a      	cmp	r2, r3
 800235e:	bf0c      	ite	eq
 8002360:	2301      	moveq	r3, #1
 8002362:	2300      	movne	r3, #0
 8002364:	b2db      	uxtb	r3, r3
 8002366:	461a      	mov	r2, r3
 8002368:	79fb      	ldrb	r3, [r7, #7]
 800236a:	429a      	cmp	r2, r3
 800236c:	d113      	bne.n	8002396 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002372:	f043 0220 	orr.w	r2, r3, #32
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2220      	movs	r2, #32
 800237e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	2200      	movs	r2, #0
 8002386:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	2200      	movs	r2, #0
 800238e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e00f      	b.n	80023b6 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	699a      	ldr	r2, [r3, #24]
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	4013      	ands	r3, r2
 80023a0:	68ba      	ldr	r2, [r7, #8]
 80023a2:	429a      	cmp	r2, r3
 80023a4:	bf0c      	ite	eq
 80023a6:	2301      	moveq	r3, #1
 80023a8:	2300      	movne	r3, #0
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	461a      	mov	r2, r3
 80023ae:	79fb      	ldrb	r3, [r7, #7]
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d0be      	beq.n	8002332 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80023b4:	2300      	movs	r3, #0
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3710      	adds	r7, #16
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}

080023be <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80023be:	b580      	push	{r7, lr}
 80023c0:	b084      	sub	sp, #16
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	60f8      	str	r0, [r7, #12]
 80023c6:	60b9      	str	r1, [r7, #8]
 80023c8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80023ca:	e033      	b.n	8002434 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80023cc:	687a      	ldr	r2, [r7, #4]
 80023ce:	68b9      	ldr	r1, [r7, #8]
 80023d0:	68f8      	ldr	r0, [r7, #12]
 80023d2:	f000 f87f 	bl	80024d4 <I2C_IsErrorOccurred>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d001      	beq.n	80023e0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	e031      	b.n	8002444 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80023e6:	d025      	beq.n	8002434 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023e8:	f7ff f92c 	bl	8001644 <HAL_GetTick>
 80023ec:	4602      	mov	r2, r0
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	68ba      	ldr	r2, [r7, #8]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d302      	bcc.n	80023fe <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d11a      	bne.n	8002434 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	699b      	ldr	r3, [r3, #24]
 8002404:	f003 0302 	and.w	r3, r3, #2
 8002408:	2b02      	cmp	r3, #2
 800240a:	d013      	beq.n	8002434 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002410:	f043 0220 	orr.w	r2, r3, #32
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	2220      	movs	r2, #32
 800241c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2200      	movs	r2, #0
 8002424:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2200      	movs	r2, #0
 800242c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	e007      	b.n	8002444 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	699b      	ldr	r3, [r3, #24]
 800243a:	f003 0302 	and.w	r3, r3, #2
 800243e:	2b02      	cmp	r3, #2
 8002440:	d1c4      	bne.n	80023cc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002442:	2300      	movs	r3, #0
}
 8002444:	4618      	mov	r0, r3
 8002446:	3710      	adds	r7, #16
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}

0800244c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b084      	sub	sp, #16
 8002450:	af00      	add	r7, sp, #0
 8002452:	60f8      	str	r0, [r7, #12]
 8002454:	60b9      	str	r1, [r7, #8]
 8002456:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002458:	e02f      	b.n	80024ba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800245a:	687a      	ldr	r2, [r7, #4]
 800245c:	68b9      	ldr	r1, [r7, #8]
 800245e:	68f8      	ldr	r0, [r7, #12]
 8002460:	f000 f838 	bl	80024d4 <I2C_IsErrorOccurred>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d001      	beq.n	800246e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e02d      	b.n	80024ca <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800246e:	f7ff f8e9 	bl	8001644 <HAL_GetTick>
 8002472:	4602      	mov	r2, r0
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	1ad3      	subs	r3, r2, r3
 8002478:	68ba      	ldr	r2, [r7, #8]
 800247a:	429a      	cmp	r2, r3
 800247c:	d302      	bcc.n	8002484 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d11a      	bne.n	80024ba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	699b      	ldr	r3, [r3, #24]
 800248a:	f003 0320 	and.w	r3, r3, #32
 800248e:	2b20      	cmp	r3, #32
 8002490:	d013      	beq.n	80024ba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002496:	f043 0220 	orr.w	r2, r3, #32
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	2220      	movs	r2, #32
 80024a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	2200      	movs	r2, #0
 80024aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	2200      	movs	r2, #0
 80024b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e007      	b.n	80024ca <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	699b      	ldr	r3, [r3, #24]
 80024c0:	f003 0320 	and.w	r3, r3, #32
 80024c4:	2b20      	cmp	r3, #32
 80024c6:	d1c8      	bne.n	800245a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80024c8:	2300      	movs	r3, #0
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3710      	adds	r7, #16
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
	...

080024d4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b08a      	sub	sp, #40	; 0x28
 80024d8:	af00      	add	r7, sp, #0
 80024da:	60f8      	str	r0, [r7, #12]
 80024dc:	60b9      	str	r1, [r7, #8]
 80024de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024e0:	2300      	movs	r3, #0
 80024e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	699b      	ldr	r3, [r3, #24]
 80024ec:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80024ee:	2300      	movs	r3, #0
 80024f0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80024f6:	69bb      	ldr	r3, [r7, #24]
 80024f8:	f003 0310 	and.w	r3, r3, #16
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d068      	beq.n	80025d2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	2210      	movs	r2, #16
 8002506:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002508:	e049      	b.n	800259e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002510:	d045      	beq.n	800259e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002512:	f7ff f897 	bl	8001644 <HAL_GetTick>
 8002516:	4602      	mov	r2, r0
 8002518:	69fb      	ldr	r3, [r7, #28]
 800251a:	1ad3      	subs	r3, r2, r3
 800251c:	68ba      	ldr	r2, [r7, #8]
 800251e:	429a      	cmp	r2, r3
 8002520:	d302      	bcc.n	8002528 <I2C_IsErrorOccurred+0x54>
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d13a      	bne.n	800259e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002532:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800253a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	699b      	ldr	r3, [r3, #24]
 8002542:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002546:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800254a:	d121      	bne.n	8002590 <I2C_IsErrorOccurred+0xbc>
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002552:	d01d      	beq.n	8002590 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002554:	7cfb      	ldrb	r3, [r7, #19]
 8002556:	2b20      	cmp	r3, #32
 8002558:	d01a      	beq.n	8002590 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	685a      	ldr	r2, [r3, #4]
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002568:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800256a:	f7ff f86b 	bl	8001644 <HAL_GetTick>
 800256e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002570:	e00e      	b.n	8002590 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002572:	f7ff f867 	bl	8001644 <HAL_GetTick>
 8002576:	4602      	mov	r2, r0
 8002578:	69fb      	ldr	r3, [r7, #28]
 800257a:	1ad3      	subs	r3, r2, r3
 800257c:	2b19      	cmp	r3, #25
 800257e:	d907      	bls.n	8002590 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002580:	6a3b      	ldr	r3, [r7, #32]
 8002582:	f043 0320 	orr.w	r3, r3, #32
 8002586:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800258e:	e006      	b.n	800259e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	699b      	ldr	r3, [r3, #24]
 8002596:	f003 0320 	and.w	r3, r3, #32
 800259a:	2b20      	cmp	r3, #32
 800259c:	d1e9      	bne.n	8002572 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	699b      	ldr	r3, [r3, #24]
 80025a4:	f003 0320 	and.w	r3, r3, #32
 80025a8:	2b20      	cmp	r3, #32
 80025aa:	d003      	beq.n	80025b4 <I2C_IsErrorOccurred+0xe0>
 80025ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d0aa      	beq.n	800250a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80025b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d103      	bne.n	80025c4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	2220      	movs	r2, #32
 80025c2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80025c4:	6a3b      	ldr	r3, [r7, #32]
 80025c6:	f043 0304 	orr.w	r3, r3, #4
 80025ca:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80025cc:	2301      	movs	r3, #1
 80025ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	699b      	ldr	r3, [r3, #24]
 80025d8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80025da:	69bb      	ldr	r3, [r7, #24]
 80025dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d00b      	beq.n	80025fc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80025e4:	6a3b      	ldr	r3, [r7, #32]
 80025e6:	f043 0301 	orr.w	r3, r3, #1
 80025ea:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80025f4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80025fc:	69bb      	ldr	r3, [r7, #24]
 80025fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002602:	2b00      	cmp	r3, #0
 8002604:	d00b      	beq.n	800261e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002606:	6a3b      	ldr	r3, [r7, #32]
 8002608:	f043 0308 	orr.w	r3, r3, #8
 800260c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002616:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002618:	2301      	movs	r3, #1
 800261a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800261e:	69bb      	ldr	r3, [r7, #24]
 8002620:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002624:	2b00      	cmp	r3, #0
 8002626:	d00b      	beq.n	8002640 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002628:	6a3b      	ldr	r3, [r7, #32]
 800262a:	f043 0302 	orr.w	r3, r3, #2
 800262e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002638:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002640:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002644:	2b00      	cmp	r3, #0
 8002646:	d01c      	beq.n	8002682 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002648:	68f8      	ldr	r0, [r7, #12]
 800264a:	f7ff fe45 	bl	80022d8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	6859      	ldr	r1, [r3, #4]
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	4b0d      	ldr	r3, [pc, #52]	; (8002690 <I2C_IsErrorOccurred+0x1bc>)
 800265a:	400b      	ands	r3, r1
 800265c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002662:	6a3b      	ldr	r3, [r7, #32]
 8002664:	431a      	orrs	r2, r3
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	2220      	movs	r2, #32
 800266e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2200      	movs	r2, #0
 8002676:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	2200      	movs	r2, #0
 800267e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002682:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002686:	4618      	mov	r0, r3
 8002688:	3728      	adds	r7, #40	; 0x28
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	fe00e800 	.word	0xfe00e800

08002694 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002694:	b480      	push	{r7}
 8002696:	b087      	sub	sp, #28
 8002698:	af00      	add	r7, sp, #0
 800269a:	60f8      	str	r0, [r7, #12]
 800269c:	607b      	str	r3, [r7, #4]
 800269e:	460b      	mov	r3, r1
 80026a0:	817b      	strh	r3, [r7, #10]
 80026a2:	4613      	mov	r3, r2
 80026a4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80026a6:	897b      	ldrh	r3, [r7, #10]
 80026a8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80026ac:	7a7b      	ldrb	r3, [r7, #9]
 80026ae:	041b      	lsls	r3, r3, #16
 80026b0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80026b4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80026ba:	6a3b      	ldr	r3, [r7, #32]
 80026bc:	4313      	orrs	r3, r2
 80026be:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80026c2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	685a      	ldr	r2, [r3, #4]
 80026ca:	6a3b      	ldr	r3, [r7, #32]
 80026cc:	0d5b      	lsrs	r3, r3, #21
 80026ce:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80026d2:	4b08      	ldr	r3, [pc, #32]	; (80026f4 <I2C_TransferConfig+0x60>)
 80026d4:	430b      	orrs	r3, r1
 80026d6:	43db      	mvns	r3, r3
 80026d8:	ea02 0103 	and.w	r1, r2, r3
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	697a      	ldr	r2, [r7, #20]
 80026e2:	430a      	orrs	r2, r1
 80026e4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80026e6:	bf00      	nop
 80026e8:	371c      	adds	r7, #28
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	03ff63ff 	.word	0x03ff63ff

080026f8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
 8002700:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002708:	b2db      	uxtb	r3, r3
 800270a:	2b20      	cmp	r3, #32
 800270c:	d138      	bne.n	8002780 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002714:	2b01      	cmp	r3, #1
 8002716:	d101      	bne.n	800271c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002718:	2302      	movs	r3, #2
 800271a:	e032      	b.n	8002782 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2201      	movs	r2, #1
 8002720:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2224      	movs	r2, #36	; 0x24
 8002728:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f022 0201 	bic.w	r2, r2, #1
 800273a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800274a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	6819      	ldr	r1, [r3, #0]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	683a      	ldr	r2, [r7, #0]
 8002758:	430a      	orrs	r2, r1
 800275a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f042 0201 	orr.w	r2, r2, #1
 800276a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2220      	movs	r2, #32
 8002770:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2200      	movs	r2, #0
 8002778:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800277c:	2300      	movs	r3, #0
 800277e:	e000      	b.n	8002782 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002780:	2302      	movs	r3, #2
  }
}
 8002782:	4618      	mov	r0, r3
 8002784:	370c      	adds	r7, #12
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr

0800278e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800278e:	b480      	push	{r7}
 8002790:	b085      	sub	sp, #20
 8002792:	af00      	add	r7, sp, #0
 8002794:	6078      	str	r0, [r7, #4]
 8002796:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	2b20      	cmp	r3, #32
 80027a2:	d139      	bne.n	8002818 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d101      	bne.n	80027b2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80027ae:	2302      	movs	r3, #2
 80027b0:	e033      	b.n	800281a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2201      	movs	r2, #1
 80027b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2224      	movs	r2, #36	; 0x24
 80027be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f022 0201 	bic.w	r2, r2, #1
 80027d0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80027e0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	021b      	lsls	r3, r3, #8
 80027e6:	68fa      	ldr	r2, [r7, #12]
 80027e8:	4313      	orrs	r3, r2
 80027ea:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	68fa      	ldr	r2, [r7, #12]
 80027f2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f042 0201 	orr.w	r2, r2, #1
 8002802:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2220      	movs	r2, #32
 8002808:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2200      	movs	r2, #0
 8002810:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002814:	2300      	movs	r3, #0
 8002816:	e000      	b.n	800281a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002818:	2302      	movs	r3, #2
  }
}
 800281a:	4618      	mov	r0, r3
 800281c:	3714      	adds	r7, #20
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr
	...

08002828 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002828:	b480      	push	{r7}
 800282a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800282c:	4b04      	ldr	r3, [pc, #16]	; (8002840 <HAL_PWREx_GetVoltageRange+0x18>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002834:	4618      	mov	r0, r3
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr
 800283e:	bf00      	nop
 8002840:	40007000 	.word	0x40007000

08002844 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002844:	b480      	push	{r7}
 8002846:	b085      	sub	sp, #20
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002852:	d130      	bne.n	80028b6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002854:	4b23      	ldr	r3, [pc, #140]	; (80028e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800285c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002860:	d038      	beq.n	80028d4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002862:	4b20      	ldr	r3, [pc, #128]	; (80028e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800286a:	4a1e      	ldr	r2, [pc, #120]	; (80028e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800286c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002870:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002872:	4b1d      	ldr	r3, [pc, #116]	; (80028e8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	2232      	movs	r2, #50	; 0x32
 8002878:	fb02 f303 	mul.w	r3, r2, r3
 800287c:	4a1b      	ldr	r2, [pc, #108]	; (80028ec <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800287e:	fba2 2303 	umull	r2, r3, r2, r3
 8002882:	0c9b      	lsrs	r3, r3, #18
 8002884:	3301      	adds	r3, #1
 8002886:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002888:	e002      	b.n	8002890 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	3b01      	subs	r3, #1
 800288e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002890:	4b14      	ldr	r3, [pc, #80]	; (80028e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002892:	695b      	ldr	r3, [r3, #20]
 8002894:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002898:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800289c:	d102      	bne.n	80028a4 <HAL_PWREx_ControlVoltageScaling+0x60>
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d1f2      	bne.n	800288a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80028a4:	4b0f      	ldr	r3, [pc, #60]	; (80028e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028a6:	695b      	ldr	r3, [r3, #20]
 80028a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028b0:	d110      	bne.n	80028d4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80028b2:	2303      	movs	r3, #3
 80028b4:	e00f      	b.n	80028d6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80028b6:	4b0b      	ldr	r3, [pc, #44]	; (80028e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80028be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028c2:	d007      	beq.n	80028d4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80028c4:	4b07      	ldr	r3, [pc, #28]	; (80028e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80028cc:	4a05      	ldr	r2, [pc, #20]	; (80028e4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028ce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80028d2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80028d4:	2300      	movs	r3, #0
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	3714      	adds	r7, #20
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop
 80028e4:	40007000 	.word	0x40007000
 80028e8:	20000000 	.word	0x20000000
 80028ec:	431bde83 	.word	0x431bde83

080028f0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b088      	sub	sp, #32
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d101      	bne.n	8002902 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e3ca      	b.n	8003098 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002902:	4b97      	ldr	r3, [pc, #604]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	f003 030c 	and.w	r3, r3, #12
 800290a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800290c:	4b94      	ldr	r3, [pc, #592]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 800290e:	68db      	ldr	r3, [r3, #12]
 8002910:	f003 0303 	and.w	r3, r3, #3
 8002914:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 0310 	and.w	r3, r3, #16
 800291e:	2b00      	cmp	r3, #0
 8002920:	f000 80e4 	beq.w	8002aec <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002924:	69bb      	ldr	r3, [r7, #24]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d007      	beq.n	800293a <HAL_RCC_OscConfig+0x4a>
 800292a:	69bb      	ldr	r3, [r7, #24]
 800292c:	2b0c      	cmp	r3, #12
 800292e:	f040 808b 	bne.w	8002a48 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	2b01      	cmp	r3, #1
 8002936:	f040 8087 	bne.w	8002a48 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800293a:	4b89      	ldr	r3, [pc, #548]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f003 0302 	and.w	r3, r3, #2
 8002942:	2b00      	cmp	r3, #0
 8002944:	d005      	beq.n	8002952 <HAL_RCC_OscConfig+0x62>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	699b      	ldr	r3, [r3, #24]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d101      	bne.n	8002952 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e3a2      	b.n	8003098 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6a1a      	ldr	r2, [r3, #32]
 8002956:	4b82      	ldr	r3, [pc, #520]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f003 0308 	and.w	r3, r3, #8
 800295e:	2b00      	cmp	r3, #0
 8002960:	d004      	beq.n	800296c <HAL_RCC_OscConfig+0x7c>
 8002962:	4b7f      	ldr	r3, [pc, #508]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800296a:	e005      	b.n	8002978 <HAL_RCC_OscConfig+0x88>
 800296c:	4b7c      	ldr	r3, [pc, #496]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 800296e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002972:	091b      	lsrs	r3, r3, #4
 8002974:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002978:	4293      	cmp	r3, r2
 800297a:	d223      	bcs.n	80029c4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6a1b      	ldr	r3, [r3, #32]
 8002980:	4618      	mov	r0, r3
 8002982:	f000 fd55 	bl	8003430 <RCC_SetFlashLatencyFromMSIRange>
 8002986:	4603      	mov	r3, r0
 8002988:	2b00      	cmp	r3, #0
 800298a:	d001      	beq.n	8002990 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	e383      	b.n	8003098 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002990:	4b73      	ldr	r3, [pc, #460]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a72      	ldr	r2, [pc, #456]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 8002996:	f043 0308 	orr.w	r3, r3, #8
 800299a:	6013      	str	r3, [r2, #0]
 800299c:	4b70      	ldr	r3, [pc, #448]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6a1b      	ldr	r3, [r3, #32]
 80029a8:	496d      	ldr	r1, [pc, #436]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 80029aa:	4313      	orrs	r3, r2
 80029ac:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029ae:	4b6c      	ldr	r3, [pc, #432]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	69db      	ldr	r3, [r3, #28]
 80029ba:	021b      	lsls	r3, r3, #8
 80029bc:	4968      	ldr	r1, [pc, #416]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 80029be:	4313      	orrs	r3, r2
 80029c0:	604b      	str	r3, [r1, #4]
 80029c2:	e025      	b.n	8002a10 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029c4:	4b66      	ldr	r3, [pc, #408]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a65      	ldr	r2, [pc, #404]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 80029ca:	f043 0308 	orr.w	r3, r3, #8
 80029ce:	6013      	str	r3, [r2, #0]
 80029d0:	4b63      	ldr	r3, [pc, #396]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6a1b      	ldr	r3, [r3, #32]
 80029dc:	4960      	ldr	r1, [pc, #384]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 80029de:	4313      	orrs	r3, r2
 80029e0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029e2:	4b5f      	ldr	r3, [pc, #380]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	69db      	ldr	r3, [r3, #28]
 80029ee:	021b      	lsls	r3, r3, #8
 80029f0:	495b      	ldr	r1, [pc, #364]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 80029f2:	4313      	orrs	r3, r2
 80029f4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80029f6:	69bb      	ldr	r3, [r7, #24]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d109      	bne.n	8002a10 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6a1b      	ldr	r3, [r3, #32]
 8002a00:	4618      	mov	r0, r3
 8002a02:	f000 fd15 	bl	8003430 <RCC_SetFlashLatencyFromMSIRange>
 8002a06:	4603      	mov	r3, r0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d001      	beq.n	8002a10 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e343      	b.n	8003098 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a10:	f000 fc4a 	bl	80032a8 <HAL_RCC_GetSysClockFreq>
 8002a14:	4602      	mov	r2, r0
 8002a16:	4b52      	ldr	r3, [pc, #328]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 8002a18:	689b      	ldr	r3, [r3, #8]
 8002a1a:	091b      	lsrs	r3, r3, #4
 8002a1c:	f003 030f 	and.w	r3, r3, #15
 8002a20:	4950      	ldr	r1, [pc, #320]	; (8002b64 <HAL_RCC_OscConfig+0x274>)
 8002a22:	5ccb      	ldrb	r3, [r1, r3]
 8002a24:	f003 031f 	and.w	r3, r3, #31
 8002a28:	fa22 f303 	lsr.w	r3, r2, r3
 8002a2c:	4a4e      	ldr	r2, [pc, #312]	; (8002b68 <HAL_RCC_OscConfig+0x278>)
 8002a2e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002a30:	4b4e      	ldr	r3, [pc, #312]	; (8002b6c <HAL_RCC_OscConfig+0x27c>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7fe fdb5 	bl	80015a4 <HAL_InitTick>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002a3e:	7bfb      	ldrb	r3, [r7, #15]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d052      	beq.n	8002aea <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002a44:	7bfb      	ldrb	r3, [r7, #15]
 8002a46:	e327      	b.n	8003098 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	699b      	ldr	r3, [r3, #24]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d032      	beq.n	8002ab6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002a50:	4b43      	ldr	r3, [pc, #268]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a42      	ldr	r2, [pc, #264]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 8002a56:	f043 0301 	orr.w	r3, r3, #1
 8002a5a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002a5c:	f7fe fdf2 	bl	8001644 <HAL_GetTick>
 8002a60:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a62:	e008      	b.n	8002a76 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a64:	f7fe fdee 	bl	8001644 <HAL_GetTick>
 8002a68:	4602      	mov	r2, r0
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	1ad3      	subs	r3, r2, r3
 8002a6e:	2b02      	cmp	r3, #2
 8002a70:	d901      	bls.n	8002a76 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002a72:	2303      	movs	r3, #3
 8002a74:	e310      	b.n	8003098 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a76:	4b3a      	ldr	r3, [pc, #232]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f003 0302 	and.w	r3, r3, #2
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d0f0      	beq.n	8002a64 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a82:	4b37      	ldr	r3, [pc, #220]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a36      	ldr	r2, [pc, #216]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 8002a88:	f043 0308 	orr.w	r3, r3, #8
 8002a8c:	6013      	str	r3, [r2, #0]
 8002a8e:	4b34      	ldr	r3, [pc, #208]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6a1b      	ldr	r3, [r3, #32]
 8002a9a:	4931      	ldr	r1, [pc, #196]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002aa0:	4b2f      	ldr	r3, [pc, #188]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	69db      	ldr	r3, [r3, #28]
 8002aac:	021b      	lsls	r3, r3, #8
 8002aae:	492c      	ldr	r1, [pc, #176]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	604b      	str	r3, [r1, #4]
 8002ab4:	e01a      	b.n	8002aec <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002ab6:	4b2a      	ldr	r3, [pc, #168]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a29      	ldr	r2, [pc, #164]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 8002abc:	f023 0301 	bic.w	r3, r3, #1
 8002ac0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002ac2:	f7fe fdbf 	bl	8001644 <HAL_GetTick>
 8002ac6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002ac8:	e008      	b.n	8002adc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002aca:	f7fe fdbb 	bl	8001644 <HAL_GetTick>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	1ad3      	subs	r3, r2, r3
 8002ad4:	2b02      	cmp	r3, #2
 8002ad6:	d901      	bls.n	8002adc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002ad8:	2303      	movs	r3, #3
 8002ada:	e2dd      	b.n	8003098 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002adc:	4b20      	ldr	r3, [pc, #128]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 0302 	and.w	r3, r3, #2
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d1f0      	bne.n	8002aca <HAL_RCC_OscConfig+0x1da>
 8002ae8:	e000      	b.n	8002aec <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002aea:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f003 0301 	and.w	r3, r3, #1
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d074      	beq.n	8002be2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002af8:	69bb      	ldr	r3, [r7, #24]
 8002afa:	2b08      	cmp	r3, #8
 8002afc:	d005      	beq.n	8002b0a <HAL_RCC_OscConfig+0x21a>
 8002afe:	69bb      	ldr	r3, [r7, #24]
 8002b00:	2b0c      	cmp	r3, #12
 8002b02:	d10e      	bne.n	8002b22 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	2b03      	cmp	r3, #3
 8002b08:	d10b      	bne.n	8002b22 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b0a:	4b15      	ldr	r3, [pc, #84]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d064      	beq.n	8002be0 <HAL_RCC_OscConfig+0x2f0>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d160      	bne.n	8002be0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e2ba      	b.n	8003098 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b2a:	d106      	bne.n	8002b3a <HAL_RCC_OscConfig+0x24a>
 8002b2c:	4b0c      	ldr	r3, [pc, #48]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a0b      	ldr	r2, [pc, #44]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 8002b32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b36:	6013      	str	r3, [r2, #0]
 8002b38:	e026      	b.n	8002b88 <HAL_RCC_OscConfig+0x298>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b42:	d115      	bne.n	8002b70 <HAL_RCC_OscConfig+0x280>
 8002b44:	4b06      	ldr	r3, [pc, #24]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a05      	ldr	r2, [pc, #20]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 8002b4a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b4e:	6013      	str	r3, [r2, #0]
 8002b50:	4b03      	ldr	r3, [pc, #12]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a02      	ldr	r2, [pc, #8]	; (8002b60 <HAL_RCC_OscConfig+0x270>)
 8002b56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b5a:	6013      	str	r3, [r2, #0]
 8002b5c:	e014      	b.n	8002b88 <HAL_RCC_OscConfig+0x298>
 8002b5e:	bf00      	nop
 8002b60:	40021000 	.word	0x40021000
 8002b64:	08005320 	.word	0x08005320
 8002b68:	20000000 	.word	0x20000000
 8002b6c:	20000004 	.word	0x20000004
 8002b70:	4ba0      	ldr	r3, [pc, #640]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a9f      	ldr	r2, [pc, #636]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002b76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b7a:	6013      	str	r3, [r2, #0]
 8002b7c:	4b9d      	ldr	r3, [pc, #628]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a9c      	ldr	r2, [pc, #624]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002b82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d013      	beq.n	8002bb8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b90:	f7fe fd58 	bl	8001644 <HAL_GetTick>
 8002b94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b96:	e008      	b.n	8002baa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b98:	f7fe fd54 	bl	8001644 <HAL_GetTick>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	1ad3      	subs	r3, r2, r3
 8002ba2:	2b64      	cmp	r3, #100	; 0x64
 8002ba4:	d901      	bls.n	8002baa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002ba6:	2303      	movs	r3, #3
 8002ba8:	e276      	b.n	8003098 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002baa:	4b92      	ldr	r3, [pc, #584]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d0f0      	beq.n	8002b98 <HAL_RCC_OscConfig+0x2a8>
 8002bb6:	e014      	b.n	8002be2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb8:	f7fe fd44 	bl	8001644 <HAL_GetTick>
 8002bbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002bbe:	e008      	b.n	8002bd2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bc0:	f7fe fd40 	bl	8001644 <HAL_GetTick>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	2b64      	cmp	r3, #100	; 0x64
 8002bcc:	d901      	bls.n	8002bd2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e262      	b.n	8003098 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002bd2:	4b88      	ldr	r3, [pc, #544]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d1f0      	bne.n	8002bc0 <HAL_RCC_OscConfig+0x2d0>
 8002bde:	e000      	b.n	8002be2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002be0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f003 0302 	and.w	r3, r3, #2
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d060      	beq.n	8002cb0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002bee:	69bb      	ldr	r3, [r7, #24]
 8002bf0:	2b04      	cmp	r3, #4
 8002bf2:	d005      	beq.n	8002c00 <HAL_RCC_OscConfig+0x310>
 8002bf4:	69bb      	ldr	r3, [r7, #24]
 8002bf6:	2b0c      	cmp	r3, #12
 8002bf8:	d119      	bne.n	8002c2e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	2b02      	cmp	r3, #2
 8002bfe:	d116      	bne.n	8002c2e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c00:	4b7c      	ldr	r3, [pc, #496]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d005      	beq.n	8002c18 <HAL_RCC_OscConfig+0x328>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d101      	bne.n	8002c18 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	e23f      	b.n	8003098 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c18:	4b76      	ldr	r3, [pc, #472]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	691b      	ldr	r3, [r3, #16]
 8002c24:	061b      	lsls	r3, r3, #24
 8002c26:	4973      	ldr	r1, [pc, #460]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c2c:	e040      	b.n	8002cb0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	68db      	ldr	r3, [r3, #12]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d023      	beq.n	8002c7e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c36:	4b6f      	ldr	r3, [pc, #444]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a6e      	ldr	r2, [pc, #440]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002c3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c42:	f7fe fcff 	bl	8001644 <HAL_GetTick>
 8002c46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c48:	e008      	b.n	8002c5c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c4a:	f7fe fcfb 	bl	8001644 <HAL_GetTick>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	1ad3      	subs	r3, r2, r3
 8002c54:	2b02      	cmp	r3, #2
 8002c56:	d901      	bls.n	8002c5c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002c58:	2303      	movs	r3, #3
 8002c5a:	e21d      	b.n	8003098 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c5c:	4b65      	ldr	r3, [pc, #404]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d0f0      	beq.n	8002c4a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c68:	4b62      	ldr	r3, [pc, #392]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	691b      	ldr	r3, [r3, #16]
 8002c74:	061b      	lsls	r3, r3, #24
 8002c76:	495f      	ldr	r1, [pc, #380]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	604b      	str	r3, [r1, #4]
 8002c7c:	e018      	b.n	8002cb0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c7e:	4b5d      	ldr	r3, [pc, #372]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a5c      	ldr	r2, [pc, #368]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002c84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002c88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c8a:	f7fe fcdb 	bl	8001644 <HAL_GetTick>
 8002c8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c90:	e008      	b.n	8002ca4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c92:	f7fe fcd7 	bl	8001644 <HAL_GetTick>
 8002c96:	4602      	mov	r2, r0
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	1ad3      	subs	r3, r2, r3
 8002c9c:	2b02      	cmp	r3, #2
 8002c9e:	d901      	bls.n	8002ca4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002ca0:	2303      	movs	r3, #3
 8002ca2:	e1f9      	b.n	8003098 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ca4:	4b53      	ldr	r3, [pc, #332]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d1f0      	bne.n	8002c92 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 0308 	and.w	r3, r3, #8
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d03c      	beq.n	8002d36 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	695b      	ldr	r3, [r3, #20]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d01c      	beq.n	8002cfe <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cc4:	4b4b      	ldr	r3, [pc, #300]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002cc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002cca:	4a4a      	ldr	r2, [pc, #296]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002ccc:	f043 0301 	orr.w	r3, r3, #1
 8002cd0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cd4:	f7fe fcb6 	bl	8001644 <HAL_GetTick>
 8002cd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002cda:	e008      	b.n	8002cee <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cdc:	f7fe fcb2 	bl	8001644 <HAL_GetTick>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	1ad3      	subs	r3, r2, r3
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d901      	bls.n	8002cee <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002cea:	2303      	movs	r3, #3
 8002cec:	e1d4      	b.n	8003098 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002cee:	4b41      	ldr	r3, [pc, #260]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002cf0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002cf4:	f003 0302 	and.w	r3, r3, #2
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d0ef      	beq.n	8002cdc <HAL_RCC_OscConfig+0x3ec>
 8002cfc:	e01b      	b.n	8002d36 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cfe:	4b3d      	ldr	r3, [pc, #244]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002d00:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d04:	4a3b      	ldr	r2, [pc, #236]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002d06:	f023 0301 	bic.w	r3, r3, #1
 8002d0a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d0e:	f7fe fc99 	bl	8001644 <HAL_GetTick>
 8002d12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d14:	e008      	b.n	8002d28 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d16:	f7fe fc95 	bl	8001644 <HAL_GetTick>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	2b02      	cmp	r3, #2
 8002d22:	d901      	bls.n	8002d28 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002d24:	2303      	movs	r3, #3
 8002d26:	e1b7      	b.n	8003098 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d28:	4b32      	ldr	r3, [pc, #200]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002d2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d2e:	f003 0302 	and.w	r3, r3, #2
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d1ef      	bne.n	8002d16 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 0304 	and.w	r3, r3, #4
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	f000 80a6 	beq.w	8002e90 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d44:	2300      	movs	r3, #0
 8002d46:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002d48:	4b2a      	ldr	r3, [pc, #168]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002d4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d10d      	bne.n	8002d70 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d54:	4b27      	ldr	r3, [pc, #156]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002d56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d58:	4a26      	ldr	r2, [pc, #152]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002d5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d5e:	6593      	str	r3, [r2, #88]	; 0x58
 8002d60:	4b24      	ldr	r3, [pc, #144]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002d62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d68:	60bb      	str	r3, [r7, #8]
 8002d6a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d70:	4b21      	ldr	r3, [pc, #132]	; (8002df8 <HAL_RCC_OscConfig+0x508>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d118      	bne.n	8002dae <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d7c:	4b1e      	ldr	r3, [pc, #120]	; (8002df8 <HAL_RCC_OscConfig+0x508>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a1d      	ldr	r2, [pc, #116]	; (8002df8 <HAL_RCC_OscConfig+0x508>)
 8002d82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d86:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d88:	f7fe fc5c 	bl	8001644 <HAL_GetTick>
 8002d8c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d8e:	e008      	b.n	8002da2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d90:	f7fe fc58 	bl	8001644 <HAL_GetTick>
 8002d94:	4602      	mov	r2, r0
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	1ad3      	subs	r3, r2, r3
 8002d9a:	2b02      	cmp	r3, #2
 8002d9c:	d901      	bls.n	8002da2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002d9e:	2303      	movs	r3, #3
 8002da0:	e17a      	b.n	8003098 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002da2:	4b15      	ldr	r3, [pc, #84]	; (8002df8 <HAL_RCC_OscConfig+0x508>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d0f0      	beq.n	8002d90 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d108      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x4d8>
 8002db6:	4b0f      	ldr	r3, [pc, #60]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002db8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dbc:	4a0d      	ldr	r2, [pc, #52]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002dbe:	f043 0301 	orr.w	r3, r3, #1
 8002dc2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002dc6:	e029      	b.n	8002e1c <HAL_RCC_OscConfig+0x52c>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	2b05      	cmp	r3, #5
 8002dce:	d115      	bne.n	8002dfc <HAL_RCC_OscConfig+0x50c>
 8002dd0:	4b08      	ldr	r3, [pc, #32]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002dd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dd6:	4a07      	ldr	r2, [pc, #28]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002dd8:	f043 0304 	orr.w	r3, r3, #4
 8002ddc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002de0:	4b04      	ldr	r3, [pc, #16]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002de2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002de6:	4a03      	ldr	r2, [pc, #12]	; (8002df4 <HAL_RCC_OscConfig+0x504>)
 8002de8:	f043 0301 	orr.w	r3, r3, #1
 8002dec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002df0:	e014      	b.n	8002e1c <HAL_RCC_OscConfig+0x52c>
 8002df2:	bf00      	nop
 8002df4:	40021000 	.word	0x40021000
 8002df8:	40007000 	.word	0x40007000
 8002dfc:	4b9c      	ldr	r3, [pc, #624]	; (8003070 <HAL_RCC_OscConfig+0x780>)
 8002dfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e02:	4a9b      	ldr	r2, [pc, #620]	; (8003070 <HAL_RCC_OscConfig+0x780>)
 8002e04:	f023 0301 	bic.w	r3, r3, #1
 8002e08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002e0c:	4b98      	ldr	r3, [pc, #608]	; (8003070 <HAL_RCC_OscConfig+0x780>)
 8002e0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e12:	4a97      	ldr	r2, [pc, #604]	; (8003070 <HAL_RCC_OscConfig+0x780>)
 8002e14:	f023 0304 	bic.w	r3, r3, #4
 8002e18:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d016      	beq.n	8002e52 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e24:	f7fe fc0e 	bl	8001644 <HAL_GetTick>
 8002e28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e2a:	e00a      	b.n	8002e42 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e2c:	f7fe fc0a 	bl	8001644 <HAL_GetTick>
 8002e30:	4602      	mov	r2, r0
 8002e32:	693b      	ldr	r3, [r7, #16]
 8002e34:	1ad3      	subs	r3, r2, r3
 8002e36:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d901      	bls.n	8002e42 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002e3e:	2303      	movs	r3, #3
 8002e40:	e12a      	b.n	8003098 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e42:	4b8b      	ldr	r3, [pc, #556]	; (8003070 <HAL_RCC_OscConfig+0x780>)
 8002e44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e48:	f003 0302 	and.w	r3, r3, #2
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d0ed      	beq.n	8002e2c <HAL_RCC_OscConfig+0x53c>
 8002e50:	e015      	b.n	8002e7e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e52:	f7fe fbf7 	bl	8001644 <HAL_GetTick>
 8002e56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e58:	e00a      	b.n	8002e70 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e5a:	f7fe fbf3 	bl	8001644 <HAL_GetTick>
 8002e5e:	4602      	mov	r2, r0
 8002e60:	693b      	ldr	r3, [r7, #16]
 8002e62:	1ad3      	subs	r3, r2, r3
 8002e64:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d901      	bls.n	8002e70 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002e6c:	2303      	movs	r3, #3
 8002e6e:	e113      	b.n	8003098 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e70:	4b7f      	ldr	r3, [pc, #508]	; (8003070 <HAL_RCC_OscConfig+0x780>)
 8002e72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e76:	f003 0302 	and.w	r3, r3, #2
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d1ed      	bne.n	8002e5a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e7e:	7ffb      	ldrb	r3, [r7, #31]
 8002e80:	2b01      	cmp	r3, #1
 8002e82:	d105      	bne.n	8002e90 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e84:	4b7a      	ldr	r3, [pc, #488]	; (8003070 <HAL_RCC_OscConfig+0x780>)
 8002e86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e88:	4a79      	ldr	r2, [pc, #484]	; (8003070 <HAL_RCC_OscConfig+0x780>)
 8002e8a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e8e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	f000 80fe 	beq.w	8003096 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e9e:	2b02      	cmp	r3, #2
 8002ea0:	f040 80d0 	bne.w	8003044 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002ea4:	4b72      	ldr	r3, [pc, #456]	; (8003070 <HAL_RCC_OscConfig+0x780>)
 8002ea6:	68db      	ldr	r3, [r3, #12]
 8002ea8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	f003 0203 	and.w	r2, r3, #3
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d130      	bne.n	8002f1a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec2:	3b01      	subs	r3, #1
 8002ec4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	d127      	bne.n	8002f1a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ed4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d11f      	bne.n	8002f1a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ee0:	687a      	ldr	r2, [r7, #4]
 8002ee2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002ee4:	2a07      	cmp	r2, #7
 8002ee6:	bf14      	ite	ne
 8002ee8:	2201      	movne	r2, #1
 8002eea:	2200      	moveq	r2, #0
 8002eec:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d113      	bne.n	8002f1a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002efc:	085b      	lsrs	r3, r3, #1
 8002efe:	3b01      	subs	r3, #1
 8002f00:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d109      	bne.n	8002f1a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f10:	085b      	lsrs	r3, r3, #1
 8002f12:	3b01      	subs	r3, #1
 8002f14:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f16:	429a      	cmp	r2, r3
 8002f18:	d06e      	beq.n	8002ff8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f1a:	69bb      	ldr	r3, [r7, #24]
 8002f1c:	2b0c      	cmp	r3, #12
 8002f1e:	d069      	beq.n	8002ff4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002f20:	4b53      	ldr	r3, [pc, #332]	; (8003070 <HAL_RCC_OscConfig+0x780>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d105      	bne.n	8002f38 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002f2c:	4b50      	ldr	r3, [pc, #320]	; (8003070 <HAL_RCC_OscConfig+0x780>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d001      	beq.n	8002f3c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e0ad      	b.n	8003098 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002f3c:	4b4c      	ldr	r3, [pc, #304]	; (8003070 <HAL_RCC_OscConfig+0x780>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a4b      	ldr	r2, [pc, #300]	; (8003070 <HAL_RCC_OscConfig+0x780>)
 8002f42:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f46:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002f48:	f7fe fb7c 	bl	8001644 <HAL_GetTick>
 8002f4c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f4e:	e008      	b.n	8002f62 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f50:	f7fe fb78 	bl	8001644 <HAL_GetTick>
 8002f54:	4602      	mov	r2, r0
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	2b02      	cmp	r3, #2
 8002f5c:	d901      	bls.n	8002f62 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	e09a      	b.n	8003098 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f62:	4b43      	ldr	r3, [pc, #268]	; (8003070 <HAL_RCC_OscConfig+0x780>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d1f0      	bne.n	8002f50 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f6e:	4b40      	ldr	r3, [pc, #256]	; (8003070 <HAL_RCC_OscConfig+0x780>)
 8002f70:	68da      	ldr	r2, [r3, #12]
 8002f72:	4b40      	ldr	r3, [pc, #256]	; (8003074 <HAL_RCC_OscConfig+0x784>)
 8002f74:	4013      	ands	r3, r2
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002f7a:	687a      	ldr	r2, [r7, #4]
 8002f7c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002f7e:	3a01      	subs	r2, #1
 8002f80:	0112      	lsls	r2, r2, #4
 8002f82:	4311      	orrs	r1, r2
 8002f84:	687a      	ldr	r2, [r7, #4]
 8002f86:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002f88:	0212      	lsls	r2, r2, #8
 8002f8a:	4311      	orrs	r1, r2
 8002f8c:	687a      	ldr	r2, [r7, #4]
 8002f8e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002f90:	0852      	lsrs	r2, r2, #1
 8002f92:	3a01      	subs	r2, #1
 8002f94:	0552      	lsls	r2, r2, #21
 8002f96:	4311      	orrs	r1, r2
 8002f98:	687a      	ldr	r2, [r7, #4]
 8002f9a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002f9c:	0852      	lsrs	r2, r2, #1
 8002f9e:	3a01      	subs	r2, #1
 8002fa0:	0652      	lsls	r2, r2, #25
 8002fa2:	4311      	orrs	r1, r2
 8002fa4:	687a      	ldr	r2, [r7, #4]
 8002fa6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002fa8:	0912      	lsrs	r2, r2, #4
 8002faa:	0452      	lsls	r2, r2, #17
 8002fac:	430a      	orrs	r2, r1
 8002fae:	4930      	ldr	r1, [pc, #192]	; (8003070 <HAL_RCC_OscConfig+0x780>)
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002fb4:	4b2e      	ldr	r3, [pc, #184]	; (8003070 <HAL_RCC_OscConfig+0x780>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a2d      	ldr	r2, [pc, #180]	; (8003070 <HAL_RCC_OscConfig+0x780>)
 8002fba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002fbe:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002fc0:	4b2b      	ldr	r3, [pc, #172]	; (8003070 <HAL_RCC_OscConfig+0x780>)
 8002fc2:	68db      	ldr	r3, [r3, #12]
 8002fc4:	4a2a      	ldr	r2, [pc, #168]	; (8003070 <HAL_RCC_OscConfig+0x780>)
 8002fc6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002fca:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002fcc:	f7fe fb3a 	bl	8001644 <HAL_GetTick>
 8002fd0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fd2:	e008      	b.n	8002fe6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fd4:	f7fe fb36 	bl	8001644 <HAL_GetTick>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	1ad3      	subs	r3, r2, r3
 8002fde:	2b02      	cmp	r3, #2
 8002fe0:	d901      	bls.n	8002fe6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002fe2:	2303      	movs	r3, #3
 8002fe4:	e058      	b.n	8003098 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fe6:	4b22      	ldr	r3, [pc, #136]	; (8003070 <HAL_RCC_OscConfig+0x780>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d0f0      	beq.n	8002fd4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ff2:	e050      	b.n	8003096 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	e04f      	b.n	8003098 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ff8:	4b1d      	ldr	r3, [pc, #116]	; (8003070 <HAL_RCC_OscConfig+0x780>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003000:	2b00      	cmp	r3, #0
 8003002:	d148      	bne.n	8003096 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003004:	4b1a      	ldr	r3, [pc, #104]	; (8003070 <HAL_RCC_OscConfig+0x780>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a19      	ldr	r2, [pc, #100]	; (8003070 <HAL_RCC_OscConfig+0x780>)
 800300a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800300e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003010:	4b17      	ldr	r3, [pc, #92]	; (8003070 <HAL_RCC_OscConfig+0x780>)
 8003012:	68db      	ldr	r3, [r3, #12]
 8003014:	4a16      	ldr	r2, [pc, #88]	; (8003070 <HAL_RCC_OscConfig+0x780>)
 8003016:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800301a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800301c:	f7fe fb12 	bl	8001644 <HAL_GetTick>
 8003020:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003022:	e008      	b.n	8003036 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003024:	f7fe fb0e 	bl	8001644 <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	2b02      	cmp	r3, #2
 8003030:	d901      	bls.n	8003036 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e030      	b.n	8003098 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003036:	4b0e      	ldr	r3, [pc, #56]	; (8003070 <HAL_RCC_OscConfig+0x780>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800303e:	2b00      	cmp	r3, #0
 8003040:	d0f0      	beq.n	8003024 <HAL_RCC_OscConfig+0x734>
 8003042:	e028      	b.n	8003096 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003044:	69bb      	ldr	r3, [r7, #24]
 8003046:	2b0c      	cmp	r3, #12
 8003048:	d023      	beq.n	8003092 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800304a:	4b09      	ldr	r3, [pc, #36]	; (8003070 <HAL_RCC_OscConfig+0x780>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a08      	ldr	r2, [pc, #32]	; (8003070 <HAL_RCC_OscConfig+0x780>)
 8003050:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003054:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003056:	f7fe faf5 	bl	8001644 <HAL_GetTick>
 800305a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800305c:	e00c      	b.n	8003078 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800305e:	f7fe faf1 	bl	8001644 <HAL_GetTick>
 8003062:	4602      	mov	r2, r0
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	1ad3      	subs	r3, r2, r3
 8003068:	2b02      	cmp	r3, #2
 800306a:	d905      	bls.n	8003078 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800306c:	2303      	movs	r3, #3
 800306e:	e013      	b.n	8003098 <HAL_RCC_OscConfig+0x7a8>
 8003070:	40021000 	.word	0x40021000
 8003074:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003078:	4b09      	ldr	r3, [pc, #36]	; (80030a0 <HAL_RCC_OscConfig+0x7b0>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003080:	2b00      	cmp	r3, #0
 8003082:	d1ec      	bne.n	800305e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003084:	4b06      	ldr	r3, [pc, #24]	; (80030a0 <HAL_RCC_OscConfig+0x7b0>)
 8003086:	68da      	ldr	r2, [r3, #12]
 8003088:	4905      	ldr	r1, [pc, #20]	; (80030a0 <HAL_RCC_OscConfig+0x7b0>)
 800308a:	4b06      	ldr	r3, [pc, #24]	; (80030a4 <HAL_RCC_OscConfig+0x7b4>)
 800308c:	4013      	ands	r3, r2
 800308e:	60cb      	str	r3, [r1, #12]
 8003090:	e001      	b.n	8003096 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e000      	b.n	8003098 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003096:	2300      	movs	r3, #0
}
 8003098:	4618      	mov	r0, r3
 800309a:	3720      	adds	r7, #32
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	40021000 	.word	0x40021000
 80030a4:	feeefffc 	.word	0xfeeefffc

080030a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b084      	sub	sp, #16
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
 80030b0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d101      	bne.n	80030bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030b8:	2301      	movs	r3, #1
 80030ba:	e0e7      	b.n	800328c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80030bc:	4b75      	ldr	r3, [pc, #468]	; (8003294 <HAL_RCC_ClockConfig+0x1ec>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0307 	and.w	r3, r3, #7
 80030c4:	683a      	ldr	r2, [r7, #0]
 80030c6:	429a      	cmp	r2, r3
 80030c8:	d910      	bls.n	80030ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030ca:	4b72      	ldr	r3, [pc, #456]	; (8003294 <HAL_RCC_ClockConfig+0x1ec>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f023 0207 	bic.w	r2, r3, #7
 80030d2:	4970      	ldr	r1, [pc, #448]	; (8003294 <HAL_RCC_ClockConfig+0x1ec>)
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	4313      	orrs	r3, r2
 80030d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030da:	4b6e      	ldr	r3, [pc, #440]	; (8003294 <HAL_RCC_ClockConfig+0x1ec>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 0307 	and.w	r3, r3, #7
 80030e2:	683a      	ldr	r2, [r7, #0]
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d001      	beq.n	80030ec <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80030e8:	2301      	movs	r3, #1
 80030ea:	e0cf      	b.n	800328c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f003 0302 	and.w	r3, r3, #2
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d010      	beq.n	800311a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	689a      	ldr	r2, [r3, #8]
 80030fc:	4b66      	ldr	r3, [pc, #408]	; (8003298 <HAL_RCC_ClockConfig+0x1f0>)
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003104:	429a      	cmp	r2, r3
 8003106:	d908      	bls.n	800311a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003108:	4b63      	ldr	r3, [pc, #396]	; (8003298 <HAL_RCC_ClockConfig+0x1f0>)
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	4960      	ldr	r1, [pc, #384]	; (8003298 <HAL_RCC_ClockConfig+0x1f0>)
 8003116:	4313      	orrs	r3, r2
 8003118:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 0301 	and.w	r3, r3, #1
 8003122:	2b00      	cmp	r3, #0
 8003124:	d04c      	beq.n	80031c0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	2b03      	cmp	r3, #3
 800312c:	d107      	bne.n	800313e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800312e:	4b5a      	ldr	r3, [pc, #360]	; (8003298 <HAL_RCC_ClockConfig+0x1f0>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003136:	2b00      	cmp	r3, #0
 8003138:	d121      	bne.n	800317e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e0a6      	b.n	800328c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	2b02      	cmp	r3, #2
 8003144:	d107      	bne.n	8003156 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003146:	4b54      	ldr	r3, [pc, #336]	; (8003298 <HAL_RCC_ClockConfig+0x1f0>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800314e:	2b00      	cmp	r3, #0
 8003150:	d115      	bne.n	800317e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e09a      	b.n	800328c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d107      	bne.n	800316e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800315e:	4b4e      	ldr	r3, [pc, #312]	; (8003298 <HAL_RCC_ClockConfig+0x1f0>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 0302 	and.w	r3, r3, #2
 8003166:	2b00      	cmp	r3, #0
 8003168:	d109      	bne.n	800317e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	e08e      	b.n	800328c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800316e:	4b4a      	ldr	r3, [pc, #296]	; (8003298 <HAL_RCC_ClockConfig+0x1f0>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003176:	2b00      	cmp	r3, #0
 8003178:	d101      	bne.n	800317e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e086      	b.n	800328c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800317e:	4b46      	ldr	r3, [pc, #280]	; (8003298 <HAL_RCC_ClockConfig+0x1f0>)
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	f023 0203 	bic.w	r2, r3, #3
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	4943      	ldr	r1, [pc, #268]	; (8003298 <HAL_RCC_ClockConfig+0x1f0>)
 800318c:	4313      	orrs	r3, r2
 800318e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003190:	f7fe fa58 	bl	8001644 <HAL_GetTick>
 8003194:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003196:	e00a      	b.n	80031ae <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003198:	f7fe fa54 	bl	8001644 <HAL_GetTick>
 800319c:	4602      	mov	r2, r0
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d901      	bls.n	80031ae <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80031aa:	2303      	movs	r3, #3
 80031ac:	e06e      	b.n	800328c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031ae:	4b3a      	ldr	r3, [pc, #232]	; (8003298 <HAL_RCC_ClockConfig+0x1f0>)
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	f003 020c 	and.w	r2, r3, #12
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	429a      	cmp	r2, r3
 80031be:	d1eb      	bne.n	8003198 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0302 	and.w	r3, r3, #2
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d010      	beq.n	80031ee <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	689a      	ldr	r2, [r3, #8]
 80031d0:	4b31      	ldr	r3, [pc, #196]	; (8003298 <HAL_RCC_ClockConfig+0x1f0>)
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80031d8:	429a      	cmp	r2, r3
 80031da:	d208      	bcs.n	80031ee <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031dc:	4b2e      	ldr	r3, [pc, #184]	; (8003298 <HAL_RCC_ClockConfig+0x1f0>)
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	492b      	ldr	r1, [pc, #172]	; (8003298 <HAL_RCC_ClockConfig+0x1f0>)
 80031ea:	4313      	orrs	r3, r2
 80031ec:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80031ee:	4b29      	ldr	r3, [pc, #164]	; (8003294 <HAL_RCC_ClockConfig+0x1ec>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 0307 	and.w	r3, r3, #7
 80031f6:	683a      	ldr	r2, [r7, #0]
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d210      	bcs.n	800321e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031fc:	4b25      	ldr	r3, [pc, #148]	; (8003294 <HAL_RCC_ClockConfig+0x1ec>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f023 0207 	bic.w	r2, r3, #7
 8003204:	4923      	ldr	r1, [pc, #140]	; (8003294 <HAL_RCC_ClockConfig+0x1ec>)
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	4313      	orrs	r3, r2
 800320a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800320c:	4b21      	ldr	r3, [pc, #132]	; (8003294 <HAL_RCC_ClockConfig+0x1ec>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f003 0307 	and.w	r3, r3, #7
 8003214:	683a      	ldr	r2, [r7, #0]
 8003216:	429a      	cmp	r2, r3
 8003218:	d001      	beq.n	800321e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	e036      	b.n	800328c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 0304 	and.w	r3, r3, #4
 8003226:	2b00      	cmp	r3, #0
 8003228:	d008      	beq.n	800323c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800322a:	4b1b      	ldr	r3, [pc, #108]	; (8003298 <HAL_RCC_ClockConfig+0x1f0>)
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	68db      	ldr	r3, [r3, #12]
 8003236:	4918      	ldr	r1, [pc, #96]	; (8003298 <HAL_RCC_ClockConfig+0x1f0>)
 8003238:	4313      	orrs	r3, r2
 800323a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f003 0308 	and.w	r3, r3, #8
 8003244:	2b00      	cmp	r3, #0
 8003246:	d009      	beq.n	800325c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003248:	4b13      	ldr	r3, [pc, #76]	; (8003298 <HAL_RCC_ClockConfig+0x1f0>)
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	691b      	ldr	r3, [r3, #16]
 8003254:	00db      	lsls	r3, r3, #3
 8003256:	4910      	ldr	r1, [pc, #64]	; (8003298 <HAL_RCC_ClockConfig+0x1f0>)
 8003258:	4313      	orrs	r3, r2
 800325a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800325c:	f000 f824 	bl	80032a8 <HAL_RCC_GetSysClockFreq>
 8003260:	4602      	mov	r2, r0
 8003262:	4b0d      	ldr	r3, [pc, #52]	; (8003298 <HAL_RCC_ClockConfig+0x1f0>)
 8003264:	689b      	ldr	r3, [r3, #8]
 8003266:	091b      	lsrs	r3, r3, #4
 8003268:	f003 030f 	and.w	r3, r3, #15
 800326c:	490b      	ldr	r1, [pc, #44]	; (800329c <HAL_RCC_ClockConfig+0x1f4>)
 800326e:	5ccb      	ldrb	r3, [r1, r3]
 8003270:	f003 031f 	and.w	r3, r3, #31
 8003274:	fa22 f303 	lsr.w	r3, r2, r3
 8003278:	4a09      	ldr	r2, [pc, #36]	; (80032a0 <HAL_RCC_ClockConfig+0x1f8>)
 800327a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800327c:	4b09      	ldr	r3, [pc, #36]	; (80032a4 <HAL_RCC_ClockConfig+0x1fc>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4618      	mov	r0, r3
 8003282:	f7fe f98f 	bl	80015a4 <HAL_InitTick>
 8003286:	4603      	mov	r3, r0
 8003288:	72fb      	strb	r3, [r7, #11]

  return status;
 800328a:	7afb      	ldrb	r3, [r7, #11]
}
 800328c:	4618      	mov	r0, r3
 800328e:	3710      	adds	r7, #16
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}
 8003294:	40022000 	.word	0x40022000
 8003298:	40021000 	.word	0x40021000
 800329c:	08005320 	.word	0x08005320
 80032a0:	20000000 	.word	0x20000000
 80032a4:	20000004 	.word	0x20000004

080032a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b089      	sub	sp, #36	; 0x24
 80032ac:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80032ae:	2300      	movs	r3, #0
 80032b0:	61fb      	str	r3, [r7, #28]
 80032b2:	2300      	movs	r3, #0
 80032b4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032b6:	4b3e      	ldr	r3, [pc, #248]	; (80033b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	f003 030c 	and.w	r3, r3, #12
 80032be:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80032c0:	4b3b      	ldr	r3, [pc, #236]	; (80033b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	f003 0303 	and.w	r3, r3, #3
 80032c8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d005      	beq.n	80032dc <HAL_RCC_GetSysClockFreq+0x34>
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	2b0c      	cmp	r3, #12
 80032d4:	d121      	bne.n	800331a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2b01      	cmp	r3, #1
 80032da:	d11e      	bne.n	800331a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80032dc:	4b34      	ldr	r3, [pc, #208]	; (80033b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f003 0308 	and.w	r3, r3, #8
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d107      	bne.n	80032f8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80032e8:	4b31      	ldr	r3, [pc, #196]	; (80033b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80032ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032ee:	0a1b      	lsrs	r3, r3, #8
 80032f0:	f003 030f 	and.w	r3, r3, #15
 80032f4:	61fb      	str	r3, [r7, #28]
 80032f6:	e005      	b.n	8003304 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80032f8:	4b2d      	ldr	r3, [pc, #180]	; (80033b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	091b      	lsrs	r3, r3, #4
 80032fe:	f003 030f 	and.w	r3, r3, #15
 8003302:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003304:	4a2b      	ldr	r2, [pc, #172]	; (80033b4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003306:	69fb      	ldr	r3, [r7, #28]
 8003308:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800330c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d10d      	bne.n	8003330 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003318:	e00a      	b.n	8003330 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	2b04      	cmp	r3, #4
 800331e:	d102      	bne.n	8003326 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003320:	4b25      	ldr	r3, [pc, #148]	; (80033b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003322:	61bb      	str	r3, [r7, #24]
 8003324:	e004      	b.n	8003330 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	2b08      	cmp	r3, #8
 800332a:	d101      	bne.n	8003330 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800332c:	4b23      	ldr	r3, [pc, #140]	; (80033bc <HAL_RCC_GetSysClockFreq+0x114>)
 800332e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	2b0c      	cmp	r3, #12
 8003334:	d134      	bne.n	80033a0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003336:	4b1e      	ldr	r3, [pc, #120]	; (80033b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003338:	68db      	ldr	r3, [r3, #12]
 800333a:	f003 0303 	and.w	r3, r3, #3
 800333e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	2b02      	cmp	r3, #2
 8003344:	d003      	beq.n	800334e <HAL_RCC_GetSysClockFreq+0xa6>
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	2b03      	cmp	r3, #3
 800334a:	d003      	beq.n	8003354 <HAL_RCC_GetSysClockFreq+0xac>
 800334c:	e005      	b.n	800335a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800334e:	4b1a      	ldr	r3, [pc, #104]	; (80033b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003350:	617b      	str	r3, [r7, #20]
      break;
 8003352:	e005      	b.n	8003360 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003354:	4b19      	ldr	r3, [pc, #100]	; (80033bc <HAL_RCC_GetSysClockFreq+0x114>)
 8003356:	617b      	str	r3, [r7, #20]
      break;
 8003358:	e002      	b.n	8003360 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800335a:	69fb      	ldr	r3, [r7, #28]
 800335c:	617b      	str	r3, [r7, #20]
      break;
 800335e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003360:	4b13      	ldr	r3, [pc, #76]	; (80033b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003362:	68db      	ldr	r3, [r3, #12]
 8003364:	091b      	lsrs	r3, r3, #4
 8003366:	f003 0307 	and.w	r3, r3, #7
 800336a:	3301      	adds	r3, #1
 800336c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800336e:	4b10      	ldr	r3, [pc, #64]	; (80033b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003370:	68db      	ldr	r3, [r3, #12]
 8003372:	0a1b      	lsrs	r3, r3, #8
 8003374:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003378:	697a      	ldr	r2, [r7, #20]
 800337a:	fb03 f202 	mul.w	r2, r3, r2
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	fbb2 f3f3 	udiv	r3, r2, r3
 8003384:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003386:	4b0a      	ldr	r3, [pc, #40]	; (80033b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003388:	68db      	ldr	r3, [r3, #12]
 800338a:	0e5b      	lsrs	r3, r3, #25
 800338c:	f003 0303 	and.w	r3, r3, #3
 8003390:	3301      	adds	r3, #1
 8003392:	005b      	lsls	r3, r3, #1
 8003394:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003396:	697a      	ldr	r2, [r7, #20]
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	fbb2 f3f3 	udiv	r3, r2, r3
 800339e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80033a0:	69bb      	ldr	r3, [r7, #24]
}
 80033a2:	4618      	mov	r0, r3
 80033a4:	3724      	adds	r7, #36	; 0x24
 80033a6:	46bd      	mov	sp, r7
 80033a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ac:	4770      	bx	lr
 80033ae:	bf00      	nop
 80033b0:	40021000 	.word	0x40021000
 80033b4:	08005338 	.word	0x08005338
 80033b8:	00f42400 	.word	0x00f42400
 80033bc:	007a1200 	.word	0x007a1200

080033c0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033c0:	b480      	push	{r7}
 80033c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033c4:	4b03      	ldr	r3, [pc, #12]	; (80033d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80033c6:	681b      	ldr	r3, [r3, #0]
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr
 80033d2:	bf00      	nop
 80033d4:	20000000 	.word	0x20000000

080033d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80033dc:	f7ff fff0 	bl	80033c0 <HAL_RCC_GetHCLKFreq>
 80033e0:	4602      	mov	r2, r0
 80033e2:	4b06      	ldr	r3, [pc, #24]	; (80033fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80033e4:	689b      	ldr	r3, [r3, #8]
 80033e6:	0a1b      	lsrs	r3, r3, #8
 80033e8:	f003 0307 	and.w	r3, r3, #7
 80033ec:	4904      	ldr	r1, [pc, #16]	; (8003400 <HAL_RCC_GetPCLK1Freq+0x28>)
 80033ee:	5ccb      	ldrb	r3, [r1, r3]
 80033f0:	f003 031f 	and.w	r3, r3, #31
 80033f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	bd80      	pop	{r7, pc}
 80033fc:	40021000 	.word	0x40021000
 8003400:	08005330 	.word	0x08005330

08003404 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003408:	f7ff ffda 	bl	80033c0 <HAL_RCC_GetHCLKFreq>
 800340c:	4602      	mov	r2, r0
 800340e:	4b06      	ldr	r3, [pc, #24]	; (8003428 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	0adb      	lsrs	r3, r3, #11
 8003414:	f003 0307 	and.w	r3, r3, #7
 8003418:	4904      	ldr	r1, [pc, #16]	; (800342c <HAL_RCC_GetPCLK2Freq+0x28>)
 800341a:	5ccb      	ldrb	r3, [r1, r3]
 800341c:	f003 031f 	and.w	r3, r3, #31
 8003420:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003424:	4618      	mov	r0, r3
 8003426:	bd80      	pop	{r7, pc}
 8003428:	40021000 	.word	0x40021000
 800342c:	08005330 	.word	0x08005330

08003430 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b086      	sub	sp, #24
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003438:	2300      	movs	r3, #0
 800343a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800343c:	4b2a      	ldr	r3, [pc, #168]	; (80034e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800343e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003440:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003444:	2b00      	cmp	r3, #0
 8003446:	d003      	beq.n	8003450 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003448:	f7ff f9ee 	bl	8002828 <HAL_PWREx_GetVoltageRange>
 800344c:	6178      	str	r0, [r7, #20]
 800344e:	e014      	b.n	800347a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003450:	4b25      	ldr	r3, [pc, #148]	; (80034e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003452:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003454:	4a24      	ldr	r2, [pc, #144]	; (80034e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003456:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800345a:	6593      	str	r3, [r2, #88]	; 0x58
 800345c:	4b22      	ldr	r3, [pc, #136]	; (80034e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800345e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003460:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003464:	60fb      	str	r3, [r7, #12]
 8003466:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003468:	f7ff f9de 	bl	8002828 <HAL_PWREx_GetVoltageRange>
 800346c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800346e:	4b1e      	ldr	r3, [pc, #120]	; (80034e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003470:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003472:	4a1d      	ldr	r2, [pc, #116]	; (80034e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003474:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003478:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003480:	d10b      	bne.n	800349a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2b80      	cmp	r3, #128	; 0x80
 8003486:	d919      	bls.n	80034bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2ba0      	cmp	r3, #160	; 0xa0
 800348c:	d902      	bls.n	8003494 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800348e:	2302      	movs	r3, #2
 8003490:	613b      	str	r3, [r7, #16]
 8003492:	e013      	b.n	80034bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003494:	2301      	movs	r3, #1
 8003496:	613b      	str	r3, [r7, #16]
 8003498:	e010      	b.n	80034bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2b80      	cmp	r3, #128	; 0x80
 800349e:	d902      	bls.n	80034a6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80034a0:	2303      	movs	r3, #3
 80034a2:	613b      	str	r3, [r7, #16]
 80034a4:	e00a      	b.n	80034bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2b80      	cmp	r3, #128	; 0x80
 80034aa:	d102      	bne.n	80034b2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80034ac:	2302      	movs	r3, #2
 80034ae:	613b      	str	r3, [r7, #16]
 80034b0:	e004      	b.n	80034bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2b70      	cmp	r3, #112	; 0x70
 80034b6:	d101      	bne.n	80034bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80034b8:	2301      	movs	r3, #1
 80034ba:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80034bc:	4b0b      	ldr	r3, [pc, #44]	; (80034ec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f023 0207 	bic.w	r2, r3, #7
 80034c4:	4909      	ldr	r1, [pc, #36]	; (80034ec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	4313      	orrs	r3, r2
 80034ca:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80034cc:	4b07      	ldr	r3, [pc, #28]	; (80034ec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0307 	and.w	r3, r3, #7
 80034d4:	693a      	ldr	r2, [r7, #16]
 80034d6:	429a      	cmp	r2, r3
 80034d8:	d001      	beq.n	80034de <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e000      	b.n	80034e0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80034de:	2300      	movs	r3, #0
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	3718      	adds	r7, #24
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	40021000 	.word	0x40021000
 80034ec:	40022000 	.word	0x40022000

080034f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b086      	sub	sp, #24
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80034f8:	2300      	movs	r3, #0
 80034fa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80034fc:	2300      	movs	r3, #0
 80034fe:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003508:	2b00      	cmp	r3, #0
 800350a:	d041      	beq.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003510:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003514:	d02a      	beq.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003516:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800351a:	d824      	bhi.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800351c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003520:	d008      	beq.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003522:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003526:	d81e      	bhi.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003528:	2b00      	cmp	r3, #0
 800352a:	d00a      	beq.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800352c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003530:	d010      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003532:	e018      	b.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003534:	4b86      	ldr	r3, [pc, #536]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	4a85      	ldr	r2, [pc, #532]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800353a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800353e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003540:	e015      	b.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	3304      	adds	r3, #4
 8003546:	2100      	movs	r1, #0
 8003548:	4618      	mov	r0, r3
 800354a:	f000 fabb 	bl	8003ac4 <RCCEx_PLLSAI1_Config>
 800354e:	4603      	mov	r3, r0
 8003550:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003552:	e00c      	b.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	3320      	adds	r3, #32
 8003558:	2100      	movs	r1, #0
 800355a:	4618      	mov	r0, r3
 800355c:	f000 fba6 	bl	8003cac <RCCEx_PLLSAI2_Config>
 8003560:	4603      	mov	r3, r0
 8003562:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003564:	e003      	b.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	74fb      	strb	r3, [r7, #19]
      break;
 800356a:	e000      	b.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800356c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800356e:	7cfb      	ldrb	r3, [r7, #19]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d10b      	bne.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003574:	4b76      	ldr	r3, [pc, #472]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003576:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800357a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003582:	4973      	ldr	r1, [pc, #460]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003584:	4313      	orrs	r3, r2
 8003586:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800358a:	e001      	b.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800358c:	7cfb      	ldrb	r3, [r7, #19]
 800358e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003598:	2b00      	cmp	r3, #0
 800359a:	d041      	beq.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80035a0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80035a4:	d02a      	beq.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80035a6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80035aa:	d824      	bhi.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80035ac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80035b0:	d008      	beq.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80035b2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80035b6:	d81e      	bhi.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d00a      	beq.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80035bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80035c0:	d010      	beq.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80035c2:	e018      	b.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80035c4:	4b62      	ldr	r3, [pc, #392]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	4a61      	ldr	r2, [pc, #388]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035ce:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80035d0:	e015      	b.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	3304      	adds	r3, #4
 80035d6:	2100      	movs	r1, #0
 80035d8:	4618      	mov	r0, r3
 80035da:	f000 fa73 	bl	8003ac4 <RCCEx_PLLSAI1_Config>
 80035de:	4603      	mov	r3, r0
 80035e0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80035e2:	e00c      	b.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	3320      	adds	r3, #32
 80035e8:	2100      	movs	r1, #0
 80035ea:	4618      	mov	r0, r3
 80035ec:	f000 fb5e 	bl	8003cac <RCCEx_PLLSAI2_Config>
 80035f0:	4603      	mov	r3, r0
 80035f2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80035f4:	e003      	b.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	74fb      	strb	r3, [r7, #19]
      break;
 80035fa:	e000      	b.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80035fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80035fe:	7cfb      	ldrb	r3, [r7, #19]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d10b      	bne.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003604:	4b52      	ldr	r3, [pc, #328]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003606:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800360a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003612:	494f      	ldr	r1, [pc, #316]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003614:	4313      	orrs	r3, r2
 8003616:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800361a:	e001      	b.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800361c:	7cfb      	ldrb	r3, [r7, #19]
 800361e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003628:	2b00      	cmp	r3, #0
 800362a:	f000 80a0 	beq.w	800376e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800362e:	2300      	movs	r3, #0
 8003630:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003632:	4b47      	ldr	r3, [pc, #284]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003634:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003636:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d101      	bne.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800363e:	2301      	movs	r3, #1
 8003640:	e000      	b.n	8003644 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003642:	2300      	movs	r3, #0
 8003644:	2b00      	cmp	r3, #0
 8003646:	d00d      	beq.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003648:	4b41      	ldr	r3, [pc, #260]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800364a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800364c:	4a40      	ldr	r2, [pc, #256]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800364e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003652:	6593      	str	r3, [r2, #88]	; 0x58
 8003654:	4b3e      	ldr	r3, [pc, #248]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003656:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003658:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800365c:	60bb      	str	r3, [r7, #8]
 800365e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003660:	2301      	movs	r3, #1
 8003662:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003664:	4b3b      	ldr	r3, [pc, #236]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a3a      	ldr	r2, [pc, #232]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800366a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800366e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003670:	f7fd ffe8 	bl	8001644 <HAL_GetTick>
 8003674:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003676:	e009      	b.n	800368c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003678:	f7fd ffe4 	bl	8001644 <HAL_GetTick>
 800367c:	4602      	mov	r2, r0
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	1ad3      	subs	r3, r2, r3
 8003682:	2b02      	cmp	r3, #2
 8003684:	d902      	bls.n	800368c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003686:	2303      	movs	r3, #3
 8003688:	74fb      	strb	r3, [r7, #19]
        break;
 800368a:	e005      	b.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800368c:	4b31      	ldr	r3, [pc, #196]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003694:	2b00      	cmp	r3, #0
 8003696:	d0ef      	beq.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003698:	7cfb      	ldrb	r3, [r7, #19]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d15c      	bne.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800369e:	4b2c      	ldr	r3, [pc, #176]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036a8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d01f      	beq.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036b6:	697a      	ldr	r2, [r7, #20]
 80036b8:	429a      	cmp	r2, r3
 80036ba:	d019      	beq.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80036bc:	4b24      	ldr	r3, [pc, #144]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036c6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80036c8:	4b21      	ldr	r3, [pc, #132]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036ce:	4a20      	ldr	r2, [pc, #128]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80036d8:	4b1d      	ldr	r3, [pc, #116]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036de:	4a1c      	ldr	r2, [pc, #112]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80036e8:	4a19      	ldr	r2, [pc, #100]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	f003 0301 	and.w	r3, r3, #1
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d016      	beq.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036fa:	f7fd ffa3 	bl	8001644 <HAL_GetTick>
 80036fe:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003700:	e00b      	b.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003702:	f7fd ff9f 	bl	8001644 <HAL_GetTick>
 8003706:	4602      	mov	r2, r0
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	1ad3      	subs	r3, r2, r3
 800370c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003710:	4293      	cmp	r3, r2
 8003712:	d902      	bls.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003714:	2303      	movs	r3, #3
 8003716:	74fb      	strb	r3, [r7, #19]
            break;
 8003718:	e006      	b.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800371a:	4b0d      	ldr	r3, [pc, #52]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800371c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003720:	f003 0302 	and.w	r3, r3, #2
 8003724:	2b00      	cmp	r3, #0
 8003726:	d0ec      	beq.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003728:	7cfb      	ldrb	r3, [r7, #19]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d10c      	bne.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800372e:	4b08      	ldr	r3, [pc, #32]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003730:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003734:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800373e:	4904      	ldr	r1, [pc, #16]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003740:	4313      	orrs	r3, r2
 8003742:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003746:	e009      	b.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003748:	7cfb      	ldrb	r3, [r7, #19]
 800374a:	74bb      	strb	r3, [r7, #18]
 800374c:	e006      	b.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800374e:	bf00      	nop
 8003750:	40021000 	.word	0x40021000
 8003754:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003758:	7cfb      	ldrb	r3, [r7, #19]
 800375a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800375c:	7c7b      	ldrb	r3, [r7, #17]
 800375e:	2b01      	cmp	r3, #1
 8003760:	d105      	bne.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003762:	4b9e      	ldr	r3, [pc, #632]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003764:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003766:	4a9d      	ldr	r2, [pc, #628]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003768:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800376c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 0301 	and.w	r3, r3, #1
 8003776:	2b00      	cmp	r3, #0
 8003778:	d00a      	beq.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800377a:	4b98      	ldr	r3, [pc, #608]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800377c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003780:	f023 0203 	bic.w	r2, r3, #3
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003788:	4994      	ldr	r1, [pc, #592]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800378a:	4313      	orrs	r3, r2
 800378c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f003 0302 	and.w	r3, r3, #2
 8003798:	2b00      	cmp	r3, #0
 800379a:	d00a      	beq.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800379c:	4b8f      	ldr	r3, [pc, #572]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800379e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037a2:	f023 020c 	bic.w	r2, r3, #12
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037aa:	498c      	ldr	r1, [pc, #560]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037ac:	4313      	orrs	r3, r2
 80037ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f003 0304 	and.w	r3, r3, #4
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d00a      	beq.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80037be:	4b87      	ldr	r3, [pc, #540]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037c4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037cc:	4983      	ldr	r1, [pc, #524]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037ce:	4313      	orrs	r3, r2
 80037d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0308 	and.w	r3, r3, #8
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d00a      	beq.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80037e0:	4b7e      	ldr	r3, [pc, #504]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037e6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037ee:	497b      	ldr	r1, [pc, #492]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037f0:	4313      	orrs	r3, r2
 80037f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f003 0310 	and.w	r3, r3, #16
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d00a      	beq.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003802:	4b76      	ldr	r3, [pc, #472]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003804:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003808:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003810:	4972      	ldr	r1, [pc, #456]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003812:	4313      	orrs	r3, r2
 8003814:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f003 0320 	and.w	r3, r3, #32
 8003820:	2b00      	cmp	r3, #0
 8003822:	d00a      	beq.n	800383a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003824:	4b6d      	ldr	r3, [pc, #436]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003826:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800382a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003832:	496a      	ldr	r1, [pc, #424]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003834:	4313      	orrs	r3, r2
 8003836:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003842:	2b00      	cmp	r3, #0
 8003844:	d00a      	beq.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003846:	4b65      	ldr	r3, [pc, #404]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003848:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800384c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003854:	4961      	ldr	r1, [pc, #388]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003856:	4313      	orrs	r3, r2
 8003858:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003864:	2b00      	cmp	r3, #0
 8003866:	d00a      	beq.n	800387e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003868:	4b5c      	ldr	r3, [pc, #368]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800386a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800386e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003876:	4959      	ldr	r1, [pc, #356]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003878:	4313      	orrs	r3, r2
 800387a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003886:	2b00      	cmp	r3, #0
 8003888:	d00a      	beq.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800388a:	4b54      	ldr	r3, [pc, #336]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800388c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003890:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003898:	4950      	ldr	r1, [pc, #320]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800389a:	4313      	orrs	r3, r2
 800389c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d00a      	beq.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80038ac:	4b4b      	ldr	r3, [pc, #300]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038b2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038ba:	4948      	ldr	r1, [pc, #288]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038bc:	4313      	orrs	r3, r2
 80038be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d00a      	beq.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80038ce:	4b43      	ldr	r3, [pc, #268]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038d4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038dc:	493f      	ldr	r1, [pc, #252]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038de:	4313      	orrs	r3, r2
 80038e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d028      	beq.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80038f0:	4b3a      	ldr	r3, [pc, #232]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038f6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80038fe:	4937      	ldr	r1, [pc, #220]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003900:	4313      	orrs	r3, r2
 8003902:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800390a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800390e:	d106      	bne.n	800391e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003910:	4b32      	ldr	r3, [pc, #200]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	4a31      	ldr	r2, [pc, #196]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003916:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800391a:	60d3      	str	r3, [r2, #12]
 800391c:	e011      	b.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003922:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003926:	d10c      	bne.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	3304      	adds	r3, #4
 800392c:	2101      	movs	r1, #1
 800392e:	4618      	mov	r0, r3
 8003930:	f000 f8c8 	bl	8003ac4 <RCCEx_PLLSAI1_Config>
 8003934:	4603      	mov	r3, r0
 8003936:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003938:	7cfb      	ldrb	r3, [r7, #19]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d001      	beq.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800393e:	7cfb      	ldrb	r3, [r7, #19]
 8003940:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d028      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800394e:	4b23      	ldr	r3, [pc, #140]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003950:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003954:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800395c:	491f      	ldr	r1, [pc, #124]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800395e:	4313      	orrs	r3, r2
 8003960:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003968:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800396c:	d106      	bne.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800396e:	4b1b      	ldr	r3, [pc, #108]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003970:	68db      	ldr	r3, [r3, #12]
 8003972:	4a1a      	ldr	r2, [pc, #104]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003974:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003978:	60d3      	str	r3, [r2, #12]
 800397a:	e011      	b.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003980:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003984:	d10c      	bne.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	3304      	adds	r3, #4
 800398a:	2101      	movs	r1, #1
 800398c:	4618      	mov	r0, r3
 800398e:	f000 f899 	bl	8003ac4 <RCCEx_PLLSAI1_Config>
 8003992:	4603      	mov	r3, r0
 8003994:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003996:	7cfb      	ldrb	r3, [r7, #19]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d001      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800399c:	7cfb      	ldrb	r3, [r7, #19]
 800399e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d02b      	beq.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80039ac:	4b0b      	ldr	r3, [pc, #44]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039b2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039ba:	4908      	ldr	r1, [pc, #32]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039bc:	4313      	orrs	r3, r2
 80039be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039c6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80039ca:	d109      	bne.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039cc:	4b03      	ldr	r3, [pc, #12]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039ce:	68db      	ldr	r3, [r3, #12]
 80039d0:	4a02      	ldr	r2, [pc, #8]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80039d6:	60d3      	str	r3, [r2, #12]
 80039d8:	e014      	b.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80039da:	bf00      	nop
 80039dc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039e4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80039e8:	d10c      	bne.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	3304      	adds	r3, #4
 80039ee:	2101      	movs	r1, #1
 80039f0:	4618      	mov	r0, r3
 80039f2:	f000 f867 	bl	8003ac4 <RCCEx_PLLSAI1_Config>
 80039f6:	4603      	mov	r3, r0
 80039f8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80039fa:	7cfb      	ldrb	r3, [r7, #19]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d001      	beq.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003a00:	7cfb      	ldrb	r3, [r7, #19]
 8003a02:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d02f      	beq.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003a10:	4b2b      	ldr	r3, [pc, #172]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a16:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a1e:	4928      	ldr	r1, [pc, #160]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a20:	4313      	orrs	r3, r2
 8003a22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a2a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003a2e:	d10d      	bne.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	3304      	adds	r3, #4
 8003a34:	2102      	movs	r1, #2
 8003a36:	4618      	mov	r0, r3
 8003a38:	f000 f844 	bl	8003ac4 <RCCEx_PLLSAI1_Config>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a40:	7cfb      	ldrb	r3, [r7, #19]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d014      	beq.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003a46:	7cfb      	ldrb	r3, [r7, #19]
 8003a48:	74bb      	strb	r3, [r7, #18]
 8003a4a:	e011      	b.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a50:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a54:	d10c      	bne.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	3320      	adds	r3, #32
 8003a5a:	2102      	movs	r1, #2
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f000 f925 	bl	8003cac <RCCEx_PLLSAI2_Config>
 8003a62:	4603      	mov	r3, r0
 8003a64:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a66:	7cfb      	ldrb	r3, [r7, #19]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d001      	beq.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003a6c:	7cfb      	ldrb	r3, [r7, #19]
 8003a6e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d00a      	beq.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003a7c:	4b10      	ldr	r3, [pc, #64]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a82:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a8a:	490d      	ldr	r1, [pc, #52]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d00b      	beq.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003a9e:	4b08      	ldr	r3, [pc, #32]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003aa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aa4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003aae:	4904      	ldr	r1, [pc, #16]	; (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003ab6:	7cbb      	ldrb	r3, [r7, #18]
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3718      	adds	r7, #24
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}
 8003ac0:	40021000 	.word	0x40021000

08003ac4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b084      	sub	sp, #16
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
 8003acc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003ad2:	4b75      	ldr	r3, [pc, #468]	; (8003ca8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ad4:	68db      	ldr	r3, [r3, #12]
 8003ad6:	f003 0303 	and.w	r3, r3, #3
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d018      	beq.n	8003b10 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003ade:	4b72      	ldr	r3, [pc, #456]	; (8003ca8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ae0:	68db      	ldr	r3, [r3, #12]
 8003ae2:	f003 0203 	and.w	r2, r3, #3
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	429a      	cmp	r2, r3
 8003aec:	d10d      	bne.n	8003b0a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
       ||
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d009      	beq.n	8003b0a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003af6:	4b6c      	ldr	r3, [pc, #432]	; (8003ca8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003af8:	68db      	ldr	r3, [r3, #12]
 8003afa:	091b      	lsrs	r3, r3, #4
 8003afc:	f003 0307 	and.w	r3, r3, #7
 8003b00:	1c5a      	adds	r2, r3, #1
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	685b      	ldr	r3, [r3, #4]
       ||
 8003b06:	429a      	cmp	r2, r3
 8003b08:	d047      	beq.n	8003b9a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	73fb      	strb	r3, [r7, #15]
 8003b0e:	e044      	b.n	8003b9a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	2b03      	cmp	r3, #3
 8003b16:	d018      	beq.n	8003b4a <RCCEx_PLLSAI1_Config+0x86>
 8003b18:	2b03      	cmp	r3, #3
 8003b1a:	d825      	bhi.n	8003b68 <RCCEx_PLLSAI1_Config+0xa4>
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	d002      	beq.n	8003b26 <RCCEx_PLLSAI1_Config+0x62>
 8003b20:	2b02      	cmp	r3, #2
 8003b22:	d009      	beq.n	8003b38 <RCCEx_PLLSAI1_Config+0x74>
 8003b24:	e020      	b.n	8003b68 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003b26:	4b60      	ldr	r3, [pc, #384]	; (8003ca8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 0302 	and.w	r3, r3, #2
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d11d      	bne.n	8003b6e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b36:	e01a      	b.n	8003b6e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003b38:	4b5b      	ldr	r3, [pc, #364]	; (8003ca8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d116      	bne.n	8003b72 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b48:	e013      	b.n	8003b72 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003b4a:	4b57      	ldr	r3, [pc, #348]	; (8003ca8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d10f      	bne.n	8003b76 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003b56:	4b54      	ldr	r3, [pc, #336]	; (8003ca8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d109      	bne.n	8003b76 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003b66:	e006      	b.n	8003b76 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	73fb      	strb	r3, [r7, #15]
      break;
 8003b6c:	e004      	b.n	8003b78 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003b6e:	bf00      	nop
 8003b70:	e002      	b.n	8003b78 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003b72:	bf00      	nop
 8003b74:	e000      	b.n	8003b78 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003b76:	bf00      	nop
    }

    if(status == HAL_OK)
 8003b78:	7bfb      	ldrb	r3, [r7, #15]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d10d      	bne.n	8003b9a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003b7e:	4b4a      	ldr	r3, [pc, #296]	; (8003ca8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b80:	68db      	ldr	r3, [r3, #12]
 8003b82:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6819      	ldr	r1, [r3, #0]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	3b01      	subs	r3, #1
 8003b90:	011b      	lsls	r3, r3, #4
 8003b92:	430b      	orrs	r3, r1
 8003b94:	4944      	ldr	r1, [pc, #272]	; (8003ca8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b96:	4313      	orrs	r3, r2
 8003b98:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003b9a:	7bfb      	ldrb	r3, [r7, #15]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d17d      	bne.n	8003c9c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003ba0:	4b41      	ldr	r3, [pc, #260]	; (8003ca8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a40      	ldr	r2, [pc, #256]	; (8003ca8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ba6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003baa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bac:	f7fd fd4a 	bl	8001644 <HAL_GetTick>
 8003bb0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003bb2:	e009      	b.n	8003bc8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003bb4:	f7fd fd46 	bl	8001644 <HAL_GetTick>
 8003bb8:	4602      	mov	r2, r0
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	1ad3      	subs	r3, r2, r3
 8003bbe:	2b02      	cmp	r3, #2
 8003bc0:	d902      	bls.n	8003bc8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003bc2:	2303      	movs	r3, #3
 8003bc4:	73fb      	strb	r3, [r7, #15]
        break;
 8003bc6:	e005      	b.n	8003bd4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003bc8:	4b37      	ldr	r3, [pc, #220]	; (8003ca8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d1ef      	bne.n	8003bb4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003bd4:	7bfb      	ldrb	r3, [r7, #15]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d160      	bne.n	8003c9c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d111      	bne.n	8003c04 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003be0:	4b31      	ldr	r3, [pc, #196]	; (8003ca8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003be2:	691b      	ldr	r3, [r3, #16]
 8003be4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003be8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003bec:	687a      	ldr	r2, [r7, #4]
 8003bee:	6892      	ldr	r2, [r2, #8]
 8003bf0:	0211      	lsls	r1, r2, #8
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	68d2      	ldr	r2, [r2, #12]
 8003bf6:	0912      	lsrs	r2, r2, #4
 8003bf8:	0452      	lsls	r2, r2, #17
 8003bfa:	430a      	orrs	r2, r1
 8003bfc:	492a      	ldr	r1, [pc, #168]	; (8003ca8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	610b      	str	r3, [r1, #16]
 8003c02:	e027      	b.n	8003c54 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	2b01      	cmp	r3, #1
 8003c08:	d112      	bne.n	8003c30 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c0a:	4b27      	ldr	r3, [pc, #156]	; (8003ca8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c0c:	691b      	ldr	r3, [r3, #16]
 8003c0e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003c12:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003c16:	687a      	ldr	r2, [r7, #4]
 8003c18:	6892      	ldr	r2, [r2, #8]
 8003c1a:	0211      	lsls	r1, r2, #8
 8003c1c:	687a      	ldr	r2, [r7, #4]
 8003c1e:	6912      	ldr	r2, [r2, #16]
 8003c20:	0852      	lsrs	r2, r2, #1
 8003c22:	3a01      	subs	r2, #1
 8003c24:	0552      	lsls	r2, r2, #21
 8003c26:	430a      	orrs	r2, r1
 8003c28:	491f      	ldr	r1, [pc, #124]	; (8003ca8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	610b      	str	r3, [r1, #16]
 8003c2e:	e011      	b.n	8003c54 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c30:	4b1d      	ldr	r3, [pc, #116]	; (8003ca8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c32:	691b      	ldr	r3, [r3, #16]
 8003c34:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003c38:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003c3c:	687a      	ldr	r2, [r7, #4]
 8003c3e:	6892      	ldr	r2, [r2, #8]
 8003c40:	0211      	lsls	r1, r2, #8
 8003c42:	687a      	ldr	r2, [r7, #4]
 8003c44:	6952      	ldr	r2, [r2, #20]
 8003c46:	0852      	lsrs	r2, r2, #1
 8003c48:	3a01      	subs	r2, #1
 8003c4a:	0652      	lsls	r2, r2, #25
 8003c4c:	430a      	orrs	r2, r1
 8003c4e:	4916      	ldr	r1, [pc, #88]	; (8003ca8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c50:	4313      	orrs	r3, r2
 8003c52:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003c54:	4b14      	ldr	r3, [pc, #80]	; (8003ca8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4a13      	ldr	r2, [pc, #76]	; (8003ca8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c5a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003c5e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c60:	f7fd fcf0 	bl	8001644 <HAL_GetTick>
 8003c64:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003c66:	e009      	b.n	8003c7c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003c68:	f7fd fcec 	bl	8001644 <HAL_GetTick>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	1ad3      	subs	r3, r2, r3
 8003c72:	2b02      	cmp	r3, #2
 8003c74:	d902      	bls.n	8003c7c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003c76:	2303      	movs	r3, #3
 8003c78:	73fb      	strb	r3, [r7, #15]
          break;
 8003c7a:	e005      	b.n	8003c88 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003c7c:	4b0a      	ldr	r3, [pc, #40]	; (8003ca8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d0ef      	beq.n	8003c68 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003c88:	7bfb      	ldrb	r3, [r7, #15]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d106      	bne.n	8003c9c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003c8e:	4b06      	ldr	r3, [pc, #24]	; (8003ca8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c90:	691a      	ldr	r2, [r3, #16]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	699b      	ldr	r3, [r3, #24]
 8003c96:	4904      	ldr	r1, [pc, #16]	; (8003ca8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003c9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	3710      	adds	r7, #16
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}
 8003ca6:	bf00      	nop
 8003ca8:	40021000 	.word	0x40021000

08003cac <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b084      	sub	sp, #16
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
 8003cb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003cba:	4b6a      	ldr	r3, [pc, #424]	; (8003e64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	f003 0303 	and.w	r3, r3, #3
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d018      	beq.n	8003cf8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003cc6:	4b67      	ldr	r3, [pc, #412]	; (8003e64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	f003 0203 	and.w	r2, r3, #3
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	429a      	cmp	r2, r3
 8003cd4:	d10d      	bne.n	8003cf2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
       ||
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d009      	beq.n	8003cf2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003cde:	4b61      	ldr	r3, [pc, #388]	; (8003e64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ce0:	68db      	ldr	r3, [r3, #12]
 8003ce2:	091b      	lsrs	r3, r3, #4
 8003ce4:	f003 0307 	and.w	r3, r3, #7
 8003ce8:	1c5a      	adds	r2, r3, #1
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	685b      	ldr	r3, [r3, #4]
       ||
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	d047      	beq.n	8003d82 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	73fb      	strb	r3, [r7, #15]
 8003cf6:	e044      	b.n	8003d82 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	2b03      	cmp	r3, #3
 8003cfe:	d018      	beq.n	8003d32 <RCCEx_PLLSAI2_Config+0x86>
 8003d00:	2b03      	cmp	r3, #3
 8003d02:	d825      	bhi.n	8003d50 <RCCEx_PLLSAI2_Config+0xa4>
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d002      	beq.n	8003d0e <RCCEx_PLLSAI2_Config+0x62>
 8003d08:	2b02      	cmp	r3, #2
 8003d0a:	d009      	beq.n	8003d20 <RCCEx_PLLSAI2_Config+0x74>
 8003d0c:	e020      	b.n	8003d50 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003d0e:	4b55      	ldr	r3, [pc, #340]	; (8003e64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f003 0302 	and.w	r3, r3, #2
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d11d      	bne.n	8003d56 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d1e:	e01a      	b.n	8003d56 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003d20:	4b50      	ldr	r3, [pc, #320]	; (8003e64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d116      	bne.n	8003d5a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d30:	e013      	b.n	8003d5a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003d32:	4b4c      	ldr	r3, [pc, #304]	; (8003e64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d10f      	bne.n	8003d5e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003d3e:	4b49      	ldr	r3, [pc, #292]	; (8003e64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d109      	bne.n	8003d5e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003d4e:	e006      	b.n	8003d5e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	73fb      	strb	r3, [r7, #15]
      break;
 8003d54:	e004      	b.n	8003d60 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003d56:	bf00      	nop
 8003d58:	e002      	b.n	8003d60 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003d5a:	bf00      	nop
 8003d5c:	e000      	b.n	8003d60 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003d5e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003d60:	7bfb      	ldrb	r3, [r7, #15]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d10d      	bne.n	8003d82 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003d66:	4b3f      	ldr	r3, [pc, #252]	; (8003e64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d68:	68db      	ldr	r3, [r3, #12]
 8003d6a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6819      	ldr	r1, [r3, #0]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	3b01      	subs	r3, #1
 8003d78:	011b      	lsls	r3, r3, #4
 8003d7a:	430b      	orrs	r3, r1
 8003d7c:	4939      	ldr	r1, [pc, #228]	; (8003e64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003d82:	7bfb      	ldrb	r3, [r7, #15]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d167      	bne.n	8003e58 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003d88:	4b36      	ldr	r3, [pc, #216]	; (8003e64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a35      	ldr	r2, [pc, #212]	; (8003e64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d8e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d92:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d94:	f7fd fc56 	bl	8001644 <HAL_GetTick>
 8003d98:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003d9a:	e009      	b.n	8003db0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003d9c:	f7fd fc52 	bl	8001644 <HAL_GetTick>
 8003da0:	4602      	mov	r2, r0
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	1ad3      	subs	r3, r2, r3
 8003da6:	2b02      	cmp	r3, #2
 8003da8:	d902      	bls.n	8003db0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003daa:	2303      	movs	r3, #3
 8003dac:	73fb      	strb	r3, [r7, #15]
        break;
 8003dae:	e005      	b.n	8003dbc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003db0:	4b2c      	ldr	r3, [pc, #176]	; (8003e64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d1ef      	bne.n	8003d9c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003dbc:	7bfb      	ldrb	r3, [r7, #15]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d14a      	bne.n	8003e58 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d111      	bne.n	8003dec <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003dc8:	4b26      	ldr	r3, [pc, #152]	; (8003e64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dca:	695b      	ldr	r3, [r3, #20]
 8003dcc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003dd0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003dd4:	687a      	ldr	r2, [r7, #4]
 8003dd6:	6892      	ldr	r2, [r2, #8]
 8003dd8:	0211      	lsls	r1, r2, #8
 8003dda:	687a      	ldr	r2, [r7, #4]
 8003ddc:	68d2      	ldr	r2, [r2, #12]
 8003dde:	0912      	lsrs	r2, r2, #4
 8003de0:	0452      	lsls	r2, r2, #17
 8003de2:	430a      	orrs	r2, r1
 8003de4:	491f      	ldr	r1, [pc, #124]	; (8003e64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003de6:	4313      	orrs	r3, r2
 8003de8:	614b      	str	r3, [r1, #20]
 8003dea:	e011      	b.n	8003e10 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003dec:	4b1d      	ldr	r3, [pc, #116]	; (8003e64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dee:	695b      	ldr	r3, [r3, #20]
 8003df0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003df4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003df8:	687a      	ldr	r2, [r7, #4]
 8003dfa:	6892      	ldr	r2, [r2, #8]
 8003dfc:	0211      	lsls	r1, r2, #8
 8003dfe:	687a      	ldr	r2, [r7, #4]
 8003e00:	6912      	ldr	r2, [r2, #16]
 8003e02:	0852      	lsrs	r2, r2, #1
 8003e04:	3a01      	subs	r2, #1
 8003e06:	0652      	lsls	r2, r2, #25
 8003e08:	430a      	orrs	r2, r1
 8003e0a:	4916      	ldr	r1, [pc, #88]	; (8003e64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003e10:	4b14      	ldr	r3, [pc, #80]	; (8003e64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a13      	ldr	r2, [pc, #76]	; (8003e64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e1a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e1c:	f7fd fc12 	bl	8001644 <HAL_GetTick>
 8003e20:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003e22:	e009      	b.n	8003e38 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003e24:	f7fd fc0e 	bl	8001644 <HAL_GetTick>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	1ad3      	subs	r3, r2, r3
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	d902      	bls.n	8003e38 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003e32:	2303      	movs	r3, #3
 8003e34:	73fb      	strb	r3, [r7, #15]
          break;
 8003e36:	e005      	b.n	8003e44 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003e38:	4b0a      	ldr	r3, [pc, #40]	; (8003e64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d0ef      	beq.n	8003e24 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003e44:	7bfb      	ldrb	r3, [r7, #15]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d106      	bne.n	8003e58 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003e4a:	4b06      	ldr	r3, [pc, #24]	; (8003e64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e4c:	695a      	ldr	r2, [r3, #20]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	695b      	ldr	r3, [r3, #20]
 8003e52:	4904      	ldr	r1, [pc, #16]	; (8003e64 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e54:	4313      	orrs	r3, r2
 8003e56:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003e58:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	3710      	adds	r7, #16
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}
 8003e62:	bf00      	nop
 8003e64:	40021000 	.word	0x40021000

08003e68 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b082      	sub	sp, #8
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d101      	bne.n	8003e7a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e040      	b.n	8003efc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d106      	bne.n	8003e90 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2200      	movs	r2, #0
 8003e86:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	f7fd fa72 	bl	8001374 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2224      	movs	r2, #36	; 0x24
 8003e94:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f022 0201 	bic.w	r2, r2, #1
 8003ea4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d002      	beq.n	8003eb4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	f000 fb6a 	bl	8004588 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003eb4:	6878      	ldr	r0, [r7, #4]
 8003eb6:	f000 f8af 	bl	8004018 <UART_SetConfig>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d101      	bne.n	8003ec4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	e01b      	b.n	8003efc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	685a      	ldr	r2, [r3, #4]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003ed2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	689a      	ldr	r2, [r3, #8]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003ee2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f042 0201 	orr.w	r2, r2, #1
 8003ef2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	f000 fbe9 	bl	80046cc <UART_CheckIdleState>
 8003efa:	4603      	mov	r3, r0
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	3708      	adds	r7, #8
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}

08003f04 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b08a      	sub	sp, #40	; 0x28
 8003f08:	af02      	add	r7, sp, #8
 8003f0a:	60f8      	str	r0, [r7, #12]
 8003f0c:	60b9      	str	r1, [r7, #8]
 8003f0e:	603b      	str	r3, [r7, #0]
 8003f10:	4613      	mov	r3, r2
 8003f12:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f18:	2b20      	cmp	r3, #32
 8003f1a:	d178      	bne.n	800400e <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d002      	beq.n	8003f28 <HAL_UART_Transmit+0x24>
 8003f22:	88fb      	ldrh	r3, [r7, #6]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d101      	bne.n	8003f2c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e071      	b.n	8004010 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2221      	movs	r2, #33	; 0x21
 8003f38:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f3a:	f7fd fb83 	bl	8001644 <HAL_GetTick>
 8003f3e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	88fa      	ldrh	r2, [r7, #6]
 8003f44:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	88fa      	ldrh	r2, [r7, #6]
 8003f4c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f58:	d108      	bne.n	8003f6c <HAL_UART_Transmit+0x68>
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	691b      	ldr	r3, [r3, #16]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d104      	bne.n	8003f6c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003f62:	2300      	movs	r3, #0
 8003f64:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	61bb      	str	r3, [r7, #24]
 8003f6a:	e003      	b.n	8003f74 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f70:	2300      	movs	r3, #0
 8003f72:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003f74:	e030      	b.n	8003fd8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	9300      	str	r3, [sp, #0]
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	2180      	movs	r1, #128	; 0x80
 8003f80:	68f8      	ldr	r0, [r7, #12]
 8003f82:	f000 fc4b 	bl	800481c <UART_WaitOnFlagUntilTimeout>
 8003f86:	4603      	mov	r3, r0
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d004      	beq.n	8003f96 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2220      	movs	r2, #32
 8003f90:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8003f92:	2303      	movs	r3, #3
 8003f94:	e03c      	b.n	8004010 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d10b      	bne.n	8003fb4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003f9c:	69bb      	ldr	r3, [r7, #24]
 8003f9e:	881a      	ldrh	r2, [r3, #0]
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003fa8:	b292      	uxth	r2, r2
 8003faa:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003fac:	69bb      	ldr	r3, [r7, #24]
 8003fae:	3302      	adds	r3, #2
 8003fb0:	61bb      	str	r3, [r7, #24]
 8003fb2:	e008      	b.n	8003fc6 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003fb4:	69fb      	ldr	r3, [r7, #28]
 8003fb6:	781a      	ldrb	r2, [r3, #0]
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	b292      	uxth	r2, r2
 8003fbe:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003fc0:	69fb      	ldr	r3, [r7, #28]
 8003fc2:	3301      	adds	r3, #1
 8003fc4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003fcc:	b29b      	uxth	r3, r3
 8003fce:	3b01      	subs	r3, #1
 8003fd0:	b29a      	uxth	r2, r3
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003fde:	b29b      	uxth	r3, r3
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d1c8      	bne.n	8003f76 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	9300      	str	r3, [sp, #0]
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	2200      	movs	r2, #0
 8003fec:	2140      	movs	r1, #64	; 0x40
 8003fee:	68f8      	ldr	r0, [r7, #12]
 8003ff0:	f000 fc14 	bl	800481c <UART_WaitOnFlagUntilTimeout>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d004      	beq.n	8004004 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2220      	movs	r2, #32
 8003ffe:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8004000:	2303      	movs	r3, #3
 8004002:	e005      	b.n	8004010 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2220      	movs	r2, #32
 8004008:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800400a:	2300      	movs	r3, #0
 800400c:	e000      	b.n	8004010 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800400e:	2302      	movs	r3, #2
  }
}
 8004010:	4618      	mov	r0, r3
 8004012:	3720      	adds	r7, #32
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}

08004018 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004018:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800401c:	b08a      	sub	sp, #40	; 0x28
 800401e:	af00      	add	r7, sp, #0
 8004020:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004022:	2300      	movs	r3, #0
 8004024:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	689a      	ldr	r2, [r3, #8]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	691b      	ldr	r3, [r3, #16]
 8004030:	431a      	orrs	r2, r3
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	695b      	ldr	r3, [r3, #20]
 8004036:	431a      	orrs	r2, r3
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	69db      	ldr	r3, [r3, #28]
 800403c:	4313      	orrs	r3, r2
 800403e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	4ba4      	ldr	r3, [pc, #656]	; (80042d8 <UART_SetConfig+0x2c0>)
 8004048:	4013      	ands	r3, r2
 800404a:	68fa      	ldr	r2, [r7, #12]
 800404c:	6812      	ldr	r2, [r2, #0]
 800404e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004050:	430b      	orrs	r3, r1
 8004052:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	68da      	ldr	r2, [r3, #12]
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	430a      	orrs	r2, r1
 8004068:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	699b      	ldr	r3, [r3, #24]
 800406e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a99      	ldr	r2, [pc, #612]	; (80042dc <UART_SetConfig+0x2c4>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d004      	beq.n	8004084 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	6a1b      	ldr	r3, [r3, #32]
 800407e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004080:	4313      	orrs	r3, r2
 8004082:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004094:	430a      	orrs	r2, r1
 8004096:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a90      	ldr	r2, [pc, #576]	; (80042e0 <UART_SetConfig+0x2c8>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d126      	bne.n	80040f0 <UART_SetConfig+0xd8>
 80040a2:	4b90      	ldr	r3, [pc, #576]	; (80042e4 <UART_SetConfig+0x2cc>)
 80040a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040a8:	f003 0303 	and.w	r3, r3, #3
 80040ac:	2b03      	cmp	r3, #3
 80040ae:	d81b      	bhi.n	80040e8 <UART_SetConfig+0xd0>
 80040b0:	a201      	add	r2, pc, #4	; (adr r2, 80040b8 <UART_SetConfig+0xa0>)
 80040b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040b6:	bf00      	nop
 80040b8:	080040c9 	.word	0x080040c9
 80040bc:	080040d9 	.word	0x080040d9
 80040c0:	080040d1 	.word	0x080040d1
 80040c4:	080040e1 	.word	0x080040e1
 80040c8:	2301      	movs	r3, #1
 80040ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040ce:	e116      	b.n	80042fe <UART_SetConfig+0x2e6>
 80040d0:	2302      	movs	r3, #2
 80040d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040d6:	e112      	b.n	80042fe <UART_SetConfig+0x2e6>
 80040d8:	2304      	movs	r3, #4
 80040da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040de:	e10e      	b.n	80042fe <UART_SetConfig+0x2e6>
 80040e0:	2308      	movs	r3, #8
 80040e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040e6:	e10a      	b.n	80042fe <UART_SetConfig+0x2e6>
 80040e8:	2310      	movs	r3, #16
 80040ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040ee:	e106      	b.n	80042fe <UART_SetConfig+0x2e6>
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a7c      	ldr	r2, [pc, #496]	; (80042e8 <UART_SetConfig+0x2d0>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d138      	bne.n	800416c <UART_SetConfig+0x154>
 80040fa:	4b7a      	ldr	r3, [pc, #488]	; (80042e4 <UART_SetConfig+0x2cc>)
 80040fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004100:	f003 030c 	and.w	r3, r3, #12
 8004104:	2b0c      	cmp	r3, #12
 8004106:	d82d      	bhi.n	8004164 <UART_SetConfig+0x14c>
 8004108:	a201      	add	r2, pc, #4	; (adr r2, 8004110 <UART_SetConfig+0xf8>)
 800410a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800410e:	bf00      	nop
 8004110:	08004145 	.word	0x08004145
 8004114:	08004165 	.word	0x08004165
 8004118:	08004165 	.word	0x08004165
 800411c:	08004165 	.word	0x08004165
 8004120:	08004155 	.word	0x08004155
 8004124:	08004165 	.word	0x08004165
 8004128:	08004165 	.word	0x08004165
 800412c:	08004165 	.word	0x08004165
 8004130:	0800414d 	.word	0x0800414d
 8004134:	08004165 	.word	0x08004165
 8004138:	08004165 	.word	0x08004165
 800413c:	08004165 	.word	0x08004165
 8004140:	0800415d 	.word	0x0800415d
 8004144:	2300      	movs	r3, #0
 8004146:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800414a:	e0d8      	b.n	80042fe <UART_SetConfig+0x2e6>
 800414c:	2302      	movs	r3, #2
 800414e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004152:	e0d4      	b.n	80042fe <UART_SetConfig+0x2e6>
 8004154:	2304      	movs	r3, #4
 8004156:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800415a:	e0d0      	b.n	80042fe <UART_SetConfig+0x2e6>
 800415c:	2308      	movs	r3, #8
 800415e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004162:	e0cc      	b.n	80042fe <UART_SetConfig+0x2e6>
 8004164:	2310      	movs	r3, #16
 8004166:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800416a:	e0c8      	b.n	80042fe <UART_SetConfig+0x2e6>
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a5e      	ldr	r2, [pc, #376]	; (80042ec <UART_SetConfig+0x2d4>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d125      	bne.n	80041c2 <UART_SetConfig+0x1aa>
 8004176:	4b5b      	ldr	r3, [pc, #364]	; (80042e4 <UART_SetConfig+0x2cc>)
 8004178:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800417c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004180:	2b30      	cmp	r3, #48	; 0x30
 8004182:	d016      	beq.n	80041b2 <UART_SetConfig+0x19a>
 8004184:	2b30      	cmp	r3, #48	; 0x30
 8004186:	d818      	bhi.n	80041ba <UART_SetConfig+0x1a2>
 8004188:	2b20      	cmp	r3, #32
 800418a:	d00a      	beq.n	80041a2 <UART_SetConfig+0x18a>
 800418c:	2b20      	cmp	r3, #32
 800418e:	d814      	bhi.n	80041ba <UART_SetConfig+0x1a2>
 8004190:	2b00      	cmp	r3, #0
 8004192:	d002      	beq.n	800419a <UART_SetConfig+0x182>
 8004194:	2b10      	cmp	r3, #16
 8004196:	d008      	beq.n	80041aa <UART_SetConfig+0x192>
 8004198:	e00f      	b.n	80041ba <UART_SetConfig+0x1a2>
 800419a:	2300      	movs	r3, #0
 800419c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041a0:	e0ad      	b.n	80042fe <UART_SetConfig+0x2e6>
 80041a2:	2302      	movs	r3, #2
 80041a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041a8:	e0a9      	b.n	80042fe <UART_SetConfig+0x2e6>
 80041aa:	2304      	movs	r3, #4
 80041ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041b0:	e0a5      	b.n	80042fe <UART_SetConfig+0x2e6>
 80041b2:	2308      	movs	r3, #8
 80041b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041b8:	e0a1      	b.n	80042fe <UART_SetConfig+0x2e6>
 80041ba:	2310      	movs	r3, #16
 80041bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041c0:	e09d      	b.n	80042fe <UART_SetConfig+0x2e6>
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a4a      	ldr	r2, [pc, #296]	; (80042f0 <UART_SetConfig+0x2d8>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d125      	bne.n	8004218 <UART_SetConfig+0x200>
 80041cc:	4b45      	ldr	r3, [pc, #276]	; (80042e4 <UART_SetConfig+0x2cc>)
 80041ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041d2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80041d6:	2bc0      	cmp	r3, #192	; 0xc0
 80041d8:	d016      	beq.n	8004208 <UART_SetConfig+0x1f0>
 80041da:	2bc0      	cmp	r3, #192	; 0xc0
 80041dc:	d818      	bhi.n	8004210 <UART_SetConfig+0x1f8>
 80041de:	2b80      	cmp	r3, #128	; 0x80
 80041e0:	d00a      	beq.n	80041f8 <UART_SetConfig+0x1e0>
 80041e2:	2b80      	cmp	r3, #128	; 0x80
 80041e4:	d814      	bhi.n	8004210 <UART_SetConfig+0x1f8>
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d002      	beq.n	80041f0 <UART_SetConfig+0x1d8>
 80041ea:	2b40      	cmp	r3, #64	; 0x40
 80041ec:	d008      	beq.n	8004200 <UART_SetConfig+0x1e8>
 80041ee:	e00f      	b.n	8004210 <UART_SetConfig+0x1f8>
 80041f0:	2300      	movs	r3, #0
 80041f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041f6:	e082      	b.n	80042fe <UART_SetConfig+0x2e6>
 80041f8:	2302      	movs	r3, #2
 80041fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041fe:	e07e      	b.n	80042fe <UART_SetConfig+0x2e6>
 8004200:	2304      	movs	r3, #4
 8004202:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004206:	e07a      	b.n	80042fe <UART_SetConfig+0x2e6>
 8004208:	2308      	movs	r3, #8
 800420a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800420e:	e076      	b.n	80042fe <UART_SetConfig+0x2e6>
 8004210:	2310      	movs	r3, #16
 8004212:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004216:	e072      	b.n	80042fe <UART_SetConfig+0x2e6>
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a35      	ldr	r2, [pc, #212]	; (80042f4 <UART_SetConfig+0x2dc>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d12a      	bne.n	8004278 <UART_SetConfig+0x260>
 8004222:	4b30      	ldr	r3, [pc, #192]	; (80042e4 <UART_SetConfig+0x2cc>)
 8004224:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004228:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800422c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004230:	d01a      	beq.n	8004268 <UART_SetConfig+0x250>
 8004232:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004236:	d81b      	bhi.n	8004270 <UART_SetConfig+0x258>
 8004238:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800423c:	d00c      	beq.n	8004258 <UART_SetConfig+0x240>
 800423e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004242:	d815      	bhi.n	8004270 <UART_SetConfig+0x258>
 8004244:	2b00      	cmp	r3, #0
 8004246:	d003      	beq.n	8004250 <UART_SetConfig+0x238>
 8004248:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800424c:	d008      	beq.n	8004260 <UART_SetConfig+0x248>
 800424e:	e00f      	b.n	8004270 <UART_SetConfig+0x258>
 8004250:	2300      	movs	r3, #0
 8004252:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004256:	e052      	b.n	80042fe <UART_SetConfig+0x2e6>
 8004258:	2302      	movs	r3, #2
 800425a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800425e:	e04e      	b.n	80042fe <UART_SetConfig+0x2e6>
 8004260:	2304      	movs	r3, #4
 8004262:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004266:	e04a      	b.n	80042fe <UART_SetConfig+0x2e6>
 8004268:	2308      	movs	r3, #8
 800426a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800426e:	e046      	b.n	80042fe <UART_SetConfig+0x2e6>
 8004270:	2310      	movs	r3, #16
 8004272:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004276:	e042      	b.n	80042fe <UART_SetConfig+0x2e6>
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a17      	ldr	r2, [pc, #92]	; (80042dc <UART_SetConfig+0x2c4>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d13a      	bne.n	80042f8 <UART_SetConfig+0x2e0>
 8004282:	4b18      	ldr	r3, [pc, #96]	; (80042e4 <UART_SetConfig+0x2cc>)
 8004284:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004288:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800428c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004290:	d01a      	beq.n	80042c8 <UART_SetConfig+0x2b0>
 8004292:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004296:	d81b      	bhi.n	80042d0 <UART_SetConfig+0x2b8>
 8004298:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800429c:	d00c      	beq.n	80042b8 <UART_SetConfig+0x2a0>
 800429e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80042a2:	d815      	bhi.n	80042d0 <UART_SetConfig+0x2b8>
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d003      	beq.n	80042b0 <UART_SetConfig+0x298>
 80042a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042ac:	d008      	beq.n	80042c0 <UART_SetConfig+0x2a8>
 80042ae:	e00f      	b.n	80042d0 <UART_SetConfig+0x2b8>
 80042b0:	2300      	movs	r3, #0
 80042b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80042b6:	e022      	b.n	80042fe <UART_SetConfig+0x2e6>
 80042b8:	2302      	movs	r3, #2
 80042ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80042be:	e01e      	b.n	80042fe <UART_SetConfig+0x2e6>
 80042c0:	2304      	movs	r3, #4
 80042c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80042c6:	e01a      	b.n	80042fe <UART_SetConfig+0x2e6>
 80042c8:	2308      	movs	r3, #8
 80042ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80042ce:	e016      	b.n	80042fe <UART_SetConfig+0x2e6>
 80042d0:	2310      	movs	r3, #16
 80042d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80042d6:	e012      	b.n	80042fe <UART_SetConfig+0x2e6>
 80042d8:	efff69f3 	.word	0xefff69f3
 80042dc:	40008000 	.word	0x40008000
 80042e0:	40013800 	.word	0x40013800
 80042e4:	40021000 	.word	0x40021000
 80042e8:	40004400 	.word	0x40004400
 80042ec:	40004800 	.word	0x40004800
 80042f0:	40004c00 	.word	0x40004c00
 80042f4:	40005000 	.word	0x40005000
 80042f8:	2310      	movs	r3, #16
 80042fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a9f      	ldr	r2, [pc, #636]	; (8004580 <UART_SetConfig+0x568>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d17a      	bne.n	80043fe <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004308:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800430c:	2b08      	cmp	r3, #8
 800430e:	d824      	bhi.n	800435a <UART_SetConfig+0x342>
 8004310:	a201      	add	r2, pc, #4	; (adr r2, 8004318 <UART_SetConfig+0x300>)
 8004312:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004316:	bf00      	nop
 8004318:	0800433d 	.word	0x0800433d
 800431c:	0800435b 	.word	0x0800435b
 8004320:	08004345 	.word	0x08004345
 8004324:	0800435b 	.word	0x0800435b
 8004328:	0800434b 	.word	0x0800434b
 800432c:	0800435b 	.word	0x0800435b
 8004330:	0800435b 	.word	0x0800435b
 8004334:	0800435b 	.word	0x0800435b
 8004338:	08004353 	.word	0x08004353
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800433c:	f7ff f84c 	bl	80033d8 <HAL_RCC_GetPCLK1Freq>
 8004340:	61f8      	str	r0, [r7, #28]
        break;
 8004342:	e010      	b.n	8004366 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004344:	4b8f      	ldr	r3, [pc, #572]	; (8004584 <UART_SetConfig+0x56c>)
 8004346:	61fb      	str	r3, [r7, #28]
        break;
 8004348:	e00d      	b.n	8004366 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800434a:	f7fe ffad 	bl	80032a8 <HAL_RCC_GetSysClockFreq>
 800434e:	61f8      	str	r0, [r7, #28]
        break;
 8004350:	e009      	b.n	8004366 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004352:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004356:	61fb      	str	r3, [r7, #28]
        break;
 8004358:	e005      	b.n	8004366 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800435a:	2300      	movs	r3, #0
 800435c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800435e:	2301      	movs	r3, #1
 8004360:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004364:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004366:	69fb      	ldr	r3, [r7, #28]
 8004368:	2b00      	cmp	r3, #0
 800436a:	f000 80fb 	beq.w	8004564 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	685a      	ldr	r2, [r3, #4]
 8004372:	4613      	mov	r3, r2
 8004374:	005b      	lsls	r3, r3, #1
 8004376:	4413      	add	r3, r2
 8004378:	69fa      	ldr	r2, [r7, #28]
 800437a:	429a      	cmp	r2, r3
 800437c:	d305      	bcc.n	800438a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004384:	69fa      	ldr	r2, [r7, #28]
 8004386:	429a      	cmp	r2, r3
 8004388:	d903      	bls.n	8004392 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004390:	e0e8      	b.n	8004564 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004392:	69fb      	ldr	r3, [r7, #28]
 8004394:	2200      	movs	r2, #0
 8004396:	461c      	mov	r4, r3
 8004398:	4615      	mov	r5, r2
 800439a:	f04f 0200 	mov.w	r2, #0
 800439e:	f04f 0300 	mov.w	r3, #0
 80043a2:	022b      	lsls	r3, r5, #8
 80043a4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80043a8:	0222      	lsls	r2, r4, #8
 80043aa:	68f9      	ldr	r1, [r7, #12]
 80043ac:	6849      	ldr	r1, [r1, #4]
 80043ae:	0849      	lsrs	r1, r1, #1
 80043b0:	2000      	movs	r0, #0
 80043b2:	4688      	mov	r8, r1
 80043b4:	4681      	mov	r9, r0
 80043b6:	eb12 0a08 	adds.w	sl, r2, r8
 80043ba:	eb43 0b09 	adc.w	fp, r3, r9
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	2200      	movs	r2, #0
 80043c4:	603b      	str	r3, [r7, #0]
 80043c6:	607a      	str	r2, [r7, #4]
 80043c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80043cc:	4650      	mov	r0, sl
 80043ce:	4659      	mov	r1, fp
 80043d0:	f7fb ff9e 	bl	8000310 <__aeabi_uldivmod>
 80043d4:	4602      	mov	r2, r0
 80043d6:	460b      	mov	r3, r1
 80043d8:	4613      	mov	r3, r2
 80043da:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80043dc:	69bb      	ldr	r3, [r7, #24]
 80043de:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80043e2:	d308      	bcc.n	80043f6 <UART_SetConfig+0x3de>
 80043e4:	69bb      	ldr	r3, [r7, #24]
 80043e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80043ea:	d204      	bcs.n	80043f6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	69ba      	ldr	r2, [r7, #24]
 80043f2:	60da      	str	r2, [r3, #12]
 80043f4:	e0b6      	b.n	8004564 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80043fc:	e0b2      	b.n	8004564 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	69db      	ldr	r3, [r3, #28]
 8004402:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004406:	d15e      	bne.n	80044c6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004408:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800440c:	2b08      	cmp	r3, #8
 800440e:	d828      	bhi.n	8004462 <UART_SetConfig+0x44a>
 8004410:	a201      	add	r2, pc, #4	; (adr r2, 8004418 <UART_SetConfig+0x400>)
 8004412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004416:	bf00      	nop
 8004418:	0800443d 	.word	0x0800443d
 800441c:	08004445 	.word	0x08004445
 8004420:	0800444d 	.word	0x0800444d
 8004424:	08004463 	.word	0x08004463
 8004428:	08004453 	.word	0x08004453
 800442c:	08004463 	.word	0x08004463
 8004430:	08004463 	.word	0x08004463
 8004434:	08004463 	.word	0x08004463
 8004438:	0800445b 	.word	0x0800445b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800443c:	f7fe ffcc 	bl	80033d8 <HAL_RCC_GetPCLK1Freq>
 8004440:	61f8      	str	r0, [r7, #28]
        break;
 8004442:	e014      	b.n	800446e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004444:	f7fe ffde 	bl	8003404 <HAL_RCC_GetPCLK2Freq>
 8004448:	61f8      	str	r0, [r7, #28]
        break;
 800444a:	e010      	b.n	800446e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800444c:	4b4d      	ldr	r3, [pc, #308]	; (8004584 <UART_SetConfig+0x56c>)
 800444e:	61fb      	str	r3, [r7, #28]
        break;
 8004450:	e00d      	b.n	800446e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004452:	f7fe ff29 	bl	80032a8 <HAL_RCC_GetSysClockFreq>
 8004456:	61f8      	str	r0, [r7, #28]
        break;
 8004458:	e009      	b.n	800446e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800445a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800445e:	61fb      	str	r3, [r7, #28]
        break;
 8004460:	e005      	b.n	800446e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004462:	2300      	movs	r3, #0
 8004464:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800446c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800446e:	69fb      	ldr	r3, [r7, #28]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d077      	beq.n	8004564 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004474:	69fb      	ldr	r3, [r7, #28]
 8004476:	005a      	lsls	r2, r3, #1
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	085b      	lsrs	r3, r3, #1
 800447e:	441a      	add	r2, r3
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	fbb2 f3f3 	udiv	r3, r2, r3
 8004488:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800448a:	69bb      	ldr	r3, [r7, #24]
 800448c:	2b0f      	cmp	r3, #15
 800448e:	d916      	bls.n	80044be <UART_SetConfig+0x4a6>
 8004490:	69bb      	ldr	r3, [r7, #24]
 8004492:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004496:	d212      	bcs.n	80044be <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004498:	69bb      	ldr	r3, [r7, #24]
 800449a:	b29b      	uxth	r3, r3
 800449c:	f023 030f 	bic.w	r3, r3, #15
 80044a0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80044a2:	69bb      	ldr	r3, [r7, #24]
 80044a4:	085b      	lsrs	r3, r3, #1
 80044a6:	b29b      	uxth	r3, r3
 80044a8:	f003 0307 	and.w	r3, r3, #7
 80044ac:	b29a      	uxth	r2, r3
 80044ae:	8afb      	ldrh	r3, [r7, #22]
 80044b0:	4313      	orrs	r3, r2
 80044b2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	8afa      	ldrh	r2, [r7, #22]
 80044ba:	60da      	str	r2, [r3, #12]
 80044bc:	e052      	b.n	8004564 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80044c4:	e04e      	b.n	8004564 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80044c6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80044ca:	2b08      	cmp	r3, #8
 80044cc:	d827      	bhi.n	800451e <UART_SetConfig+0x506>
 80044ce:	a201      	add	r2, pc, #4	; (adr r2, 80044d4 <UART_SetConfig+0x4bc>)
 80044d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044d4:	080044f9 	.word	0x080044f9
 80044d8:	08004501 	.word	0x08004501
 80044dc:	08004509 	.word	0x08004509
 80044e0:	0800451f 	.word	0x0800451f
 80044e4:	0800450f 	.word	0x0800450f
 80044e8:	0800451f 	.word	0x0800451f
 80044ec:	0800451f 	.word	0x0800451f
 80044f0:	0800451f 	.word	0x0800451f
 80044f4:	08004517 	.word	0x08004517
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80044f8:	f7fe ff6e 	bl	80033d8 <HAL_RCC_GetPCLK1Freq>
 80044fc:	61f8      	str	r0, [r7, #28]
        break;
 80044fe:	e014      	b.n	800452a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004500:	f7fe ff80 	bl	8003404 <HAL_RCC_GetPCLK2Freq>
 8004504:	61f8      	str	r0, [r7, #28]
        break;
 8004506:	e010      	b.n	800452a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004508:	4b1e      	ldr	r3, [pc, #120]	; (8004584 <UART_SetConfig+0x56c>)
 800450a:	61fb      	str	r3, [r7, #28]
        break;
 800450c:	e00d      	b.n	800452a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800450e:	f7fe fecb 	bl	80032a8 <HAL_RCC_GetSysClockFreq>
 8004512:	61f8      	str	r0, [r7, #28]
        break;
 8004514:	e009      	b.n	800452a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004516:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800451a:	61fb      	str	r3, [r7, #28]
        break;
 800451c:	e005      	b.n	800452a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800451e:	2300      	movs	r3, #0
 8004520:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004528:	bf00      	nop
    }

    if (pclk != 0U)
 800452a:	69fb      	ldr	r3, [r7, #28]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d019      	beq.n	8004564 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	085a      	lsrs	r2, r3, #1
 8004536:	69fb      	ldr	r3, [r7, #28]
 8004538:	441a      	add	r2, r3
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004542:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004544:	69bb      	ldr	r3, [r7, #24]
 8004546:	2b0f      	cmp	r3, #15
 8004548:	d909      	bls.n	800455e <UART_SetConfig+0x546>
 800454a:	69bb      	ldr	r3, [r7, #24]
 800454c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004550:	d205      	bcs.n	800455e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004552:	69bb      	ldr	r3, [r7, #24]
 8004554:	b29a      	uxth	r2, r3
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	60da      	str	r2, [r3, #12]
 800455c:	e002      	b.n	8004564 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	2200      	movs	r2, #0
 8004568:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2200      	movs	r2, #0
 800456e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004570:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8004574:	4618      	mov	r0, r3
 8004576:	3728      	adds	r7, #40	; 0x28
 8004578:	46bd      	mov	sp, r7
 800457a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800457e:	bf00      	nop
 8004580:	40008000 	.word	0x40008000
 8004584:	00f42400 	.word	0x00f42400

08004588 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004588:	b480      	push	{r7}
 800458a:	b083      	sub	sp, #12
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004594:	f003 0308 	and.w	r3, r3, #8
 8004598:	2b00      	cmp	r3, #0
 800459a:	d00a      	beq.n	80045b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	430a      	orrs	r2, r1
 80045b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045b6:	f003 0301 	and.w	r3, r3, #1
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d00a      	beq.n	80045d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	430a      	orrs	r2, r1
 80045d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d8:	f003 0302 	and.w	r3, r3, #2
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d00a      	beq.n	80045f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	430a      	orrs	r2, r1
 80045f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045fa:	f003 0304 	and.w	r3, r3, #4
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d00a      	beq.n	8004618 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	430a      	orrs	r2, r1
 8004616:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800461c:	f003 0310 	and.w	r3, r3, #16
 8004620:	2b00      	cmp	r3, #0
 8004622:	d00a      	beq.n	800463a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	430a      	orrs	r2, r1
 8004638:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800463e:	f003 0320 	and.w	r3, r3, #32
 8004642:	2b00      	cmp	r3, #0
 8004644:	d00a      	beq.n	800465c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	430a      	orrs	r2, r1
 800465a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004660:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004664:	2b00      	cmp	r3, #0
 8004666:	d01a      	beq.n	800469e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	430a      	orrs	r2, r1
 800467c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004682:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004686:	d10a      	bne.n	800469e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	430a      	orrs	r2, r1
 800469c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d00a      	beq.n	80046c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	430a      	orrs	r2, r1
 80046be:	605a      	str	r2, [r3, #4]
  }
}
 80046c0:	bf00      	nop
 80046c2:	370c      	adds	r7, #12
 80046c4:	46bd      	mov	sp, r7
 80046c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ca:	4770      	bx	lr

080046cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b098      	sub	sp, #96	; 0x60
 80046d0:	af02      	add	r7, sp, #8
 80046d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2200      	movs	r2, #0
 80046d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80046dc:	f7fc ffb2 	bl	8001644 <HAL_GetTick>
 80046e0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f003 0308 	and.w	r3, r3, #8
 80046ec:	2b08      	cmp	r3, #8
 80046ee:	d12e      	bne.n	800474e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80046f0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80046f4:	9300      	str	r3, [sp, #0]
 80046f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80046f8:	2200      	movs	r2, #0
 80046fa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f000 f88c 	bl	800481c <UART_WaitOnFlagUntilTimeout>
 8004704:	4603      	mov	r3, r0
 8004706:	2b00      	cmp	r3, #0
 8004708:	d021      	beq.n	800474e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004712:	e853 3f00 	ldrex	r3, [r3]
 8004716:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004718:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800471a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800471e:	653b      	str	r3, [r7, #80]	; 0x50
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	461a      	mov	r2, r3
 8004726:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004728:	647b      	str	r3, [r7, #68]	; 0x44
 800472a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800472c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800472e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004730:	e841 2300 	strex	r3, r2, [r1]
 8004734:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004736:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004738:	2b00      	cmp	r3, #0
 800473a:	d1e6      	bne.n	800470a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2220      	movs	r2, #32
 8004740:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2200      	movs	r2, #0
 8004746:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800474a:	2303      	movs	r3, #3
 800474c:	e062      	b.n	8004814 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f003 0304 	and.w	r3, r3, #4
 8004758:	2b04      	cmp	r3, #4
 800475a:	d149      	bne.n	80047f0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800475c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004760:	9300      	str	r3, [sp, #0]
 8004762:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004764:	2200      	movs	r2, #0
 8004766:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f000 f856 	bl	800481c <UART_WaitOnFlagUntilTimeout>
 8004770:	4603      	mov	r3, r0
 8004772:	2b00      	cmp	r3, #0
 8004774:	d03c      	beq.n	80047f0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800477c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800477e:	e853 3f00 	ldrex	r3, [r3]
 8004782:	623b      	str	r3, [r7, #32]
   return(result);
 8004784:	6a3b      	ldr	r3, [r7, #32]
 8004786:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800478a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	461a      	mov	r2, r3
 8004792:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004794:	633b      	str	r3, [r7, #48]	; 0x30
 8004796:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004798:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800479a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800479c:	e841 2300 	strex	r3, r2, [r1]
 80047a0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80047a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d1e6      	bne.n	8004776 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	3308      	adds	r3, #8
 80047ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047b0:	693b      	ldr	r3, [r7, #16]
 80047b2:	e853 3f00 	ldrex	r3, [r3]
 80047b6:	60fb      	str	r3, [r7, #12]
   return(result);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	f023 0301 	bic.w	r3, r3, #1
 80047be:	64bb      	str	r3, [r7, #72]	; 0x48
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	3308      	adds	r3, #8
 80047c6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80047c8:	61fa      	str	r2, [r7, #28]
 80047ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047cc:	69b9      	ldr	r1, [r7, #24]
 80047ce:	69fa      	ldr	r2, [r7, #28]
 80047d0:	e841 2300 	strex	r3, r2, [r1]
 80047d4:	617b      	str	r3, [r7, #20]
   return(result);
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d1e5      	bne.n	80047a8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2220      	movs	r2, #32
 80047e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2200      	movs	r2, #0
 80047e8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80047ec:	2303      	movs	r3, #3
 80047ee:	e011      	b.n	8004814 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2220      	movs	r2, #32
 80047f4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2220      	movs	r2, #32
 80047fa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2200      	movs	r2, #0
 8004802:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2200      	movs	r2, #0
 8004808:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2200      	movs	r2, #0
 800480e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004812:	2300      	movs	r3, #0
}
 8004814:	4618      	mov	r0, r3
 8004816:	3758      	adds	r7, #88	; 0x58
 8004818:	46bd      	mov	sp, r7
 800481a:	bd80      	pop	{r7, pc}

0800481c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b084      	sub	sp, #16
 8004820:	af00      	add	r7, sp, #0
 8004822:	60f8      	str	r0, [r7, #12]
 8004824:	60b9      	str	r1, [r7, #8]
 8004826:	603b      	str	r3, [r7, #0]
 8004828:	4613      	mov	r3, r2
 800482a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800482c:	e049      	b.n	80048c2 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800482e:	69bb      	ldr	r3, [r7, #24]
 8004830:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004834:	d045      	beq.n	80048c2 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004836:	f7fc ff05 	bl	8001644 <HAL_GetTick>
 800483a:	4602      	mov	r2, r0
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	1ad3      	subs	r3, r2, r3
 8004840:	69ba      	ldr	r2, [r7, #24]
 8004842:	429a      	cmp	r2, r3
 8004844:	d302      	bcc.n	800484c <UART_WaitOnFlagUntilTimeout+0x30>
 8004846:	69bb      	ldr	r3, [r7, #24]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d101      	bne.n	8004850 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800484c:	2303      	movs	r3, #3
 800484e:	e048      	b.n	80048e2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f003 0304 	and.w	r3, r3, #4
 800485a:	2b00      	cmp	r3, #0
 800485c:	d031      	beq.n	80048c2 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	69db      	ldr	r3, [r3, #28]
 8004864:	f003 0308 	and.w	r3, r3, #8
 8004868:	2b08      	cmp	r3, #8
 800486a:	d110      	bne.n	800488e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	2208      	movs	r2, #8
 8004872:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004874:	68f8      	ldr	r0, [r7, #12]
 8004876:	f000 f838 	bl	80048ea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2208      	movs	r2, #8
 800487e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	2200      	movs	r2, #0
 8004886:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 800488a:	2301      	movs	r3, #1
 800488c:	e029      	b.n	80048e2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	69db      	ldr	r3, [r3, #28]
 8004894:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004898:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800489c:	d111      	bne.n	80048c2 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80048a6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80048a8:	68f8      	ldr	r0, [r7, #12]
 80048aa:	f000 f81e 	bl	80048ea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	2220      	movs	r2, #32
 80048b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2200      	movs	r2, #0
 80048ba:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80048be:	2303      	movs	r3, #3
 80048c0:	e00f      	b.n	80048e2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	69da      	ldr	r2, [r3, #28]
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	4013      	ands	r3, r2
 80048cc:	68ba      	ldr	r2, [r7, #8]
 80048ce:	429a      	cmp	r2, r3
 80048d0:	bf0c      	ite	eq
 80048d2:	2301      	moveq	r3, #1
 80048d4:	2300      	movne	r3, #0
 80048d6:	b2db      	uxtb	r3, r3
 80048d8:	461a      	mov	r2, r3
 80048da:	79fb      	ldrb	r3, [r7, #7]
 80048dc:	429a      	cmp	r2, r3
 80048de:	d0a6      	beq.n	800482e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80048e0:	2300      	movs	r3, #0
}
 80048e2:	4618      	mov	r0, r3
 80048e4:	3710      	adds	r7, #16
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bd80      	pop	{r7, pc}

080048ea <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80048ea:	b480      	push	{r7}
 80048ec:	b095      	sub	sp, #84	; 0x54
 80048ee:	af00      	add	r7, sp, #0
 80048f0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048fa:	e853 3f00 	ldrex	r3, [r3]
 80048fe:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004900:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004902:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004906:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	461a      	mov	r2, r3
 800490e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004910:	643b      	str	r3, [r7, #64]	; 0x40
 8004912:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004914:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004916:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004918:	e841 2300 	strex	r3, r2, [r1]
 800491c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800491e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004920:	2b00      	cmp	r3, #0
 8004922:	d1e6      	bne.n	80048f2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	3308      	adds	r3, #8
 800492a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800492c:	6a3b      	ldr	r3, [r7, #32]
 800492e:	e853 3f00 	ldrex	r3, [r3]
 8004932:	61fb      	str	r3, [r7, #28]
   return(result);
 8004934:	69fb      	ldr	r3, [r7, #28]
 8004936:	f023 0301 	bic.w	r3, r3, #1
 800493a:	64bb      	str	r3, [r7, #72]	; 0x48
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	3308      	adds	r3, #8
 8004942:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004944:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004946:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004948:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800494a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800494c:	e841 2300 	strex	r3, r2, [r1]
 8004950:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004954:	2b00      	cmp	r3, #0
 8004956:	d1e5      	bne.n	8004924 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800495c:	2b01      	cmp	r3, #1
 800495e:	d118      	bne.n	8004992 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	e853 3f00 	ldrex	r3, [r3]
 800496c:	60bb      	str	r3, [r7, #8]
   return(result);
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	f023 0310 	bic.w	r3, r3, #16
 8004974:	647b      	str	r3, [r7, #68]	; 0x44
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	461a      	mov	r2, r3
 800497c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800497e:	61bb      	str	r3, [r7, #24]
 8004980:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004982:	6979      	ldr	r1, [r7, #20]
 8004984:	69ba      	ldr	r2, [r7, #24]
 8004986:	e841 2300 	strex	r3, r2, [r1]
 800498a:	613b      	str	r3, [r7, #16]
   return(result);
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d1e6      	bne.n	8004960 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2220      	movs	r2, #32
 8004996:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2200      	movs	r2, #0
 800499e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2200      	movs	r2, #0
 80049a4:	669a      	str	r2, [r3, #104]	; 0x68
}
 80049a6:	bf00      	nop
 80049a8:	3754      	adds	r7, #84	; 0x54
 80049aa:	46bd      	mov	sp, r7
 80049ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b0:	4770      	bx	lr
	...

080049b4 <siprintf>:
 80049b4:	b40e      	push	{r1, r2, r3}
 80049b6:	b500      	push	{lr}
 80049b8:	b09c      	sub	sp, #112	; 0x70
 80049ba:	ab1d      	add	r3, sp, #116	; 0x74
 80049bc:	9002      	str	r0, [sp, #8]
 80049be:	9006      	str	r0, [sp, #24]
 80049c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80049c4:	4809      	ldr	r0, [pc, #36]	; (80049ec <siprintf+0x38>)
 80049c6:	9107      	str	r1, [sp, #28]
 80049c8:	9104      	str	r1, [sp, #16]
 80049ca:	4909      	ldr	r1, [pc, #36]	; (80049f0 <siprintf+0x3c>)
 80049cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80049d0:	9105      	str	r1, [sp, #20]
 80049d2:	6800      	ldr	r0, [r0, #0]
 80049d4:	9301      	str	r3, [sp, #4]
 80049d6:	a902      	add	r1, sp, #8
 80049d8:	f000 f89a 	bl	8004b10 <_svfiprintf_r>
 80049dc:	9b02      	ldr	r3, [sp, #8]
 80049de:	2200      	movs	r2, #0
 80049e0:	701a      	strb	r2, [r3, #0]
 80049e2:	b01c      	add	sp, #112	; 0x70
 80049e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80049e8:	b003      	add	sp, #12
 80049ea:	4770      	bx	lr
 80049ec:	20000058 	.word	0x20000058
 80049f0:	ffff0208 	.word	0xffff0208

080049f4 <memset>:
 80049f4:	4402      	add	r2, r0
 80049f6:	4603      	mov	r3, r0
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d100      	bne.n	80049fe <memset+0xa>
 80049fc:	4770      	bx	lr
 80049fe:	f803 1b01 	strb.w	r1, [r3], #1
 8004a02:	e7f9      	b.n	80049f8 <memset+0x4>

08004a04 <__errno>:
 8004a04:	4b01      	ldr	r3, [pc, #4]	; (8004a0c <__errno+0x8>)
 8004a06:	6818      	ldr	r0, [r3, #0]
 8004a08:	4770      	bx	lr
 8004a0a:	bf00      	nop
 8004a0c:	20000058 	.word	0x20000058

08004a10 <__libc_init_array>:
 8004a10:	b570      	push	{r4, r5, r6, lr}
 8004a12:	4d0d      	ldr	r5, [pc, #52]	; (8004a48 <__libc_init_array+0x38>)
 8004a14:	4c0d      	ldr	r4, [pc, #52]	; (8004a4c <__libc_init_array+0x3c>)
 8004a16:	1b64      	subs	r4, r4, r5
 8004a18:	10a4      	asrs	r4, r4, #2
 8004a1a:	2600      	movs	r6, #0
 8004a1c:	42a6      	cmp	r6, r4
 8004a1e:	d109      	bne.n	8004a34 <__libc_init_array+0x24>
 8004a20:	4d0b      	ldr	r5, [pc, #44]	; (8004a50 <__libc_init_array+0x40>)
 8004a22:	4c0c      	ldr	r4, [pc, #48]	; (8004a54 <__libc_init_array+0x44>)
 8004a24:	f000 fc6a 	bl	80052fc <_init>
 8004a28:	1b64      	subs	r4, r4, r5
 8004a2a:	10a4      	asrs	r4, r4, #2
 8004a2c:	2600      	movs	r6, #0
 8004a2e:	42a6      	cmp	r6, r4
 8004a30:	d105      	bne.n	8004a3e <__libc_init_array+0x2e>
 8004a32:	bd70      	pop	{r4, r5, r6, pc}
 8004a34:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a38:	4798      	blx	r3
 8004a3a:	3601      	adds	r6, #1
 8004a3c:	e7ee      	b.n	8004a1c <__libc_init_array+0xc>
 8004a3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a42:	4798      	blx	r3
 8004a44:	3601      	adds	r6, #1
 8004a46:	e7f2      	b.n	8004a2e <__libc_init_array+0x1e>
 8004a48:	080053a4 	.word	0x080053a4
 8004a4c:	080053a4 	.word	0x080053a4
 8004a50:	080053a4 	.word	0x080053a4
 8004a54:	080053a8 	.word	0x080053a8

08004a58 <__retarget_lock_acquire_recursive>:
 8004a58:	4770      	bx	lr

08004a5a <__retarget_lock_release_recursive>:
 8004a5a:	4770      	bx	lr

08004a5c <__ssputs_r>:
 8004a5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a60:	688e      	ldr	r6, [r1, #8]
 8004a62:	461f      	mov	r7, r3
 8004a64:	42be      	cmp	r6, r7
 8004a66:	680b      	ldr	r3, [r1, #0]
 8004a68:	4682      	mov	sl, r0
 8004a6a:	460c      	mov	r4, r1
 8004a6c:	4690      	mov	r8, r2
 8004a6e:	d82c      	bhi.n	8004aca <__ssputs_r+0x6e>
 8004a70:	898a      	ldrh	r2, [r1, #12]
 8004a72:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004a76:	d026      	beq.n	8004ac6 <__ssputs_r+0x6a>
 8004a78:	6965      	ldr	r5, [r4, #20]
 8004a7a:	6909      	ldr	r1, [r1, #16]
 8004a7c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004a80:	eba3 0901 	sub.w	r9, r3, r1
 8004a84:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004a88:	1c7b      	adds	r3, r7, #1
 8004a8a:	444b      	add	r3, r9
 8004a8c:	106d      	asrs	r5, r5, #1
 8004a8e:	429d      	cmp	r5, r3
 8004a90:	bf38      	it	cc
 8004a92:	461d      	movcc	r5, r3
 8004a94:	0553      	lsls	r3, r2, #21
 8004a96:	d527      	bpl.n	8004ae8 <__ssputs_r+0x8c>
 8004a98:	4629      	mov	r1, r5
 8004a9a:	f000 f957 	bl	8004d4c <_malloc_r>
 8004a9e:	4606      	mov	r6, r0
 8004aa0:	b360      	cbz	r0, 8004afc <__ssputs_r+0xa0>
 8004aa2:	6921      	ldr	r1, [r4, #16]
 8004aa4:	464a      	mov	r2, r9
 8004aa6:	f000 fbc7 	bl	8005238 <memcpy>
 8004aaa:	89a3      	ldrh	r3, [r4, #12]
 8004aac:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004ab0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ab4:	81a3      	strh	r3, [r4, #12]
 8004ab6:	6126      	str	r6, [r4, #16]
 8004ab8:	6165      	str	r5, [r4, #20]
 8004aba:	444e      	add	r6, r9
 8004abc:	eba5 0509 	sub.w	r5, r5, r9
 8004ac0:	6026      	str	r6, [r4, #0]
 8004ac2:	60a5      	str	r5, [r4, #8]
 8004ac4:	463e      	mov	r6, r7
 8004ac6:	42be      	cmp	r6, r7
 8004ac8:	d900      	bls.n	8004acc <__ssputs_r+0x70>
 8004aca:	463e      	mov	r6, r7
 8004acc:	6820      	ldr	r0, [r4, #0]
 8004ace:	4632      	mov	r2, r6
 8004ad0:	4641      	mov	r1, r8
 8004ad2:	f000 fb86 	bl	80051e2 <memmove>
 8004ad6:	68a3      	ldr	r3, [r4, #8]
 8004ad8:	1b9b      	subs	r3, r3, r6
 8004ada:	60a3      	str	r3, [r4, #8]
 8004adc:	6823      	ldr	r3, [r4, #0]
 8004ade:	4433      	add	r3, r6
 8004ae0:	6023      	str	r3, [r4, #0]
 8004ae2:	2000      	movs	r0, #0
 8004ae4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ae8:	462a      	mov	r2, r5
 8004aea:	f000 fb4b 	bl	8005184 <_realloc_r>
 8004aee:	4606      	mov	r6, r0
 8004af0:	2800      	cmp	r0, #0
 8004af2:	d1e0      	bne.n	8004ab6 <__ssputs_r+0x5a>
 8004af4:	6921      	ldr	r1, [r4, #16]
 8004af6:	4650      	mov	r0, sl
 8004af8:	f000 fbac 	bl	8005254 <_free_r>
 8004afc:	230c      	movs	r3, #12
 8004afe:	f8ca 3000 	str.w	r3, [sl]
 8004b02:	89a3      	ldrh	r3, [r4, #12]
 8004b04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b08:	81a3      	strh	r3, [r4, #12]
 8004b0a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004b0e:	e7e9      	b.n	8004ae4 <__ssputs_r+0x88>

08004b10 <_svfiprintf_r>:
 8004b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b14:	4698      	mov	r8, r3
 8004b16:	898b      	ldrh	r3, [r1, #12]
 8004b18:	061b      	lsls	r3, r3, #24
 8004b1a:	b09d      	sub	sp, #116	; 0x74
 8004b1c:	4607      	mov	r7, r0
 8004b1e:	460d      	mov	r5, r1
 8004b20:	4614      	mov	r4, r2
 8004b22:	d50e      	bpl.n	8004b42 <_svfiprintf_r+0x32>
 8004b24:	690b      	ldr	r3, [r1, #16]
 8004b26:	b963      	cbnz	r3, 8004b42 <_svfiprintf_r+0x32>
 8004b28:	2140      	movs	r1, #64	; 0x40
 8004b2a:	f000 f90f 	bl	8004d4c <_malloc_r>
 8004b2e:	6028      	str	r0, [r5, #0]
 8004b30:	6128      	str	r0, [r5, #16]
 8004b32:	b920      	cbnz	r0, 8004b3e <_svfiprintf_r+0x2e>
 8004b34:	230c      	movs	r3, #12
 8004b36:	603b      	str	r3, [r7, #0]
 8004b38:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004b3c:	e0d0      	b.n	8004ce0 <_svfiprintf_r+0x1d0>
 8004b3e:	2340      	movs	r3, #64	; 0x40
 8004b40:	616b      	str	r3, [r5, #20]
 8004b42:	2300      	movs	r3, #0
 8004b44:	9309      	str	r3, [sp, #36]	; 0x24
 8004b46:	2320      	movs	r3, #32
 8004b48:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004b4c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004b50:	2330      	movs	r3, #48	; 0x30
 8004b52:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004cf8 <_svfiprintf_r+0x1e8>
 8004b56:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004b5a:	f04f 0901 	mov.w	r9, #1
 8004b5e:	4623      	mov	r3, r4
 8004b60:	469a      	mov	sl, r3
 8004b62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004b66:	b10a      	cbz	r2, 8004b6c <_svfiprintf_r+0x5c>
 8004b68:	2a25      	cmp	r2, #37	; 0x25
 8004b6a:	d1f9      	bne.n	8004b60 <_svfiprintf_r+0x50>
 8004b6c:	ebba 0b04 	subs.w	fp, sl, r4
 8004b70:	d00b      	beq.n	8004b8a <_svfiprintf_r+0x7a>
 8004b72:	465b      	mov	r3, fp
 8004b74:	4622      	mov	r2, r4
 8004b76:	4629      	mov	r1, r5
 8004b78:	4638      	mov	r0, r7
 8004b7a:	f7ff ff6f 	bl	8004a5c <__ssputs_r>
 8004b7e:	3001      	adds	r0, #1
 8004b80:	f000 80a9 	beq.w	8004cd6 <_svfiprintf_r+0x1c6>
 8004b84:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004b86:	445a      	add	r2, fp
 8004b88:	9209      	str	r2, [sp, #36]	; 0x24
 8004b8a:	f89a 3000 	ldrb.w	r3, [sl]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	f000 80a1 	beq.w	8004cd6 <_svfiprintf_r+0x1c6>
 8004b94:	2300      	movs	r3, #0
 8004b96:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004b9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004b9e:	f10a 0a01 	add.w	sl, sl, #1
 8004ba2:	9304      	str	r3, [sp, #16]
 8004ba4:	9307      	str	r3, [sp, #28]
 8004ba6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004baa:	931a      	str	r3, [sp, #104]	; 0x68
 8004bac:	4654      	mov	r4, sl
 8004bae:	2205      	movs	r2, #5
 8004bb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004bb4:	4850      	ldr	r0, [pc, #320]	; (8004cf8 <_svfiprintf_r+0x1e8>)
 8004bb6:	f7fb fb0b 	bl	80001d0 <memchr>
 8004bba:	9a04      	ldr	r2, [sp, #16]
 8004bbc:	b9d8      	cbnz	r0, 8004bf6 <_svfiprintf_r+0xe6>
 8004bbe:	06d0      	lsls	r0, r2, #27
 8004bc0:	bf44      	itt	mi
 8004bc2:	2320      	movmi	r3, #32
 8004bc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004bc8:	0711      	lsls	r1, r2, #28
 8004bca:	bf44      	itt	mi
 8004bcc:	232b      	movmi	r3, #43	; 0x2b
 8004bce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004bd2:	f89a 3000 	ldrb.w	r3, [sl]
 8004bd6:	2b2a      	cmp	r3, #42	; 0x2a
 8004bd8:	d015      	beq.n	8004c06 <_svfiprintf_r+0xf6>
 8004bda:	9a07      	ldr	r2, [sp, #28]
 8004bdc:	4654      	mov	r4, sl
 8004bde:	2000      	movs	r0, #0
 8004be0:	f04f 0c0a 	mov.w	ip, #10
 8004be4:	4621      	mov	r1, r4
 8004be6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004bea:	3b30      	subs	r3, #48	; 0x30
 8004bec:	2b09      	cmp	r3, #9
 8004bee:	d94d      	bls.n	8004c8c <_svfiprintf_r+0x17c>
 8004bf0:	b1b0      	cbz	r0, 8004c20 <_svfiprintf_r+0x110>
 8004bf2:	9207      	str	r2, [sp, #28]
 8004bf4:	e014      	b.n	8004c20 <_svfiprintf_r+0x110>
 8004bf6:	eba0 0308 	sub.w	r3, r0, r8
 8004bfa:	fa09 f303 	lsl.w	r3, r9, r3
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	9304      	str	r3, [sp, #16]
 8004c02:	46a2      	mov	sl, r4
 8004c04:	e7d2      	b.n	8004bac <_svfiprintf_r+0x9c>
 8004c06:	9b03      	ldr	r3, [sp, #12]
 8004c08:	1d19      	adds	r1, r3, #4
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	9103      	str	r1, [sp, #12]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	bfbb      	ittet	lt
 8004c12:	425b      	neglt	r3, r3
 8004c14:	f042 0202 	orrlt.w	r2, r2, #2
 8004c18:	9307      	strge	r3, [sp, #28]
 8004c1a:	9307      	strlt	r3, [sp, #28]
 8004c1c:	bfb8      	it	lt
 8004c1e:	9204      	strlt	r2, [sp, #16]
 8004c20:	7823      	ldrb	r3, [r4, #0]
 8004c22:	2b2e      	cmp	r3, #46	; 0x2e
 8004c24:	d10c      	bne.n	8004c40 <_svfiprintf_r+0x130>
 8004c26:	7863      	ldrb	r3, [r4, #1]
 8004c28:	2b2a      	cmp	r3, #42	; 0x2a
 8004c2a:	d134      	bne.n	8004c96 <_svfiprintf_r+0x186>
 8004c2c:	9b03      	ldr	r3, [sp, #12]
 8004c2e:	1d1a      	adds	r2, r3, #4
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	9203      	str	r2, [sp, #12]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	bfb8      	it	lt
 8004c38:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004c3c:	3402      	adds	r4, #2
 8004c3e:	9305      	str	r3, [sp, #20]
 8004c40:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8004d08 <_svfiprintf_r+0x1f8>
 8004c44:	7821      	ldrb	r1, [r4, #0]
 8004c46:	2203      	movs	r2, #3
 8004c48:	4650      	mov	r0, sl
 8004c4a:	f7fb fac1 	bl	80001d0 <memchr>
 8004c4e:	b138      	cbz	r0, 8004c60 <_svfiprintf_r+0x150>
 8004c50:	9b04      	ldr	r3, [sp, #16]
 8004c52:	eba0 000a 	sub.w	r0, r0, sl
 8004c56:	2240      	movs	r2, #64	; 0x40
 8004c58:	4082      	lsls	r2, r0
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	3401      	adds	r4, #1
 8004c5e:	9304      	str	r3, [sp, #16]
 8004c60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c64:	4825      	ldr	r0, [pc, #148]	; (8004cfc <_svfiprintf_r+0x1ec>)
 8004c66:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004c6a:	2206      	movs	r2, #6
 8004c6c:	f7fb fab0 	bl	80001d0 <memchr>
 8004c70:	2800      	cmp	r0, #0
 8004c72:	d038      	beq.n	8004ce6 <_svfiprintf_r+0x1d6>
 8004c74:	4b22      	ldr	r3, [pc, #136]	; (8004d00 <_svfiprintf_r+0x1f0>)
 8004c76:	bb1b      	cbnz	r3, 8004cc0 <_svfiprintf_r+0x1b0>
 8004c78:	9b03      	ldr	r3, [sp, #12]
 8004c7a:	3307      	adds	r3, #7
 8004c7c:	f023 0307 	bic.w	r3, r3, #7
 8004c80:	3308      	adds	r3, #8
 8004c82:	9303      	str	r3, [sp, #12]
 8004c84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c86:	4433      	add	r3, r6
 8004c88:	9309      	str	r3, [sp, #36]	; 0x24
 8004c8a:	e768      	b.n	8004b5e <_svfiprintf_r+0x4e>
 8004c8c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004c90:	460c      	mov	r4, r1
 8004c92:	2001      	movs	r0, #1
 8004c94:	e7a6      	b.n	8004be4 <_svfiprintf_r+0xd4>
 8004c96:	2300      	movs	r3, #0
 8004c98:	3401      	adds	r4, #1
 8004c9a:	9305      	str	r3, [sp, #20]
 8004c9c:	4619      	mov	r1, r3
 8004c9e:	f04f 0c0a 	mov.w	ip, #10
 8004ca2:	4620      	mov	r0, r4
 8004ca4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004ca8:	3a30      	subs	r2, #48	; 0x30
 8004caa:	2a09      	cmp	r2, #9
 8004cac:	d903      	bls.n	8004cb6 <_svfiprintf_r+0x1a6>
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d0c6      	beq.n	8004c40 <_svfiprintf_r+0x130>
 8004cb2:	9105      	str	r1, [sp, #20]
 8004cb4:	e7c4      	b.n	8004c40 <_svfiprintf_r+0x130>
 8004cb6:	fb0c 2101 	mla	r1, ip, r1, r2
 8004cba:	4604      	mov	r4, r0
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	e7f0      	b.n	8004ca2 <_svfiprintf_r+0x192>
 8004cc0:	ab03      	add	r3, sp, #12
 8004cc2:	9300      	str	r3, [sp, #0]
 8004cc4:	462a      	mov	r2, r5
 8004cc6:	4b0f      	ldr	r3, [pc, #60]	; (8004d04 <_svfiprintf_r+0x1f4>)
 8004cc8:	a904      	add	r1, sp, #16
 8004cca:	4638      	mov	r0, r7
 8004ccc:	f3af 8000 	nop.w
 8004cd0:	1c42      	adds	r2, r0, #1
 8004cd2:	4606      	mov	r6, r0
 8004cd4:	d1d6      	bne.n	8004c84 <_svfiprintf_r+0x174>
 8004cd6:	89ab      	ldrh	r3, [r5, #12]
 8004cd8:	065b      	lsls	r3, r3, #25
 8004cda:	f53f af2d 	bmi.w	8004b38 <_svfiprintf_r+0x28>
 8004cde:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004ce0:	b01d      	add	sp, #116	; 0x74
 8004ce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ce6:	ab03      	add	r3, sp, #12
 8004ce8:	9300      	str	r3, [sp, #0]
 8004cea:	462a      	mov	r2, r5
 8004cec:	4b05      	ldr	r3, [pc, #20]	; (8004d04 <_svfiprintf_r+0x1f4>)
 8004cee:	a904      	add	r1, sp, #16
 8004cf0:	4638      	mov	r0, r7
 8004cf2:	f000 f919 	bl	8004f28 <_printf_i>
 8004cf6:	e7eb      	b.n	8004cd0 <_svfiprintf_r+0x1c0>
 8004cf8:	08005368 	.word	0x08005368
 8004cfc:	08005372 	.word	0x08005372
 8004d00:	00000000 	.word	0x00000000
 8004d04:	08004a5d 	.word	0x08004a5d
 8004d08:	0800536e 	.word	0x0800536e

08004d0c <sbrk_aligned>:
 8004d0c:	b570      	push	{r4, r5, r6, lr}
 8004d0e:	4e0e      	ldr	r6, [pc, #56]	; (8004d48 <sbrk_aligned+0x3c>)
 8004d10:	460c      	mov	r4, r1
 8004d12:	6831      	ldr	r1, [r6, #0]
 8004d14:	4605      	mov	r5, r0
 8004d16:	b911      	cbnz	r1, 8004d1e <sbrk_aligned+0x12>
 8004d18:	f000 fa7e 	bl	8005218 <_sbrk_r>
 8004d1c:	6030      	str	r0, [r6, #0]
 8004d1e:	4621      	mov	r1, r4
 8004d20:	4628      	mov	r0, r5
 8004d22:	f000 fa79 	bl	8005218 <_sbrk_r>
 8004d26:	1c43      	adds	r3, r0, #1
 8004d28:	d00a      	beq.n	8004d40 <sbrk_aligned+0x34>
 8004d2a:	1cc4      	adds	r4, r0, #3
 8004d2c:	f024 0403 	bic.w	r4, r4, #3
 8004d30:	42a0      	cmp	r0, r4
 8004d32:	d007      	beq.n	8004d44 <sbrk_aligned+0x38>
 8004d34:	1a21      	subs	r1, r4, r0
 8004d36:	4628      	mov	r0, r5
 8004d38:	f000 fa6e 	bl	8005218 <_sbrk_r>
 8004d3c:	3001      	adds	r0, #1
 8004d3e:	d101      	bne.n	8004d44 <sbrk_aligned+0x38>
 8004d40:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004d44:	4620      	mov	r0, r4
 8004d46:	bd70      	pop	{r4, r5, r6, pc}
 8004d48:	2000029c 	.word	0x2000029c

08004d4c <_malloc_r>:
 8004d4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d50:	1ccd      	adds	r5, r1, #3
 8004d52:	f025 0503 	bic.w	r5, r5, #3
 8004d56:	3508      	adds	r5, #8
 8004d58:	2d0c      	cmp	r5, #12
 8004d5a:	bf38      	it	cc
 8004d5c:	250c      	movcc	r5, #12
 8004d5e:	2d00      	cmp	r5, #0
 8004d60:	4607      	mov	r7, r0
 8004d62:	db01      	blt.n	8004d68 <_malloc_r+0x1c>
 8004d64:	42a9      	cmp	r1, r5
 8004d66:	d905      	bls.n	8004d74 <_malloc_r+0x28>
 8004d68:	230c      	movs	r3, #12
 8004d6a:	603b      	str	r3, [r7, #0]
 8004d6c:	2600      	movs	r6, #0
 8004d6e:	4630      	mov	r0, r6
 8004d70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d74:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004e48 <_malloc_r+0xfc>
 8004d78:	f000 f9f8 	bl	800516c <__malloc_lock>
 8004d7c:	f8d8 3000 	ldr.w	r3, [r8]
 8004d80:	461c      	mov	r4, r3
 8004d82:	bb5c      	cbnz	r4, 8004ddc <_malloc_r+0x90>
 8004d84:	4629      	mov	r1, r5
 8004d86:	4638      	mov	r0, r7
 8004d88:	f7ff ffc0 	bl	8004d0c <sbrk_aligned>
 8004d8c:	1c43      	adds	r3, r0, #1
 8004d8e:	4604      	mov	r4, r0
 8004d90:	d155      	bne.n	8004e3e <_malloc_r+0xf2>
 8004d92:	f8d8 4000 	ldr.w	r4, [r8]
 8004d96:	4626      	mov	r6, r4
 8004d98:	2e00      	cmp	r6, #0
 8004d9a:	d145      	bne.n	8004e28 <_malloc_r+0xdc>
 8004d9c:	2c00      	cmp	r4, #0
 8004d9e:	d048      	beq.n	8004e32 <_malloc_r+0xe6>
 8004da0:	6823      	ldr	r3, [r4, #0]
 8004da2:	4631      	mov	r1, r6
 8004da4:	4638      	mov	r0, r7
 8004da6:	eb04 0903 	add.w	r9, r4, r3
 8004daa:	f000 fa35 	bl	8005218 <_sbrk_r>
 8004dae:	4581      	cmp	r9, r0
 8004db0:	d13f      	bne.n	8004e32 <_malloc_r+0xe6>
 8004db2:	6821      	ldr	r1, [r4, #0]
 8004db4:	1a6d      	subs	r5, r5, r1
 8004db6:	4629      	mov	r1, r5
 8004db8:	4638      	mov	r0, r7
 8004dba:	f7ff ffa7 	bl	8004d0c <sbrk_aligned>
 8004dbe:	3001      	adds	r0, #1
 8004dc0:	d037      	beq.n	8004e32 <_malloc_r+0xe6>
 8004dc2:	6823      	ldr	r3, [r4, #0]
 8004dc4:	442b      	add	r3, r5
 8004dc6:	6023      	str	r3, [r4, #0]
 8004dc8:	f8d8 3000 	ldr.w	r3, [r8]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d038      	beq.n	8004e42 <_malloc_r+0xf6>
 8004dd0:	685a      	ldr	r2, [r3, #4]
 8004dd2:	42a2      	cmp	r2, r4
 8004dd4:	d12b      	bne.n	8004e2e <_malloc_r+0xe2>
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	605a      	str	r2, [r3, #4]
 8004dda:	e00f      	b.n	8004dfc <_malloc_r+0xb0>
 8004ddc:	6822      	ldr	r2, [r4, #0]
 8004dde:	1b52      	subs	r2, r2, r5
 8004de0:	d41f      	bmi.n	8004e22 <_malloc_r+0xd6>
 8004de2:	2a0b      	cmp	r2, #11
 8004de4:	d917      	bls.n	8004e16 <_malloc_r+0xca>
 8004de6:	1961      	adds	r1, r4, r5
 8004de8:	42a3      	cmp	r3, r4
 8004dea:	6025      	str	r5, [r4, #0]
 8004dec:	bf18      	it	ne
 8004dee:	6059      	strne	r1, [r3, #4]
 8004df0:	6863      	ldr	r3, [r4, #4]
 8004df2:	bf08      	it	eq
 8004df4:	f8c8 1000 	streq.w	r1, [r8]
 8004df8:	5162      	str	r2, [r4, r5]
 8004dfa:	604b      	str	r3, [r1, #4]
 8004dfc:	4638      	mov	r0, r7
 8004dfe:	f104 060b 	add.w	r6, r4, #11
 8004e02:	f000 f9b9 	bl	8005178 <__malloc_unlock>
 8004e06:	f026 0607 	bic.w	r6, r6, #7
 8004e0a:	1d23      	adds	r3, r4, #4
 8004e0c:	1af2      	subs	r2, r6, r3
 8004e0e:	d0ae      	beq.n	8004d6e <_malloc_r+0x22>
 8004e10:	1b9b      	subs	r3, r3, r6
 8004e12:	50a3      	str	r3, [r4, r2]
 8004e14:	e7ab      	b.n	8004d6e <_malloc_r+0x22>
 8004e16:	42a3      	cmp	r3, r4
 8004e18:	6862      	ldr	r2, [r4, #4]
 8004e1a:	d1dd      	bne.n	8004dd8 <_malloc_r+0x8c>
 8004e1c:	f8c8 2000 	str.w	r2, [r8]
 8004e20:	e7ec      	b.n	8004dfc <_malloc_r+0xb0>
 8004e22:	4623      	mov	r3, r4
 8004e24:	6864      	ldr	r4, [r4, #4]
 8004e26:	e7ac      	b.n	8004d82 <_malloc_r+0x36>
 8004e28:	4634      	mov	r4, r6
 8004e2a:	6876      	ldr	r6, [r6, #4]
 8004e2c:	e7b4      	b.n	8004d98 <_malloc_r+0x4c>
 8004e2e:	4613      	mov	r3, r2
 8004e30:	e7cc      	b.n	8004dcc <_malloc_r+0x80>
 8004e32:	230c      	movs	r3, #12
 8004e34:	603b      	str	r3, [r7, #0]
 8004e36:	4638      	mov	r0, r7
 8004e38:	f000 f99e 	bl	8005178 <__malloc_unlock>
 8004e3c:	e797      	b.n	8004d6e <_malloc_r+0x22>
 8004e3e:	6025      	str	r5, [r4, #0]
 8004e40:	e7dc      	b.n	8004dfc <_malloc_r+0xb0>
 8004e42:	605b      	str	r3, [r3, #4]
 8004e44:	deff      	udf	#255	; 0xff
 8004e46:	bf00      	nop
 8004e48:	20000298 	.word	0x20000298

08004e4c <_printf_common>:
 8004e4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e50:	4616      	mov	r6, r2
 8004e52:	4699      	mov	r9, r3
 8004e54:	688a      	ldr	r2, [r1, #8]
 8004e56:	690b      	ldr	r3, [r1, #16]
 8004e58:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	bfb8      	it	lt
 8004e60:	4613      	movlt	r3, r2
 8004e62:	6033      	str	r3, [r6, #0]
 8004e64:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004e68:	4607      	mov	r7, r0
 8004e6a:	460c      	mov	r4, r1
 8004e6c:	b10a      	cbz	r2, 8004e72 <_printf_common+0x26>
 8004e6e:	3301      	adds	r3, #1
 8004e70:	6033      	str	r3, [r6, #0]
 8004e72:	6823      	ldr	r3, [r4, #0]
 8004e74:	0699      	lsls	r1, r3, #26
 8004e76:	bf42      	ittt	mi
 8004e78:	6833      	ldrmi	r3, [r6, #0]
 8004e7a:	3302      	addmi	r3, #2
 8004e7c:	6033      	strmi	r3, [r6, #0]
 8004e7e:	6825      	ldr	r5, [r4, #0]
 8004e80:	f015 0506 	ands.w	r5, r5, #6
 8004e84:	d106      	bne.n	8004e94 <_printf_common+0x48>
 8004e86:	f104 0a19 	add.w	sl, r4, #25
 8004e8a:	68e3      	ldr	r3, [r4, #12]
 8004e8c:	6832      	ldr	r2, [r6, #0]
 8004e8e:	1a9b      	subs	r3, r3, r2
 8004e90:	42ab      	cmp	r3, r5
 8004e92:	dc26      	bgt.n	8004ee2 <_printf_common+0x96>
 8004e94:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004e98:	1e13      	subs	r3, r2, #0
 8004e9a:	6822      	ldr	r2, [r4, #0]
 8004e9c:	bf18      	it	ne
 8004e9e:	2301      	movne	r3, #1
 8004ea0:	0692      	lsls	r2, r2, #26
 8004ea2:	d42b      	bmi.n	8004efc <_printf_common+0xb0>
 8004ea4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004ea8:	4649      	mov	r1, r9
 8004eaa:	4638      	mov	r0, r7
 8004eac:	47c0      	blx	r8
 8004eae:	3001      	adds	r0, #1
 8004eb0:	d01e      	beq.n	8004ef0 <_printf_common+0xa4>
 8004eb2:	6823      	ldr	r3, [r4, #0]
 8004eb4:	6922      	ldr	r2, [r4, #16]
 8004eb6:	f003 0306 	and.w	r3, r3, #6
 8004eba:	2b04      	cmp	r3, #4
 8004ebc:	bf02      	ittt	eq
 8004ebe:	68e5      	ldreq	r5, [r4, #12]
 8004ec0:	6833      	ldreq	r3, [r6, #0]
 8004ec2:	1aed      	subeq	r5, r5, r3
 8004ec4:	68a3      	ldr	r3, [r4, #8]
 8004ec6:	bf0c      	ite	eq
 8004ec8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ecc:	2500      	movne	r5, #0
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	bfc4      	itt	gt
 8004ed2:	1a9b      	subgt	r3, r3, r2
 8004ed4:	18ed      	addgt	r5, r5, r3
 8004ed6:	2600      	movs	r6, #0
 8004ed8:	341a      	adds	r4, #26
 8004eda:	42b5      	cmp	r5, r6
 8004edc:	d11a      	bne.n	8004f14 <_printf_common+0xc8>
 8004ede:	2000      	movs	r0, #0
 8004ee0:	e008      	b.n	8004ef4 <_printf_common+0xa8>
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	4652      	mov	r2, sl
 8004ee6:	4649      	mov	r1, r9
 8004ee8:	4638      	mov	r0, r7
 8004eea:	47c0      	blx	r8
 8004eec:	3001      	adds	r0, #1
 8004eee:	d103      	bne.n	8004ef8 <_printf_common+0xac>
 8004ef0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ef4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ef8:	3501      	adds	r5, #1
 8004efa:	e7c6      	b.n	8004e8a <_printf_common+0x3e>
 8004efc:	18e1      	adds	r1, r4, r3
 8004efe:	1c5a      	adds	r2, r3, #1
 8004f00:	2030      	movs	r0, #48	; 0x30
 8004f02:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004f06:	4422      	add	r2, r4
 8004f08:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004f0c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004f10:	3302      	adds	r3, #2
 8004f12:	e7c7      	b.n	8004ea4 <_printf_common+0x58>
 8004f14:	2301      	movs	r3, #1
 8004f16:	4622      	mov	r2, r4
 8004f18:	4649      	mov	r1, r9
 8004f1a:	4638      	mov	r0, r7
 8004f1c:	47c0      	blx	r8
 8004f1e:	3001      	adds	r0, #1
 8004f20:	d0e6      	beq.n	8004ef0 <_printf_common+0xa4>
 8004f22:	3601      	adds	r6, #1
 8004f24:	e7d9      	b.n	8004eda <_printf_common+0x8e>
	...

08004f28 <_printf_i>:
 8004f28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f2c:	7e0f      	ldrb	r7, [r1, #24]
 8004f2e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004f30:	2f78      	cmp	r7, #120	; 0x78
 8004f32:	4691      	mov	r9, r2
 8004f34:	4680      	mov	r8, r0
 8004f36:	460c      	mov	r4, r1
 8004f38:	469a      	mov	sl, r3
 8004f3a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004f3e:	d807      	bhi.n	8004f50 <_printf_i+0x28>
 8004f40:	2f62      	cmp	r7, #98	; 0x62
 8004f42:	d80a      	bhi.n	8004f5a <_printf_i+0x32>
 8004f44:	2f00      	cmp	r7, #0
 8004f46:	f000 80d4 	beq.w	80050f2 <_printf_i+0x1ca>
 8004f4a:	2f58      	cmp	r7, #88	; 0x58
 8004f4c:	f000 80c0 	beq.w	80050d0 <_printf_i+0x1a8>
 8004f50:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f54:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004f58:	e03a      	b.n	8004fd0 <_printf_i+0xa8>
 8004f5a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004f5e:	2b15      	cmp	r3, #21
 8004f60:	d8f6      	bhi.n	8004f50 <_printf_i+0x28>
 8004f62:	a101      	add	r1, pc, #4	; (adr r1, 8004f68 <_printf_i+0x40>)
 8004f64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004f68:	08004fc1 	.word	0x08004fc1
 8004f6c:	08004fd5 	.word	0x08004fd5
 8004f70:	08004f51 	.word	0x08004f51
 8004f74:	08004f51 	.word	0x08004f51
 8004f78:	08004f51 	.word	0x08004f51
 8004f7c:	08004f51 	.word	0x08004f51
 8004f80:	08004fd5 	.word	0x08004fd5
 8004f84:	08004f51 	.word	0x08004f51
 8004f88:	08004f51 	.word	0x08004f51
 8004f8c:	08004f51 	.word	0x08004f51
 8004f90:	08004f51 	.word	0x08004f51
 8004f94:	080050d9 	.word	0x080050d9
 8004f98:	08005001 	.word	0x08005001
 8004f9c:	08005093 	.word	0x08005093
 8004fa0:	08004f51 	.word	0x08004f51
 8004fa4:	08004f51 	.word	0x08004f51
 8004fa8:	080050fb 	.word	0x080050fb
 8004fac:	08004f51 	.word	0x08004f51
 8004fb0:	08005001 	.word	0x08005001
 8004fb4:	08004f51 	.word	0x08004f51
 8004fb8:	08004f51 	.word	0x08004f51
 8004fbc:	0800509b 	.word	0x0800509b
 8004fc0:	682b      	ldr	r3, [r5, #0]
 8004fc2:	1d1a      	adds	r2, r3, #4
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	602a      	str	r2, [r5, #0]
 8004fc8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004fcc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	e09f      	b.n	8005114 <_printf_i+0x1ec>
 8004fd4:	6820      	ldr	r0, [r4, #0]
 8004fd6:	682b      	ldr	r3, [r5, #0]
 8004fd8:	0607      	lsls	r7, r0, #24
 8004fda:	f103 0104 	add.w	r1, r3, #4
 8004fde:	6029      	str	r1, [r5, #0]
 8004fe0:	d501      	bpl.n	8004fe6 <_printf_i+0xbe>
 8004fe2:	681e      	ldr	r6, [r3, #0]
 8004fe4:	e003      	b.n	8004fee <_printf_i+0xc6>
 8004fe6:	0646      	lsls	r6, r0, #25
 8004fe8:	d5fb      	bpl.n	8004fe2 <_printf_i+0xba>
 8004fea:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004fee:	2e00      	cmp	r6, #0
 8004ff0:	da03      	bge.n	8004ffa <_printf_i+0xd2>
 8004ff2:	232d      	movs	r3, #45	; 0x2d
 8004ff4:	4276      	negs	r6, r6
 8004ff6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ffa:	485a      	ldr	r0, [pc, #360]	; (8005164 <_printf_i+0x23c>)
 8004ffc:	230a      	movs	r3, #10
 8004ffe:	e012      	b.n	8005026 <_printf_i+0xfe>
 8005000:	682b      	ldr	r3, [r5, #0]
 8005002:	6820      	ldr	r0, [r4, #0]
 8005004:	1d19      	adds	r1, r3, #4
 8005006:	6029      	str	r1, [r5, #0]
 8005008:	0605      	lsls	r5, r0, #24
 800500a:	d501      	bpl.n	8005010 <_printf_i+0xe8>
 800500c:	681e      	ldr	r6, [r3, #0]
 800500e:	e002      	b.n	8005016 <_printf_i+0xee>
 8005010:	0641      	lsls	r1, r0, #25
 8005012:	d5fb      	bpl.n	800500c <_printf_i+0xe4>
 8005014:	881e      	ldrh	r6, [r3, #0]
 8005016:	4853      	ldr	r0, [pc, #332]	; (8005164 <_printf_i+0x23c>)
 8005018:	2f6f      	cmp	r7, #111	; 0x6f
 800501a:	bf0c      	ite	eq
 800501c:	2308      	moveq	r3, #8
 800501e:	230a      	movne	r3, #10
 8005020:	2100      	movs	r1, #0
 8005022:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005026:	6865      	ldr	r5, [r4, #4]
 8005028:	60a5      	str	r5, [r4, #8]
 800502a:	2d00      	cmp	r5, #0
 800502c:	bfa2      	ittt	ge
 800502e:	6821      	ldrge	r1, [r4, #0]
 8005030:	f021 0104 	bicge.w	r1, r1, #4
 8005034:	6021      	strge	r1, [r4, #0]
 8005036:	b90e      	cbnz	r6, 800503c <_printf_i+0x114>
 8005038:	2d00      	cmp	r5, #0
 800503a:	d04b      	beq.n	80050d4 <_printf_i+0x1ac>
 800503c:	4615      	mov	r5, r2
 800503e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005042:	fb03 6711 	mls	r7, r3, r1, r6
 8005046:	5dc7      	ldrb	r7, [r0, r7]
 8005048:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800504c:	4637      	mov	r7, r6
 800504e:	42bb      	cmp	r3, r7
 8005050:	460e      	mov	r6, r1
 8005052:	d9f4      	bls.n	800503e <_printf_i+0x116>
 8005054:	2b08      	cmp	r3, #8
 8005056:	d10b      	bne.n	8005070 <_printf_i+0x148>
 8005058:	6823      	ldr	r3, [r4, #0]
 800505a:	07de      	lsls	r6, r3, #31
 800505c:	d508      	bpl.n	8005070 <_printf_i+0x148>
 800505e:	6923      	ldr	r3, [r4, #16]
 8005060:	6861      	ldr	r1, [r4, #4]
 8005062:	4299      	cmp	r1, r3
 8005064:	bfde      	ittt	le
 8005066:	2330      	movle	r3, #48	; 0x30
 8005068:	f805 3c01 	strble.w	r3, [r5, #-1]
 800506c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005070:	1b52      	subs	r2, r2, r5
 8005072:	6122      	str	r2, [r4, #16]
 8005074:	f8cd a000 	str.w	sl, [sp]
 8005078:	464b      	mov	r3, r9
 800507a:	aa03      	add	r2, sp, #12
 800507c:	4621      	mov	r1, r4
 800507e:	4640      	mov	r0, r8
 8005080:	f7ff fee4 	bl	8004e4c <_printf_common>
 8005084:	3001      	adds	r0, #1
 8005086:	d14a      	bne.n	800511e <_printf_i+0x1f6>
 8005088:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800508c:	b004      	add	sp, #16
 800508e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005092:	6823      	ldr	r3, [r4, #0]
 8005094:	f043 0320 	orr.w	r3, r3, #32
 8005098:	6023      	str	r3, [r4, #0]
 800509a:	4833      	ldr	r0, [pc, #204]	; (8005168 <_printf_i+0x240>)
 800509c:	2778      	movs	r7, #120	; 0x78
 800509e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80050a2:	6823      	ldr	r3, [r4, #0]
 80050a4:	6829      	ldr	r1, [r5, #0]
 80050a6:	061f      	lsls	r7, r3, #24
 80050a8:	f851 6b04 	ldr.w	r6, [r1], #4
 80050ac:	d402      	bmi.n	80050b4 <_printf_i+0x18c>
 80050ae:	065f      	lsls	r7, r3, #25
 80050b0:	bf48      	it	mi
 80050b2:	b2b6      	uxthmi	r6, r6
 80050b4:	07df      	lsls	r7, r3, #31
 80050b6:	bf48      	it	mi
 80050b8:	f043 0320 	orrmi.w	r3, r3, #32
 80050bc:	6029      	str	r1, [r5, #0]
 80050be:	bf48      	it	mi
 80050c0:	6023      	strmi	r3, [r4, #0]
 80050c2:	b91e      	cbnz	r6, 80050cc <_printf_i+0x1a4>
 80050c4:	6823      	ldr	r3, [r4, #0]
 80050c6:	f023 0320 	bic.w	r3, r3, #32
 80050ca:	6023      	str	r3, [r4, #0]
 80050cc:	2310      	movs	r3, #16
 80050ce:	e7a7      	b.n	8005020 <_printf_i+0xf8>
 80050d0:	4824      	ldr	r0, [pc, #144]	; (8005164 <_printf_i+0x23c>)
 80050d2:	e7e4      	b.n	800509e <_printf_i+0x176>
 80050d4:	4615      	mov	r5, r2
 80050d6:	e7bd      	b.n	8005054 <_printf_i+0x12c>
 80050d8:	682b      	ldr	r3, [r5, #0]
 80050da:	6826      	ldr	r6, [r4, #0]
 80050dc:	6961      	ldr	r1, [r4, #20]
 80050de:	1d18      	adds	r0, r3, #4
 80050e0:	6028      	str	r0, [r5, #0]
 80050e2:	0635      	lsls	r5, r6, #24
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	d501      	bpl.n	80050ec <_printf_i+0x1c4>
 80050e8:	6019      	str	r1, [r3, #0]
 80050ea:	e002      	b.n	80050f2 <_printf_i+0x1ca>
 80050ec:	0670      	lsls	r0, r6, #25
 80050ee:	d5fb      	bpl.n	80050e8 <_printf_i+0x1c0>
 80050f0:	8019      	strh	r1, [r3, #0]
 80050f2:	2300      	movs	r3, #0
 80050f4:	6123      	str	r3, [r4, #16]
 80050f6:	4615      	mov	r5, r2
 80050f8:	e7bc      	b.n	8005074 <_printf_i+0x14c>
 80050fa:	682b      	ldr	r3, [r5, #0]
 80050fc:	1d1a      	adds	r2, r3, #4
 80050fe:	602a      	str	r2, [r5, #0]
 8005100:	681d      	ldr	r5, [r3, #0]
 8005102:	6862      	ldr	r2, [r4, #4]
 8005104:	2100      	movs	r1, #0
 8005106:	4628      	mov	r0, r5
 8005108:	f7fb f862 	bl	80001d0 <memchr>
 800510c:	b108      	cbz	r0, 8005112 <_printf_i+0x1ea>
 800510e:	1b40      	subs	r0, r0, r5
 8005110:	6060      	str	r0, [r4, #4]
 8005112:	6863      	ldr	r3, [r4, #4]
 8005114:	6123      	str	r3, [r4, #16]
 8005116:	2300      	movs	r3, #0
 8005118:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800511c:	e7aa      	b.n	8005074 <_printf_i+0x14c>
 800511e:	6923      	ldr	r3, [r4, #16]
 8005120:	462a      	mov	r2, r5
 8005122:	4649      	mov	r1, r9
 8005124:	4640      	mov	r0, r8
 8005126:	47d0      	blx	sl
 8005128:	3001      	adds	r0, #1
 800512a:	d0ad      	beq.n	8005088 <_printf_i+0x160>
 800512c:	6823      	ldr	r3, [r4, #0]
 800512e:	079b      	lsls	r3, r3, #30
 8005130:	d413      	bmi.n	800515a <_printf_i+0x232>
 8005132:	68e0      	ldr	r0, [r4, #12]
 8005134:	9b03      	ldr	r3, [sp, #12]
 8005136:	4298      	cmp	r0, r3
 8005138:	bfb8      	it	lt
 800513a:	4618      	movlt	r0, r3
 800513c:	e7a6      	b.n	800508c <_printf_i+0x164>
 800513e:	2301      	movs	r3, #1
 8005140:	4632      	mov	r2, r6
 8005142:	4649      	mov	r1, r9
 8005144:	4640      	mov	r0, r8
 8005146:	47d0      	blx	sl
 8005148:	3001      	adds	r0, #1
 800514a:	d09d      	beq.n	8005088 <_printf_i+0x160>
 800514c:	3501      	adds	r5, #1
 800514e:	68e3      	ldr	r3, [r4, #12]
 8005150:	9903      	ldr	r1, [sp, #12]
 8005152:	1a5b      	subs	r3, r3, r1
 8005154:	42ab      	cmp	r3, r5
 8005156:	dcf2      	bgt.n	800513e <_printf_i+0x216>
 8005158:	e7eb      	b.n	8005132 <_printf_i+0x20a>
 800515a:	2500      	movs	r5, #0
 800515c:	f104 0619 	add.w	r6, r4, #25
 8005160:	e7f5      	b.n	800514e <_printf_i+0x226>
 8005162:	bf00      	nop
 8005164:	08005379 	.word	0x08005379
 8005168:	0800538a 	.word	0x0800538a

0800516c <__malloc_lock>:
 800516c:	4801      	ldr	r0, [pc, #4]	; (8005174 <__malloc_lock+0x8>)
 800516e:	f7ff bc73 	b.w	8004a58 <__retarget_lock_acquire_recursive>
 8005172:	bf00      	nop
 8005174:	20000294 	.word	0x20000294

08005178 <__malloc_unlock>:
 8005178:	4801      	ldr	r0, [pc, #4]	; (8005180 <__malloc_unlock+0x8>)
 800517a:	f7ff bc6e 	b.w	8004a5a <__retarget_lock_release_recursive>
 800517e:	bf00      	nop
 8005180:	20000294 	.word	0x20000294

08005184 <_realloc_r>:
 8005184:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005188:	4680      	mov	r8, r0
 800518a:	4614      	mov	r4, r2
 800518c:	460e      	mov	r6, r1
 800518e:	b921      	cbnz	r1, 800519a <_realloc_r+0x16>
 8005190:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005194:	4611      	mov	r1, r2
 8005196:	f7ff bdd9 	b.w	8004d4c <_malloc_r>
 800519a:	b92a      	cbnz	r2, 80051a8 <_realloc_r+0x24>
 800519c:	f000 f85a 	bl	8005254 <_free_r>
 80051a0:	4625      	mov	r5, r4
 80051a2:	4628      	mov	r0, r5
 80051a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80051a8:	f000 f8a0 	bl	80052ec <_malloc_usable_size_r>
 80051ac:	4284      	cmp	r4, r0
 80051ae:	4607      	mov	r7, r0
 80051b0:	d802      	bhi.n	80051b8 <_realloc_r+0x34>
 80051b2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80051b6:	d812      	bhi.n	80051de <_realloc_r+0x5a>
 80051b8:	4621      	mov	r1, r4
 80051ba:	4640      	mov	r0, r8
 80051bc:	f7ff fdc6 	bl	8004d4c <_malloc_r>
 80051c0:	4605      	mov	r5, r0
 80051c2:	2800      	cmp	r0, #0
 80051c4:	d0ed      	beq.n	80051a2 <_realloc_r+0x1e>
 80051c6:	42bc      	cmp	r4, r7
 80051c8:	4622      	mov	r2, r4
 80051ca:	4631      	mov	r1, r6
 80051cc:	bf28      	it	cs
 80051ce:	463a      	movcs	r2, r7
 80051d0:	f000 f832 	bl	8005238 <memcpy>
 80051d4:	4631      	mov	r1, r6
 80051d6:	4640      	mov	r0, r8
 80051d8:	f000 f83c 	bl	8005254 <_free_r>
 80051dc:	e7e1      	b.n	80051a2 <_realloc_r+0x1e>
 80051de:	4635      	mov	r5, r6
 80051e0:	e7df      	b.n	80051a2 <_realloc_r+0x1e>

080051e2 <memmove>:
 80051e2:	4288      	cmp	r0, r1
 80051e4:	b510      	push	{r4, lr}
 80051e6:	eb01 0402 	add.w	r4, r1, r2
 80051ea:	d902      	bls.n	80051f2 <memmove+0x10>
 80051ec:	4284      	cmp	r4, r0
 80051ee:	4623      	mov	r3, r4
 80051f0:	d807      	bhi.n	8005202 <memmove+0x20>
 80051f2:	1e43      	subs	r3, r0, #1
 80051f4:	42a1      	cmp	r1, r4
 80051f6:	d008      	beq.n	800520a <memmove+0x28>
 80051f8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80051fc:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005200:	e7f8      	b.n	80051f4 <memmove+0x12>
 8005202:	4402      	add	r2, r0
 8005204:	4601      	mov	r1, r0
 8005206:	428a      	cmp	r2, r1
 8005208:	d100      	bne.n	800520c <memmove+0x2a>
 800520a:	bd10      	pop	{r4, pc}
 800520c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005210:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005214:	e7f7      	b.n	8005206 <memmove+0x24>
	...

08005218 <_sbrk_r>:
 8005218:	b538      	push	{r3, r4, r5, lr}
 800521a:	4d06      	ldr	r5, [pc, #24]	; (8005234 <_sbrk_r+0x1c>)
 800521c:	2300      	movs	r3, #0
 800521e:	4604      	mov	r4, r0
 8005220:	4608      	mov	r0, r1
 8005222:	602b      	str	r3, [r5, #0]
 8005224:	f7fc f92c 	bl	8001480 <_sbrk>
 8005228:	1c43      	adds	r3, r0, #1
 800522a:	d102      	bne.n	8005232 <_sbrk_r+0x1a>
 800522c:	682b      	ldr	r3, [r5, #0]
 800522e:	b103      	cbz	r3, 8005232 <_sbrk_r+0x1a>
 8005230:	6023      	str	r3, [r4, #0]
 8005232:	bd38      	pop	{r3, r4, r5, pc}
 8005234:	200002a0 	.word	0x200002a0

08005238 <memcpy>:
 8005238:	440a      	add	r2, r1
 800523a:	4291      	cmp	r1, r2
 800523c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005240:	d100      	bne.n	8005244 <memcpy+0xc>
 8005242:	4770      	bx	lr
 8005244:	b510      	push	{r4, lr}
 8005246:	f811 4b01 	ldrb.w	r4, [r1], #1
 800524a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800524e:	4291      	cmp	r1, r2
 8005250:	d1f9      	bne.n	8005246 <memcpy+0xe>
 8005252:	bd10      	pop	{r4, pc}

08005254 <_free_r>:
 8005254:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005256:	2900      	cmp	r1, #0
 8005258:	d044      	beq.n	80052e4 <_free_r+0x90>
 800525a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800525e:	9001      	str	r0, [sp, #4]
 8005260:	2b00      	cmp	r3, #0
 8005262:	f1a1 0404 	sub.w	r4, r1, #4
 8005266:	bfb8      	it	lt
 8005268:	18e4      	addlt	r4, r4, r3
 800526a:	f7ff ff7f 	bl	800516c <__malloc_lock>
 800526e:	4a1e      	ldr	r2, [pc, #120]	; (80052e8 <_free_r+0x94>)
 8005270:	9801      	ldr	r0, [sp, #4]
 8005272:	6813      	ldr	r3, [r2, #0]
 8005274:	b933      	cbnz	r3, 8005284 <_free_r+0x30>
 8005276:	6063      	str	r3, [r4, #4]
 8005278:	6014      	str	r4, [r2, #0]
 800527a:	b003      	add	sp, #12
 800527c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005280:	f7ff bf7a 	b.w	8005178 <__malloc_unlock>
 8005284:	42a3      	cmp	r3, r4
 8005286:	d908      	bls.n	800529a <_free_r+0x46>
 8005288:	6825      	ldr	r5, [r4, #0]
 800528a:	1961      	adds	r1, r4, r5
 800528c:	428b      	cmp	r3, r1
 800528e:	bf01      	itttt	eq
 8005290:	6819      	ldreq	r1, [r3, #0]
 8005292:	685b      	ldreq	r3, [r3, #4]
 8005294:	1949      	addeq	r1, r1, r5
 8005296:	6021      	streq	r1, [r4, #0]
 8005298:	e7ed      	b.n	8005276 <_free_r+0x22>
 800529a:	461a      	mov	r2, r3
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	b10b      	cbz	r3, 80052a4 <_free_r+0x50>
 80052a0:	42a3      	cmp	r3, r4
 80052a2:	d9fa      	bls.n	800529a <_free_r+0x46>
 80052a4:	6811      	ldr	r1, [r2, #0]
 80052a6:	1855      	adds	r5, r2, r1
 80052a8:	42a5      	cmp	r5, r4
 80052aa:	d10b      	bne.n	80052c4 <_free_r+0x70>
 80052ac:	6824      	ldr	r4, [r4, #0]
 80052ae:	4421      	add	r1, r4
 80052b0:	1854      	adds	r4, r2, r1
 80052b2:	42a3      	cmp	r3, r4
 80052b4:	6011      	str	r1, [r2, #0]
 80052b6:	d1e0      	bne.n	800527a <_free_r+0x26>
 80052b8:	681c      	ldr	r4, [r3, #0]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	6053      	str	r3, [r2, #4]
 80052be:	440c      	add	r4, r1
 80052c0:	6014      	str	r4, [r2, #0]
 80052c2:	e7da      	b.n	800527a <_free_r+0x26>
 80052c4:	d902      	bls.n	80052cc <_free_r+0x78>
 80052c6:	230c      	movs	r3, #12
 80052c8:	6003      	str	r3, [r0, #0]
 80052ca:	e7d6      	b.n	800527a <_free_r+0x26>
 80052cc:	6825      	ldr	r5, [r4, #0]
 80052ce:	1961      	adds	r1, r4, r5
 80052d0:	428b      	cmp	r3, r1
 80052d2:	bf04      	itt	eq
 80052d4:	6819      	ldreq	r1, [r3, #0]
 80052d6:	685b      	ldreq	r3, [r3, #4]
 80052d8:	6063      	str	r3, [r4, #4]
 80052da:	bf04      	itt	eq
 80052dc:	1949      	addeq	r1, r1, r5
 80052de:	6021      	streq	r1, [r4, #0]
 80052e0:	6054      	str	r4, [r2, #4]
 80052e2:	e7ca      	b.n	800527a <_free_r+0x26>
 80052e4:	b003      	add	sp, #12
 80052e6:	bd30      	pop	{r4, r5, pc}
 80052e8:	20000298 	.word	0x20000298

080052ec <_malloc_usable_size_r>:
 80052ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052f0:	1f18      	subs	r0, r3, #4
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	bfbc      	itt	lt
 80052f6:	580b      	ldrlt	r3, [r1, r0]
 80052f8:	18c0      	addlt	r0, r0, r3
 80052fa:	4770      	bx	lr

080052fc <_init>:
 80052fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052fe:	bf00      	nop
 8005300:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005302:	bc08      	pop	{r3}
 8005304:	469e      	mov	lr, r3
 8005306:	4770      	bx	lr

08005308 <_fini>:
 8005308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800530a:	bf00      	nop
 800530c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800530e:	bc08      	pop	{r3}
 8005310:	469e      	mov	lr, r3
 8005312:	4770      	bx	lr
