// Seed: 964022
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  genvar id_3;
  wire id_4;
  supply1 id_5 = 1;
  assign module_1.id_15 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input wire id_3,
    input supply1 id_4,
    input wor id_5,
    output tri0 id_6,
    input uwire id_7,
    input wor id_8,
    input supply1 id_9,
    input wire id_10,
    input uwire id_11,
    input uwire id_12,
    output tri id_13,
    output tri id_14,
    input tri0 id_15
);
  wire id_17;
  xnor primCall (id_14, id_10, id_2, id_3, id_1, id_4, id_9, id_0, id_12, id_7, id_15);
  module_0 modCall_1 (
      id_17,
      id_17
  );
endmodule
