# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Src/addr_re.v" \
"../../../../../Sim/tb_addr_re.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
