Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Jan 16 10:03:33 2022
| Host         : DESKTOP-816BTIT running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 171
+-----------+----------+-----------------------+------------+
| Rule      | Severity | Description           | Violations |
+-----------+----------+-----------------------+------------+
| TIMING-16 | Warning  | Large setup violation | 171        |
+-----------+----------+-----------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.087 ns between design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/conv_AXILiteS_s_axi_U/rdata_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.124 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/B[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.260 ns between design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/conv_AXILiteS_s_axi_U/rdata_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.264 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/B[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.267 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/B[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.277 ns between design_1_i/conv_0/inst/indvar_flatten47_reg_442_reg[3]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_8_reg_2777_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.340 ns between design_1_i/conv_0/inst/indvar_flatten47_reg_442_reg[3]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_8_reg_2777_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.411 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/B[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.462 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/B[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.464 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/B[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.466 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/B[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.470 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/B[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.473 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/B[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.478 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/B[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.516 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/B[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.547 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/B[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.547 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/B[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.551 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/B[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/B[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.709 ns between design_1_i/conv_0/inst/indvar_flatten47_reg_442_reg[3]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_8_reg_2777_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.729 ns between design_1_i/conv_0/inst/indvar_flatten47_reg_442_reg[3]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_8_reg_2777_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.805 ns between design_1_i/conv_0/inst/indvar_flatten47_reg_442_reg[3]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_8_reg_2777_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.813 ns between design_1_i/conv_0/inst/indvar_flatten47_reg_442_reg[3]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_8_reg_2777_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.826 ns between design_1_i/conv_0/inst/indvar_flatten47_reg_442_reg[3]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_8_reg_2777_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.846 ns between design_1_i/conv_0/inst/indvar_flatten47_reg_442_reg[3]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_8_reg_2777_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.922 ns between design_1_i/conv_0/inst/indvar_flatten47_reg_442_reg[3]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_8_reg_2777_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.930 ns between design_1_i/conv_0/inst/indvar_flatten47_reg_442_reg[3]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_8_reg_2777_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.944 ns between design_1_i/conv_0/inst/indvar_flatten47_reg_442_reg[3]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_8_reg_2777_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.964 ns between design_1_i/conv_0/inst/indvar_flatten47_reg_442_reg[3]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_8_reg_2777_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -2.040 ns between design_1_i/conv_0/inst/indvar_flatten47_reg_442_reg[3]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_8_reg_2777_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -2.048 ns between design_1_i/conv_0/inst/indvar_flatten47_reg_442_reg[3]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_8_reg_2777_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -2.061 ns between design_1_i/conv_0/inst/indvar_flatten47_reg_442_reg[3]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_8_reg_2777_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -2.081 ns between design_1_i/conv_0/inst/indvar_flatten47_reg_442_reg[3]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_8_reg_2777_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -2.157 ns between design_1_i/conv_0/inst/indvar_flatten47_reg_442_reg[3]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_8_reg_2777_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -2.165 ns between design_1_i/conv_0/inst/indvar_flatten47_reg_442_reg[3]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_8_reg_2777_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -2.179 ns between design_1_i/conv_0/inst/indvar_flatten47_reg_442_reg[3]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_8_reg_2777_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -2.199 ns between design_1_i/conv_0/inst/indvar_flatten47_reg_442_reg[3]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_8_reg_2777_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -2.275 ns between design_1_i/conv_0/inst/indvar_flatten47_reg_442_reg[3]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_8_reg_2777_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -2.279 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -2.283 ns between design_1_i/conv_0/inst/indvar_flatten47_reg_442_reg[3]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_8_reg_2777_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -2.293 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -2.297 ns between design_1_i/conv_0/inst/indvar_flatten47_reg_442_reg[3]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_8_reg_2777_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -2.301 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -2.307 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -2.315 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -2.317 ns between design_1_i/conv_0/inst/indvar_flatten47_reg_442_reg[3]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_8_reg_2777_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -2.343 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -2.344 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -2.346 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -2.347 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -2.366 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -2.393 ns between design_1_i/conv_0/inst/indvar_flatten47_reg_442_reg[3]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_8_reg_2777_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -2.401 ns between design_1_i/conv_0/inst/indvar_flatten47_reg_442_reg[3]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_8_reg_2777_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -2.407 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -2.437 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -2.476 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -2.477 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -2.481 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -2.484 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -2.498 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -2.544 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -2.564 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -2.607 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -2.666 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -2.815 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -2.831 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -2.905 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -2.926 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -2.930 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -2.946 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -3.020 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -3.041 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -3.045 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -3.061 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -3.135 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -3.156 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -3.160 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -3.176 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -3.187 ns between design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[16] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[17] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[18] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[19] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[20] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[21] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[22] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[23] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[24] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[25] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[26] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[27] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[28] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[29] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[30] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[31] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[32] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[33] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[34] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[35] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[36] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[37] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[38] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[39] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[40] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[41] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[42] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[43] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[44] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[45] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[46] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[47] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between design_1_i/conv_0/inst/sdiv_ln1371_1_reg_2586_reg[6]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/bound52_reg_2725_reg/PCIN[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -3.250 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -3.271 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -3.274 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -3.290 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -3.364 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -3.385 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -3.389 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -3.402 ns between design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -3.405 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -3.479 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -3.500 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -3.504 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -3.520 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -3.551 ns between design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -3.594 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -3.610 ns between design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -3.615 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -3.619 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[32]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -3.635 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[34]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -3.730 ns between design_1_i/conv_0/inst/ap_enable_reg_pp0_iter10_reg_rep/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/add_ln700_6_reg_2958_reg[33]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -3.850 ns between design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -3.866 ns between design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -3.940 ns between design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -3.961 ns between design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -3.964 ns between design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -3.980 ns between design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -4.054 ns between design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -4.075 ns between design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -4.079 ns between design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -4.095 ns between design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -4.169 ns between design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -4.190 ns between design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -4.194 ns between design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -4.210 ns between design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -4.284 ns between design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -4.305 ns between design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -4.309 ns between design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -4.325 ns between design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -4.399 ns between design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -4.420 ns between design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -4.423 ns between design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -4.439 ns between design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -4.513 ns between design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -4.534 ns between design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C (clocked by clk_fpga_0) and design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


