==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xa7a100tcsg324-2I 
INFO: [HLS 200-1611] Setting target device to 'xa7a100t-csg324-2I'
INFO: [HLS 200-1510] Running: create_clock -period 1000 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1000ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 219.207 MB.
INFO: [HLS 200-10] Analyzing design file 'c_untimed/FIR8.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.47 seconds. CPU system time: 0.32 seconds. Elapsed time: 1.8 seconds; current allocated memory: 221.020 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 357 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 63 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.28 seconds. CPU system time: 0.31 seconds. Elapsed time: 6.43 seconds; current allocated memory: 230.672 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 230.672 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 230.672 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 230.672 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 251.375 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 243.371 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FIR8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 243.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 243.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR8/clear' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR8/start_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR8/hh' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'hh' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR8/mm' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'mm' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR8/ss' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'ss' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'FIR8' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'p_ss' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_mm' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_hh' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 243.371 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 244.555 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 245.355 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for FIR8.
INFO: [VLOG 209-307] Generating Verilog RTL for FIR8.
INFO: [HLS 200-789] **** Estimated Fmax: 257.52 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 26.148 MB.
INFO: [HLS 200-1915] Writing HLS config ini file ./FIR8.cfg
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1000ns.
INFO: [HLS 200-1611] Setting target device to 'xa7a100t-csg324-2I'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xa7a100tcsg324-2I 
INFO: [HLS 200-1510] Running: create_clock -period 1000 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 277.242 MB.
INFO: [HLS 200-10] Analyzing design file 'c_untimed/FIR8.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.17 seconds. CPU system time: 0.38 seconds. Elapsed time: 0.55 seconds; current allocated memory: 277.695 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 40 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 31 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-376] automatically set the pipeline for Loop< SHIFTER_LOOP> at c_untimed/FIR8.cpp:51:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< MACC_LOOP> at c_untimed/FIR8.cpp:61:5 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.29 seconds. CPU system time: 0.58 seconds. Elapsed time: 6.76 seconds; current allocated memory: 287.621 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.621 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 287.742 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 287.742 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 307.406 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 317.621 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FIR8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR8_Pipeline_SHIFTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SHIFTER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'SHIFTER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 318.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 318.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR8_Pipeline_MACC_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=acc_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MACC_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'MACC_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 318.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 318.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 318.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 318.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR8_Pipeline_SHIFTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FIR8_Pipeline_SHIFTER_LOOP' pipeline 'SHIFTER_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR8_Pipeline_SHIFTER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 318.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR8_Pipeline_MACC_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FIR8_Pipeline_MACC_LOOP' pipeline 'MACC_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR8_Pipeline_MACC_LOOP'.
INFO: [RTMG 210-279] Implementing memory 'FIR8_FIR8_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 318.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR8/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR8/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FIR8' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR8'.
INFO: [RTMG 210-278] Implementing memory 'FIR8_shift_reg_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 318.258 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 321.336 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 322.375 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for FIR8.
INFO: [VLOG 209-307] Generating Verilog RTL for FIR8.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 218.82 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:08; Allocated memory: 45.133 MB.
INFO: [HLS 200-1915] Writing HLS config ini file ./FIR8.cfg
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1000ns.
INFO: [HLS 200-1611] Setting target device to 'xa7a100t-csg324-2I'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xa7a100tcsg324-2I 
INFO: [HLS 200-1510] Running: create_clock -period 1000 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.21 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.39 seconds; current allocated memory: 277.254 MB.
INFO: [HLS 200-10] Analyzing design file 'c_untimed/FIR8.cpp' ... 
ERROR: [HLS 207-2981] no template named 'ap_uint' (c_untimed/FIR8.h:41:9)
ERROR: [HLS 207-2981] no template named 'ap_uint' (c_untimed/FIR8.h:42:9)
ERROR: [HLS 207-2981] no template named 'ap_uint' (c_untimed/FIR8.h:43:9)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:02; Allocated memory: 0.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.1 (64-bit)
Tool Version Limit: 2025.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1000ns.
INFO: [HLS 200-1611] Setting target device to 'xa7a100t-csg324-2I'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xa7a100tcsg324-2I 
INFO: [HLS 200-1510] Running: create_clock -period 1000 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.49 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.57 seconds; current allocated memory: 277.109 MB.
INFO: [HLS 200-10] Analyzing design file 'c_untimed/FIR8.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.53 seconds. CPU system time: 2.93 seconds. Elapsed time: 4.82 seconds; current allocated memory: 278.105 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 551 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 48 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 37 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 37 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 36 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 48 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/FIR8/FIR8/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-376] automatically set the pipeline for Loop< SHIFTER_LOOP> at c_untimed/FIR8.cpp:73:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< MACC_LOOP> at c_untimed/FIR8.cpp:83:5 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0.86 seconds. CPU system time: 2.16 seconds. Elapsed time: 8.01 seconds; current allocated memory: 287.797 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.797 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 287.816 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 287.816 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.08 seconds; current allocated memory: 308.445 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.06 seconds; current allocated memory: 318.746 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FIR8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR8_Pipeline_SHIFTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SHIFTER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'SHIFTER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.14 seconds; current allocated memory: 319.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 319.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR8_Pipeline_MACC_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=acc_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MACC_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'MACC_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.05 seconds; current allocated memory: 319.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 319.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.04 seconds; current allocated memory: 319.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.03 seconds; current allocated memory: 319.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR8_Pipeline_SHIFTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FIR8_Pipeline_SHIFTER_LOOP' pipeline 'SHIFTER_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR8_Pipeline_SHIFTER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.04 seconds; current allocated memory: 319.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR8_Pipeline_MACC_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FIR8_Pipeline_MACC_LOOP' pipeline 'MACC_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR8_Pipeline_MACC_LOOP'.
INFO: [RTMG 210-279] Implementing memory 'FIR8_FIR8_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.11 seconds; current allocated memory: 319.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR8/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR8/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FIR8' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR8'.
INFO: [RTMG 210-278] Implementing memory 'FIR8_shift_reg_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 319.062 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.23 seconds; current allocated memory: 322.035 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.21 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.42 seconds; current allocated memory: 323.238 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for FIR8.
INFO: [VLOG 209-307] Generating Verilog RTL for FIR8.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 218.82 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 46.129 MB.
INFO: [HLS 200-1915] Writing HLS config ini file ./FIR8.cfg
