# Computer Architecture: A Quantitative Approach (6th Edition)

**Authors:** John L. Hennessy, David A. Patterson
**Year:** 2019
**Status:** Reading

---

## Chapters

| # | Title | Notes |
|---|-------|-------|
| 1 | Fundamentals of Quantitative Design and Analysis | [ch01](ch01-fundamentals-of-quantitative-design-and-analysis.md) |
| 2 | Memory Hierarchy Design | [ch02](ch02-memory-hierarchy-design.md) |
| 3 | Instruction-Level Parallelism and Its Exploitation | [ch03](ch03-instruction-level-parallelism.md) |
| 4 | Data-Level Parallelism in Vector, SIMD, and GPU Architectures | [ch04](ch04-data-level-parallelism-vector-simd-gpu.md) |
| 5 | Thread-Level Parallelism | [ch05](ch05-thread-level-parallelism.md) |
| 6 | Warehouse-Scale Computers | [ch06](ch06-warehouse-scale-computers.md) |
| 7 | Domain-Specific Architectures | [ch07](ch07-domain-specific-architectures.md) |
| A | Instruction Set Principles | [ch08](ch08-instruction-set-principles.md) |
| B | Review of Memory Hierarchy | [ch09](ch09-review-of-memory-hierarchy.md) |
| C | Pipelining: Basic and Intermediate Concepts | [ch10](ch10-pipelining-basic-and-intermediate-concepts.md) |
| D | Storage Systems | [ch11](ch11-storage-systems.md) |
| E | Embedded Systems | [ch12](ch12-embedded-systems.md) |
| F | Interconnection Networks | [ch13](ch13-interconnection-networks.md) |
| G | Vector Processors in More Depth | [ch14](ch14-vector-processors-in-more-depth.md) |
| H | Hardware and Software for VLIW and EPIC | [ch15](ch15-vliw-and-epic.md) |
| I | Large-Scale Multiprocessors and Scientific Applications | [ch16](ch16-large-scale-multiprocessors.md) |
| J | Computer Arithmetic | [ch17](ch17-computer-arithmetic.md) |
| K | Survey of Instruction Set Architectures | [ch18](ch18-survey-of-instruction-set-architectures.md) |
| M | Historical Perspectives and References | [ch20](ch20-historical-perspectives.md) |
| â€” | References | [ch21](ch21-references.md) |
