\subsection{R\+TL Architecture Reference}
\label{classpll__reconfig__module_1_1RTL}\index{R\+TL@{R\+TL}}


Collaboration diagram for R\+TL\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=199pt]{d8/d18/classpll__reconfig__module_1_1RTL__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf sub\+\_\+wire0} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sub\+\_\+wire1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sub\+\_\+wire2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sub\+\_\+wire3} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sub\+\_\+wire4} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sub\+\_\+wire5} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sub\+\_\+wire6} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sub\+\_\+wire7} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sub\+\_\+wire8} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Attributes}
 \begin{DoxyCompactItemize}
\item 
{\bf synthesis\+\_\+clearbox} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} 
\item 
{\bf synthesis\+\_\+clearbox} {\bfseries \textcolor{vhdlchar}{R\+TL}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{architecture}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} 
\item 
{\bf clearbox\+\_\+macroname} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} 
\item 
{\bf clearbox\+\_\+macroname} {\bfseries \textcolor{vhdlchar}{R\+TL}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{architecture}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} altpll\+\_\+reconfig \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf clearbox\+\_\+defparam} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} 
\item 
{\bf clearbox\+\_\+defparam} {\bfseries \textcolor{vhdlchar}{R\+TL}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{architecture}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} intended\+\_\+device\+\_\+family = Cyclone I\+V E; \char`\"{}}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+\_\+component}  {\bfseries pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 2321} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.



\subsubsection{Member Data Documentation}
\index{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}!clearbox\+\_\+defparam@{clearbox\+\_\+defparam}}
\index{clearbox\+\_\+defparam@{clearbox\+\_\+defparam}!pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}}
\paragraph[{clearbox\+\_\+defparam}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clearbox\+\_\+defparam} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module_1_1RTL_ae86882188b45fb04d79f3cdc3f7f9848}


Definition at line {\bf 2327} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}!clearbox\+\_\+defparam@{clearbox\+\_\+defparam}}
\index{clearbox\+\_\+defparam@{clearbox\+\_\+defparam}!pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}}
\paragraph[{clearbox\+\_\+defparam}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clearbox\+\_\+defparam} {\bfseries \textcolor{vhdlchar}{R\+TL}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{architecture}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} intended\+\_\+device\+\_\+family = Cyclone I\+V E; \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module_1_1RTL_ac64c6bca8cd8d7a308693e7eb27df7a7}


Definition at line {\bf 2328} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}!clearbox\+\_\+macroname@{clearbox\+\_\+macroname}}
\index{clearbox\+\_\+macroname@{clearbox\+\_\+macroname}!pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}}
\paragraph[{clearbox\+\_\+macroname}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clearbox\+\_\+macroname} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module_1_1RTL_a7b654486ea667cc5b4ff39882a342113}


Definition at line {\bf 2325} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}!clearbox\+\_\+macroname@{clearbox\+\_\+macroname}}
\index{clearbox\+\_\+macroname@{clearbox\+\_\+macroname}!pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}}
\paragraph[{clearbox\+\_\+macroname}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clearbox\+\_\+macroname} {\bfseries \textcolor{vhdlchar}{R\+TL}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{architecture}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} altpll\+\_\+reconfig \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module_1_1RTL_a5df842b7a52a058adfdf54b96946ba51}


Definition at line {\bf 2326} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}!pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}}
\paragraph[{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classpll__reconfig__module_1_1RTL_a7e72264821adec4e7ad77490c7264f3e}


Definition at line {\bf 2341} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+\_\+component@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+\_\+component}}
\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+\_\+component@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+\_\+component}!pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}}
\paragraph[{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+\_\+component}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+\_\+component} {\bfseries \textcolor{vhdlchar}{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpll__reconfig__module_1_1RTL_accf48a172424c6dd3cffe92bde39bcb1}


Definition at line {\bf 2405} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}!sub\+\_\+wire0@{sub\+\_\+wire0}}
\index{sub\+\_\+wire0@{sub\+\_\+wire0}!pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}}
\paragraph[{sub\+\_\+wire0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire0} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module_1_1RTL_aca40f2d2e88330e7729fc8f89d1e2366}


Definition at line {\bf 2329} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}!sub\+\_\+wire1@{sub\+\_\+wire1}}
\index{sub\+\_\+wire1@{sub\+\_\+wire1}!pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}}
\paragraph[{sub\+\_\+wire1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module_1_1RTL_a968e427544690e6dcb850ab6e7f5639b}


Definition at line {\bf 2330} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}!sub\+\_\+wire2@{sub\+\_\+wire2}}
\index{sub\+\_\+wire2@{sub\+\_\+wire2}!pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}}
\paragraph[{sub\+\_\+wire2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module_1_1RTL_a0a0fd98f6683e3e62bb55434514ea0e3}


Definition at line {\bf 2331} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}!sub\+\_\+wire3@{sub\+\_\+wire3}}
\index{sub\+\_\+wire3@{sub\+\_\+wire3}!pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}}
\paragraph[{sub\+\_\+wire3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire3} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module_1_1RTL_a0787f387a1b32ddcff294933578a1298}


Definition at line {\bf 2332} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}!sub\+\_\+wire4@{sub\+\_\+wire4}}
\index{sub\+\_\+wire4@{sub\+\_\+wire4}!pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}}
\paragraph[{sub\+\_\+wire4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire4} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module_1_1RTL_a1743b96eadf0499d106535e1a9241b2a}


Definition at line {\bf 2333} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}!sub\+\_\+wire5@{sub\+\_\+wire5}}
\index{sub\+\_\+wire5@{sub\+\_\+wire5}!pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}}
\paragraph[{sub\+\_\+wire5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire5} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module_1_1RTL_a428d095cdf1fa14d47c103e910135ebb}


Definition at line {\bf 2334} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}!sub\+\_\+wire6@{sub\+\_\+wire6}}
\index{sub\+\_\+wire6@{sub\+\_\+wire6}!pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}}
\paragraph[{sub\+\_\+wire6}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire6} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module_1_1RTL_a9f6da37b7d192cdd0dbad5100909361c}


Definition at line {\bf 2335} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}!sub\+\_\+wire7@{sub\+\_\+wire7}}
\index{sub\+\_\+wire7@{sub\+\_\+wire7}!pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}}
\paragraph[{sub\+\_\+wire7}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire7} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module_1_1RTL_ad6f60d0d4ee84e85020785d9133c5ee5}


Definition at line {\bf 2336} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}!sub\+\_\+wire8@{sub\+\_\+wire8}}
\index{sub\+\_\+wire8@{sub\+\_\+wire8}!pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}}
\paragraph[{sub\+\_\+wire8}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire8} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module_1_1RTL_a3354bac30951859aa8078079943b9f40}


Definition at line {\bf 2337} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}!synthesis\+\_\+clearbox@{synthesis\+\_\+clearbox}}
\index{synthesis\+\_\+clearbox@{synthesis\+\_\+clearbox}!pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}}
\paragraph[{synthesis\+\_\+clearbox}]{\setlength{\rightskip}{0pt plus 5cm}{\bf synthesis\+\_\+clearbox} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module_1_1RTL_a09840a1752a4363350063057b956cb59}


Definition at line {\bf 2323} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}!synthesis\+\_\+clearbox@{synthesis\+\_\+clearbox}}
\index{synthesis\+\_\+clearbox@{synthesis\+\_\+clearbox}!pll\+\_\+reconfig\+\_\+module\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+::\+R\+TL}}
\paragraph[{synthesis\+\_\+clearbox}]{\setlength{\rightskip}{0pt plus 5cm}{\bf synthesis\+\_\+clearbox} {\bfseries \textcolor{vhdlchar}{R\+TL}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{architecture}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module_1_1RTL_ab7e19089512e7960b82570ec548a519c}


Definition at line {\bf 2324} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/pll\+\_\+reconfig\+\_\+module/{\bf pll\+\_\+reconfig\+\_\+module.\+vhd}\end{DoxyCompactItemize}
