--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
logipi_r1_0.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clknetwork/dcm_sp_inst/CLKIN
  Logical resource: clknetwork/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clknetwork/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clknetwork/dcm_sp_inst/CLKIN
  Logical resource: clknetwork/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clknetwork/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: clknetwork/dcm_sp_inst/CLKIN
  Logical resource: clknetwork/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clknetwork/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clknetwork_clkfx = PERIOD TIMEGRP "clknetwork_clkfx" 
TS_PER_CLK50 / 0.4         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 61 paths analyzed, 61 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.923ns.
--------------------------------------------------------------------------------

Paths for end point byte_data_sent_7 (SLICE_X10Y47.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     47.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SSELr_1 (FF)
  Destination:          byte_data_sent_7 (FF)
  Requirement:          50.000ns
  Data Path Delay:      2.213ns (Levels of Logic = 1)
  Clock Path Skew:      -0.075ns (0.628 - 0.703)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SSELr_1 to byte_data_sent_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y55.AQ       Tcko                  0.525   LED_0
                                                       SSELr_1
    SLICE_X10Y47.C4      net (fanout=17)       1.339   SSELr<1>
    SLICE_X10Y47.CLK     Tas                   0.349   byte_data_sent<8>
                                                       byte_data_sent_7_rstpot
                                                       byte_data_sent_7
    -------------------------------------------------  ---------------------------
    Total                                      2.213ns (0.874ns logic, 1.339ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point byte_data_sent_10 (SLICE_X11Y47.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     47.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SSELr_2 (FF)
  Destination:          byte_data_sent_10 (FF)
  Requirement:          50.000ns
  Data Path Delay:      2.202ns (Levels of Logic = 1)
  Clock Path Skew:      -0.075ns (0.628 - 0.703)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SSELr_2 to byte_data_sent_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y55.BQ       Tcko                  0.525   LED_0
                                                       SSELr_2
    SLICE_X11Y47.B4      net (fanout=15)       1.304   SSELr<2>
    SLICE_X11Y47.CLK     Tas                   0.373   byte_data_sent<12>
                                                       byte_data_sent_10_rstpot
                                                       byte_data_sent_10
    -------------------------------------------------  ---------------------------
    Total                                      2.202ns (0.898ns logic, 1.304ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point byte_data_sent_12 (SLICE_X11Y47.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     47.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SSELr_1 (FF)
  Destination:          byte_data_sent_12 (FF)
  Requirement:          50.000ns
  Data Path Delay:      2.156ns (Levels of Logic = 1)
  Clock Path Skew:      -0.075ns (0.628 - 0.703)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SSELr_1 to byte_data_sent_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y55.AQ       Tcko                  0.525   LED_0
                                                       SSELr_1
    SLICE_X11Y47.D4      net (fanout=17)       1.258   SSELr<1>
    SLICE_X11Y47.CLK     Tas                   0.373   byte_data_sent<12>
                                                       byte_data_sent_12_rstpot
                                                       byte_data_sent_12
    -------------------------------------------------  ---------------------------
    Total                                      2.156ns (0.898ns logic, 1.258ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clknetwork_clkfx = PERIOD TIMEGRP "clknetwork_clkfx" TS_PER_CLK50 / 0.4
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point byte_data_sent_5 (SLICE_X10Y47.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               byte_data_sent_5 (FF)
  Destination:          byte_data_sent_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 50.000ns
  Destination Clock:    clk rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: byte_data_sent_5 to byte_data_sent_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y47.AQ      Tcko                  0.200   byte_data_sent<8>
                                                       byte_data_sent_5
    SLICE_X10Y47.A6      net (fanout=2)        0.025   byte_data_sent<5>
    SLICE_X10Y47.CLK     Tah         (-Th)    -0.190   byte_data_sent<8>
                                                       byte_data_sent_5_rstpot
                                                       byte_data_sent_5
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point byte_data_sent_4 (SLICE_X9Y47.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               byte_data_sent_4 (FF)
  Destination:          byte_data_sent_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 50.000ns
  Destination Clock:    clk rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: byte_data_sent_4 to byte_data_sent_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.DQ       Tcko                  0.198   byte_data_sent<4>
                                                       byte_data_sent_4
    SLICE_X9Y47.D6       net (fanout=2)        0.025   byte_data_sent<4>
    SLICE_X9Y47.CLK      Tah         (-Th)    -0.215   byte_data_sent<4>
                                                       byte_data_sent_4_rstpot
                                                       byte_data_sent_4
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point byte_data_sent_9 (SLICE_X11Y47.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               byte_data_sent_9 (FF)
  Destination:          byte_data_sent_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 50.000ns
  Destination Clock:    clk rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: byte_data_sent_9 to byte_data_sent_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y47.AQ      Tcko                  0.198   byte_data_sent<12>
                                                       byte_data_sent_9
    SLICE_X11Y47.A6      net (fanout=2)        0.025   byte_data_sent<9>
    SLICE_X11Y47.CLK     Tah         (-Th)    -0.215   byte_data_sent<12>
                                                       byte_data_sent_9_rstpot
                                                       byte_data_sent_9
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clknetwork_clkfx = PERIOD TIMEGRP "clknetwork_clkfx" TS_PER_CLK50 / 0.4
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 47.334ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clknetwork/clkout2_buf/I0
  Logical resource: clknetwork/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clknetwork/clkfx
--------------------------------------------------------------------------------
Slack: 48.601ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: LED_0/CLK
  Logical resource: Mshreg_SSELr_1/CLK
  Location pin: SLICE_X8Y55.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 49.520ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: LED_0/CLK
  Logical resource: SSELr_1/CK
  Location pin: SLICE_X8Y55.CLK
  Clock network: clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_PER_CLK50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PER_CLK50                   |     20.000ns|      8.000ns|      1.169ns|            0|            0|            0|           61|
| TS_clknetwork_clkfx           |     50.000ns|      2.923ns|          N/A|            0|            0|           61|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock iCLK_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK_50        |    2.923|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 61 paths, 0 nets, and 72 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Mar 22 22:27:50 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 214 MB



