Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 20 21:08:11 2025
| Host         : NN-14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.138       -0.309                      7               107411        0.011        0.000                      0               107411        3.750        0.000                       0                 36067  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.138       -0.309                      7                79389        0.011        0.000                      0                79389        3.750        0.000                       0                 36067  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.239        0.000                      0                28022        2.271        0.000                      0                28022  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            7  Failing Endpoints,  Worst Slack       -0.138ns,  Total Violation       -0.309ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.138ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/qi_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.906ns  (logic 8.980ns (90.654%)  route 0.926ns (9.346%))
  Logic Levels:           66  (CARRY4=65 LUT4=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.790     3.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X102Y20        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/qi_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y20        FDCE (Prop_fdce_C_Q)         0.478     3.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/qi_reg_reg/Q
                         net (fo=512, routed)         0.907     4.469    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/qi_reg_reg_0
    SLICE_X104Y20        LUT4 (Prop_lut4_I0_O)        0.295     4.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.000     4.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_5__0_n_0
    SLICE_X104Y20        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1__0_n_0
    SLICE_X104Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1__0_n_0
    SLICE_X104Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1__0_n_0
    SLICE_X104Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1__0_n_0
    SLICE_X104Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     5.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1__0_n_0
    SLICE_X104Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1__0_n_0
    SLICE_X104Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1__0_n_0
    SLICE_X104Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1__0_n_0
    SLICE_X104Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1__0_n_0
    SLICE_X104Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1__0_n_0
    SLICE_X104Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1__0_n_0
    SLICE_X104Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1__0_n_0
    SLICE_X104Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1__0_n_0
    SLICE_X104Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1__0_n_0
    SLICE_X104Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.924 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1__0_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.041 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1__0_n_0
    SLICE_X104Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1__0_n_0
    SLICE_X104Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1__0_n_0
    SLICE_X104Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1__0_n_0
    SLICE_X104Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1__0_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1__0_n_0
    SLICE_X104Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1__0_n_0
    SLICE_X104Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1__0_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.977 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1__0_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1__0_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.211 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1__0_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.328 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1__0_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1__0_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1__0_n_0
    SLICE_X104Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.679 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1__0_n_0
    SLICE_X104Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.797 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1__0_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1__0_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.031 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1__0_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.148 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1__0_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1__0_n_0
    SLICE_X104Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1__0_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1__0_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1__0_n_0
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1__0_n_0
    SLICE_X104Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.850 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.850    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1__0_n_0
    SLICE_X104Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1__0_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1__0_n_0
    SLICE_X104Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1__0_n_0
    SLICE_X104Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.318 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1__0_n_0
    SLICE_X104Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.435    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1__0_n_0
    SLICE_X104Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.552 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1__0_n_0
    SLICE_X104Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1__0_n_0
    SLICE_X104Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1__0_n_0
    SLICE_X104Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.903 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.903    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1__0_n_0
    SLICE_X104Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1__0_n_0
    SLICE_X104Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.137 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.137    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1__0_n_0
    SLICE_X104Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.254 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.254    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1__0_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.371    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1__0_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1__0_n_0
    SLICE_X104Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    11.614    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1__0_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.731 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.731    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1__0_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1__0_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.965 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.965    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1__0_n_0
    SLICE_X104Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.082 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.082    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1__0_n_0
    SLICE_X104Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.199 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1__0_n_0
    SLICE_X104Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.316 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.316    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1__0_n_0
    SLICE_X104Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.433 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.433    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1__0_n_0
    SLICE_X104Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.550 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1__0_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.667 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.667    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1__0_n_0
    SLICE_X104Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.990 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]_i_2__0/O[1]
                         net (fo=1, routed)           0.000    12.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]_i_2__0_n_6
    SLICE_X104Y84        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.603    12.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X104Y84        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]/C
                         clock pessimism              0.115    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X104Y84        FDCE (Setup_fdce_C_D)        0.109    12.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                         -12.990    
  -------------------------------------------------------------------
                         slack                                 -0.138    

Slack (VIOLATED) :        -0.044ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[256]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.818ns  (logic 8.683ns (88.443%)  route 1.135ns (11.557%))
  Logic Levels:           66  (CARRY4=65 LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 12.640 - 10.000 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.642     2.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X51Y21         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.456     3.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/Q
                         net (fo=129, routed)         1.116     4.508    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/Q[0]
    SLICE_X50Y21         LUT4 (Prop_lut4_I0_O)        0.124     4.632 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/AiB_reg[3]_i_5__5/O
                         net (fo=1, routed)           0.000     4.632    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/S[0]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.145 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1__5_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.262 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1__5_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1__5_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1__5/CO[3]
                         net (fo=1, routed)           0.009     5.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1__5_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1__5_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1__5_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1__5_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1__5_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1__5_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1__5_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1__5_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1__5_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1__5_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.675 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.675    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1__5_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.792 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1__5_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.909 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1__5_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1__5_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1__5_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1__5_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.377    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1__5_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.494    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1__5_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.611 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.611    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1__5_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.728 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.728    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1__5_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.845 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.845    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1__5_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1__5_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.079 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.079    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1__5_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.196 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.196    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1__5_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.313 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.313    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1__5_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     8.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1__5_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1__5_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.665 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1__5_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1__5_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1__5_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.016 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.016    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1__5_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1__5_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.250 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1__5_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.367 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1__5_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1__5_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.601 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.601    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1__5_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.718 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1__5_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1__5_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1__5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1__5_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1__5_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1__5_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.420 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.420    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1__5_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1__5_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1__5_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.771 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.771    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1__5_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1__5_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.005 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1__5_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.122 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1__5_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.239 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1__5_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1__5/CO[3]
                         net (fo=1, routed)           0.009    11.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1__5_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.482 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.482    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1__5_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.599 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1__5_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.716 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1__5_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.833 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1__5_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.950 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1__5_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.067 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    12.067    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1__5_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.184 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    12.184    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1__5_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.301 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    12.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1__5_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.418 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    12.418    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1__5_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.535 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    12.535    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1__5_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]_i_2__5/O[0]
                         net (fo=1, routed)           0.000    12.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]_i_2__5_n_7
    SLICE_X50Y85         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.461    12.640    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X50Y85         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[256]/C
                         clock pessimism              0.115    12.755    
                         clock uncertainty           -0.154    12.601    
    SLICE_X50Y85         FDCE (Setup_fdce_C_D)        0.109    12.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[256]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                         -12.754    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.034ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/qi_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[256]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.802ns  (logic 8.876ns (90.555%)  route 0.926ns (9.445%))
  Logic Levels:           66  (CARRY4=65 LUT4=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.790     3.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X102Y20        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/qi_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y20        FDCE (Prop_fdce_C_Q)         0.478     3.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/qi_reg_reg/Q
                         net (fo=512, routed)         0.907     4.469    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/qi_reg_reg_0
    SLICE_X104Y20        LUT4 (Prop_lut4_I0_O)        0.295     4.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.000     4.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_5__0_n_0
    SLICE_X104Y20        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1__0_n_0
    SLICE_X104Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1__0_n_0
    SLICE_X104Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1__0_n_0
    SLICE_X104Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1__0_n_0
    SLICE_X104Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     5.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1__0_n_0
    SLICE_X104Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1__0_n_0
    SLICE_X104Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1__0_n_0
    SLICE_X104Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1__0_n_0
    SLICE_X104Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1__0_n_0
    SLICE_X104Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1__0_n_0
    SLICE_X104Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1__0_n_0
    SLICE_X104Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1__0_n_0
    SLICE_X104Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1__0_n_0
    SLICE_X104Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1__0_n_0
    SLICE_X104Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.924 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1__0_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.041 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1__0_n_0
    SLICE_X104Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1__0_n_0
    SLICE_X104Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1__0_n_0
    SLICE_X104Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1__0_n_0
    SLICE_X104Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1__0_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1__0_n_0
    SLICE_X104Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1__0_n_0
    SLICE_X104Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1__0_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.977 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1__0_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1__0_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.211 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1__0_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.328 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1__0_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1__0_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1__0_n_0
    SLICE_X104Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.679 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1__0_n_0
    SLICE_X104Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.797 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1__0_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1__0_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.031 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1__0_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.148 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1__0_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1__0_n_0
    SLICE_X104Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1__0_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1__0_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1__0_n_0
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1__0_n_0
    SLICE_X104Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.850 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.850    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1__0_n_0
    SLICE_X104Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1__0_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1__0_n_0
    SLICE_X104Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1__0_n_0
    SLICE_X104Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.318 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1__0_n_0
    SLICE_X104Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.435    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1__0_n_0
    SLICE_X104Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.552 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1__0_n_0
    SLICE_X104Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1__0_n_0
    SLICE_X104Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1__0_n_0
    SLICE_X104Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.903 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.903    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1__0_n_0
    SLICE_X104Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1__0_n_0
    SLICE_X104Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.137 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.137    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1__0_n_0
    SLICE_X104Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.254 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.254    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1__0_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.371    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1__0_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1__0_n_0
    SLICE_X104Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    11.614    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1__0_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.731 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.731    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1__0_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1__0_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.965 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.965    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1__0_n_0
    SLICE_X104Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.082 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.082    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1__0_n_0
    SLICE_X104Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.199 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1__0_n_0
    SLICE_X104Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.316 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.316    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1__0_n_0
    SLICE_X104Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.433 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.433    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1__0_n_0
    SLICE_X104Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.550 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1__0_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.667 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.667    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1__0_n_0
    SLICE_X104Y84        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.886 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]_i_2__0/O[0]
                         net (fo=1, routed)           0.000    12.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]_i_2__0_n_7
    SLICE_X104Y84        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.603    12.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X104Y84        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[256]/C
                         clock pessimism              0.115    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X104Y84        FDCE (Setup_fdce_C_D)        0.109    12.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[256]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                         -12.886    
  -------------------------------------------------------------------
                         slack                                 -0.034    

Slack (VIOLATED) :        -0.032ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[253]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.805ns  (logic 8.670ns (88.427%)  route 1.135ns (11.573%))
  Logic Levels:           65  (CARRY4=64 LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 12.639 - 10.000 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.642     2.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X51Y21         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.456     3.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/Q
                         net (fo=129, routed)         1.116     4.508    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/Q[0]
    SLICE_X50Y21         LUT4 (Prop_lut4_I0_O)        0.124     4.632 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/AiB_reg[3]_i_5__5/O
                         net (fo=1, routed)           0.000     4.632    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/S[0]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.145 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1__5_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.262 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1__5_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1__5_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1__5/CO[3]
                         net (fo=1, routed)           0.009     5.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1__5_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1__5_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1__5_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1__5_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1__5_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1__5_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1__5_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1__5_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1__5_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1__5_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.675 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.675    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1__5_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.792 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1__5_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.909 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1__5_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1__5_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1__5_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1__5_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.377    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1__5_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.494    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1__5_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.611 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.611    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1__5_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.728 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.728    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1__5_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.845 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.845    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1__5_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1__5_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.079 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.079    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1__5_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.196 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.196    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1__5_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.313 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.313    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1__5_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     8.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1__5_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1__5_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.665 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1__5_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1__5_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1__5_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.016 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.016    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1__5_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1__5_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.250 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1__5_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.367 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1__5_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1__5_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.601 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.601    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1__5_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.718 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1__5_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1__5_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1__5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1__5_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1__5_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1__5_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.420 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.420    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1__5_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1__5_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1__5_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.771 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.771    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1__5_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1__5_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.005 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1__5_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.122 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1__5_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.239 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1__5_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1__5/CO[3]
                         net (fo=1, routed)           0.009    11.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1__5_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.482 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.482    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1__5_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.599 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1__5_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.716 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1__5_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.833 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1__5_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.950 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1__5_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.067 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    12.067    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1__5_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.184 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    12.184    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1__5_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.301 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    12.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1__5_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.418 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    12.418    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1__5_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.741 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1__5/O[1]
                         net (fo=1, routed)           0.000    12.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1__5_n_6
    SLICE_X50Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.460    12.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X50Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[253]/C
                         clock pessimism              0.115    12.754    
                         clock uncertainty           -0.154    12.600    
    SLICE_X50Y84         FDCE (Setup_fdce_C_D)        0.109    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[253]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                         -12.741    
  -------------------------------------------------------------------
                         slack                                 -0.032    

Slack (VIOLATED) :        -0.024ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.797ns  (logic 8.662ns (88.418%)  route 1.135ns (11.582%))
  Logic Levels:           65  (CARRY4=64 LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 12.639 - 10.000 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.642     2.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X51Y21         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.456     3.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/Q
                         net (fo=129, routed)         1.116     4.508    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/Q[0]
    SLICE_X50Y21         LUT4 (Prop_lut4_I0_O)        0.124     4.632 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/AiB_reg[3]_i_5__5/O
                         net (fo=1, routed)           0.000     4.632    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/S[0]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.145 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1__5_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.262 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1__5_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1__5_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1__5/CO[3]
                         net (fo=1, routed)           0.009     5.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1__5_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1__5_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1__5_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1__5_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1__5_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1__5_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1__5_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1__5_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1__5_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1__5_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.675 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.675    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1__5_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.792 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1__5_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.909 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1__5_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1__5_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1__5_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1__5_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.377    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1__5_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.494    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1__5_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.611 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.611    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1__5_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.728 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.728    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1__5_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.845 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.845    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1__5_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1__5_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.079 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.079    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1__5_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.196 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.196    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1__5_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.313 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.313    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1__5_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     8.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1__5_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1__5_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.665 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1__5_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1__5_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1__5_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.016 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.016    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1__5_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1__5_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.250 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1__5_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.367 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1__5_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1__5_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.601 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.601    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1__5_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.718 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1__5_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1__5_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1__5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1__5_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1__5_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1__5_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.420 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.420    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1__5_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1__5_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1__5_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.771 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.771    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1__5_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1__5_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.005 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1__5_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.122 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1__5_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.239 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1__5_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1__5/CO[3]
                         net (fo=1, routed)           0.009    11.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1__5_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.482 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.482    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1__5_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.599 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1__5_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.716 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1__5_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.833 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1__5_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.950 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1__5_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.067 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    12.067    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1__5_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.184 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    12.184    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1__5_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.301 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    12.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1__5_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.418 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    12.418    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1__5_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1__5/O[3]
                         net (fo=1, routed)           0.000    12.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1__5_n_4
    SLICE_X50Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.460    12.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X50Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]/C
                         clock pessimism              0.115    12.754    
                         clock uncertainty           -0.154    12.600    
    SLICE_X50Y84         FDCE (Setup_fdce_C_D)        0.109    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                         -12.733    
  -------------------------------------------------------------------
                         slack                                 -0.024    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/qi_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[253]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.789ns  (logic 8.863ns (90.542%)  route 0.926ns (9.458%))
  Logic Levels:           65  (CARRY4=64 LUT4=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.790     3.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X102Y20        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/qi_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y20        FDCE (Prop_fdce_C_Q)         0.478     3.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/qi_reg_reg/Q
                         net (fo=512, routed)         0.907     4.469    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/qi_reg_reg_0
    SLICE_X104Y20        LUT4 (Prop_lut4_I0_O)        0.295     4.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.000     4.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_5__0_n_0
    SLICE_X104Y20        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1__0_n_0
    SLICE_X104Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1__0_n_0
    SLICE_X104Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1__0_n_0
    SLICE_X104Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1__0_n_0
    SLICE_X104Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     5.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1__0_n_0
    SLICE_X104Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1__0_n_0
    SLICE_X104Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1__0_n_0
    SLICE_X104Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1__0_n_0
    SLICE_X104Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1__0_n_0
    SLICE_X104Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1__0_n_0
    SLICE_X104Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1__0_n_0
    SLICE_X104Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1__0_n_0
    SLICE_X104Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1__0_n_0
    SLICE_X104Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1__0_n_0
    SLICE_X104Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.924 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1__0_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.041 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1__0_n_0
    SLICE_X104Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1__0_n_0
    SLICE_X104Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1__0_n_0
    SLICE_X104Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1__0_n_0
    SLICE_X104Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1__0_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1__0_n_0
    SLICE_X104Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1__0_n_0
    SLICE_X104Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1__0_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.977 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1__0_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1__0_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.211 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1__0_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.328 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1__0_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1__0_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1__0_n_0
    SLICE_X104Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.679 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1__0_n_0
    SLICE_X104Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.797 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1__0_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1__0_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.031 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1__0_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.148 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1__0_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1__0_n_0
    SLICE_X104Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1__0_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1__0_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1__0_n_0
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1__0_n_0
    SLICE_X104Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.850 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.850    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1__0_n_0
    SLICE_X104Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1__0_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1__0_n_0
    SLICE_X104Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1__0_n_0
    SLICE_X104Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.318 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1__0_n_0
    SLICE_X104Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.435    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1__0_n_0
    SLICE_X104Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.552 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1__0_n_0
    SLICE_X104Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1__0_n_0
    SLICE_X104Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1__0_n_0
    SLICE_X104Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.903 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.903    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1__0_n_0
    SLICE_X104Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1__0_n_0
    SLICE_X104Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.137 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.137    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1__0_n_0
    SLICE_X104Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.254 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.254    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1__0_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.371    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1__0_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1__0_n_0
    SLICE_X104Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    11.614    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1__0_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.731 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.731    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1__0_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1__0_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.965 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.965    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1__0_n_0
    SLICE_X104Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.082 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.082    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1__0_n_0
    SLICE_X104Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.199 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1__0_n_0
    SLICE_X104Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.316 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.316    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1__0_n_0
    SLICE_X104Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.433 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.433    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1__0_n_0
    SLICE_X104Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.550 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1__0_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1__0_n_6
    SLICE_X104Y83        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.602    12.781    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X104Y83        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[253]/C
                         clock pessimism              0.115    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X104Y83        FDCE (Setup_fdce_C_D)        0.109    12.851    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[253]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                         -12.873    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/qi_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.781ns  (logic 8.855ns (90.535%)  route 0.926ns (9.465%))
  Logic Levels:           65  (CARRY4=64 LUT4=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.790     3.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X102Y20        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/qi_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y20        FDCE (Prop_fdce_C_Q)         0.478     3.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/qi_reg_reg/Q
                         net (fo=512, routed)         0.907     4.469    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/qi_reg_reg_0
    SLICE_X104Y20        LUT4 (Prop_lut4_I0_O)        0.295     4.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.000     4.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_5__0_n_0
    SLICE_X104Y20        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1__0_n_0
    SLICE_X104Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1__0_n_0
    SLICE_X104Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1__0_n_0
    SLICE_X104Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1__0_n_0
    SLICE_X104Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     5.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1__0_n_0
    SLICE_X104Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1__0_n_0
    SLICE_X104Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1__0_n_0
    SLICE_X104Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1__0_n_0
    SLICE_X104Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1__0_n_0
    SLICE_X104Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1__0_n_0
    SLICE_X104Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1__0_n_0
    SLICE_X104Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1__0_n_0
    SLICE_X104Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1__0_n_0
    SLICE_X104Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1__0_n_0
    SLICE_X104Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.924 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1__0_n_0
    SLICE_X104Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.041 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1__0_n_0
    SLICE_X104Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1__0_n_0
    SLICE_X104Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1__0_n_0
    SLICE_X104Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1__0_n_0
    SLICE_X104Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1__0_n_0
    SLICE_X104Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1__0_n_0
    SLICE_X104Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1__0_n_0
    SLICE_X104Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1__0_n_0
    SLICE_X104Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.977 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1__0_n_0
    SLICE_X104Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1__0_n_0
    SLICE_X104Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.211 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1__0_n_0
    SLICE_X104Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.328 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1__0_n_0
    SLICE_X104Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1__0_n_0
    SLICE_X104Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1__0_n_0
    SLICE_X104Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.679 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1__0_n_0
    SLICE_X104Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.797 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1__0_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1__0_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.031 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1__0_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.148 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1__0_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1__0_n_0
    SLICE_X104Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1__0_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1__0_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1__0_n_0
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1__0_n_0
    SLICE_X104Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.850 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.850    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1__0_n_0
    SLICE_X104Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1__0_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1__0_n_0
    SLICE_X104Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1__0_n_0
    SLICE_X104Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.318 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1__0_n_0
    SLICE_X104Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.435    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1__0_n_0
    SLICE_X104Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.552 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1__0_n_0
    SLICE_X104Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1__0_n_0
    SLICE_X104Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1__0_n_0
    SLICE_X104Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.903 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.903    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1__0_n_0
    SLICE_X104Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1__0_n_0
    SLICE_X104Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.137 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.137    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1__0_n_0
    SLICE_X104Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.254 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.254    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1__0_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.371    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1__0_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1__0_n_0
    SLICE_X104Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    11.614    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1__0_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.731 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.731    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1__0_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1__0_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.965 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.965    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1__0_n_0
    SLICE_X104Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.082 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.082    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1__0_n_0
    SLICE_X104Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.199 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1__0_n_0
    SLICE_X104Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.316 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.316    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1__0_n_0
    SLICE_X104Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.433 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.433    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1__0_n_0
    SLICE_X104Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.550 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1__0_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.865 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    12.865    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1__0_n_4
    SLICE_X104Y83        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.602    12.781    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X104Y83        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]/C
                         clock pessimism              0.115    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X104Y83        FDCE (Setup_fdce_C_D)        0.109    12.851    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                         -12.865    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.756ns  (logic 8.621ns (88.369%)  route 1.135ns (11.631%))
  Logic Levels:           66  (CARRY4=65 LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 12.640 - 10.000 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.642     2.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X51Y21         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.456     3.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[0]/Q
                         net (fo=129, routed)         1.116     4.508    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/Q[0]
    SLICE_X50Y21         LUT4 (Prop_lut4_I0_O)        0.124     4.632 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/AiB_reg[3]_i_5__5/O
                         net (fo=1, routed)           0.000     4.632    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/S[0]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.145 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1__5_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.262 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1__5_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1__5_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1__5/CO[3]
                         net (fo=1, routed)           0.009     5.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1__5_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1__5_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1__5_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1__5_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     5.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1__5_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1__5_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1__5_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1__5_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1__5_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1__5_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.675 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.675    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1__5_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.792 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.792    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1__5_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.909 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     6.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1__5_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1__5_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1__5_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1__5_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.377    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1__5_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.494    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1__5_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.611 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.611    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1__5_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.728 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.728    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1__5_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.845 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.845    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1__5_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     7.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1__5_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.079 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.079    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1__5_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.196 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.196    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1__5_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.313 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.313    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1__5_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     8.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1__5_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1__5_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.665 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1__5_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1__5_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1__5_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.016 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.016    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1__5_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1__5_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.250 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1__5_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.367 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1__5_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1__5_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.601 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.601    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1__5_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.718 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1__5_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1__5_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     9.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1__5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1__5_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1__5_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1__5_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.420 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.420    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1__5_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1__5_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1__5_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.771 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.771    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1__5_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1__5_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.005 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1__5_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.122 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1__5_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.239 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1__5_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1__5/CO[3]
                         net (fo=1, routed)           0.009    11.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1__5_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.482 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.482    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1__5_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.599 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1__5_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.716 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1__5_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.833 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1__5_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.950 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    11.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1__5_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.067 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    12.067    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1__5_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.184 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    12.184    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1__5_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.301 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    12.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1__5_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.418 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    12.418    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1__5_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.535 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    12.535    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1__5_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.692 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]_i_2__5/CO[1]
                         net (fo=1, routed)           0.000    12.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]_i_2__5_n_2
    SLICE_X50Y85         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.461    12.640    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X50Y85         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]/C
                         clock pessimism              0.115    12.755    
                         clock uncertainty           -0.154    12.601    
    SLICE_X50Y85         FDCE (Setup_fdce_C_D)        0.094    12.695    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                         -12.692    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/qi_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.732ns  (logic 8.792ns (90.340%)  route 0.940ns (9.660%))
  Logic Levels:           66  (CARRY4=65 LUT4=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 12.706 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.727     3.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X67Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/qi_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y14         FDCE (Prop_fdce_C_Q)         0.419     3.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/qi_reg_reg/Q
                         net (fo=512, routed)         0.921     4.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/qi_reg_reg_0
    SLICE_X66Y13         LUT4 (Prop_lut4_I0_O)        0.299     4.660 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_3__2/O
                         net (fo=1, routed)           0.000     4.660    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_3__2_n_0
    SLICE_X66Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1__2_n_0
    SLICE_X66Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.157 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.157    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1__2_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.274 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.274    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1__2_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.391 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1__2_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.508 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.508    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1__2_n_0
    SLICE_X66Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1__2_n_0
    SLICE_X66Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.742 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1__2_n_0
    SLICE_X66Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.859 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.859    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1__2_n_0
    SLICE_X66Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.976 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.976    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1__2_n_0
    SLICE_X66Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.093 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.093    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1__2_n_0
    SLICE_X66Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.210 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1__2_n_0
    SLICE_X66Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.327 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009     6.336    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1__2_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.453 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.453    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1__2_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.570 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.570    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1__2_n_0
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.687 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.687    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1__2_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.804 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1__2_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.921 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     6.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1__2_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.038 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     7.038    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1__2_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     7.155    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1__2_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     7.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1__2_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.389 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     7.389    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1__2_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     7.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1__2_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     7.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1__2_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     7.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1__2_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     7.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1__2_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.974 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     7.974    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1__2_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.091 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.091    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1__2_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1__2_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.325 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.325    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1__2_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.442 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.442    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1__2_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1__2_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1__2_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.793 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1__2_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1__2_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1__2_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.144 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1__2_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     9.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1__2_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1__2_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1__2_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.613 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.613    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1__2_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.730 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.730    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1__2_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.847 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1__2_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.964 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.964    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1__2_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1__2_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.198 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1__2_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.315 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.315    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1__2_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.432 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.432    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1__2_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.549    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1__2_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.666 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1__2_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1__2_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1__2_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.017 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.017    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1__2_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.134 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1__2_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.251 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1__2_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.368 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.368    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1__2_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.485 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.485    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1__2_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.602 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1__2_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.719 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1__2_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.836 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.836    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1__2_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.953 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.953    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1__2_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.070 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.070    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1__2_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.187 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    12.196    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1__2_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.313 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.313    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1__2_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.430    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1__2_n_0
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.753 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]_i_2__2/O[1]
                         net (fo=1, routed)           0.000    12.753    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]_i_2__2_n_6
    SLICE_X66Y77         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.527    12.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X66Y77         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]/C
                         clock pessimism              0.115    12.821    
                         clock uncertainty           -0.154    12.667    
    SLICE_X66Y77         FDCE (Setup_fdce_C_D)        0.109    12.776    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]
  -------------------------------------------------------------------
                         required time                         12.776    
                         arrival time                         -12.753    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.732ns  (logic 8.807ns (90.495%)  route 0.925ns (9.505%))
  Logic Levels:           66  (CARRY4=65 LUT4=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.656     2.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_controller/clk
    SLICE_X39Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.456     3.406 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]/Q
                         net (fo=1708, routed)        0.906     4.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[0]_0[0]
    SLICE_X36Y20         LUT4 (Prop_lut4_I2_O)        0.124     4.436 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_4__4/O
                         net (fo=1, routed)           0.000     4.436    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_4__4_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     4.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1__4_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     5.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1__4_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.203 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     5.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1__4_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.320 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     5.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1__4_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1__4/CO[3]
                         net (fo=1, routed)           0.009     5.446    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1__4_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.563 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     5.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1__4_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.680 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     5.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1__4_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.797 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     5.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1__4_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     5.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1__4_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.031 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1__4_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.148 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1__4_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1__4_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1__4_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1__4_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1__4_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.733 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1__4_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.850 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.850    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1__4_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     6.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1__4_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1__4_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.201    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1__4_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.318 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1__4_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.435    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1__4_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.552 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1__4_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1__4_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1__4_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.903 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.903    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1__4_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1__4_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.137 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.137    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1__4_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.254 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.254    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1__4_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     8.372    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1__4_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1__4_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.606 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.606    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1__4_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.723 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.723    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1__4_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.840 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1__4_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1__4_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.074 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     9.074    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1__4_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     9.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1__4_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     9.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1__4_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     9.425    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1__4_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     9.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1__4_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.659 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     9.659    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1__4_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.776 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     9.776    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1__4_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     9.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1__4_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1__4_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1__4_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.244 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1__4_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1__4_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1__4_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.595 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.595    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1__4_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1__4_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.829 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.829    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1__4_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.946 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.946    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1__4_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.063 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    11.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1__4_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1__4_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.297 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1__4/CO[3]
                         net (fo=1, routed)           0.009    11.306    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1__4_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    11.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1__4_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.540 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    11.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1__4_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.657 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    11.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1__4_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    11.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1__4_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.891 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    11.891    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1__4_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.008 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.008    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1__4_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1__4_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.359 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.359    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1__4_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.682 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]_i_2__4/O[1]
                         net (fo=1, routed)           0.000    12.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]_i_2__4_n_6
    SLICE_X36Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.473    12.652    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X36Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]/C
                         clock pessimism              0.115    12.767    
                         clock uncertainty           -0.154    12.613    
    SLICE_X36Y84         FDCE (Setup_fdce_C_D)        0.109    12.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[5].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                         -12.682    
  -------------------------------------------------------------------
                         slack                                  0.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/montgomery_B_reg[241]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[241]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.249%)  route 0.209ns (59.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.636     0.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/clk
    SLICE_X49Y107        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/montgomery_B_reg[241]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDCE (Prop_fdce_C_Q)         0.141     1.113 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/montgomery_B_reg[241]/Q
                         net (fo=1, routed)           0.209     1.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[255]_1[241]
    SLICE_X51Y105        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[241]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.906     1.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X51Y105        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[241]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y105        FDCE (Hold_fdce_C_D)         0.078     1.311    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/B_reg_reg[241]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[128]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[128]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.279ns (67.745%)  route 0.133ns (32.255%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.614     0.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X94Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y49         FDCE (Prop_fdce_C_Q)         0.164     1.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[128]/Q
                         net (fo=1, routed)           0.133     1.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/AiB_reg[128]
    SLICE_X96Y50         LUT4 (Prop_lut4_I3_O)        0.045     1.291 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/S_reg[131]_i_5__1/O
                         net (fo=1, routed)           0.000     1.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/S_reg[131]_i_5__1_n_0
    SLICE_X96Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1__1_n_7
    SLICE_X96Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.878     1.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X96Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[128]/C
                         clock pessimism             -0.030     1.214    
    SLICE_X96Y50         FDCE (Hold_fdce_C_D)         0.134     1.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[128]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[4].i_exponentiation/controller_inst/M_mont_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[4].i_exponentiation/controller_inst/P_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.111%)  route 0.178ns (48.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.557     0.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[4].i_exponentiation/controller_inst/clk
    SLICE_X49Y13         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[4].i_exponentiation/controller_inst/M_mont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[4].i_exponentiation/controller_inst/M_mont_reg[0]/Q
                         net (fo=1, routed)           0.178     1.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[4].i_exponentiation/controller_inst_n_1151
    SLICE_X51Y15         LUT4 (Prop_lut4_I0_O)        0.045     1.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[4].i_exponentiation/i___287/O
                         net (fo=1, routed)           0.000     1.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[4].i_exponentiation/controller_inst/P_reg_reg[255]_1[0]
    SLICE_X51Y15         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[4].i_exponentiation/controller_inst/P_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.819     1.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[4].i_exponentiation/controller_inst/clk
    SLICE_X51Y15         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[4].i_exponentiation/controller_inst/P_reg_reg[0]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y15         FDCE (Hold_fdce_C_D)         0.091     1.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[4].i_exponentiation/controller_inst/P_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/one_mont_reg[202]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/C_reg_reg[202]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.340%)  route 0.183ns (49.660%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.555     0.891    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/clk
    SLICE_X48Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/one_mont_reg[202]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/one_mont_reg[202]/Q
                         net (fo=1, routed)           0.183     1.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst_n_728
    SLICE_X51Y97         LUT4 (Prop_lut4_I0_O)        0.045     1.260 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/i___233/O
                         net (fo=1, routed)           0.000     1.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/C_reg_reg[255]_0[202]
    SLICE_X51Y97         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/C_reg_reg[202]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.821     1.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/clk
    SLICE_X51Y97         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/C_reg_reg[202]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y97         FDCE (Hold_fdce_C_D)         0.091     1.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/C_reg_reg[202]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.591%)  route 0.182ns (49.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.551     0.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X49Y27         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDCE (Prop_fdce_C_Q)         0.141     1.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[24]/Q
                         net (fo=1, routed)           0.182     1.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_controller/res_reg_reg[256][23]
    SLICE_X51Y28         LUT4 (Prop_lut4_I0_O)        0.045     1.254 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_controller/res_reg[23]_i_1__5/O
                         net (fo=1, routed)           0.000     1.254    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/D[23]
    SLICE_X51Y28         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.813     1.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X51Y28         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[23]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X51Y28         FDCE (Hold_fdce_C_D)         0.092     1.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[125]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[124]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.960%)  route 0.171ns (45.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.614     0.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X96Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y49         FDCE (Prop_fdce_C_Q)         0.164     1.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[125]/Q
                         net (fo=1, routed)           0.171     1.285    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_controller/res_reg_reg[256][124]
    SLICE_X97Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_controller/res_reg[124]_i_1__1/O
                         net (fo=1, routed)           0.000     1.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/D[124]
    SLICE_X97Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.878     1.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X97Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[124]/C
                         clock pessimism             -0.030     1.214    
    SLICE_X97Y50         FDCE (Hold_fdce_C_D)         0.091     1.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[124]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[4].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[132]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[4].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[131]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.477%)  route 0.206ns (52.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.557     0.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[4].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X43Y51         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[4].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[4].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[132]/Q
                         net (fo=1, routed)           0.206     1.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[4].i_exponentiation/montgomery_inst/u_controller/res_reg_reg[256][131]
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[4].i_exponentiation/montgomery_inst/u_controller/res_reg[131]_i_1__3/O
                         net (fo=1, routed)           0.000     1.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[4].i_exponentiation/montgomery_inst/u_datapath/D[131]
    SLICE_X39Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[4].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.830     1.196    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[4].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X39Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[4].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[131]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X39Y49         FDCE (Hold_fdce_C_D)         0.091     1.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[4].i_exponentiation/montgomery_inst/u_datapath/res_reg_reg[131]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/one_mont_reg[80]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/C_reg_reg[80]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.928%)  route 0.194ns (51.072%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.556     0.891    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/clk
    SLICE_X48Y33         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/one_mont_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/one_mont_reg[80]/Q
                         net (fo=1, routed)           0.194     1.227    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst_n_850
    SLICE_X53Y34         LUT4 (Prop_lut4_I0_O)        0.045     1.272 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/i___111/O
                         net (fo=1, routed)           0.000     1.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/C_reg_reg[255]_0[80]
    SLICE_X53Y34         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/C_reg_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.819     1.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/clk
    SLICE_X53Y34         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/C_reg_reg[80]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X53Y34         FDCE (Hold_fdce_C_D)         0.092     1.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/C_reg_reg[80]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[148]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.348ns (81.157%)  route 0.081ns (18.843%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.586     0.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X67Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y49         FDCE (Prop_fdce_C_Q)         0.141     1.063 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]/Q
                         net (fo=1, routed)           0.080     1.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/AiB_reg[147]
    SLICE_X66Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.188 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg[147]_i_2__2/O
                         net (fo=1, routed)           0.000     1.188    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg[147]_i_2__2_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.297 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1__2_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.350 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.350    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1__2_n_7
    SLICE_X66Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.849     1.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X66Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[148]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X66Y50         FDCE (Hold_fdce_C_D)         0.134     1.319    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[148]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/C_reg_reg[239]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/montgomery_A_reg[239]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.915%)  route 0.228ns (55.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.637     0.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/clk
    SLICE_X44Y108        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/C_reg_reg[239]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDCE (Prop_fdce_C_Q)         0.141     1.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/C_reg_reg[239]/Q
                         net (fo=1, routed)           0.228     1.342    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/C_reg[239]
    SLICE_X50Y106        LUT6 (Prop_lut6_I2_O)        0.045     1.387 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/montgomery_A[239]_i_1__5/O
                         net (fo=1, routed)           0.000     1.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/montgomery_A[239]_i_1__5_n_0
    SLICE_X50Y106        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/montgomery_A_reg[239]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.906     1.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/clk
    SLICE_X50Y106        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/montgomery_A_reg[239]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y106        FDCE (Hold_fdce_C_D)         0.121     1.354    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[6].i_exponentiation/controller_inst/montgomery_A_reg[239]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y1      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y13     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y13     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y13     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y13     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y29    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y29    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y29    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y29    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y29    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y29    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y29    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y29    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y29    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y29    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y29    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y29    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y29    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y29    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y29    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y29    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y29    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y29    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y29    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y29    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/bit_index_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.110ns  (logic 0.681ns (9.578%)  route 6.429ns (90.422%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.823     3.117    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y124        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.238     6.811    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n
    SLICE_X44Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.714     7.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.751 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=29097, routed)       2.476    10.227    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/AS[0]
    SLICE_X60Y126        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/bit_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.699    12.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/clk
    SLICE_X60Y126        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/bit_index_reg[0]/C
                         clock pessimism              0.147    13.025    
                         clock uncertainty           -0.154    12.871    
    SLICE_X60Y126        FDCE (Recov_fdce_C_CLR)     -0.405    12.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/bit_index_reg[0]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/bit_index_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.110ns  (logic 0.681ns (9.578%)  route 6.429ns (90.422%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.823     3.117    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y124        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.238     6.811    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n
    SLICE_X44Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.714     7.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.751 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=29097, routed)       2.476    10.227    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/AS[0]
    SLICE_X60Y126        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/bit_index_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.699    12.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/clk
    SLICE_X60Y126        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/bit_index_reg[5]/C
                         clock pessimism              0.147    13.025    
                         clock uncertainty           -0.154    12.871    
    SLICE_X60Y126        FDCE (Recov_fdce_C_CLR)     -0.405    12.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/bit_index_reg[5]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/key_reg_reg[250]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.105ns  (logic 0.681ns (9.584%)  route 6.424ns (90.416%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.823     3.117    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y124        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.238     6.811    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n
    SLICE_X44Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.714     7.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.751 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=29097, routed)       2.472    10.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/AS[0]
    SLICE_X61Y126        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/key_reg_reg[250]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.699    12.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/clk
    SLICE_X61Y126        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/key_reg_reg[250]/C
                         clock pessimism              0.147    13.025    
                         clock uncertainty           -0.154    12.871    
    SLICE_X61Y126        FDCE (Recov_fdce_C_CLR)     -0.405    12.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/key_reg_reg[250]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/key_reg_reg[251]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.105ns  (logic 0.681ns (9.584%)  route 6.424ns (90.416%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.823     3.117    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y124        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.238     6.811    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n
    SLICE_X44Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.714     7.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.751 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=29097, routed)       2.472    10.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/AS[0]
    SLICE_X61Y126        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/key_reg_reg[251]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.699    12.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/clk
    SLICE_X61Y126        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/key_reg_reg[251]/C
                         clock pessimism              0.147    13.025    
                         clock uncertainty           -0.154    12.871    
    SLICE_X61Y126        FDCE (Recov_fdce_C_CLR)     -0.405    12.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/key_reg_reg[251]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/key_reg_reg[252]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.105ns  (logic 0.681ns (9.584%)  route 6.424ns (90.416%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.823     3.117    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y124        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.238     6.811    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n
    SLICE_X44Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.714     7.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.751 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=29097, routed)       2.472    10.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/AS[0]
    SLICE_X61Y126        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/key_reg_reg[252]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.699    12.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/clk
    SLICE_X61Y126        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/key_reg_reg[252]/C
                         clock pessimism              0.147    13.025    
                         clock uncertainty           -0.154    12.871    
    SLICE_X61Y126        FDCE (Recov_fdce_C_CLR)     -0.405    12.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/key_reg_reg[252]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/key_reg_reg[253]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.105ns  (logic 0.681ns (9.584%)  route 6.424ns (90.416%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.823     3.117    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y124        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.238     6.811    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n
    SLICE_X44Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.714     7.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.751 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=29097, routed)       2.472    10.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/AS[0]
    SLICE_X61Y126        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/key_reg_reg[253]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.699    12.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/clk
    SLICE_X61Y126        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/key_reg_reg[253]/C
                         clock pessimism              0.147    13.025    
                         clock uncertainty           -0.154    12.871    
    SLICE_X61Y126        FDCE (Recov_fdce_C_CLR)     -0.405    12.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/controller_inst/key_reg_reg[253]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/C_reg_reg[78]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 0.681ns (10.135%)  route 6.038ns (89.865%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.823     3.117    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y124        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.238     6.811    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n
    SLICE_X44Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.714     7.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.751 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=29097, routed)       2.085     9.836    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/AS[0]
    SLICE_X106Y14        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/C_reg_reg[78]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.695    12.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/clk
    SLICE_X106Y14        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/C_reg_reg[78]/C
                         clock pessimism              0.115    12.989    
                         clock uncertainty           -0.154    12.835    
    SLICE_X106Y14        FDCE (Recov_fdce_C_CLR)     -0.405    12.430    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/C_reg_reg[78]
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/C_reg_reg[79]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 0.681ns (10.135%)  route 6.038ns (89.865%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.823     3.117    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y124        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.238     6.811    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n
    SLICE_X44Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.714     7.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.751 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=29097, routed)       2.085     9.836    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/AS[0]
    SLICE_X106Y14        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/C_reg_reg[79]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.695    12.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/clk
    SLICE_X106Y14        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/C_reg_reg[79]/C
                         clock pessimism              0.115    12.989    
                         clock uncertainty           -0.154    12.835    
    SLICE_X106Y14        FDCE (Recov_fdce_C_CLR)     -0.405    12.430    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/C_reg_reg[79]
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/C_reg_reg[88]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 0.681ns (10.135%)  route 6.038ns (89.865%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.823     3.117    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y124        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.238     6.811    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n
    SLICE_X44Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.714     7.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.751 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=29097, routed)       2.085     9.836    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/AS[0]
    SLICE_X106Y14        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/C_reg_reg[88]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.695    12.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/clk
    SLICE_X106Y14        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/C_reg_reg[88]/C
                         clock pessimism              0.115    12.989    
                         clock uncertainty           -0.154    12.835    
    SLICE_X106Y14        FDCE (Recov_fdce_C_CLR)     -0.405    12.430    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/C_reg_reg[88]
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/C_reg_reg[90]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 0.681ns (10.135%)  route 6.038ns (89.865%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.823     3.117    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y124        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.238     6.811    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n
    SLICE_X44Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.935 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.714     7.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.751 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=29097, routed)       2.085     9.836    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/AS[0]
    SLICE_X106Y14        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/C_reg_reg[90]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.695    12.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/clk
    SLICE_X106Y14        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/C_reg_reg[90]/C
                         clock pessimism              0.115    12.989    
                         clock uncertainty           -0.154    12.835    
    SLICE_X106Y14        FDCE (Recov_fdce_C_CLR)     -0.405    12.430    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/C_reg_reg[90]
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                  2.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.271ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/M_mont_reg[44]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.212ns (8.508%)  route 2.280ns (91.492%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.625     0.961    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y124        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.309     2.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n
    SLICE_X44Y50         LUT1 (Prop_lut1_I0_O)        0.045     2.456 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.267     2.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.750 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=29097, routed)       0.703     3.453    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/AS[0]
    SLICE_X112Y4         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/M_mont_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.913     1.279    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/clk
    SLICE_X112Y4         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/M_mont_reg[44]/C
                         clock pessimism             -0.030     1.249    
    SLICE_X112Y4         FDCE (Remov_fdce_C_CLR)     -0.067     1.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/controller_inst/M_mont_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  2.271    

Slack (MET) :             2.271ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/controller_inst/P_reg_reg[118]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.212ns (8.504%)  route 2.281ns (91.496%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.625     0.961    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y124        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.309     2.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n
    SLICE_X44Y50         LUT1 (Prop_lut1_I0_O)        0.045     2.456 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.267     2.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.750 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=29097, routed)       0.704     3.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/controller_inst/AS[0]
    SLICE_X112Y48        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/controller_inst/P_reg_reg[118]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.914     1.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/controller_inst/clk
    SLICE_X112Y48        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/controller_inst/P_reg_reg[118]/C
                         clock pessimism             -0.030     1.250    
    SLICE_X112Y48        FDCE (Remov_fdce_C_CLR)     -0.067     1.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/controller_inst/P_reg_reg[118]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           3.454    
  -------------------------------------------------------------------
                         slack                                  2.271    

Slack (MET) :             2.272ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/controller_inst/message_reg_reg[106]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.212ns (8.518%)  route 2.277ns (91.482%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.625     0.961    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y124        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.309     2.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n
    SLICE_X44Y50         LUT1 (Prop_lut1_I0_O)        0.045     2.456 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.267     2.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.750 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=29097, routed)       0.700     3.450    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/controller_inst/AS[0]
    SLICE_X112Y37        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/controller_inst/message_reg_reg[106]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.909     1.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/controller_inst/clk
    SLICE_X112Y37        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/controller_inst/message_reg_reg[106]/C
                         clock pessimism             -0.030     1.245    
    SLICE_X112Y37        FDCE (Remov_fdce_C_CLR)     -0.067     1.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[1].i_exponentiation/controller_inst/message_reg_reg[106]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  2.272    

Slack (MET) :             2.272ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[80]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.212ns (8.615%)  route 2.249ns (91.385%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.625     0.961    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y124        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.309     2.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n
    SLICE_X44Y50         LUT1 (Prop_lut1_I0_O)        0.045     2.456 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.267     2.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.750 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=29097, routed)       0.672     3.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/AS[0]
    SLICE_X96Y38         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[80]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.881     1.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X96Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[80]/C
                         clock pessimism             -0.030     1.217    
    SLICE_X96Y38         FDCE (Remov_fdce_C_CLR)     -0.067     1.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[80]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  2.272    

Slack (MET) :             2.272ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[81]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.212ns (8.615%)  route 2.249ns (91.385%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.625     0.961    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y124        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.309     2.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n
    SLICE_X44Y50         LUT1 (Prop_lut1_I0_O)        0.045     2.456 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.267     2.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.750 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=29097, routed)       0.672     3.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/AS[0]
    SLICE_X96Y38         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[81]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.881     1.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X96Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[81]/C
                         clock pessimism             -0.030     1.217    
    SLICE_X96Y38         FDCE (Remov_fdce_C_CLR)     -0.067     1.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[81]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  2.272    

Slack (MET) :             2.272ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[82]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.212ns (8.615%)  route 2.249ns (91.385%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.625     0.961    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y124        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.309     2.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n
    SLICE_X44Y50         LUT1 (Prop_lut1_I0_O)        0.045     2.456 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.267     2.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.750 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=29097, routed)       0.672     3.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/AS[0]
    SLICE_X96Y38         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[82]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.881     1.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X96Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[82]/C
                         clock pessimism             -0.030     1.217    
    SLICE_X96Y38         FDCE (Remov_fdce_C_CLR)     -0.067     1.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[82]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  2.272    

Slack (MET) :             2.272ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.212ns (8.615%)  route 2.249ns (91.385%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.625     0.961    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y124        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.309     2.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n
    SLICE_X44Y50         LUT1 (Prop_lut1_I0_O)        0.045     2.456 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.267     2.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.750 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=29097, routed)       0.672     3.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/AS[0]
    SLICE_X96Y38         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.881     1.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X96Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]/C
                         clock pessimism             -0.030     1.217    
    SLICE_X96Y38         FDCE (Remov_fdce_C_CLR)     -0.067     1.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[2].i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  2.272    

Slack (MET) :             2.272ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/montgomery_inst/u_controller/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.212ns (8.601%)  route 2.253ns (91.399%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.625     0.961    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y124        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.309     2.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n
    SLICE_X44Y50         LUT1 (Prop_lut1_I0_O)        0.045     2.456 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.267     2.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.750 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=29097, routed)       0.676     3.426    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/montgomery_inst/u_controller/AS[0]
    SLICE_X102Y1         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/montgomery_inst/u_controller/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.885     1.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/montgomery_inst/u_controller/clk
    SLICE_X102Y1         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/montgomery_inst/u_controller/counter_reg[0]/C
                         clock pessimism             -0.030     1.221    
    SLICE_X102Y1         FDCE (Remov_fdce_C_CLR)     -0.067     1.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/montgomery_inst/u_controller/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           3.426    
  -------------------------------------------------------------------
                         slack                                  2.272    

Slack (MET) :             2.272ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/montgomery_inst/u_controller/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.212ns (8.601%)  route 2.253ns (91.399%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.625     0.961    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y124        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.309     2.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n
    SLICE_X44Y50         LUT1 (Prop_lut1_I0_O)        0.045     2.456 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.267     2.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.750 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=29097, routed)       0.676     3.426    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/montgomery_inst/u_controller/AS[0]
    SLICE_X104Y1         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/montgomery_inst/u_controller/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.885     1.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/montgomery_inst/u_controller/clk
    SLICE_X104Y1         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/montgomery_inst/u_controller/counter_reg[5]/C
                         clock pessimism             -0.030     1.221    
    SLICE_X104Y1         FDCE (Remov_fdce_C_CLR)     -0.067     1.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/montgomery_inst/u_controller/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           3.426    
  -------------------------------------------------------------------
                         slack                                  2.272    

Slack (MET) :             2.272ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/montgomery_inst/u_controller/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.212ns (8.601%)  route 2.253ns (91.399%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.625     0.961    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y124        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.309     2.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n
    SLICE_X44Y50         LUT1 (Prop_lut1_I0_O)        0.045     2.456 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.267     2.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.750 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[3].i_exponentiation/controller_inst/reset_n_0_BUFG_inst/O
                         net (fo=29097, routed)       0.676     3.426    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/montgomery_inst/u_controller/AS[0]
    SLICE_X104Y1         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/montgomery_inst/u_controller/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.885     1.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/montgomery_inst/u_controller/clk
    SLICE_X104Y1         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/montgomery_inst/u_controller/counter_reg[6]/C
                         clock pessimism             -0.030     1.221    
    SLICE_X104Y1         FDCE (Remov_fdce_C_CLR)     -0.067     1.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/Cores[0].i_exponentiation/montgomery_inst/u_controller/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           3.426    
  -------------------------------------------------------------------
                         slack                                  2.272    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.865ns  (logic 0.124ns (4.328%)  route 2.741ns (95.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.741     2.741    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y130        LUT1 (Prop_lut1_I0_O)        0.124     2.865 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.865    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y130        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.642     2.821    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y130        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.185ns  (logic 0.045ns (3.797%)  route 1.140ns (96.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.140     1.140    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y130        LUT1 (Prop_lut1_I0_O)        0.045     1.185 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.185    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y130        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.900     1.266    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y130        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.898ns  (logic 0.580ns (8.408%)  route 6.318ns (91.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.823     3.117    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y124        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.456     3.573 f  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           5.192     8.765    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124     8.889 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           1.125    10.015    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X4Y13          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.653     2.832    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X4Y13          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.748ns  (logic 0.456ns (9.604%)  route 4.292ns (90.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.823     3.117    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y124        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.292     7.865    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X34Y6          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.496     2.675    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X34Y6          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.019ns  (logic 0.671ns (16.694%)  route 3.348ns (83.306%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y1           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.713     6.363    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X16Y26         LUT1 (Prop_lut1_I0_O)        0.153     6.516 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.636     7.151    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X17Y26         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.565     2.744    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y26         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.019ns  (logic 0.671ns (16.694%)  route 3.348ns (83.306%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y1           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.713     6.363    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X16Y26         LUT1 (Prop_lut1_I0_O)        0.153     6.516 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.636     7.151    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X17Y26         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.565     2.744    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y26         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.019ns  (logic 0.671ns (16.694%)  route 3.348ns (83.306%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y1           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.713     6.363    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X16Y26         LUT1 (Prop_lut1_I0_O)        0.153     6.516 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.636     7.151    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X17Y26         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.565     2.744    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y26         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.936ns  (logic 0.671ns (17.050%)  route 3.265ns (82.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y1           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.486     6.136    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y37          LUT1 (Prop_lut1_I0_O)        0.153     6.289 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.779     7.068    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y37          FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.655     2.834    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y37          FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.936ns  (logic 0.671ns (17.050%)  route 3.265ns (82.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y1           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.486     6.136    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y37          LUT1 (Prop_lut1_I0_O)        0.153     6.289 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.779     7.068    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y37          FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.655     2.834    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y37          FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.936ns  (logic 0.671ns (17.050%)  route 3.265ns (82.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y1           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.486     6.136    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y37          LUT1 (Prop_lut1_I0_O)        0.153     6.289 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.779     7.068    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y37          FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.655     2.834    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y37          FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.931ns  (logic 0.642ns (16.331%)  route 3.289ns (83.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y1           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.713     6.363    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X16Y26         LUT1 (Prop_lut1_I0_O)        0.124     6.487 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.576     7.063    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X16Y26         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.565     2.744    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X16Y26         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.931ns  (logic 0.642ns (16.331%)  route 3.289ns (83.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y1           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.713     6.363    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X16Y26         LUT1 (Prop_lut1_I0_O)        0.124     6.487 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.576     7.063    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X16Y26         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       1.565     2.744    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X16Y26         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.460%)  route 0.280ns (66.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.625     0.961    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y124        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.280     1.382    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X39Y118        FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.901     1.267    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X39Y118        FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.208ns (27.007%)  route 0.562ns (72.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.626     0.962    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y1           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.164     1.126 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.369     1.494    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y3           LUT1 (Prop_lut1_I0_O)        0.044     1.538 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.194     1.732    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X3Y3           FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.895     1.261    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y3           FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.208ns (27.007%)  route 0.562ns (72.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.626     0.962    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y1           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.164     1.126 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.369     1.494    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y3           LUT1 (Prop_lut1_I0_O)        0.044     1.538 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.194     1.732    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X3Y3           FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.895     1.261    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y3           FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.208ns (27.007%)  route 0.562ns (72.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.626     0.962    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y1           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.164     1.126 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.369     1.494    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y3           LUT1 (Prop_lut1_I0_O)        0.044     1.538 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.194     1.732    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X3Y3           FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.895     1.261    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y3           FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.209ns (25.706%)  route 0.604ns (74.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.626     0.962    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y1           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.164     1.126 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.341     1.467    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y1           LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.263     1.775    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X1Y1           FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.896     1.262    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y1           FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.209ns (25.706%)  route 0.604ns (74.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.626     0.962    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y1           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.164     1.126 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.341     1.467    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y1           LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.263     1.775    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X1Y1           FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.896     1.262    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y1           FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.209ns (25.706%)  route 0.604ns (74.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.626     0.962    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y1           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.164     1.126 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.341     1.467    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y1           LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.263     1.775    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X1Y1           FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.896     1.262    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y1           FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.209ns (23.121%)  route 0.695ns (76.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.626     0.962    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y1           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.164     1.126 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.460     1.585    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y9           LUT1 (Prop_lut1_I0_O)        0.045     1.630 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.235     1.865    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X4Y9           FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.893     1.259    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y9           FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.209ns (23.121%)  route 0.695ns (76.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.626     0.962    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y1           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.164     1.126 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.460     1.585    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y9           LUT1 (Prop_lut1_I0_O)        0.045     1.630 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.235     1.865    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X4Y9           FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.893     1.259    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y9           FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.209ns (23.121%)  route 0.695ns (76.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.626     0.962    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y1           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.164     1.126 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.460     1.585    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y9           LUT1 (Prop_lut1_I0_O)        0.045     1.630 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.235     1.865    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X4Y9           FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36068, routed)       0.893     1.259    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y9           FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





