#include <vs_opcode.h>
#include <string.h>
#include <vs_utils.h>

/********************************************
*   VideoStation Assembler
*
*   Copyright (c) 2025 Ryandracus Chapman
*
*   File: vs_opcode.c
*   Date: 4/22/2025
*   Version: 1.1
*   Updated: 6/4/2025
*   Author: Ryandracus Chapman
*
********************************************/

VS_OPCODE vs_opcode_table[] = {
	{"abs.s", "000101", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"add.s", "000000", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"addiu", "001001", VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"addu", "100001", VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"addi", "001000", VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"add", "100000", VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"andi", "001100", VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"and", "100100", VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"beqzl", "010100", VS_B_INSTRUCTION, VS_PSEUDO_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"beqz", "000100", VS_B_INSTRUCTION, VS_PSEUDO_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"bc1fl", "01000", VS_B_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"bc1f", "01000", VS_B_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"bc1tl", "01000", VS_B_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"bc1t", "01000", VS_B_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"bc2fl", "01000", VS_B_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"bc2f", "01000", VS_B_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH |  VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"bc2tl", "01000", VS_B_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"bc2t", "01000", VS_B_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH |  VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"bgezall", "10011", VS_B_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"bgezal", "10001", VS_B_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"bltzall", "10010", VS_B_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"bltzal", "10000", VS_B_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"bgezl", "00011", VS_B_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"bgez", "000001", VS_B_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"bgeu", "", VS_B_INSTRUCTION, VS_PSEUDO_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"bge", "", VS_B_INSTRUCTION, VS_PSEUDO_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"bgtzl", "010111", VS_B_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"bgtz", "000111", VS_B_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"bgtu", "", VS_B_INSTRUCTION, VS_PSEUDO_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"bgt", "", VS_B_INSTRUCTION, VS_PSEUDO_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"blezl", "010110", VS_B_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"blez", "000110", VS_B_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"bltzl", "00010", VS_B_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"bltz", "000001", VS_B_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"bnezl", "010101", VS_B_INSTRUCTION, VS_PSEUDO_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"bnez", "000101", VS_B_INSTRUCTION, VS_PSEUDO_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"bal", "000001", VS_B_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"beql", "010100", VS_B_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"beq", "000100", VS_B_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"bleu", "", VS_B_INSTRUCTION, VS_PSEUDO_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"ble", "", VS_B_INSTRUCTION, VS_PSEUDO_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"bltu", "", VS_B_INSTRUCTION, VS_PSEUDO_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"blt", "", VS_B_INSTRUCTION, VS_PSEUDO_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"bnel", "010101", VS_B_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"bne", "000101", VS_B_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"break", "001101", VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"cache", "101111", VS_ADDR_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"c.f.s", "010001", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"c.un.s", "010001", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"c.eq.s", "010001", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"c.ueq.s", "010001", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"c.olt.s", "010001", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"c.ult.s", "010001", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"c.ole.s", "010001", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"c.ule.s", "010001", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"c.sf.s", "010001", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"c.ngle.s", "010001", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"c.seq.s", "010001", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"c.ngl.s", "010001", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"c.lt.s", "010001", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"c.nge.s", "010001", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"c.le.s", "010001", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"c.ngt.s", "010001", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"ceil.w.s", "001110", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"cop2", "010010", VS_COP_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"cfc1", "00010", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"cfc2", "010010", VS_COP_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"ctc1", "00110", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"ctc2", "010010", VS_COP_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"cvt.w.s", "100100", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"divu", "011011", VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"div.s", "000011", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},	
	{"div", "011010", VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"floor.w.s", "001111", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},	
	{"jalr", "001001", VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"jal", "000011", VS_J_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"jr", "001000", VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"j", "000010", VS_J_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"la", "", VS_ADDR_INSTRUCTION, VS_PSEUDO_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"li.s", "", VS_FLOAT_INSTRUCTION, VS_PSEUDO_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"lv.s", "110010", VS_VFPU_INSTRUCTION | VS_ADDR_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"lv.q", "110110", VS_VFPU_INSTRUCTION | VS_ADDR_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"lvl.q", "110101", VS_VFPU_INSTRUCTION | VS_ADDR_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"lvr.q", "110101", VS_VFPU_INSTRUCTION | VS_ADDR_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"li", "", VS_ADDR_INSTRUCTION, VS_PSEUDO_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"lbu", "100100", VS_ADDR_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"lb", "100000", VS_ADDR_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"lhu", "100101", VS_ADDR_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"lh", "100001", VS_ADDR_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"ll", "110000", VS_ADDR_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"lui", "001111", VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"lwc1", "110001", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"lwc2", "110010", VS_ADDR_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"lwl", "100010", VS_ADDR_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"lwr", "100110", VS_ADDR_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"lw", "100011", VS_ADDR_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"mfc0", "010000", VS_COP_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"mfc1", "00000", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"mfc2", "010010", VS_COP_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"mft0", "010000", VS_COP_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"mft2", "010010", VS_COP_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"mfhi", "010000", VS_MOVE_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"mthi", "010001", VS_MOVE_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"mflo", "010010", VS_MOVE_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"mtlo", "010011", VS_MOVE_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"mtc0", "010000", VS_COP_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"mtc1", "00100", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"mtc2", "010010", VS_COP_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"multu", "011001", VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"mult", "011000", VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"umul", "011001", VS_R_INSTRUCTION, VS_PSEUDO_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"mul.s", "000010", VS_FLOAT_INSTRUCTION, VS_PSEUDO_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"mul", "011000", VS_R_INSTRUCTION, VS_PSEUDO_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"mov.s", "000110", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"move", "100001", VS_R_INSTRUCTION, VS_PSEUDO_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"nor", "100111", VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"nop", "000000", VS_I_INSTRUCTION, VS_PSEUDO_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"neg.s", "000111", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"neg", "100010", VS_R_INSTRUCTION, VS_PSEUDO_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"xori", "001110", VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"xor", "100110", VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"ori", "001101", VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"or", "100101", VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"round.w.s", "001100", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"sb", "101000", VS_ADDR_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"sc", "111000", VS_ADDR_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"sh",  "101001", VS_ADDR_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"sqrt.s", "000100", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"sync", "001111", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"swc1", "111001", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"swc2", "111010", VS_ADDR_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"swl", "101010", VS_ADDR_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"swr", "101110", VS_ADDR_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"sw", "101011", VS_ADDR_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"sv.s", "111010", VS_VFPU_INSTRUCTION | VS_ADDR_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"sv.q", "111110", VS_VFPU_INSTRUCTION | VS_ADDR_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"svl.q", "111101", VS_VFPU_INSTRUCTION | VS_ADDR_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"svr.q", "111101", VS_VFPU_INSTRUCTION | VS_ADDR_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"sltiu", "001011", VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"sltu", "101011", VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"slti", "001010", VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"slt", "101010", VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"sllv", "000100", VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"srlv", "000110", VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"srav", "000111", VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"sll", "000000", VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"srl", "000010", VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"sra", "000011", VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"sub.s", "000001", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSP_ARCH},
	{"subiu", "001001", VS_I_INSTRUCTION, VS_PSEUDO_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"subi", "001000", VS_I_INSTRUCTION, VS_PSEUDO_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"subu", "100011", VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"sub", "100010", VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"syscall", "001100", VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"teqi", "01100", VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"teq", "110100", VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"tgeiu", "01001", VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"tgei", "01000", VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"tgeu", "110001", VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"tge", "110000", VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"tlt", "110010", VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"tltiu", "01011", VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"tlti", "01010", VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"tnei", "01110", VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"tne", "110110", VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"trunc.w.s", "001101", VS_FLOAT_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_II_ARCH | VS_MIPS_PSP_ARCH},
	{"b", "000100", VS_B_INSTRUCTION, VS_PSEUDO_OPCODE, VS_MIPS_I_ARCH | VS_MIPS_PSX_ARCH | VS_MIPS_PSP_ARCH},
	{"vadd.s", "011000000", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vadd.p", "011000000", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vadd.t", "011000000", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vadd.q", "011000000", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsub.s", "011000001", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsub.p", "011000001", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsub.t", "011000001", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsub.q", "011000001", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmul.s", "011001000", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmul.p", "011001000", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmul.t", "011001000", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmul.q", "011001000", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vdiv.s", "011000111", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vdiv.p", "011000111", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vdiv.t", "011000111", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vdiv.q", "011000111", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmin.s", "011011010", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmin.p", "011011010", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmin.t", "011011010", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmin.q", "011011010", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmax.s", "011011011", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmax.p", "011011011", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmax.t", "011011011", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmax.q", "011011011", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vscmp.s", "011011101", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vscmp.p", "011011101", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vscmp.t", "011011101", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vscmp.q", "011011101", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsge.s", "011011110", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsge.p", "011011110", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsge.t", "011011110", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsge.q", "011011110", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vslt.s", "011011111", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vslt.p", "011011111", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vslt.t", "011011111", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vslt.q", "011011111", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vcrs.t", "011001101", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vcrsp.t", "111100101", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vqmul.q", "111100101", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsbn.s", "011000010", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vscl.p", "011001010", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vscl.t", "011001010", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vscl.q", "011001010", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vdot.p", "011001001", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vdot.t", "011001001", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vdot.q", "011001001", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vdet.p", "011001110", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vhdp.p", "011001100", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vhdp.t", "011001100", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vhdp.q", "011001100", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmov.s", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmov.p", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmov.t", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmov.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vabs.s", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vabs.p", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vabs.t", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vabs.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vneg.s", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vneg.p", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vneg.t", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vneg.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsat0.s", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsat0.p", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsat0.t", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsat0.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsat1.s", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsat1.p", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsat1.t", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsat1.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vrcp.s", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vrcp.p", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vrcp.t", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vrcp.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsin.s", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsin.p", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsin.t", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsin.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vcos.s", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vcos.p", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vcos.t", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vcos.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vexp2.s", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vexp2.p", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vexp2.t", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vexp2.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vlog2.s", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vlog2.p", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vlog2.t", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vlog2.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vlgb.s", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsbz.s", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsqrt.s", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsqrt.p", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsqrt.t", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsqrt.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vasin.s", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vasin.p", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vasin.t", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vasin.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vnrcp.s", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vnrcp.p", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vnrcp.t", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vnrcp.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vnsin.s", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vnsin.p", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vnsin.t", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vnsin.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vrexp2.s", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vrexp2.p", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vrexp2.t", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vrexp2.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsrt1.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsrt2.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsrt3.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsrt4.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vbfy1.p", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vbfy1.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vbfy2.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsgn.s", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsgn.p", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsgn.t", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsgn.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vocp.s", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vocp.p", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vocp.t", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vocp.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vi2f.s", "110100101", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vi2f.p", "110100101", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vi2f.t", "110100101", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vi2f.q", "110100101", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vf2in.s", "110100100", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vf2in.p", "110100100", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vf2in.t", "110100100", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vf2in.q", "110100100", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vf2iz.s", "110100100", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vf2iz.p", "110100100", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vf2iz.t", "110100100", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vf2iz.q", "110100100", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vf2iu.s", "110100100", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vf2iu.p", "110100100", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vf2iu.t", "110100100", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vf2iu.q", "110100100", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vf2id.s", "110100100", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vf2id.p", "110100100", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vf2id.t", "110100100", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vf2id.q", "110100100", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vrot.p", "111100111", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vrot.t", "111100111", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vrot.q", "111100111", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},	
	{"vsocp.s", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsocp.p", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vavg.p", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vavg.t", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vavg.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vfad.p", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vfad.t", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vfad.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vcmp.s", "011011000", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_COND_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vcmp.p", "011011000", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_COND_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vcmp.t", "011011000", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_COND_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vcmp.q", "011011000", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_COND_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vidt.p", "110100000", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vidt.q", "110100000", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vzero.s", "110100000", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vzero.p", "110100000", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vzero.t", "110100000", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vzero.q", "110100000", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vone.s", "110100000", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vone.p", "110100000", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vone.t", "110100000", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vone.q", "110100000", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vrnds.s", "110100000", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vrndi.s", "110100000", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vrndi.p", "110100000", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vrndi.t", "110100000", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vrndi.q", "110100000", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vrndf1.s", "110100000", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vrndf1.p", "110100000", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vrndf1.t", "110100000", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vrndf1.q", "110100000", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vrndf2.s", "110100000", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vrndf2.p", "110100000", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vrndf2.t", "110100000", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vrndf2.q", "110100000", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmmul.p", "111100000", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmmul.t", "111100000", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmmul.q", "111100000", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmscl.p", "111100100", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmscl.t", "111100100", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmscl.q", "111100100", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmmov.p", "111100111", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmmov.t", "111100111", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmmov.q", "111100111", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmidt.p", "111100111", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmidt.t", "111100111", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmidt.q", "111100111", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmzero.p", "111100111", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmzero.t", "111100111", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmzero.q", "111100111", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmone.p", "111100111", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmone.t", "111100111", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vmone.q", "111100111", VS_VFPU_ONE_ARGUMENT << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vtfm2.p", "111100001", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vtfm3.t", "111100010", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vtfm4.q", "111100011", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vhtfm2.p", "111100001", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vhtfm3.t", "111100010", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vhtfm4.q", "111100011", VS_VFPU_THREE_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vi2uc.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vi2c.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vi2us.p", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vi2us.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vi2s.p", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vi2s.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vf2h.p", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vf2h.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},	
	{"vs2i.p", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vus2i.s", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vus2i.p", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vc2i.s", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vh2f.s", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vh2f.p", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vt4444.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vt5551.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vt5650.q", "110100000", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_R_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"viim.s", "11011111", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vfim.s", "11011111", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vnop", "11111111", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vflush", "11111111", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
	{"vsync", "11111111", VS_VFPU_TWO_ARGUMENTS << 29 | VS_VFPU_INSTRUCTION | VS_I_INSTRUCTION, VS_DEFAULT_OPCODE, VS_MIPS_PSP_ARCH},
};

VS_REGISTER vs_register_table[96] = {
	{"$0", 0},
	{"$zero", 0},
	{"$1", 1},
	{"$at", 1},
	{"$2", 2},
	{"$v0", 2},
	{"$3", 3},
	{"$v1", 3},
	{"$4", 4},
	{"$a0", 4},
	{"$5", 5},
	{"$a1", 5},
	{"$6", 6},
	{"$a2", 6},
	{"$7", 7},
	{"$a3", 7},
	{"$8", 8},
	{"$t0", 8},
	{"$9", 9},
	{"$t1", 9},
	{"$10", 10},
	{"$t2", 10},
	{"$11", 11},
	{"$t3", 11},
	{"$12", 12},
	{"$t4", 12},
	{"$13", 13},
	{"$t5", 13},
	{"$14", 14},
	{"$t6", 14},
	{"$15", 15},
	{"$t7", 15},
	{"$16", 16},
	{"$s0", 16},
	{"$17", 17},
	{"$s1", 17},
	{"$18", 18},
	{"$s2", 18},
	{"$19", 19},
	{"$s3", 19},
	{"$20", 20},
	{"$s4", 20},
	{"$21", 21},
	{"$s5", 21},
	{"$22", 22},
	{"$s6", 22},
	{"$23", 23},
	{"$s7", 23},
	{"$24", 24},
	{"$t8", 24},
	{"$25", 25},
	{"$t9", 25},
	{"$26", 26},
	{"$k0", 26},
	{"$27", 27},
	{"$k1", 27},
	{"$28", 28},
	{"$gp", 28},
	{"$29", 29},
	{"$sp", 29},
	{"$30", 30},
	{"$fp", 30},
	{"$31", 31},
	{"$ra", 31},
	{"$f0", 0},
	{"$f1", 1},
	{"$f2", 2},
	{"$f3", 3},
	{"$f4", 4},
	{"$f5", 5},
	{"$f6", 6},
	{"$f7", 7},
	{"$f8", 8},
	{"$f9", 9},
	{"$f10", 10},
	{"$f11", 11},
	{"$f12", 12},
	{"$f13", 13},
	{"$f14", 14},
	{"$f15", 15},
	{"$f16", 16},
	{"$f17", 17},
	{"$f18", 18},
	{"$f19", 19},
	{"$f20", 20},
	{"$f21", 21},
	{"$f22", 22},
	{"$f23", 23},
	{"$f24", 24},
	{"$f25", 25},
	{"$f26", 26},
	{"$f27", 27},
	{"$f28", 28},
	{"$f29", 29},
	{"$f30", 30},
	{"$f31", 31},
};

VS_REGISTER vs_fp_register_table[32] = {
	{"$f0", 0},
	{"$f1", 1},
	{"$f2", 2},
	{"$f3", 3},
	{"$f4", 4},
	{"$f5", 5},
	{"$f6", 6},
	{"$f7", 7},
	{"$f8", 8},
	{"$f9", 9},
	{"$f10", 10},
	{"$f11", 11},
	{"$f12", 12},
	{"$f13", 13},
	{"$f14", 14},
	{"$f15", 15},
	{"$f16", 16},
	{"$f17", 17},
	{"$f18", 18},
	{"$f19", 19},
	{"$f20", 20},
	{"$f21", 21},
	{"$f22", 22},
	{"$f23", 23},
	{"$f24", 24},
	{"$f25", 25},
	{"$f26", 26},
	{"$f27", 27},
	{"$f28", 28},
	{"$f29", 29},
	{"$f30", 30},
	{"$f31", 31},
};

VS_REGISTER vs_asmpsx_register_table[96] = {
	{"zero", 0},
	{"at", 1},
	{"v0", 2},
	{"v1", 3},
	{"a0", 4},
	{"a1", 5},
	{"a2", 6},
	{"a3", 7},
	{"t0", 8},
	{"t1", 9},
	{"t2", 10},
	{"t3", 11},
	{"t4", 12},
	{"t5", 13},
	{"t6", 14},
	{"t7", 15},
	{"s0", 16},
	{"s1", 17},
	{"s2", 18},
	{"s3", 19},
	{"s4", 20},
	{"s5", 21},
	{"s6", 22},
	{"s7", 23},
	{"t8", 24},
	{"t9", 25},
	{"k0", 26},
	{"k1", 27},
	{"gp", 28},
	{"sp", 29},
	{"fp", 30},
	{"ra", 31},
	{"r0", 0},
	{"r1", 1},
	{"r2", 2},
	{"r3", 3},
	{"r4", 4},
	{"r5", 5},
	{"r6", 6},
	{"r7", 7},
	{"r8", 8},
	{"r9", 9},
	{"r10", 10},
	{"r11", 11},
	{"r12", 12},
	{"r13", 13},
	{"r14", 14},
	{"r15", 15},
	{"r16", 16},
	{"r17", 17},
	{"r18", 18},
	{"r19", 19},
	{"r20", 20},
	{"r21", 21},
	{"r22", 22},
	{"r23", 23},
	{"r24", 24},
	{"r25", 25},
	{"r26", 26},
	{"r27", 27},
	{"r28", 28},
	{"r29", 29},
	{"r30", 30},
	{"r31", 31},
	{"f0", 0},
	{"f1", 1},
	{"f2", 2},
	{"f3", 3},
	{"f4", 4},
	{"f5", 5},
	{"f6", 6},
	{"f7", 7},
	{"f8", 8},
	{"f9", 9},
	{"f10", 10},
	{"f11", 11},
	{"f12", 12},
	{"f13", 13},
	{"f14", 14},
	{"f15", 15},
	{"f16", 16},
	{"f17", 17},
	{"f18", 18},
	{"f19", 19},
	{"f20", 20},
	{"f21", 21},
	{"f22", 22},
	{"f23", 23},
	{"f24", 24},
	{"f25", 25},
	{"f26", 26},
	{"f27", 27},
	{"f28", 28},
	{"f29", 29},
	{"f30", 30},
	{"f31", 31},
};

unsigned long VS_Pow2(unsigned long num){
	return 1 << num;
}

unsigned long VS_Bin2Decimal(const char* bin){
	unsigned long len = strlen(bin), accumulation = 0;
	unsigned char binmul;
	
	int i;
	for(i = len - 1; i >= 0; i--){
		binmul = 0;
		if(bin[i] == '0'){
			binmul = 0;
		}
		if(bin[i] == '1'){
			binmul = 1;
		}
		accumulation += binmul * VS_Pow2(len-(i+1));
	}
	
	return accumulation;
}

int VS_GetOpcode(const char* instruction){
	
	int i, num_of_instructions = sizeof(vs_opcode_table)/ sizeof(vs_opcode_table[0]);
	for(i = 0; i < num_of_instructions; i++){
		if(!strcmp(instruction, vs_opcode_table[i].name)){
			return i;
		}
	}
	
	return -1;
}

void VS_GetOpcodeFromIndex(VS_OPCODE* opcode, unsigned short index){
	
	unsigned short num_of_instructions = sizeof(vs_opcode_table)/ sizeof(vs_opcode_table[0]);
	if(index < num_of_instructions){
		opcode->name   = vs_opcode_table[index].name;
		opcode->opcode = vs_opcode_table[index].opcode;
		opcode->itype  = vs_opcode_table[index].itype;
		opcode->optype = vs_opcode_table[index].optype;
		opcode->arch  = vs_opcode_table[index].arch;
	}
}

int VS_GetRegisterNumber(const char* reg){
	int i;
	for(i = 0; i < 96; i++){
		if(!strcmp(reg, vs_register_table[i].reg)){
			return vs_register_table[i].reg_num;
		}
	}

	for(i = 0; i < 96; i++){
		if(!strcmp(reg, vs_asmpsx_register_table[i].reg)){
			return vs_asmpsx_register_table[i].reg_num;
		}
	}
	
	return -1;
}

unsigned char VS_IsValidRegister(const char* reg, unsigned long syntax){
	int i;
	for(i = 0; i < 64; i++){
		if(syntax == VS_GNU_SYNTAX){
			if(!strcmp(reg, vs_register_table[i].reg)){
				return 1;
			}
		}
		else{
			if(!strcmp(reg, vs_asmpsx_register_table[i].reg)){
				return 1;
			}
		}
	}
	
	return 0;
}

unsigned char VS_IsValidFpRegister(const char* reg, unsigned long syntax){
	if(syntax == VS_GNU_SYNTAX){
		int i;
		for(i = 0; i < 32; i++){
			if(!strcmp(reg, vs_fp_register_table[i].reg)){
				return 1;
			}
		}
	}
	else{
		int i;
		for(i = 64; i < 96; i++){
			if(!strcmp(reg, vs_asmpsx_register_table[i].reg)){
				return 1;
			}
		}
	}
	
	return 0;
}

unsigned char VS_LineContainsRegister(const char* reg){
	int i;
	for(i = 0; i < 96; i++){
		if(strstr(reg, vs_asmpsx_register_table[i].reg) != NULL){
			return 1;
		}
	}
	
	return 0;
}

unsigned long VS_GetNumberOfInstructions(){
	return sizeof(vs_opcode_table) / sizeof(vs_opcode_table[0]);
}