#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:37:02 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Mon Jan 20 12:11:18 2014
# Process ID: 8676
# Log file: E:/Leo/DSPIC_final/vivado.log
# Journal file: E:/Leo/DSPIC_final\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

INFO: [Common 17-78] Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

open_project {E:\Leo\DSPIC_final\DSPIC_final.xpr}
INFO: [Project 1-313] Project file moved from 'E:/DSPIC_final' since last save.
Scanning sources...
Finished scanning sources
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'test_mult_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_num.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_LUT_twiddle.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'testbench.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'LUT_twiddle.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'mult_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_flp32_add_sub.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'fft.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'add_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'flp32_complex_multiplier.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fft_stage_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_fft_stage.prj   work.test_fft_stage   work.glbl"
Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fft_stage_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_fft_stage.prj work.test_fft_stage work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/sub.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_add_sub.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_subtracter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_adder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/butterfly.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v" into library work
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:65]
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:116]
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:167]
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.add
Compiling module work.sub
Compiling module work.flp32_add_sub
Compiling module work.flp32_complex_adder
Compiling module work.flp32_complex_subtracter
Compiling module work.butterfly
Compiling module work.fft_stage4
Compiling module work.test_fft_stage
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_fft_stage_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "test_fft_stage_behav -key {Behavioral:sim_1:Functional:test_fft_stage} -tclbatch {test_fft_stage.tcl} -log {test_fft_stage_behav.log}"
Vivado Simulator 2013.3
Time resolution is 1 ps
0ns: out_r:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0ns: out_i:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
2ns: out_r:00111111100000000000000000000000
2ns: out_i:00000000000000000000000000000000
$finish called at time : 12 ns : File "E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v" Line 30
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 790.688 ; gain = 38.680
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'test_fft_stage_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 790.688 ; gain = 38.680
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
0ns: out_r:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0ns: out_i:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
2ns: out_r:00111111100000000000000000000000
2ns: out_i:00000000000000000000000000000000
run 2 ns
close [ open E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/LUT_twiddle_factor_control_units.v w ]
add_files E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/LUT_twiddle_factor_control_units.v
update_compile_order -fileset sources_1
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'test_mult_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_num.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_LUT_twiddle.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'testbench.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'LUT_twiddle.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'mult_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_flp32_add_sub.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'fft.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'add_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'flp32_complex_multiplier.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fft_stage_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_fft_stage.prj   work.test_fft_stage   work.glbl"
Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fft_stage_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_fft_stage.prj work.test_fft_stage work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/sub.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_add_sub.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_subtracter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_adder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/butterfly.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v" into library work
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:65]
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:116]
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:167]
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.add
Compiling module work.sub
Compiling module work.flp32_add_sub
Compiling module work.flp32_complex_adder
Compiling module work.flp32_complex_subtracter
Compiling module work.butterfly
Compiling module work.fft_stage4
Compiling module work.test_fft_stage
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_fft_stage_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "test_fft_stage_behav -key {Behavioral:sim_1:Functional:test_fft_stage} -tclbatch {test_fft_stage.tcl} -log {test_fft_stage_behav.log}"
Vivado Simulator 2013.3
Time resolution is 1 ps
0ns: out_r:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0ns: out_i:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
2ns: out_r:00111111100000000000000000000000
2ns: out_i:00000000000000000000000000000000
$finish called at time : 12 ns : File "E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v" Line 30
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 898.055 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'test_fft_stage_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 898.055 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
0ns: out_r:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0ns: out_i:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
2ns: out_r:00111111100000000000000000000000
2ns: out_i:00000000000000000000000000000000
run 2 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
0ns: out_r:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0ns: out_i:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
2ns: out_r:00111111100000000000000000000000
2ns: out_i:00000000000000000000000000000000
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'test_mult_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_num.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_LUT_twiddle.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'testbench.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'LUT_twiddle.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'mult_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_flp32_add_sub.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'fft.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'add_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'flp32_complex_multiplier.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fft_stage_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_fft_stage.prj   work.test_fft_stage   work.glbl"
Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fft_stage_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_fft_stage.prj work.test_fft_stage work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/sub.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_add_sub.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_subtracter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_adder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/butterfly.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v" into library work
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:65]
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:116]
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:167]
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.add
Compiling module work.sub
Compiling module work.flp32_add_sub
Compiling module work.flp32_complex_adder
Compiling module work.flp32_complex_subtracter
Compiling module work.butterfly
Compiling module work.fft_stage4
Compiling module work.test_fft_stage
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_fft_stage_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "test_fft_stage_behav -key {Behavioral:sim_1:Functional:test_fft_stage} -tclbatch {test_fft_stage.tcl} -log {test_fft_stage_behav.log}"
Vivado Simulator 2013.3
Time resolution is 1 ps
0ns: out_r:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0ns: out_i:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
2ns: out_r:00111111100000000000000000000000
2ns: out_i:00000000000000000000000000000000
$finish called at time : 12 ns : File "E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v" Line 30
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 898.055 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'test_fft_stage_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 898.055 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
0ns: out_r:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0ns: out_i:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
2ns: out_r:00111111100000000000000000000000
2ns: out_i:00000000000000000000000000000000
run 2 ns
run 2 ns
run 2 ns
run 2 ns
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'test_mult_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_num.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_LUT_twiddle.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'testbench.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'LUT_twiddle.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'mult_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_flp32_add_sub.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'fft.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'add_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'flp32_complex_multiplier.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fft_stage_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_fft_stage.prj   work.test_fft_stage   work.glbl"
Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fft_stage_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_fft_stage.prj work.test_fft_stage work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/sub.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_add_sub.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_subtracter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_adder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/butterfly.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v" into library work
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:64]
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:115]
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:166]
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.add
Compiling module work.sub
Compiling module work.flp32_add_sub
Compiling module work.flp32_complex_adder
Compiling module work.flp32_complex_subtracter
Compiling module work.butterfly
Compiling module work.fft_stage4
Compiling module work.test_fft_stage
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_fft_stage_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "test_fft_stage_behav -key {Behavioral:sim_1:Functional:test_fft_stage} -tclbatch {test_fft_stage.tcl} -log {test_fft_stage_behav.log}"
Vivado Simulator 2013.3
Time resolution is 1 ps
0ns: out_r:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0ns: out_i:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
2ns: out_r:00111111100000000000000000000000
2ns: out_i:00000000000000000000000000000000
$finish called at time : 12 ns : File "E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v" Line 30
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 898.055 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'test_fft_stage_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 898.055 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
0ns: out_r:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0ns: out_i:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
2ns: out_r:00111111100000000000000000000000
2ns: out_i:00000000000000000000000000000000
run 2 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
0ns: out_r:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0ns: out_i:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
2ns: out_r:00111111100000000000000000000000
2ns: out_i:00000000000000000000000000000000
run 2 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
0ns: out_r:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0ns: out_i:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
2ns: out_r:00111111100000000000000000000000
2ns: out_i:00000000000000000000000000000000
run 2 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
0ns: out_r:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0ns: out_i:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
2ns: out_r:00111111100000000000000000000000
2ns: out_i:00000000000000000000000000000000
run 2 ns
run 2 ns
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'test_mult_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_num.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_LUT_twiddle.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'testbench.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'LUT_twiddle.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'mult_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_flp32_add_sub.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'fft.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'add_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'flp32_complex_multiplier.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fft_stage_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_fft_stage.prj   work.test_fft_stage   work.glbl"
Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fft_stage_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_fft_stage.prj work.test_fft_stage work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/sub.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_add_sub.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_subtracter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_adder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/butterfly.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v" into library work
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:64]
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:115]
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:166]
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.add
Compiling module work.sub
Compiling module work.flp32_add_sub
Compiling module work.flp32_complex_adder
Compiling module work.flp32_complex_subtracter
Compiling module work.butterfly
Compiling module work.fft_stage4
Compiling module work.test_fft_stage
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_fft_stage_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "test_fft_stage_behav -key {Behavioral:sim_1:Functional:test_fft_stage} -tclbatch {test_fft_stage.tcl} -log {test_fft_stage_behav.log}"
Vivado Simulator 2013.3
Time resolution is 1 ps
0ns: out_r:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0ns: out_i:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
2ns: out_r:00111111100000000000000000000000
2ns: out_i:00000000000000000000000000000000
$finish called at time : 12 ns : File "E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v" Line 30
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 898.055 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'test_fft_stage_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 898.055 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
0ns: out_r:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0ns: out_i:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
2ns: out_r:00111111100000000000000000000000
2ns: out_i:00000000000000000000000000000000
run 2 ns
run 2 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
0ns: out_r:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0ns: out_i:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
2ns: out_r:00111111100000000000000000000000
2ns: out_i:00000000000000000000000000000000
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'test_mult_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_num.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_LUT_twiddle.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'testbench.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'LUT_twiddle.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'mult_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_flp32_add_sub.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'fft.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'add_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'flp32_complex_multiplier.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fft_stage_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_fft_stage.prj   work.test_fft_stage   work.glbl"
Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fft_stage_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_fft_stage.prj work.test_fft_stage work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/sub.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_add_sub.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_subtracter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_adder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/butterfly.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v" into library work
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:64]
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:115]
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:166]
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.add
Compiling module work.sub
Compiling module work.flp32_add_sub
Compiling module work.flp32_complex_adder
Compiling module work.flp32_complex_subtracter
Compiling module work.butterfly
Compiling module work.fft_stage4
Compiling module work.test_fft_stage
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_fft_stage_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "test_fft_stage_behav -key {Behavioral:sim_1:Functional:test_fft_stage} -tclbatch {test_fft_stage.tcl} -log {test_fft_stage_behav.log}"
Vivado Simulator 2013.3
Time resolution is 1 ps
0ns: out_r:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0ns: out_i:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
2ns: out_r:00111111100000000000000000000000
2ns: out_i:00000000000000000000000000000000
$finish called at time : 12 ns : File "E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v" Line 30
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 898.055 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'test_fft_stage_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 898.055 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
0ns: out_r:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0ns: out_i:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
2ns: out_r:00111111100000000000000000000000
2ns: out_i:00000000000000000000000000000000
run 2 ns
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'test_mult_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_num.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_LUT_twiddle.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'testbench.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'LUT_twiddle.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'mult_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_flp32_add_sub.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'fft.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'add_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'flp32_complex_multiplier.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fft_stage_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_fft_stage.prj   work.test_fft_stage   work.glbl"
Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fft_stage_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_fft_stage.prj work.test_fft_stage work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/sub.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_add_sub.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_subtracter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_adder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/butterfly.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v" into library work
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:64]
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:115]
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:166]
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.add
Compiling module work.sub
Compiling module work.flp32_add_sub
Compiling module work.flp32_complex_adder
Compiling module work.flp32_complex_subtracter
Compiling module work.butterfly
Compiling module work.fft_stage4
Compiling module work.test_fft_stage
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_fft_stage_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "test_fft_stage_behav -key {Behavioral:sim_1:Functional:test_fft_stage} -tclbatch {test_fft_stage.tcl} -log {test_fft_stage_behav.log}"
Vivado Simulator 2013.3
Time resolution is 1 ps
0ns: out_r:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0ns: out_i:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
2ns: out_r:00111111100000000000000000000000
2ns: out_i:00000000000000000000000000000000
$finish called at time : 12 ns : File "E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v" Line 30
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 898.055 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'test_fft_stage_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 898.055 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'test_mult_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_num.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_LUT_twiddle.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'testbench.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'LUT_twiddle.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'mult_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'test_flp32_add_sub.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'fft.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'add_32bits_float.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-5] Copied auxiliary file 'flp32_complex_multiplier.v' to 'E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fft_stage_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_fft_stage.prj   work.test_fft_stage   work.glbl"
Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fft_stage_behav --prj E:/Leo/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_fft_stage.prj work.test_fft_stage work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/sub.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_add_sub.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_subtracter.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_adder.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/butterfly.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v" into library work
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:64]
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:115]
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:166]
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.add
Compiling module work.sub
Compiling module work.flp32_add_sub
Compiling module work.flp32_complex_adder
Compiling module work.flp32_complex_subtracter
Compiling module work.butterfly
Compiling module work.fft_stage4
Compiling module work.test_fft_stage
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_fft_stage_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "test_fft_stage_behav -key {Behavioral:sim_1:Functional:test_fft_stage} -tclbatch {test_fft_stage.tcl} -log {test_fft_stage_behav.log}"
Vivado Simulator 2013.3
Time resolution is 1 ps
0ns: out_r:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
0ns: out_i:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
2ns: out_r:00111111100000000000000000000000
2ns: out_i:00000000000000000000000000000000
$finish called at time : 12 ns : File "E:/Leo/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_fft_stage.v" Line 30
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 898.055 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'test_fft_stage_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 898.055 ; gain = 0.000
set_property top fft [current_fileset]
update_compile_order -fileset sources_1
remove_files -fileset sim_1 E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add_32bits_float.v
file delete -force E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add_32bits_float.v
remove_files E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add_32bits_float.v
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 20 14:01:00 2014...
