#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Mar 20 14:18:56 2021
# Process ID: 21574
# Current directory: /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/hls_src/L1toORAN
# Command line: vivado
# Log file: /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/hls_src/L1toORAN/vivado.log
# Journal file: /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/hls_src/L1toORAN/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/hls_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/sim_src'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Userplane_L1_Data_Gen:1.0'. The one found in IP location '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/hls_src/U_plane_src/12_Dummy_L1_to_UPLANE/solution1/impl/ip' will take precedence over the same IP in location /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/hls_src/other_ips/12_Dummy_L1_to_UPLANE/solution1/impl/ip
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 6617.844 ; gain = 248.902 ; free physical = 10320 ; free virtual = 85699
update_compile_order -fileset sources_1
open_bd_design {/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/CU_Integration_sim.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_3
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_4
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_5
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_6
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_2
Adding component instance block -- xilinx.com:hls:cplane_packetizer:1.0 - cplane_packetizer_0
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_0
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_11
Adding component instance block -- xilinx.com:hls:cplane_depacketizer:1.0 - cplane_depacketizer_0
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_6
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_7
Adding component instance block -- xilinx.com:hls:ethernet_mux:1.0 - ethernet_mux_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_6
Adding component instance block -- xilinx.com:hls:ecpri_mux:1.0 - ecpri_mux_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_1
Adding component instance block -- xilinx.com:hls:err_count:1.0 - err_count_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_8
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_2
Adding component instance block -- xilinx.com:hls:uplane_depacketiser:1.0 - uplane_depacketiser_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_2
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_3
Adding component instance block -- xilinx.com:hls:Ethernet_demux:1.0 - Ethernet_demux_0
Adding component instance block -- xilinx.com:hls:ecpri_demux:1.0 - ecpri_demux_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_6
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_3
Adding component instance block -- xilinx.com:hls:epacket_gen:1.0 - epacket_gen_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_4
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_6
Adding component instance block -- xilinx.com:hls:Data_Gen:1.0 - Data_Gen_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_5
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_2
Adding component instance block -- xilinx.com:hls:uplane_packetiser:1.0 - uplane_packetiser_0
Adding component instance block -- xilinx.com:hls:Userplane_L1_Data_Gen:1.0 - Userplane_L1_Data_Gen_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:hls:BfW_Coeff_Gen:1.0 - BfW_Coeff_Gen_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding component instance block -- xilinx.com:hls:L1_Data_Gen:1.0 - L1_Data_Gen_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:hls:L1toORAN:1.0 - L1toORAN_0
Successfully read diagram <CU_Integration_sim> from BD file </home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/CU_Integration_sim.bd>
regenerate_bd_layout
delete_bd_objs [get_bd_nets Cplane_Packetizer/eth_data_TREADY1_1]
delete_bd_objs [get_bd_nets xlconstant_0_dout]
delete_bd_objs [get_bd_pins Cplane_Packetizer/eth_data_TREADY1]
save_bd_design
Wrote  : </home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/CU_Integration_sim.bd> 
Wrote  : </home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ui/bd_5cd5283f.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Cplane_Packetizer/cplane_packetizer_0/mdata_numCoeff_V
/Ethernet_ecpri_mux/ethernet_mux_0/sync_data_in_TVALID
/Ethernet_ecpri_mux/ethernet_mux_0/mgmt_data_in_TVALID
/err_count_0/ap_rst_n
/Ethernet_ecpri_demux/Ethernet_demux_0/rx_tstamp_in_V

save_bd_design
Wrote  : </home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/CU_Integration_sim.bd> 
generate_target Simulation [get_files /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/CU_Integration_sim.bd]
INFO: [BD 41-1662] The design 'CU_Integration_sim.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Cplane_Packetizer/cplane_packetizer_0/mdata_numCoeff_V
/Ethernet_ecpri_mux/ethernet_mux_0/sync_data_in_TVALID
/Ethernet_ecpri_mux/ethernet_mux_0/mgmt_data_in_TVALID
/err_count_0/ap_rst_n
/Ethernet_ecpri_demux/Ethernet_demux_0/rx_tstamp_in_V

Wrote  : </home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/ui/bd_5cd5283f.ui> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Cplane_Packetizer/cplane_packetizer_0/eCPRI_header_V_TDATA'(48) to net 'xlconstant_4_dout'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/synth/CU_Integration_sim.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Cplane_Packetizer/cplane_packetizer_0/eCPRI_header_V_TDATA'(48) to net 'xlconstant_4_dout'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/sim/CU_Integration_sim.v
VHDL Output written to : /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/hdl/CU_Integration_sim_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block BfW_Coeff_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clock_reset/proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/cplane_packetizer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/xlconstant_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_depacketizer/axis_register_slice_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_depacketizer/cplane_depacketizer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/Ethernet_demux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/ecpri_demux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_register_slice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_register_slice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/ecpri_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/ethernet_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block L1_Data_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block err_count_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/axis_data_fifo_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/axis_data_fifo_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/epacket_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_depacketiser/uplane_depacketiser_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/uplane_packetiser_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/xlconstant_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_depacketiser/xlconstant_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/axis_data_fifo_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_demux/axis_data_fifo_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ethernet_ecpri_mux/axis_data_fifo_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/axis_data_fifo_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/axis_data_fifo_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_depacketiser/axis_data_fifo_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_data_fifo_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_data_fifo_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_data_fifo_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_data_fifo_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_data_fifo_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/Userplane_L1_Data_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/Data_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Uplane_packetiser/axis_data_fifo_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cplane_Packetizer/axis_register_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block L1toORAN_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/hw_handoff/CU_Integration_sim.hwh
Generated Block Design Tcl file /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/hw_handoff/CU_Integration_sim_bd.tcl
Generated Hardware Definition File /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/synth/CU_Integration_sim.hwdef
export_ip_user_files -of_objects [get_files /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/CU_Integration_sim.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.srcs/sources_1/bd/CU_Integration_sim/CU_Integration_sim.bd] -directory /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files -ipstatic_source_dir /home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.cache/compile_simlib/modelsim} {questa=/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.cache/compile_simlib/questa} {ies=/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.cache/compile_simlib/ies} {xcelium=/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.cache/compile_simlib/xcelium} {vcs=/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.cache/compile_simlib/vcs} {riviera=/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CU_Integration_sim_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim/BfW_Coeff_Gen_coeff_rom.dat'
INFO: [SIM-utils-43] Exported '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim/L1_Data_Gen_numBeam_rom.dat'
INFO: [SIM-utils-43] Exported '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim/L1toORAN_mask_table1_rom.dat'
INFO: [SIM-utils-43] Exported '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim/err_count_expOutput_V_rom.dat'
INFO: [SIM-utils-43] Exported '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim/err_count_expOutput_V_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/aswin/Desktop/Vivado_projects/13_LETS_INTEGRATE/C/looping/12_ORAN_1L_no_compression_cont_data/ORAN_INTEG_1/myproj/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax --d SIM_SPEED_UP -prj CU_Integration_sim_wrapper_vlog.prj
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:06:41 . Memory (MB): peak = 7574.789 ; gain = 0.000 ; free physical = 9945 ; free virtual = 85317
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:06:45 . Memory (MB): peak = 7574.789 ; gain = 8.004 ; free physical = 9952 ; free virtual = 85324
INFO: [Common 17-344] 'launch_simulation' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 20 14:30:10 2021...
