

================================================================
== Vitis HLS Report for 'matchedFilter'
================================================================
* Date:           Sun May  8 20:46:57 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Radar_Processor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.098 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  3820798|  3820798|  38.208 ms|  38.208 ms|  3820798|  3820798|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_90_1_VITIS_LOOP_91_2_VITIS_LOOP_92_3  |  3820796|  3820796|         7|          1|          1|  3820791|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_r_M_real_V_2 = alloca i32 1"   --->   Operation 10 'alloca' 'p_r_M_real_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_r_M_imag_V_3 = alloca i32 1"   --->   Operation 11 'alloca' 'p_r_M_imag_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln90 = store i32 0, i32 %p_r_M_imag_V_3" [../SourceCodes/radarProcessor.cpp:90]   --->   Operation 12 'store' 'store_ln90' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln90 = store i32 0, i32 %p_r_M_real_V_2" [../SourceCodes/radarProcessor.cpp:90]   --->   Operation 13 'store' 'store_ln90' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%br_ln90 = br void" [../SourceCodes/radarProcessor.cpp:90]   --->   Operation 14 'br' 'br_ln90' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.21>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i22 0, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i22 %add_ln90_1, void %._crit_edge" [../SourceCodes/radarProcessor.cpp:90]   --->   Operation 15 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%k = phi i6 0, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i6 %select_ln90_1, void %._crit_edge" [../SourceCodes/radarProcessor.cpp:90]   --->   Operation 16 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i18 0, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i18 %select_ln91_2, void %._crit_edge" [../SourceCodes/radarProcessor.cpp:91]   --->   Operation 17 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i = phi i9 0, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i9 %select_ln91_1, void %._crit_edge" [../SourceCodes/radarProcessor.cpp:91]   --->   Operation 18 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%j = phi i9 0, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i9 %add_ln92, void %._crit_edge" [../SourceCodes/radarProcessor.cpp:92]   --->   Operation 19 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.25ns)   --->   "%add_ln90_1 = add i22 %indvar_flatten21, i22 1" [../SourceCodes/radarProcessor.cpp:90]   --->   Operation 20 'add' 'add_ln90_1' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (2.44ns)   --->   "%icmp_ln90 = icmp_eq  i22 %indvar_flatten21, i22 3820791" [../SourceCodes/radarProcessor.cpp:90]   --->   Operation 21 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %.split4, void" [../SourceCodes/radarProcessor.cpp:90]   --->   Operation 22 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.82ns)   --->   "%add_ln90 = add i6 %k, i6 1" [../SourceCodes/radarProcessor.cpp:90]   --->   Operation 23 'add' 'add_ln90' <Predicate = (!icmp_ln90)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (2.43ns)   --->   "%icmp_ln91 = icmp_eq  i18 %indvar_flatten, i18 97969" [../SourceCodes/radarProcessor.cpp:91]   --->   Operation 24 'icmp' 'icmp_ln91' <Predicate = (!icmp_ln90)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.96ns)   --->   "%select_ln90 = select i1 %icmp_ln91, i9 0, i9 %i" [../SourceCodes/radarProcessor.cpp:90]   --->   Operation 25 'select' 'select_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.18ns)   --->   "%select_ln90_1 = select i1 %icmp_ln91, i6 %add_ln90, i6 %k" [../SourceCodes/radarProcessor.cpp:90]   --->   Operation 26 'select' 'select_ln90_1' <Predicate = (!icmp_ln90)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node and_ln90)   --->   "%xor_ln90 = xor i1 %icmp_ln91, i1 1" [../SourceCodes/radarProcessor.cpp:90]   --->   Operation 27 'xor' 'xor_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.66ns)   --->   "%icmp_ln92 = icmp_eq  i9 %j, i9 313" [../SourceCodes/radarProcessor.cpp:92]   --->   Operation 28 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln90)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln90 = and i1 %icmp_ln92, i1 %xor_ln90" [../SourceCodes/radarProcessor.cpp:90]   --->   Operation 29 'and' 'and_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.82ns)   --->   "%add_ln91 = add i9 %select_ln90, i9 1" [../SourceCodes/radarProcessor.cpp:91]   --->   Operation 30 'add' 'add_ln91' <Predicate = (!icmp_ln90)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln91)   --->   "%or_ln91 = or i1 %and_ln90, i1 %icmp_ln91" [../SourceCodes/radarProcessor.cpp:91]   --->   Operation 31 'or' 'or_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln91 = select i1 %or_ln91, i9 0, i9 %j" [../SourceCodes/radarProcessor.cpp:91]   --->   Operation 32 'select' 'select_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.96ns)   --->   "%select_ln91_1 = select i1 %and_ln90, i9 %add_ln91, i9 %select_ln90" [../SourceCodes/radarProcessor.cpp:91]   --->   Operation 33 'select' 'select_ln91_1' <Predicate = (!icmp_ln90)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.66ns)   --->   "%icmp_ln96 = icmp_eq  i9 %select_ln91, i9 312" [../SourceCodes/radarProcessor.cpp:96]   --->   Operation 34 'icmp' 'icmp_ln96' <Predicate = (!icmp_ln90)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %.split4.._crit_edge_crit_edge, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit35" [../SourceCodes/radarProcessor.cpp:96]   --->   Operation 35 'br' 'br_ln96' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.82ns)   --->   "%add_ln92 = add i9 %select_ln91, i9 1" [../SourceCodes/radarProcessor.cpp:92]   --->   Operation 36 'add' 'add_ln92' <Predicate = (!icmp_ln90)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (2.13ns)   --->   "%add_ln91_1 = add i18 %indvar_flatten, i18 1" [../SourceCodes/radarProcessor.cpp:91]   --->   Operation 37 'add' 'add_ln91_1' <Predicate = (!icmp_ln90)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.75ns)   --->   "%select_ln91_2 = select i1 %icmp_ln91, i18 1, i18 %add_ln91_1" [../SourceCodes/radarProcessor.cpp:91]   --->   Operation 38 'select' 'select_ln91_2' <Predicate = (!icmp_ln90)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 39 'br' 'br_ln0' <Predicate = (!icmp_ln90)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.09>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i6 %select_ln90_1" [../SourceCodes/radarProcessor.cpp:91]   --->   Operation 40 'zext' 'zext_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i9 %select_ln91_1" [../SourceCodes/radarProcessor.cpp:91]   --->   Operation 41 'zext' 'zext_ln91_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %select_ln91, i5 0" [../SourceCodes/radarProcessor.cpp:95]   --->   Operation 42 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %select_ln91, i3 0" [../SourceCodes/radarProcessor.cpp:95]   --->   Operation 43 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i12 %tmp_9" [../SourceCodes/radarProcessor.cpp:95]   --->   Operation 44 'zext' 'zext_ln95' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95 = add i14 %tmp_8, i14 %zext_ln95" [../SourceCodes/radarProcessor.cpp:95]   --->   Operation 45 'add' 'add_ln95' <Predicate = (!icmp_ln90)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 46 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln95_1 = add i14 %add_ln95, i14 %zext_ln91" [../SourceCodes/radarProcessor.cpp:95]   --->   Operation 46 'add' 'add_ln95_1' <Predicate = (!icmp_ln90)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i14 %add_ln95_1" [../SourceCodes/radarProcessor.cpp:95]   --->   Operation 47 'zext' 'zext_ln95_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_x_M_real_V = getelementptr i32 %a_M_real, i64 0, i64 %zext_ln95_1" [../SourceCodes/radarProcessor.cpp:95]   --->   Operation 48 'getelementptr' 'p_x_M_real_V' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_x_M_imag_V = getelementptr i32 %a_M_imag, i64 0, i64 %zext_ln95_1" [../SourceCodes/radarProcessor.cpp:95]   --->   Operation 49 'getelementptr' 'p_x_M_imag_V' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i9 %select_ln91" [../SourceCodes/radarProcessor.cpp:92]   --->   Operation 50 'zext' 'zext_ln92' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.82ns)   --->   "%sub_ln94 = sub i10 %zext_ln91_1, i10 %zext_ln92" [../SourceCodes/radarProcessor.cpp:94]   --->   Operation 51 'sub' 'sub_ln94' <Predicate = (!icmp_ln90)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i10 %sub_ln94" [../SourceCodes/radarProcessor.cpp:94]   --->   Operation 52 'zext' 'zext_ln94' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.77ns)   --->   "%icmp_ln94 = icmp_ult  i10 %sub_ln94, i10 120" [../SourceCodes/radarProcessor.cpp:94]   --->   Operation 53 'icmp' 'icmp_ln94' <Predicate = (!icmp_ln90)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [2/2] (3.25ns)   --->   "%r_V = load i14 %p_x_M_real_V"   --->   Operation 54 'load' 'r_V' <Predicate = (!icmp_ln90)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_3 : Operation 55 [2/2] (3.25ns)   --->   "%r_V_3 = load i14 %p_x_M_imag_V"   --->   Operation 55 'load' 'r_V_3' <Predicate = (!icmp_ln90)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%matchedFilter_coeff_M_real_V_addr = getelementptr i9 %matchedFilter_coeff_M_real_V, i64 0, i64 %zext_ln94"   --->   Operation 56 'getelementptr' 'matchedFilter_coeff_M_real_V_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (3.25ns)   --->   "%matchedFilter_coeff_M_real_V_load = load i7 %matchedFilter_coeff_M_real_V_addr"   --->   Operation 57 'load' 'matchedFilter_coeff_M_real_V_load' <Predicate = (!icmp_ln90)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 120> <ROM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%matchedFilter_coeff_M_imag_V_addr = getelementptr i9 %matchedFilter_coeff_M_imag_V, i64 0, i64 %zext_ln94"   --->   Operation 58 'getelementptr' 'matchedFilter_coeff_M_imag_V_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (3.25ns)   --->   "%matchedFilter_coeff_M_imag_V_load = load i7 %matchedFilter_coeff_M_imag_V_addr"   --->   Operation 59 'load' 'matchedFilter_coeff_M_imag_V_load' <Predicate = (!icmp_ln90)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 120> <ROM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 60 [1/2] (3.25ns)   --->   "%r_V = load i14 %p_x_M_real_V"   --->   Operation 60 'load' 'r_V' <Predicate = (!icmp_ln90)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_4 : Operation 61 [1/2] (3.25ns)   --->   "%r_V_3 = load i14 %p_x_M_imag_V"   --->   Operation 61 'load' 'r_V_3' <Predicate = (!icmp_ln90)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_4 : Operation 62 [1/2] (3.25ns)   --->   "%matchedFilter_coeff_M_real_V_load = load i7 %matchedFilter_coeff_M_real_V_addr"   --->   Operation 62 'load' 'matchedFilter_coeff_M_real_V_load' <Predicate = (!icmp_ln90)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 120> <ROM>
ST_4 : Operation 63 [1/2] (3.25ns)   --->   "%matchedFilter_coeff_M_imag_V_load = load i7 %matchedFilter_coeff_M_imag_V_addr"   --->   Operation 63 'load' 'matchedFilter_coeff_M_imag_V_load' <Predicate = (!icmp_ln90)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 120> <ROM>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i9 %matchedFilter_coeff_M_real_V_load"   --->   Operation 64 'sext' 'sext_ln1118' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i32 %r_V"   --->   Operation 65 'sext' 'sext_ln1118_4' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i9 %matchedFilter_coeff_M_imag_V_load"   --->   Operation 66 'sext' 'sext_ln1118_5' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i32 %r_V_3"   --->   Operation 67 'sext' 'sext_ln1118_6' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_5 : Operation 68 [2/2] (6.91ns)   --->   "%mul_ln703 = mul i40 %sext_ln1118, i40 %sext_ln1118_4"   --->   Operation 68 'mul' 'mul_ln703' <Predicate = (!icmp_ln90 & icmp_ln94)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [2/2] (6.91ns)   --->   "%mul_ln1193 = mul i40 %sext_ln1118_5, i40 %sext_ln1118_6"   --->   Operation 69 'mul' 'mul_ln1193' <Predicate = (!icmp_ln90 & icmp_ln94)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [2/2] (6.91ns)   --->   "%mul_ln703_1 = mul i40 %sext_ln1118_5, i40 %sext_ln1118_4"   --->   Operation 70 'mul' 'mul_ln703_1' <Predicate = (!icmp_ln90 & icmp_ln94)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [2/2] (6.91ns)   --->   "%mul_ln1192 = mul i40 %sext_ln1118, i40 %sext_ln1118_6"   --->   Operation 71 'mul' 'mul_ln1192' <Predicate = (!icmp_ln90 & icmp_ln94)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 72 [1/2] (6.91ns)   --->   "%mul_ln703 = mul i40 %sext_ln1118, i40 %sext_ln1118_4"   --->   Operation 72 'mul' 'mul_ln703' <Predicate = (!icmp_ln90 & icmp_ln94)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/2] (6.91ns)   --->   "%mul_ln1193 = mul i40 %sext_ln1118_5, i40 %sext_ln1118_6"   --->   Operation 73 'mul' 'mul_ln1193' <Predicate = (!icmp_ln90 & icmp_ln94)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/2] (6.91ns)   --->   "%mul_ln703_1 = mul i40 %sext_ln1118_5, i40 %sext_ln1118_4"   --->   Operation 74 'mul' 'mul_ln703_1' <Predicate = (!icmp_ln90 & icmp_ln94)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/2] (6.91ns)   --->   "%mul_ln1192 = mul i40 %sext_ln1118, i40 %sext_ln1118_6"   --->   Operation 75 'mul' 'mul_ln1192' <Predicate = (!icmp_ln90 & icmp_ln94)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.87>
ST_7 : Operation 76 [1/1] (2.87ns)   --->   "%ret_V = sub i40 %mul_ln703, i40 %mul_ln1193"   --->   Operation 76 'sub' 'ret_V' <Predicate = (!icmp_ln90 & icmp_ln94)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%p_r_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V, i32 8, i32 39"   --->   Operation 77 'partselect' 'p_r_V' <Predicate = (!icmp_ln90 & icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (2.87ns)   --->   "%ret_V_1 = add i40 %mul_ln703_1, i40 %mul_ln1192"   --->   Operation 78 'add' 'ret_V_1' <Predicate = (!icmp_ln90 & icmp_ln94)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_1, i32 8, i32 39"   --->   Operation 79 'partselect' 'trunc_ln' <Predicate = (!icmp_ln90 & icmp_ln94)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.09>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%p_r_M_real_V_2_load = load i32 %p_r_M_real_V_2"   --->   Operation 80 'load' 'p_r_M_real_V_2_load' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%p_r_M_imag_V_3_load = load i32 %p_r_M_imag_V_3"   --->   Operation 81 'load' 'p_r_M_imag_V_3_load' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_90_1_VITIS_LOOP_91_2_VITIS_LOOP_92_3_str"   --->   Operation 82 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3820791, i64 3820791, i64 3820791"   --->   Operation 83 'speclooptripcount' 'empty' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_91_2_VITIS_LOOP_92_3_str"   --->   Operation 84 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%p_shl2_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %select_ln91_1, i5 0" [../SourceCodes/radarProcessor.cpp:91]   --->   Operation 85 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %select_ln91_1, i3 0" [../SourceCodes/radarProcessor.cpp:91]   --->   Operation 86 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i12 %tmp" [../SourceCodes/radarProcessor.cpp:91]   --->   Operation 87 'zext' 'p_shl3_cast' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_26 = add i14 %p_shl2_cast, i14 %p_shl3_cast" [../SourceCodes/radarProcessor.cpp:91]   --->   Operation 88 'add' 'empty_26' <Predicate = (!icmp_ln90)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 89 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%empty_27 = add i14 %empty_26, i14 %zext_ln91" [../SourceCodes/radarProcessor.cpp:91]   --->   Operation 89 'add' 'empty_27' <Predicate = (!icmp_ln90)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%p_cast = zext i14 %empty_27" [../SourceCodes/radarProcessor.cpp:91]   --->   Operation 90 'zext' 'p_cast' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%out_M_real_addr = getelementptr i32 %out_M_real, i64 0, i64 %p_cast" [../SourceCodes/radarProcessor.cpp:91]   --->   Operation 91 'getelementptr' 'out_M_real_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%out_M_imag_addr = getelementptr i32 %out_M_imag, i64 0, i64 %p_cast" [../SourceCodes/radarProcessor.cpp:91]   --->   Operation 92 'getelementptr' 'out_M_imag_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln89 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6" [../SourceCodes/radarProcessor.cpp:89]   --->   Operation 93 'specpipeline' 'specpipeline_ln89' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../SourceCodes/radarProcessor.cpp:89]   --->   Operation 94 'specloopname' 'specloopname_ln89' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (2.55ns)   --->   "%p_r_M_real_V = add i32 %p_r_V, i32 %p_r_M_real_V_2_load"   --->   Operation 95 'add' 'p_r_M_real_V' <Predicate = (!icmp_ln90 & icmp_ln94)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (2.55ns)   --->   "%p_r_M_imag_V = add i32 %trunc_ln, i32 %p_r_M_imag_V_3_load"   --->   Operation 96 'add' 'p_r_M_imag_V' <Predicate = (!icmp_ln90 & icmp_ln94)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.69ns)   --->   "%p_r_M_imag_V_4 = select i1 %icmp_ln94, i32 %p_r_M_imag_V, i32 %p_r_M_imag_V_3_load" [../SourceCodes/radarProcessor.cpp:94]   --->   Operation 97 'select' 'p_r_M_imag_V_4' <Predicate = (!icmp_ln90)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.69ns)   --->   "%p_r_M_real_V_3 = select i1 %icmp_ln94, i32 %p_r_M_real_V, i32 %p_r_M_real_V_2_load" [../SourceCodes/radarProcessor.cpp:94]   --->   Operation 98 'select' 'p_r_M_real_V_3' <Predicate = (!icmp_ln90)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln96 = store i32 %p_r_M_imag_V_4, i32 %p_r_M_imag_V_3" [../SourceCodes/radarProcessor.cpp:96]   --->   Operation 99 'store' 'store_ln96' <Predicate = (!icmp_ln96)> <Delay = 1.58>
ST_8 : Operation 100 [1/1] (1.58ns)   --->   "%store_ln96 = store i32 %p_r_M_real_V_3, i32 %p_r_M_real_V_2" [../SourceCodes/radarProcessor.cpp:96]   --->   Operation 100 'store' 'store_ln96' <Predicate = (!icmp_ln96)> <Delay = 1.58>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln96 = br void %._crit_edge" [../SourceCodes/radarProcessor.cpp:96]   --->   Operation 101 'br' 'br_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %p_r_M_real_V_3, i14 %out_M_real_addr" [../SourceCodes/radarProcessor.cpp:97]   --->   Operation 102 'store' 'store_ln97' <Predicate = (icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_8 : Operation 103 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %p_r_M_imag_V_4, i14 %out_M_imag_addr" [../SourceCodes/radarProcessor.cpp:97]   --->   Operation 103 'store' 'store_ln97' <Predicate = (icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_8 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln99 = store i32 0, i32 %p_r_M_imag_V_3" [../SourceCodes/radarProcessor.cpp:99]   --->   Operation 104 'store' 'store_ln99' <Predicate = (icmp_ln96)> <Delay = 1.58>
ST_8 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln99 = store i32 0, i32 %p_r_M_real_V_2" [../SourceCodes/radarProcessor.cpp:99]   --->   Operation 105 'store' 'store_ln99' <Predicate = (icmp_ln96)> <Delay = 1.58>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln99 = br void %._crit_edge" [../SourceCodes/radarProcessor.cpp:99]   --->   Operation 106 'br' 'br_ln99' <Predicate = (icmp_ln96)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln104 = ret" [../SourceCodes/radarProcessor.cpp:104]   --->   Operation 107 'ret' 'ret_ln104' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('__r._M_imag.V') [10]  (0 ns)
	'store' operation ('store_ln90', ../SourceCodes/radarProcessor.cpp:90) of constant 0 on local variable '__r._M_imag.V' [11]  (1.59 ns)

 <State 2>: 6.21ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', ../SourceCodes/radarProcessor.cpp:91) with incoming values : ('select_ln91_2', ../SourceCodes/radarProcessor.cpp:91) [17]  (0 ns)
	'icmp' operation ('icmp_ln91', ../SourceCodes/radarProcessor.cpp:91) [29]  (2.43 ns)
	'xor' operation ('xor_ln90', ../SourceCodes/radarProcessor.cpp:90) [33]  (0 ns)
	'and' operation ('and_ln90', ../SourceCodes/radarProcessor.cpp:90) [35]  (0.978 ns)
	'or' operation ('or_ln91', ../SourceCodes/radarProcessor.cpp:91) [38]  (0 ns)
	'select' operation ('select_ln91', ../SourceCodes/radarProcessor.cpp:91) [39]  (0.978 ns)
	'add' operation ('add_ln92', ../SourceCodes/radarProcessor.cpp:92) [99]  (1.82 ns)

 <State 3>: 7.1ns
The critical path consists of the following:
	'add' operation ('add_ln95_1', ../SourceCodes/radarProcessor.cpp:95) [54]  (3.84 ns)
	'getelementptr' operation ('__x._M_real.V', ../SourceCodes/radarProcessor.cpp:95) [56]  (0 ns)
	'load' operation ('r.V') on array 'a_M_real' [64]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'a_M_real' [64]  (3.25 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln703') [74]  (6.91 ns)

 <State 6>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln703') [74]  (6.91 ns)

 <State 7>: 2.88ns
The critical path consists of the following:
	'sub' operation ('ret.V') [76]  (2.88 ns)

 <State 8>: 7.1ns
The critical path consists of the following:
	'add' operation ('empty_26', ../SourceCodes/radarProcessor.cpp:91) [44]  (0 ns)
	'add' operation ('empty_27', ../SourceCodes/radarProcessor.cpp:91) [45]  (3.84 ns)
	'getelementptr' operation ('out_M_real_addr', ../SourceCodes/radarProcessor.cpp:91) [47]  (0 ns)
	'store' operation ('store_ln97', ../SourceCodes/radarProcessor.cpp:97) of variable '__r._M_real.V', ../SourceCodes/radarProcessor.cpp:94 on array 'out_M_real' [93]  (3.25 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
