
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.86

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cam_memory[14][2]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.21    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   150    1.85    0.71    0.47    0.67 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.71    0.00    0.67 ^ cam_memory[14][2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.67   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cam_memory[14][2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.32    0.32   library removal time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: compare_enable (input port clocked by core_clock)
Endpoint: valid$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     5    0.23    0.00    0.00    0.20 v compare_enable (in)
                                         compare_enable (net)
                  0.00    0.00    0.20 v valid$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ valid$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.05    0.05   library hold time
                                  0.05   data required time
-----------------------------------------------------------------------------
                                  0.05   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cam_memory[0][0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.21    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   150    1.85    0.71    0.47    0.67 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.71    0.00    0.67 ^ cam_memory[0][0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.67   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ cam_memory[0][0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.11    9.89   library recovery time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  9.22   slack (MET)


Startpoint: cam_memory[10][1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: match_addr[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cam_memory[10][1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.11    0.44    0.44 ^ cam_memory[10][1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         cam_memory[10][1] (net)
                  0.11    0.00    0.44 ^ _555_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
     2    0.02    0.11    0.36    0.80 v _555_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
                                         _242_ (net)
                  0.11    0.00    0.80 v _838_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.22    1.02 v _838_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _394_ (net)
                  0.09    0.00    1.02 v _839_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.02    0.12    0.26    1.28 v _839_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _395_ (net)
                  0.12    0.00    1.28 v _840_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.02    0.12    0.29    1.57 v _840_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _396_ (net)
                  0.12    0.00    1.57 v _849_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.20    0.12    1.69 ^ _849_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _405_ (net)
                  0.20    0.00    1.69 ^ _850_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.20    0.16    1.85 v _850_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _406_ (net)
                  0.20    0.00    1.85 v _853_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.18    0.14    1.99 ^ _853_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _129_ (net)
                  0.18    0.00    1.99 ^ match_addr[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.99   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ match_addr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -1.99   data arrival time
-----------------------------------------------------------------------------
                                  7.86   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cam_memory[0][0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.21    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   150    1.85    0.71    0.47    0.67 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.71    0.00    0.67 ^ cam_memory[0][0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.67   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ cam_memory[0][0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.11    9.89   library recovery time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  9.22   slack (MET)


Startpoint: cam_memory[10][1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: match_addr[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cam_memory[10][1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.11    0.44    0.44 ^ cam_memory[10][1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         cam_memory[10][1] (net)
                  0.11    0.00    0.44 ^ _555_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
     2    0.02    0.11    0.36    0.80 v _555_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
                                         _242_ (net)
                  0.11    0.00    0.80 v _838_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.22    1.02 v _838_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _394_ (net)
                  0.09    0.00    1.02 v _839_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.02    0.12    0.26    1.28 v _839_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _395_ (net)
                  0.12    0.00    1.28 v _840_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.02    0.12    0.29    1.57 v _840_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _396_ (net)
                  0.12    0.00    1.57 v _849_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.20    0.12    1.69 ^ _849_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _405_ (net)
                  0.20    0.00    1.69 ^ _850_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.20    0.16    1.85 v _850_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _406_ (net)
                  0.20    0.00    1.85 v _853_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.18    0.14    1.99 ^ _853_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _129_ (net)
                  0.18    0.00    1.99 ^ match_addr[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.99   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ match_addr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -1.99   data arrival time
-----------------------------------------------------------------------------
                                  7.86   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.43e-02   2.81e-03   9.04e-08   2.71e-02  59.2%
Combinational          1.42e-02   4.48e-03   1.15e-07   1.87e-02  40.8%
Clock                  0.00e+00   0.00e+00   4.17e-07   4.17e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.85e-02   7.28e-03   6.23e-07   4.58e-02 100.0%
                          84.1%      15.9%       0.0%
