{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741652812209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741652812210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 10 18:26:52 2025 " "Processing started: Mon Mar 10 18:26:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741652812210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1741652812210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nBitsSubstractor -c nBitsSubstractor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off nBitsSubstractor -c nBitsSubstractor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1741652812210 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1741652812791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1741652812791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema_3_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema_3_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problema_3_tb " "Found entity 1: problema_3_tb" {  } { { "problema_3_tb.sv" "" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/nBitsSubstractor/problema_3_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741652822211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741652822211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problema_3 " "Found entity 1: problema_3" {  } { { "problema_3.sv" "" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/nBitsSubstractor/problema_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741652822213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741652822213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitssubstractor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitssubstractor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nBitsSubstractor_tb " "Found entity 1: nBitsSubstractor_tb" {  } { { "nBitsSubstractor_tb.sv" "" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/nBitsSubstractor/nBitsSubstractor_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741652822215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741652822215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitssubstractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitssubstractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nBitsSubstractor " "Found entity 1: nBitsSubstractor" {  } { { "nBitsSubstractor.sv" "" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/nBitsSubstractor/nBitsSubstractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741652822217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741652822217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder_tb " "Found entity 1: fullAdder_tb" {  } { { "fullAdder_tb.sv" "" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/nBitsSubstractor/fullAdder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741652822219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741652822219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.sv" "" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/nBitsSubstractor/fullAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741652822220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741652822220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_6bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd_6bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_6bits " "Found entity 1: bcd_6bits" {  } { { "bcd_6bits.sv" "" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/nBitsSubstractor/bcd_6bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741652822222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741652822222 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "problema_3 " "Elaborating entity \"problema_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1741652822263 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 problema_3.sv(37) " "Verilog HDL assignment warning at problema_3.sv(37): truncated value with size 32 to match size of target (6)" {  } { { "problema_3.sv" "" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/nBitsSubstractor/problema_3.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1741652822264 "|problema_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 problema_3.sv(39) " "Verilog HDL assignment warning at problema_3.sv(39): truncated value with size 32 to match size of target (6)" {  } { { "problema_3.sv" "" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/nBitsSubstractor/problema_3.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1741652822264 "|problema_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitsSubstractor nBitsSubstractor:subs " "Elaborating entity \"nBitsSubstractor\" for hierarchy \"nBitsSubstractor:subs\"" {  } { { "problema_3.sv" "subs" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/nBitsSubstractor/problema_3.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741652822265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder nBitsSubstractor:subs\|fullAdder:adder_loop\[0\].adder " "Elaborating entity \"fullAdder\" for hierarchy \"nBitsSubstractor:subs\|fullAdder:adder_loop\[0\].adder\"" {  } { { "nBitsSubstractor.sv" "adder_loop\[0\].adder" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/nBitsSubstractor/nBitsSubstractor.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741652822266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_6bits bcd_6bits:bcd " "Elaborating entity \"bcd_6bits\" for hierarchy \"bcd_6bits:bcd\"" {  } { { "problema_3.sv" "bcd" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/nBitsSubstractor/problema_3.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741652822269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741652822367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 10 18:27:02 2025 " "Processing ended: Mon Mar 10 18:27:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741652822367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741652822367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741652822367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1741652822367 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 3 s " "Quartus Prime Flow was successful. 0 errors, 3 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1741652823046 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741652823672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741652823672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 10 18:27:03 2025 " "Processing started: Mon Mar 10 18:27:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741652823672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1741652823672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim nBitsSubstractor nBitsSubstractor " "Command: quartus_sh -t c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim nBitsSubstractor nBitsSubstractor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1741652823672 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim nBitsSubstractor nBitsSubstractor " "Quartus(args): --rtl_sim nBitsSubstractor nBitsSubstractor" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1741652823672 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1741652823887 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1741652824000 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with Questa Intel FPGA software" {  } {  } 0 0 "Info: Starting NativeLink simulation with Questa Intel FPGA software" 0 0 "Shell" 0 0 1741652824001 ""}
{ "Warning" "0" "" "Warning: File nBitsSubstractor_run_msim_rtl_verilog.do already exists - backing up current file as nBitsSubstractor_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File nBitsSubstractor_run_msim_rtl_verilog.do already exists - backing up current file as nBitsSubstractor_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1741652824112 ""}
{ "Info" "0" "" "Info: Generated Questa Intel FPGA script file D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/nBitsSubstractor/simulation/questa/nBitsSubstractor_run_msim_rtl_verilog.do" {  } { { "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/nBitsSubstractor/simulation/questa/nBitsSubstractor_run_msim_rtl_verilog.do" "0" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/nBitsSubstractor/simulation/questa/nBitsSubstractor_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated Questa Intel FPGA script file D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/nBitsSubstractor/simulation/questa/nBitsSubstractor_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1741652824123 ""}
{ "Info" "0" "" "Info: Spawning Questa Intel FPGA Simulation software " {  } {  } 0 0 "Info: Spawning Questa Intel FPGA Simulation software " 0 0 "Shell" 0 0 1741652824124 ""}
{ "Info" "0" "" "Info: Successfully spawned Questa Intel FPGA Simulation software" {  } {  } 0 0 "Info: Successfully spawned Questa Intel FPGA Simulation software" 0 0 "Shell" 0 0 1741652824128 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1741652824129 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/nBitsSubstractor/nBitsSubstractor_nativelink_simulation.rpt" {  } { { "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/nBitsSubstractor/nBitsSubstractor_nativelink_simulation.rpt" "0" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/nBitsSubstractor/nBitsSubstractor_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_1/nBitsSubstractor/nBitsSubstractor_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1741652824129 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1741652824129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741652824130 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 10 18:27:04 2025 " "Processing ended: Mon Mar 10 18:27:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741652824130 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741652824130 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741652824130 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1741652824130 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 4 s " "Quartus Prime Flow was successful. 0 errors, 4 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1741652917663 ""}
