# Lab 

## Getting Started
- [FPGA 開發環境](https://xiao.ghost.io/zai-ubuntu-an-zhuang-ise-bing-shi-yong-basys2-an-zhuang-ubuntu/)

### Better Text Editor for verilog
- [VS Code 環境設定](https://www.dcard.tw/f/nctu/p/235935287) (Foramtter 不用安裝)
- [Verilog Snippet](https://marketplace.visualstudio.com/items?itemName=czh.czh-verilog-snippet) 提供更多的提示字。 
- [Tab out](https://marketplace.visualstudio.com/items?itemName=albert.TabOut) 使用 Tab 跳出括弧。


## Outline
- [x] Homework 2-1 Adder 
- [x] Homework 2-2 Ripple-carry adder 
- [x] Homework 3-1 Mux
- [x] Homework 3-2 ALU 
- [x] Homework 4 Counter
- [x] Homework 5 Seven segment display 
- [x] Homework 6-1 Advanced counter
- [x] Homework 6-2 Button control counter 
- [x] Homework 7 Stopwatch 
- [x] Homework 8 Stopwatch with switch 
- [ ] Homework 9 Image processing 
