
---------- Begin Simulation Statistics ----------
final_tick                               825363455500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  97995                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739336                       # Number of bytes of host memory used
host_op_rate                                    98310                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10393.66                       # Real time elapsed on the host
host_tick_rate                               79410309                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018522167                       # Number of instructions simulated
sim_ops                                    1021803762                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.825363                       # Number of seconds simulated
sim_ticks                                825363455500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.192994                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              127973173                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           145105827                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19592928                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        188622435                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          16593805                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       16847553                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          253748                       # Number of indirect misses.
system.cpu0.branchPred.lookups              246685689                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1660694                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819875                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9910319                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221016044                       # Number of branches committed
system.cpu0.commit.bw_lim_events             26475962                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466112                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       81900181                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892416230                       # Number of instructions committed
system.cpu0.commit.committedOps             893238298                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1492346742                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.598546                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.375589                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1064029480     71.30%     71.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    257128971     17.23%     88.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     57486809      3.85%     92.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     58403744      3.91%     96.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     17373063      1.16%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7057754      0.47%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1400954      0.09%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2990005      0.20%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     26475962      1.77%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1492346742                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341025                       # Number of function calls committed.
system.cpu0.commit.int_insts                863526558                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412697                       # Number of loads committed
system.cpu0.commit.membars                    1641818                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641824      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491126567     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7836262      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232564     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109762318     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893238298                       # Class of committed instruction
system.cpu0.commit.refs                     390994910                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892416230                       # Number of Instructions Simulated
system.cpu0.committedOps                    893238298                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.817611                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.817611                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            200574489                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9685645                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           123113910                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             994419400                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               600496886                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                697257762                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9916396                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             10120272                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3514263                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  246685689                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                175211835                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    910044867                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5254807                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          130                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1023422662                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  67                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          180                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39198068                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.152081                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         582115518                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         144566978                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.630938                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1511759796                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.678471                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.912304                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               783047135     51.80%     51.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               547467503     36.21%     88.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                95328203      6.31%     94.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                67053984      4.44%     98.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13678314      0.90%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2760396      0.18%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  755031      0.05%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     473      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1668757      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1511759796                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      110305968                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10507635                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               227735810                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.589880                       # Inst execution rate
system.cpu0.iew.exec_refs                   436845085                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 114593372                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              167482745                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            324768771                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1646065                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2647013                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           117054498                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          975131430                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            322251713                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7969550                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            956823799                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                802144                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1866028                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9916396                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3593672                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        64521                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        14160452                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        17672                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6758                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3851912                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     44356074                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6472285                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6758                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       670045                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9837590                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                415537818                       # num instructions consuming a value
system.cpu0.iew.wb_count                    945268010                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840676                       # average fanout of values written-back
system.cpu0.iew.wb_producers                349332569                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.582756                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     945305095                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1161977854                       # number of integer regfile reads
system.cpu0.int_regfile_writes              610927313                       # number of integer regfile writes
system.cpu0.ipc                              0.550173                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.550173                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643329      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            515111718     53.39%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7902572      0.82%     54.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639152      0.17%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           324437189     33.63%     88.18% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          114059337     11.82%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             964793349                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     997321                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001034                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 170290     17.07%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                714327     71.62%     88.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               112700     11.30%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             964147285                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3442406609                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    945267958                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1057030173                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 970200179                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                964793349                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            4931251                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       81893129                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            62902                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       2465139                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     25517965                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1511759796                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.638192                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.843774                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          831664271     55.01%     55.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          461786860     30.55%     85.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          161523386     10.68%     96.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           48957102      3.24%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6870672      0.45%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             392960      0.03%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             389379      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              96679      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              78487      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1511759796                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.594793                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14221369                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2172988                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           324768771                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          117054498                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1508                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1622065764                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    28661151                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              175816951                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569169227                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5069049                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               609850419                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               6660434                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 7204                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1195999575                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             988561674                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          644624740                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                690634398                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              13203222                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9916396                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             25411790                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                75455509                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1195999531                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        129842                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4520                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11442287                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4507                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2440990201                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1969693546                       # The number of ROB writes
system.cpu0.timesIdled                       18135190                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1475                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.959653                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                8569704                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9742767                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1526937                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         12644703                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            229406                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         282193                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           52787                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14841665                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        20983                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819631                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1346965                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10300553                       # Number of branches committed
system.cpu1.commit.bw_lim_events               618263                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459597                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        9728989                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41847106                       # Number of instructions committed
system.cpu1.commit.committedOps              42666935                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    232950604                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.183159                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.781335                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    213855489     91.80%     91.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9116983      3.91%     95.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3635263      1.56%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3581603      1.54%     98.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1092368      0.47%     99.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       183767      0.08%     99.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       767870      0.33%     99.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        98998      0.04%     99.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       618263      0.27%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    232950604                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317354                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40181217                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11552551                       # Number of loads committed
system.cpu1.commit.membars                    1639355                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639355      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24990021     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12372182     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665236      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42666935                       # Class of committed instruction
system.cpu1.commit.refs                      16037430                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41847106                       # Number of Instructions Simulated
system.cpu1.committedOps                     42666935                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.637969                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.637969                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            194541474                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               182657                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8092882                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              57682780                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 9521817                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27395582                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1348105                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               360704                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2117726                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14841665                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7219440                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    224514413                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               261520                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      59828598                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3056154                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.062906                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8882213                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8799110                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.253583                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         234924704                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.258167                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.686231                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               195728266     83.32%     83.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                25144111     10.70%     94.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9236700      3.93%     97.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3224860      1.37%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  894113      0.38%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  456068      0.19%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  211862      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      33      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   28691      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           234924704                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1007993                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1424028                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11585985                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.206953                       # Inst execution rate
system.cpu1.iew.exec_refs                    18162010                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5148505                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              169909531                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             13744921                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            820564                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1451567                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5732542                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           52388316                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             13013505                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1427640                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             48827068                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                669075                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               680532                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1348105                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2400627                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        36282                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          225320                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        14395                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2294                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2173                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2192370                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1247663                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2294                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       554150                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        869878                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 24375505                       # num instructions consuming a value
system.cpu1.iew.wb_count                     47839857                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.800348                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19508896                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.202769                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      47866726                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                62100491                       # number of integer regfile reads
system.cpu1.int_regfile_writes               30502351                       # number of integer regfile writes
system.cpu1.ipc                              0.177369                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.177369                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639552      3.26%      3.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             29957642     59.61%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  58      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     62.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14157500     28.17%     91.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4499856      8.95%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              50254708                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     919000                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.018287                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 137729     14.99%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                682340     74.25%     89.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                98927     10.76%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              49534140                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         336416739                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     47839845                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         62110863                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49928249                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 50254708                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2460067                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        9721380                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            63647                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           470                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5310474                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    234924704                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.213918                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.641835                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          202916764     86.38%     86.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           20283246      8.63%     95.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7740269      3.29%     98.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2287065      0.97%     99.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1218499      0.52%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             216595      0.09%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             192397      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              40576      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              29293      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      234924704                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.213004                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6566886                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1210650                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            13744921                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5732542                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    197                       # number of misc regfile reads
system.cpu1.numCycles                       235932697                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1414777719                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              177785013                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27216473                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5364888                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11159490                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                768898                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                10022                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             72239231                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              55926731                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           35280929                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27330230                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10897515                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1348105                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             17274172                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 8064456                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        72239219                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27694                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               889                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11316858                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           889                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   284727264                       # The number of ROB reads
system.cpu1.rob.rob_writes                  106770142                       # The number of ROB writes
system.cpu1.timesIdled                          53572                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.698746                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9625328                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10851707                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1986704                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         14612074                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            237691                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         336306                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           98615                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17010061                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        21828                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819652                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1570493                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10230149                       # Number of branches committed
system.cpu2.commit.bw_lim_events               588452                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459638                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       17407206                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41654112                       # Number of instructions committed
system.cpu2.commit.committedOps              42473971                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    231817315                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.183222                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.778108                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    212722848     91.76%     91.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9110689      3.93%     95.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3672299      1.58%     97.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3599283      1.55%     98.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1074294      0.46%     99.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       180844      0.08%     99.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       768419      0.33%     99.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       100187      0.04%     99.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       588452      0.25%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    231817315                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318066                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39996771                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11489657                       # Number of loads committed
system.cpu2.commit.membars                    1639385                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639385      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24872073     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12309309     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3653063      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42473971                       # Class of committed instruction
system.cpu2.commit.refs                      15962384                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41654112                       # Number of Instructions Simulated
system.cpu2.committedOps                     42473971                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.665423                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.665423                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            187686414                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               418715                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8824285                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              66794231                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                11453285                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 32127784                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1571612                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               614251                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2080712                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17010061                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9251302                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    221704878                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               281147                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      72912070                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3975646                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.072080                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          11227105                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           9863019                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.308965                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         234919807                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.317444                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.769057                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               188257230     80.14%     80.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                28959085     12.33%     92.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11350093      4.83%     97.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3995920      1.70%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1328639      0.57%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  616225      0.26%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  384906      0.16%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      37      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   27672      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           234919807                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1068354                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1646213                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12309353                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.212237                       # Inst execution rate
system.cpu2.iew.exec_refs                    18098973                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5123539                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              162895485                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             16108248                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1268588                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1660406                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6587156                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           59872329                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12975434                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1472836                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50085399                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                824119                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               731925                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1571612                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2422816                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        35135                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          225053                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        14165                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2303                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1857                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4618591                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2114429                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2303                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       544765                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1101448                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25008524                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49105421                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.792517                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19819692                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.208084                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49130702                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                63989427                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31068527                       # number of integer regfile writes
system.cpu2.ipc                              0.176509                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.176509                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639585      3.18%      3.18% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31331624     60.77%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  50      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.95% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14114719     27.38%     91.33% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4472157      8.67%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              51558235                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     909853                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017647                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 132421     14.55%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     14.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                679191     74.65%     89.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                98237     10.80%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              50828487                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         339007330                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49105409                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         77271821                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  56068079                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 51558235                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3804250                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       17398357                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            61228                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1344612                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     11389053                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    234919807                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.219472                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.642564                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          201440024     85.75%     85.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           21923022      9.33%     95.08% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7526875      3.20%     98.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2349973      1.00%     99.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1215780      0.52%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             212956      0.09%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             182880      0.08%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              40012      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              28285      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      234919807                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.218478                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8964052                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1658951                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            16108248                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6587156                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    200                       # number of misc regfile reads
system.cpu2.numCycles                       235988161                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1414722256                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              171067843                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27106501                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5365160                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                13529563                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                782993                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 7710                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             82130405                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              64188885                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40835784                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 31474742                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10765976                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1571612                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             17249863                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                13729283                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        82130393                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         26184                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               806                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10286063                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           805                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   291109130                       # The number of ROB reads
system.cpu2.rob.rob_writes                  122869522                       # The number of ROB writes
system.cpu2.timesIdled                          52011                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.449230                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               11892708                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12330537                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3039472                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         18222886                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            207127                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         313842                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          106715                       # Number of indirect misses.
system.cpu3.branchPred.lookups               21160083                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19484                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819658                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2194613                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10575960                       # Number of branches committed
system.cpu3.commit.bw_lim_events               626206                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459662                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       29046926                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42604719                       # Number of instructions committed
system.cpu3.commit.committedOps              43424558                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    234391053                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.185265                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.773794                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    214496048     91.51%     91.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9624939      4.11%     95.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3856384      1.65%     97.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3749338      1.60%     98.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1163462      0.50%     99.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       179181      0.08%     99.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       589029      0.25%     99.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       106466      0.05%     99.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       626206      0.27%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    234391053                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292253                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40885207                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11835785                       # Number of loads committed
system.cpu3.commit.membars                    1639350                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639350      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25392598     58.48%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12655443     29.14%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3737026      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43424558                       # Class of committed instruction
system.cpu3.commit.refs                      16392481                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42604719                       # Number of Instructions Simulated
system.cpu3.committedOps                     43424558                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.639876                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.639876                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            177842976                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               847060                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            10345168                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              82170524                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                15272685                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 42044046                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2195713                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               715270                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2090555                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   21160083                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12012493                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    222001519                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               345536                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      93302112                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                6081144                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.088062                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          14403883                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          12099835                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.388297                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         239445975                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.401849                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.887863                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               180686224     75.46%     75.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                36631487     15.30%     90.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                14380182      6.01%     96.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4002529      1.67%     98.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1207697      0.50%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1289923      0.54%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1221134      0.51%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      30      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26769      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           239445975                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         839362                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2281851                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13678791                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.221257                       # Inst execution rate
system.cpu3.iew.exec_refs                    18735916                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5242989                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              156757084                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             19788059                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1947947                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1833087                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             8051138                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           72461874                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13492927                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1648214                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             53164824                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                772172                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               933777                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2195713                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2522932                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        39436                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          239596                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        16833                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2163                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1899                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      7952274                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3494442                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2163                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       819603                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1462248                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25903812                       # num instructions consuming a value
system.cpu3.iew.wb_count                     52079886                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.784694                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20326572                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.216742                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      52109756                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                68252945                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32539801                       # number of integer regfile writes
system.cpu3.ipc                              0.177309                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.177309                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639585      2.99%      2.99% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33905102     61.86%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  48      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.85% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14660682     26.75%     91.59% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4607523      8.41%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              54813038                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     917912                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.016746                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 130612     14.23%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     14.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                687516     74.90%     89.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                99780     10.87%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              54091349                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         350055947                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     52079874                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        101500254                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  66591561                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 54813038                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5870313                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       29037315                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            66012                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       3410651                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     20918786                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    239445975                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.228916                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.650379                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          203660316     85.05%     85.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23442244      9.79%     94.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8167004      3.41%     98.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2481078      1.04%     99.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1232012      0.51%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             214722      0.09%     99.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             177260      0.07%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              42378      0.02%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              28961      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      239445975                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.228116                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         12177510                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2337035                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            19788059                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            8051138                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    235                       # number of misc regfile reads
system.cpu3.numCycles                       240285337                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1410425093                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              162556153                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27615008                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3588288                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                17716943                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                809180                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 5966                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             99649876                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              78904057                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           50233573                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 40918092                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              11209137                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2195713                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             16029468                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                22618565                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        99649864                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         29606                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               971                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  8600167                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           969                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   306234992                       # The number of ROB reads
system.cpu3.rob.rob_writes                  150001371                       # The number of ROB writes
system.cpu3.timesIdled                          42070                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4102532                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8136674                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       705133                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        75628                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     43865460                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3465591                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     88157577                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3541219                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 825363455500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1228156                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2983889                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1050126                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              912                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            584                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2872919                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2872877                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1228156                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            88                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12237707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12237707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    453435008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               453435008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1396                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4102659                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4102659    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4102659                       # Request fanout histogram
system.membus.respLayer1.occupancy        22136330500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21304712503                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                259                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5438628338.461538                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   31029132262.210495                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          126     96.92%     96.92% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.77%     97.69% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.77%     98.46% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.77%     99.23% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.77%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 250645660000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   118341771500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 707021684000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 825363455500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9175358                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9175358                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9175358                       # number of overall hits
system.cpu2.icache.overall_hits::total        9175358                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        75944                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         75944                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        75944                       # number of overall misses
system.cpu2.icache.overall_misses::total        75944                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1622018000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1622018000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1622018000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1622018000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9251302                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9251302                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9251302                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9251302                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.008209                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.008209                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.008209                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.008209                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 21358.079638                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 21358.079638                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 21358.079638                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 21358.079638                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           58                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           29                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        66795                       # number of writebacks
system.cpu2.icache.writebacks::total            66795                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         9117                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         9117                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         9117                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         9117                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        66827                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        66827                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        66827                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        66827                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1375018500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1375018500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1375018500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1375018500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.007224                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.007224                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.007224                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.007224                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 20575.792719                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 20575.792719                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 20575.792719                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 20575.792719                       # average overall mshr miss latency
system.cpu2.icache.replacements                 66795                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9175358                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9175358                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        75944                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        75944                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1622018000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1622018000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9251302                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9251302                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.008209                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.008209                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 21358.079638                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 21358.079638                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         9117                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         9117                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        66827                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        66827                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1375018500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1375018500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.007224                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.007224                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 20575.792719                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 20575.792719                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 825363455500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.986194                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9193006                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            66795                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           137.630152                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        347770000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.986194                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999569                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999569                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         18569431                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        18569431                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 825363455500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13711647                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13711647                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13711647                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13711647                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2521392                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2521392                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2521392                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2521392                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 334583791654                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 334583791654                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 334583791654                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 334583791654                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16233039                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16233039                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16233039                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16233039                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.155325                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.155325                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.155325                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.155325                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 132698.046021                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 132698.046021                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 132698.046021                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 132698.046021                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2322579                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       245912                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            35225                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3390                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    65.935529                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    72.540413                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       986285                       # number of writebacks
system.cpu2.dcache.writebacks::total           986285                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1942754                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1942754                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1942754                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1942754                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       578638                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       578638                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       578638                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       578638                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  69976935291                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  69976935291                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  69976935291                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  69976935291                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.035646                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035646                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.035646                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035646                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 120933.874531                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 120933.874531                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 120933.874531                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 120933.874531                       # average overall mshr miss latency
system.cpu2.dcache.replacements                986285                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11106944                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11106944                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1473421                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1473421                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 154414790500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 154414790500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12580365                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12580365                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.117121                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.117121                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 104800.183043                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 104800.183043                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1193781                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1193781                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       279640                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       279640                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  31052863000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  31052863000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.022228                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022228                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 111045.855385                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 111045.855385                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2604703                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2604703                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1047971                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1047971                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 180169001154                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 180169001154                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652674                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652674                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.286905                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.286905                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 171921.743210                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 171921.743210                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       748973                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       748973                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       298998                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       298998                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  38924072291                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  38924072291                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.081857                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081857                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 130181.714563                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 130181.714563                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          318                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          318                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          226                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          226                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5595000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5595000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.415441                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.415441                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24756.637168                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24756.637168                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          140                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          140                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           86                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           86                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       594000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       594000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.158088                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.158088                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6906.976744                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6906.976744                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          193                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          193                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          165                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       939500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       939500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          358                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          358                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.460894                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.460894                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5693.939394                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5693.939394                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          159                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          159                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       805500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       805500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.444134                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.444134                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5066.037736                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5066.037736                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       382500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       382500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       357500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       357500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400245                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400245                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419407                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419407                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44835419500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44835419500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819652                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819652                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511689                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511689                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 106901.934159                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 106901.934159                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419407                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419407                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44416012500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44416012500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511689                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511689                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 105901.934159                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 105901.934159                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 825363455500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.779027                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15109116                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           997883                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.141170                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        347781500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.779027                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.899345                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.899345                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         35105098                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        35105098                       # Number of data accesses
system.cpu3.numPwrStateTransitions                263                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          132                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5339896234.848485                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   30806173699.330471                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          128     96.97%     96.97% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     97.73% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     98.48% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 250645690500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            132                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   120497152500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 704866303000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 825363455500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11950366                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11950366                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11950366                       # number of overall hits
system.cpu3.icache.overall_hits::total       11950366                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        62127                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         62127                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        62127                       # number of overall misses
system.cpu3.icache.overall_misses::total        62127                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1280075500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1280075500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1280075500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1280075500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12012493                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12012493                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12012493                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12012493                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.005172                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005172                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.005172                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005172                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 20604.173709                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 20604.173709                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 20604.173709                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 20604.173709                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          197                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    39.400000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        54511                       # number of writebacks
system.cpu3.icache.writebacks::total            54511                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         7584                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         7584                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         7584                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         7584                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        54543                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        54543                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        54543                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        54543                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1095197500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1095197500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1095197500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1095197500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.004541                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004541                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.004541                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004541                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 20079.524412                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 20079.524412                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 20079.524412                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 20079.524412                       # average overall mshr miss latency
system.cpu3.icache.replacements                 54511                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11950366                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11950366                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        62127                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        62127                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1280075500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1280075500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12012493                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12012493                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.005172                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005172                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 20604.173709                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 20604.173709                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         7584                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         7584                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        54543                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        54543                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1095197500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1095197500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.004541                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004541                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 20079.524412                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 20079.524412                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 825363455500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.986204                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11960735                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            54511                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           219.418741                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        354564000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.986204                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999569                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999569                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24079529                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24079529                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 825363455500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14200926                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14200926                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14200926                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14200926                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2586852                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2586852                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2586852                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2586852                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 343755750682                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 343755750682                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 343755750682                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 343755750682                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16787778                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16787778                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16787778                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16787778                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.154091                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.154091                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.154091                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.154091                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 132885.743244                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 132885.743244                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 132885.743244                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 132885.743244                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2485121                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       309276                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            38352                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4359                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    64.797690                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    70.951136                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       996947                       # number of writebacks
system.cpu3.dcache.writebacks::total           996947                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2000727                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2000727                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2000727                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2000727                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       586125                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       586125                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       586125                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       586125                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  70979197100                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  70979197100                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  70979197100                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  70979197100                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.034914                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.034914                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.034914                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.034914                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 121099.078012                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 121099.078012                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 121099.078012                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 121099.078012                       # average overall mshr miss latency
system.cpu3.dcache.replacements                996947                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11523244                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11523244                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1527915                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1527915                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 159151049500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 159151049500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     13051159                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     13051159                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.117071                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.117071                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 104162.240373                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 104162.240373                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1244986                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1244986                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       282929                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       282929                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  31425328000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  31425328000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.021678                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021678                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 111071.427814                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 111071.427814                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2677682                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2677682                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1058937                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1058937                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 184604701182                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 184604701182                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3736619                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3736619                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.283394                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.283394                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 174330.202063                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 174330.202063                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       755741                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       755741                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       303196                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       303196                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  39553869100                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  39553869100                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.081142                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.081142                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 130456.434452                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 130456.434452                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          343                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          343                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          222                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          222                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5230000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5230000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.392920                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.392920                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 23558.558559                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23558.558559                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          147                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          147                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           75                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           75                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       479000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       479000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.132743                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.132743                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6386.666667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6386.666667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          209                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          209                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          172                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          172                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1013000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1013000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          381                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          381                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.451444                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.451444                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5889.534884                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5889.534884                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          169                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       872000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       872000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.443570                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.443570                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5159.763314                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5159.763314                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       476000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       476000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       448000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       448000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396929                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396929                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422729                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422729                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45034076500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45034076500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819658                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819658                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515738                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515738                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106531.788687                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106531.788687                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422729                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422729                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44611347500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44611347500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515738                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515738                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105531.788687                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105531.788687                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 825363455500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.183831                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15607058                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1008655                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.473138                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        354575500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.183831                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.849495                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.849495                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36225448                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36225448                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1302780090.909091                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3181709383.898920                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        54000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  10744922500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   811032874500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  14330581000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 825363455500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    149758512                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       149758512                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    149758512                       # number of overall hits
system.cpu0.icache.overall_hits::total      149758512                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     25453321                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      25453321                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     25453321                       # number of overall misses
system.cpu0.icache.overall_misses::total     25453321                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 329626764995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 329626764995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 329626764995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 329626764995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    175211833                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    175211833                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    175211833                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    175211833                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.145272                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.145272                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.145272                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.145272                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12950.245864                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12950.245864                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12950.245864                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12950.245864                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2697                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     22627322                       # number of writebacks
system.cpu0.icache.writebacks::total         22627322                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2825966                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2825966                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2825966                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2825966                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     22627355                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     22627355                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     22627355                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     22627355                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 279233899495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 279233899495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 279233899495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 279233899495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.129143                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.129143                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.129143                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.129143                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12340.545304                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12340.545304                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12340.545304                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12340.545304                       # average overall mshr miss latency
system.cpu0.icache.replacements              22627322                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    149758512                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      149758512                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     25453321                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     25453321                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 329626764995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 329626764995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    175211833                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    175211833                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.145272                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.145272                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12950.245864                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12950.245864                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2825966                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2825966                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     22627355                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     22627355                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 279233899495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 279233899495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.129143                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.129143                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12340.545304                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12340.545304                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 825363455500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999935                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          172384406                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         22627322                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.618418                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999935                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        373051020                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       373051020                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 825363455500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    390499094                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       390499094                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    390499094                       # number of overall hits
system.cpu0.dcache.overall_hits::total      390499094                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     23225441                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23225441                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     23225441                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23225441                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 710892697102                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 710892697102                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 710892697102                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 710892697102                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    413724535                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    413724535                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    413724535                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    413724535                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.056137                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.056137                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.056137                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.056137                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30608.361628                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30608.361628                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30608.361628                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30608.361628                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3974497                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       156122                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            67032                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1993                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.292532                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.335173                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     18266849                       # number of writebacks
system.cpu0.dcache.writebacks::total         18266849                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5366231                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5366231                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5366231                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5366231                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17859210                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17859210                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17859210                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17859210                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 335182029244                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 335182029244                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 335182029244                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 335182029244                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.043167                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.043167                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.043167                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.043167                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18768.021052                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18768.021052                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18768.021052                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18768.021052                       # average overall mshr miss latency
system.cpu0.dcache.replacements              18266849                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    286045027                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      286045027                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17920109                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17920109                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 438717995500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 438717995500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    303965136                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    303965136                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.058954                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.058954                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24481.882086                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24481.882086                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3040109                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3040109                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14880000                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14880000                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 252641128500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 252641128500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.048953                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.048953                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16978.570464                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16978.570464                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    104454067                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     104454067                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5305332                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5305332                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 272174701602                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 272174701602                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109759399                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109759399                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048336                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048336                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 51302.105429                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51302.105429                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2326122                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2326122                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2979210                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2979210                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  82540900744                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  82540900744                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027143                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027143                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27705.633622                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27705.633622                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1725                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1725                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1294                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1294                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10116000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10116000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3019                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3019                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.428619                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.428619                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7817.619784                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7817.619784                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1269                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1269                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1027000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1027000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008281                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008281                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        41080                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        41080                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2657                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2657                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          279                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          279                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2294000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2294000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2936                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2936                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.095027                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.095027                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8222.222222                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8222.222222                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          277                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          277                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2018000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2018000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.094346                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.094346                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7285.198556                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7285.198556                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       402620                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         402620                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417255                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417255                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45180360500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45180360500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819875                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819875                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508925                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508925                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108279.973877                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108279.973877                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417255                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417255                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44763105500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44763105500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508925                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508925                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107279.973877                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107279.973877                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 825363455500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.945233                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          409182969                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         18276177                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.388871                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.945233                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998289                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998289                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        847376939                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       847376939                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 825363455500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            22583841                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            17007798                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               62316                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               63801                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               61034                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               61576                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               50117                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               60699                       # number of demand (read+write) hits
system.l2.demand_hits::total                 39951182                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           22583841                       # number of overall hits
system.l2.overall_hits::.cpu0.data           17007798                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              62316                       # number of overall hits
system.l2.overall_hits::.cpu1.data              63801                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              61034                       # number of overall hits
system.l2.overall_hits::.cpu2.data              61576                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              50117                       # number of overall hits
system.l2.overall_hits::.cpu3.data              60699                       # number of overall hits
system.l2.overall_hits::total                39951182                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             43514                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1258798                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5108                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            926399                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              5793                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            924836                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4426                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            936268                       # number of demand (read+write) misses
system.l2.demand_misses::total                4105142                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            43514                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1258798                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5108                       # number of overall misses
system.l2.overall_misses::.cpu1.data           926399                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             5793                       # number of overall misses
system.l2.overall_misses::.cpu2.data           924836                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4426                       # number of overall misses
system.l2.overall_misses::.cpu3.data           936268                       # number of overall misses
system.l2.overall_misses::total               4105142                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3778006500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 141030505000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    499041000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 112157830000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    569768000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 111790933500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    438864000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 113012504500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     483277452500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3778006500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 141030505000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    499041000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 112157830000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    569768000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 111790933500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    438864000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 113012504500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    483277452500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        22627355                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        18266596                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           67424                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          990200                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           66827                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          986412                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           54543                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          996967                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             44056324                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       22627355                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       18266596                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          67424                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         990200                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          66827                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         986412                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          54543                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         996967                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            44056324                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001923                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.068913                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.075759                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.935568                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.086687                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.937576                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.081147                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.939116                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.093179                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001923                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.068913                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.075759                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.935568                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.086687                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.937576                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.081147                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.939116                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.093179                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86822.781174                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112035.850867                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97697.924824                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 121068.600031                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 98354.565855                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 120876.494319                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 99155.896972                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120705.294317                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117724.905131                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86822.781174                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112035.850867                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97697.924824                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 121068.600031                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 98354.565855                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 120876.494319                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 99155.896972                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120705.294317                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117724.905131                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2983892                       # number of writebacks
system.l2.writebacks::total                   2983892                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            295                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            443                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            585                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            602                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            605                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            596                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            499                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            483                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                4108                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           295                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           443                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           585                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           602                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           605                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           596                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           499                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           483                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               4108                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        43219                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1258355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       925797                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5188                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       924240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3927                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       935785                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4101034                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        43219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1258355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       925797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5188                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       924240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3927                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       935785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4101034                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3324201501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 128414973501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    409343000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 102855993000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    473467000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 102506346500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    362344501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 103619758501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 441966427504                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3324201501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 128414973501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    409343000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 102855993000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    473467000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 102506346500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    362344501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 103619758501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 441966427504                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001910                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.068888                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.067083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.934960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.077633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.936972                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.071998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.938632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.093086                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001910                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.068888                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.067083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.934960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.077633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.936972                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.071998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.938632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.093086                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76915.280340                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102049.877420                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90502.542560                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 111099.941996                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 91261.950655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 110908.796958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 92270.053731                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110730.305039                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107769.510690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76915.280340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102049.877420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90502.542560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 111099.941996                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 91261.950655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 110908.796958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 92270.053731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110730.305039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107769.510690                       # average overall mshr miss latency
system.l2.replacements                        7572902                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5832606                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5832606                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5832606                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5832606                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     37916293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         37916293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     37916293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     37916293                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              47                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              46                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  139                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            84                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 95                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1715000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1743500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           92                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              234                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.913043                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.116279                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.040816                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.080000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.405983                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20416.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data         7125                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 18352.631579                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            95                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1686000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       101500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        39000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        80000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1906500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.913043                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.116279                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.040816                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.080000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.405983                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20071.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20068.421053                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            54                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                122                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               47                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           76                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            169                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.289474                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.225000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.166667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.478261                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.278107                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3388.888889                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   648.936170                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           47                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       446000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       188000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        99000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       222500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       955500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.289474                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.225000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.166667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.478261                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.278107                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20272.727273                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20888.888889                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        19800                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20227.272727                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20329.787234                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2591393                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            25303                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            24628                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            24643                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2665967                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         817357                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         682910                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         682642                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         689968                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2872877                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  94096381500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  82083854500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  81722074000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  82557119500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  340459429500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3408750                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       708213                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       707270                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       714611                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5538844                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.239782                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.964272                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.965179                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.965516                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.518678                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 115122.745018                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 120197.177520                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 119714.394954                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119653.548425                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118508.181694                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       817357                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       682910                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       682642                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       689968                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2872877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  85922811500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  75254754500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  74895654000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75657439001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 311730659001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.239782                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.964272                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.965179                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.965516                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.518678                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 105122.745018                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 110197.177520                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109714.394954                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109653.547702                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108508.181520                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      22583841                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         62316                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         61034                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         50117                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           22757308                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        43514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5108                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         5793                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4426                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            58841                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3778006500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    499041000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    569768000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    438864000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5285679500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     22627355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        67424                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        66827                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        54543                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       22816149                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001923                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.075759                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.086687                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.081147                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002579                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86822.781174                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97697.924824                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 98354.565855                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 99155.896972                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89829.872028                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          295                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          585                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          605                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          499                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1984                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        43219                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4523                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5188                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3927                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        56857                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3324201501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    409343000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    473467000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    362344501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4569356002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001910                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.067083                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.077633                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.071998                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002492                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76915.280340                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90502.542560                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 91261.950655                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 92270.053731                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80365.759748                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     14416405                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        38498                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        36948                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        36056                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          14527907                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       441441                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       243489                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       242194                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       246300                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1173424                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  46934123500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  30073975500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  30068859500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  30455385000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 137532343500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14857846                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       281987                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       279142                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       282356                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15701331                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.029711                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.863476                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.867637                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.872303                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.074734                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106320.263637                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 123512.665870                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 124151.958760                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 123651.583435                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 117206.008655                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          443                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          602                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          596                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          483                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2124                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       440998                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       242887                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       241598                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       245817                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1171300                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  42492162001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27601238500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  27610692500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  27962319500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 125666412501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.029681                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.861341                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.865502                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.870592                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.074599                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96354.545828                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113638.187717                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114283.613689                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 113752.586274                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 107287.981304                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           25                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           27                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           12                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              88                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           29                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           27                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            92                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.862069                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.956522                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           25                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           27                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           88                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       487500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       480000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       535500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       234500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1737500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.862069                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.956522                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19833.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19541.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19744.318182                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 825363455500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999888                       # Cycle average of tags in use
system.l2.tags.total_refs                    87801374                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7572906                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.594145                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.342152                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        8.341429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       24.066342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.051066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.275819                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.051981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.269583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.041431                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.560085                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.427221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.130335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.376037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.019935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000812                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.019837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000647                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.024376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1412464458                       # Number of tag accesses
system.l2.tags.data_accesses               1412464458                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 825363455500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2765952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      80534720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        289472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59251008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        332032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      59151360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        251328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59890240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          262466112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2765952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       289472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       332032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       251328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3638784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    190968896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       190968896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          43218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1258355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         925797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         924240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         935785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4101033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2983889                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2983889                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3351193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         97574856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           350721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         71787777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           402286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         71667045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           304506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         72562263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             318000646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3351193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       350721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       402286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       304506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4408705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      231375517                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            231375517                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      231375517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3351193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        97574856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          350721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        71787777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          402286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        71667045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          304506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        72562263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            549376163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2982039.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     43217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1251175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    921624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    919750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3927.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    929690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003757741750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184670                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184670                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8650201                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2808062                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4101033                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2983889                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4101033                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2983889                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  21939                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1850                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            217911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            222666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            252292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            361610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            252698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            252692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            269184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            282793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            263647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            236105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           290431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           232582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           279391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           235052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           210946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           219094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            166364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            168035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            172744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            181511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            191803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            188737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            201637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            225570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            208970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            182992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           185801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           182588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           220099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           183719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           162697                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 194266936500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20395470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            270749949000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47625.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66375.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1391034                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1598828                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 34.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4101033                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2983889                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1171242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1106522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  849311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  458004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  126336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   70676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   67686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   71889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   64317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   54363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  21506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  58499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 118302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 174497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 201305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 207692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 209378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 211442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 212819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 214728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 206789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 202571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 198254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 191490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 187823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 193027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4071238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    111.000198                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.088044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   148.719165                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3067602     75.35%     75.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       740645     18.19%     93.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       100385      2.47%     96.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        39708      0.98%     96.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21676      0.53%     97.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14029      0.34%     97.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10999      0.27%     98.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9038      0.22%     98.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        67156      1.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4071238                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.088531                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.350049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       184669    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184670                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.147820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.138326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.580085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172323     93.31%     93.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              749      0.41%     93.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9117      4.94%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1811      0.98%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              516      0.28%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              116      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               31      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184670                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              261062016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1404096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               190849152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               262466112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            190968896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       316.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       231.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    318.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    231.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  825363441500                       # Total gap between requests
system.mem_ctrls.avgGap                     116495.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2765888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     80075200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       289472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58983936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       332032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58864000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       251328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59500160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    190849152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3351115.174253071658                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 97018106.952034786344                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 350720.640792897320                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 71464196.296730756760                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 402285.802439432067                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 71318883.344962924719                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 304505.849302168412                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 72089646.813784807920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 231230436.395302683115                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        43218                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1258355                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4523                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       925797                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5188                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       924240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3927                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       935785                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2983889                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1534523250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  76014454000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    218242750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  64145154750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    254123000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  63861444000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    196522750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  64525484500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 20015766397750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35506.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60407.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48251.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     69286.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     48982.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     69096.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     50043.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68953.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6707946.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14605412640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7762938150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14046150720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7754920740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     65153069280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     161417100720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     181009377120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       451748969370                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        547.333379                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 468547245250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  27560520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 329255690250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14463312360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7687410060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15078580440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7811213220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     65153069280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     298937659380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      65202590880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       474333835620                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.696920                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 166256868000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  27560520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 631546067500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                239                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          120                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      5892138250                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   32264191138.552422                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          116     96.67%     96.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     97.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     98.33% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        40000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 250645472000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            120                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   118306865500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 707056590000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 825363455500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7144189                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7144189                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7144189                       # number of overall hits
system.cpu1.icache.overall_hits::total        7144189                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        75251                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         75251                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        75251                       # number of overall misses
system.cpu1.icache.overall_misses::total        75251                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1528832000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1528832000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1528832000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1528832000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7219440                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7219440                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7219440                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7219440                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.010423                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010423                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.010423                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010423                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 20316.434333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 20316.434333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 20316.434333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 20316.434333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          123                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    30.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        67392                       # number of writebacks
system.cpu1.icache.writebacks::total            67392                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7827                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7827                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7827                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7827                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        67424                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        67424                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        67424                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        67424                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1320238000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1320238000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1320238000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1320238000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.009339                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.009339                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.009339                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.009339                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 19581.128382                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19581.128382                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 19581.128382                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19581.128382                       # average overall mshr miss latency
system.cpu1.icache.replacements                 67392                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7144189                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7144189                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        75251                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        75251                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1528832000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1528832000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7219440                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7219440                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.010423                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010423                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 20316.434333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 20316.434333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7827                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7827                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        67424                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        67424                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1320238000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1320238000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.009339                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.009339                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 19581.128382                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19581.128382                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 825363455500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.986606                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7156136                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            67392                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           106.186728                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        340591000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.986606                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999581                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999581                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14506304                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14506304                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 825363455500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13748407                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13748407                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13748407                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13748407                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2527345                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2527345                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2527345                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2527345                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 335108071802                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 335108071802                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 335108071802                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 335108071802                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16275752                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16275752                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16275752                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16275752                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.155283                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.155283                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.155283                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.155283                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 132592.927282                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 132592.927282                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 132592.927282                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 132592.927282                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2406469                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       193061                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            37372                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2540                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.392299                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.008268                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       989913                       # number of writebacks
system.cpu1.dcache.writebacks::total           989913                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1944465                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1944465                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1944465                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1944465                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       582880                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       582880                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       582880                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       582880                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  70230360932                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  70230360932                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  70230360932                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  70230360932                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035813                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035813                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.035813                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.035813                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 120488.541264                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 120488.541264                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 120488.541264                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 120488.541264                       # average overall mshr miss latency
system.cpu1.dcache.replacements                989913                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11134764                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11134764                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1476154                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1476154                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 153310981000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 153310981000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12610918                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12610918                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.117054                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.117054                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 103858.392146                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103858.392146                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1193649                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1193649                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       282505                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       282505                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  31083308000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  31083308000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022402                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022402                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 110027.461461                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 110027.461461                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2613643                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2613643                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1051191                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1051191                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 181797090802                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 181797090802                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664834                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664834                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.286832                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.286832                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 172943.918662                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 172943.918662                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       750816                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       750816                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       300375                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       300375                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  39147052932                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  39147052932                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.081961                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.081961                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 130327.267356                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 130327.267356                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          331                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          331                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          208                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          208                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5257000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5257000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.385900                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.385900                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25274.038462                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25274.038462                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          133                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          133                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           75                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           75                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       602500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       602500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.139147                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.139147                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  8033.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8033.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          205                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          175                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1209000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1209000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          380                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          380                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.460526                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.460526                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6908.571429                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6908.571429                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          173                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          173                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1054000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1054000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.455263                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.455263                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6092.485549                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6092.485549                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       284000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       284000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       266000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       266000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401506                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401506                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       418125                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       418125                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  44989239500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  44989239500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819631                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819631                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.510138                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.510138                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107597.583259                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107597.583259                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       418125                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       418125                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44571114500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44571114500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.510138                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.510138                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106597.583259                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106597.583259                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 825363455500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.032659                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15151124                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1000846                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.138317                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        340602500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.032659                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.938521                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.938521                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35193479                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35193479                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 825363455500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          38519837                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8816498                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     38223384                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4589010                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1051                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           706                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1757                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           72                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           72                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5579825                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5579825                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      22816149                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15703691                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           92                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           92                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     67882031                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     54810405                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       202240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2981478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       200449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2971096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       163597                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3003098                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             132214394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2896299264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2338140224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8628224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126726848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      8551808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    126252224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6979456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    127609984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5639188032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7617669                       # Total snoops (count)
system.tol2bus.snoopTraffic                 193747520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         51674489                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.089560                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.340123                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               47618789     92.15%     92.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3745666      7.25%     99.40% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  95443      0.18%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 166931      0.32%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  47660      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           51674489                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        88134793969                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1498305853                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         100669029                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1514335696                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          82157700                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       27416027509                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       33973299791                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1502821216                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         101546049                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               866795201000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 924668                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747192                       # Number of bytes of host memory used
host_op_rate                                   927667                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1187.89                       # Real time elapsed on the host
host_tick_rate                               34878561                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1098399144                       # Number of instructions simulated
sim_ops                                    1101962488                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041432                       # Number of seconds simulated
sim_ticks                                 41431745500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.833453                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                4092168                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             4270083                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           500905                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          7926330                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             33088                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          50583                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17495                       # Number of indirect misses.
system.cpu0.branchPred.lookups                8322511                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10879                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          3633                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           430109                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4464950                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1498781                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         132020                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        9719692                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            20641114                       # Number of instructions committed
system.cpu0.commit.committedOps              20702389                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     60497750                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.342201                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.385464                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     54208373     89.60%     89.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      3201442      5.29%     94.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       732939      1.21%     96.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       238038      0.39%     96.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       251051      0.41%     96.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        85430      0.14%     97.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        72519      0.12%     97.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       209177      0.35%     97.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1498781      2.48%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     60497750                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3171                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               67891                       # Number of function calls committed.
system.cpu0.commit.int_insts                 20462547                       # Number of committed integer instructions.
system.cpu0.commit.loads                      4736499                       # Number of loads committed
system.cpu0.commit.membars                      92070                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        92733      0.45%      0.45% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        15098659     72.93%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6857      0.03%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1860      0.01%     73.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           442      0.00%     73.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1327      0.01%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           221      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          303      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4739572     22.89%     96.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        759537      3.67%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          560      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          302      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         20702389                       # Class of committed instruction
system.cpu0.commit.refs                       5499971                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   20641114                       # Number of Instructions Simulated
system.cpu0.committedOps                     20702389                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.531867                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.531867                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             41064605                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                72330                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             3444323                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              32746381                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 4799246                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 14942864                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                432880                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               196427                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               821784                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    8322511                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  2027887                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     56589854                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                45738                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          994                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      37676738                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 218                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          234                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1007352                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.114161                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           4966403                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           4125256                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.516816                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          62061379                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.611959                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.893740                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                37084432     59.75%     59.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                14578923     23.49%     83.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 8675844     13.98%     97.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1362883      2.20%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   98667      0.16%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  102351      0.16%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   96222      0.16%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   20464      0.03%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   41593      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            62061379                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2727                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1985                       # number of floating regfile writes
system.cpu0.idleCycles                       10840299                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              453629                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 5623547                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.388699                       # Inst execution rate
system.cpu0.iew.exec_refs                     9576203                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    982765                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               19337727                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              7176186                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             63719                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           244592                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1075994                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           30365596                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8593438                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           335614                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             28336809                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                201226                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6951589                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                432880                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7306702                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       466018                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            9731                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          259                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2439687                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       312522                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           159                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       272122                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        181507                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 19957635                       # num instructions consuming a value
system.cpu0.iew.wb_count                     25359007                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.796890                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 15904048                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.347852                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      25440605                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                36504139                       # number of integer regfile reads
system.cpu0.int_regfile_writes               18822169                       # number of integer regfile writes
system.cpu0.ipc                              0.283136                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.283136                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            95345      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             18811560     65.61%     65.94% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7183      0.03%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1922      0.01%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                442      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1342      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                221      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               303      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8750704     30.52%     96.50% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1002498      3.50%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            581      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           306      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              28672423                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3271                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6510                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3190                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3313                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     662033                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.023090                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 276101     41.71%     41.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    22      0.00%     41.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     33      0.00%     41.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     41.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     41.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     41.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     41.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     41.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     41.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     41.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                375798     56.76%     98.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                10019      1.51%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               44      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              29235840                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         120208980                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     25355817                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         40025644                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  30172896                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 28672423                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             192700                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        9663209                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           147232                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         60680                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      6249059                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     62061379                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.462001                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.094495                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           47644217     76.77%     76.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            7814508     12.59%     89.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3063161      4.94%     94.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1458931      2.35%     96.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1047500      1.69%     98.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             397364      0.64%     98.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             314511      0.51%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             278582      0.45%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              42605      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       62061379                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.393303                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           109726                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            4798                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             7176186                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1075994                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6055                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2309                       # number of misc regfile writes
system.cpu0.numCycles                        72901678                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9961815                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               30344055                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             15453396                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                985049                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 5534815                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4855375                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               185057                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             41568348                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              31575983                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           23608598                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 14746090                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                175358                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                432880                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              6293645                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 8155206                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2763                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        41565585                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4709894                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             61010                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3889961                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         60985                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                    89390955                       # The number of ROB reads
system.cpu0.rob.rob_writes                   62409511                       # The number of ROB writes
system.cpu0.timesIdled                         112900                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2611                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.061291                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4257784                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4341962                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           526209                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          8135697                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             11549                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          15643                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4094                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8458463                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1847                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          3288                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           449751                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4320598                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1469078                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         153269                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       10152965                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19793683                       # Number of instructions committed
system.cpu1.commit.committedOps              19867417                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     60212537                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.329955                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.367726                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     54218146     90.04%     90.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3055641      5.07%     95.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       705746      1.17%     96.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       208892      0.35%     96.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       218909      0.36%     97.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        69458      0.12%     97.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        68611      0.11%     97.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       198056      0.33%     97.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1469078      2.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     60212537                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               18778                       # Number of function calls committed.
system.cpu1.commit.int_insts                 19616504                       # Number of committed integer instructions.
system.cpu1.commit.loads                      4658020                       # Number of loads committed
system.cpu1.commit.membars                     110649                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       110649      0.56%      0.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        14580298     73.39%     73.94% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            216      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             404      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.95% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4661308     23.46%     97.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        514542      2.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19867417                       # Class of committed instruction
system.cpu1.commit.refs                       5175850                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19793683                       # Number of Instructions Simulated
system.cpu1.committedOps                     19867417                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.235883                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.235883                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             42765830                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                77189                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3534432                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              32487064                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 2945386                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 14832958                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                451419                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               227388                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               838856                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8458463                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  2019725                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     58419698                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                26879                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      37727526                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1055754                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.132060                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           2886847                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4269333                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.589032                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          61834449                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.616380                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.894706                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                36779792     59.48%     59.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14571612     23.57%     83.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 8769960     14.18%     97.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1384145      2.24%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   65371      0.11%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   91951      0.15%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  111569      0.18%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   21484      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   38565      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            61834449                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2215591                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              474781                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 5547473                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.434602                       # Inst execution rate
system.cpu1.iew.exec_refs                     9390757                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    711231                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               18803762                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              7235280                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             70262                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           262818                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              827853                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           29958946                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              8679526                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           337448                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             27836297                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                194507                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7939941                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                451419                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8282114                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       467056                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             906                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2577260                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       310023                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            66                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       272999                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        201782                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 19840524                       # num instructions consuming a value
system.cpu1.iew.wb_count                     24761791                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.800466                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 15881667                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.386601                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      24856815                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                35788277                       # number of integer regfile reads
system.cpu1.int_regfile_writes               18546901                       # number of integer regfile writes
system.cpu1.ipc                              0.309035                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.309035                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           112226      0.40%      0.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             18487651     65.62%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 288      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  404      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             8838374     31.37%     97.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             734802      2.61%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              28173745                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     645385                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022907                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 268110     41.54%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     41.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                375016     58.11%     99.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2259      0.35%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              28706904                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         118979418                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     24761791                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         40050535                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  29734687                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 28173745                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             224259                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       10091529                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           152094                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         70990                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6530772                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     61834449                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.455632                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.085776                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           47673337     77.10%     77.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            7610290     12.31%     89.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3071297      4.97%     94.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1461175      2.36%     96.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1019721      1.65%     98.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             385923      0.62%     99.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             301675      0.49%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             269461      0.44%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              41570      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       61834449                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.439871                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           121745                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            6342                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             7235280                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             827853                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1577                       # number of misc regfile reads
system.cpu1.numCycles                        64050040                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    18726132                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               30752975                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             14969490                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                977492                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 3715900                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5538642                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               180720                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             41137736                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              31228142                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           23478615                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 14620654                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 75323                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                451419                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              6857463                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 8509125                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        41137736                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5436038                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             69110                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3990968                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         69099                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    88752622                       # The number of ROB reads
system.cpu1.rob.rob_writes                   61664284                       # The number of ROB writes
system.cpu1.timesIdled                          24992                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            98.479636                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4489725                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4559039                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           551597                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          8371450                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             11429                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          15763                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4334                       # Number of indirect misses.
system.cpu2.branchPred.lookups                8696725                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1834                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          3278                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           473253                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4351400                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1434627                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         157187                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10434077                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            19877658                       # Number of instructions committed
system.cpu2.commit.committedOps              19953369                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     61652502                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.323642                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.341656                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     55413489     89.88%     89.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3252542      5.28%     95.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       765060      1.24%     96.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       241685      0.39%     96.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       218090      0.35%     97.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        62021      0.10%     97.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        68745      0.11%     97.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       196243      0.32%     97.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1434627      2.33%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     61652502                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               18773                       # Number of function calls committed.
system.cpu2.commit.int_insts                 19701076                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4735422                       # Number of loads committed
system.cpu2.commit.membars                     113595                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       113595      0.57%      0.57% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        14627948     73.31%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            216      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             404      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4738700     23.75%     97.63% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        472506      2.37%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         19953369                       # Class of committed instruction
system.cpu2.commit.refs                       5211206                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   19877658                       # Number of Instructions Simulated
system.cpu2.committedOps                     19953369                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.296754                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.296754                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             43639125                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                79235                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3724315                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              33001383                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3047981                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 15303973                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                474918                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               214258                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               850284                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    8696725                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2186671                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     59702842                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                27951                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      38606762                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1106524                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.132710                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3060085                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4501154                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.589131                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          63316281                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.616066                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.894184                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                37574142     59.34%     59.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                15123638     23.89%     83.23% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 8872305     14.01%     97.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1408460      2.22%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   66536      0.11%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   93725      0.15%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  109535      0.17%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   22120      0.03%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   45820      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            63316281                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2215466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              500493                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 5617283                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.429807                       # Inst execution rate
system.cpu2.iew.exec_refs                     9560476                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    629230                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               18510537                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              7390604                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             77163                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           285461                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              786140                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           30322944                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              8931246                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           349968                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             28165986                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                189937                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              8801483                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                474918                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              9134651                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       483095                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             884                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           86                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2655182                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       310356                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            86                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       284215                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        216278                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 19867434                       # num instructions consuming a value
system.cpu2.iew.wb_count                     24950835                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.803349                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15960484                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.380744                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      25059416                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                36140415                       # number of integer regfile reads
system.cpu2.int_regfile_writes               18759713                       # number of integer regfile writes
system.cpu2.ipc                              0.303329                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.303329                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           115135      0.40%      0.40% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             18656303     65.42%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 272      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  404      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.83% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9089276     31.87%     97.70% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             654564      2.30%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              28515954                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     653443                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.022915                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 262555     40.18%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     40.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                389290     59.58%     99.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1598      0.24%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              29054262                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         121160912                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     24950835                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         40692595                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  30084732                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 28515954                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             238212                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10369575                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           159280                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         81025                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6783137                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     63316281                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.450373                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.072322                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           48870015     77.18%     77.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7767869     12.27%     89.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3180057      5.02%     94.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1503055      2.37%     96.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1028738      1.62%     98.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             377454      0.60%     99.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             288667      0.46%     99.53% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             258826      0.41%     99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              41600      0.07%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       63316281                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.435147                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads            96861                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            4670                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             7390604                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             786140                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1540                       # number of misc regfile reads
system.cpu2.numCycles                        65531747                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    17244873                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               31204043                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             15064743                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                969150                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3837342                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               6006463                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               181409                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             41753482                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              31682066                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           23844296                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 15086821                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 67496                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                474918                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              7290363                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8779553                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        41753482                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       5422794                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             76125                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  4053336                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         76135                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    90594037                       # The number of ROB reads
system.cpu2.rob.rob_writes                   62440147                       # The number of ROB writes
system.cpu2.timesIdled                          25112                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            98.536748                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4742889                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4813320                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           591497                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          8362477                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             11311                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          16051                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4740                       # Number of indirect misses.
system.cpu3.branchPred.lookups                8683752                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1953                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3313                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           509177                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4290111                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1358015                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         147910                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       10648801                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            19564522                       # Number of instructions committed
system.cpu3.commit.committedOps              19635551                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     60382318                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.325187                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.328713                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     53983875     89.40%     89.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3423889      5.67%     95.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       830722      1.38%     96.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       268814      0.45%     96.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       172984      0.29%     97.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        75231      0.12%     97.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        69951      0.12%     97.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       198837      0.33%     97.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1358015      2.25%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     60382318                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               18854                       # Number of function calls committed.
system.cpu3.commit.int_insts                 19390524                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4624401                       # Number of loads committed
system.cpu3.commit.membars                     106543                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       106543      0.54%      0.54% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        14483184     73.76%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            210      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             404      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.31% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4627714     23.57%     97.87% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        417496      2.13%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         19635551                       # Class of committed instruction
system.cpu3.commit.refs                       5045210                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   19564522                       # Number of Instructions Simulated
system.cpu3.committedOps                     19635551                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.286504                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.286504                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             41899786                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                83307                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3924576                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              32941890                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3209984                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 15651693                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                510906                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               238092                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               825355                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    8683752                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2256301                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     58372832                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                30067                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           65                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      38614157                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1186452                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.135053                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3131593                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4754200                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.600542                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          62097724                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.628638                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.896551                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                36241903     58.36%     58.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                15325898     24.68%     83.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 8780005     14.14%     97.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1407298      2.27%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   64528      0.10%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   94971      0.15%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  123795      0.20%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   21152      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   38174      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            62097724                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2201161                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              541044                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 5559101                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.431911                       # Inst execution rate
system.cpu3.iew.exec_refs                     9224382                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    539291                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               18501760                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              7294213                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             73024                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           306433                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              712770                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           30221563                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8685091                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           375612                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             27771392                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                190999                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              7826232                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                510906                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              8158883                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       460707                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             907                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           80                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2669812                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       291961                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            80                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       293994                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        247050                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 19511937                       # num instructions consuming a value
system.cpu3.iew.wb_count                     24694125                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.802186                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15652204                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.384052                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      24828643                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                35579711                       # number of integer regfile reads
system.cpu3.int_regfile_writes               18682175                       # number of integer regfile writes
system.cpu3.ipc                              0.304275                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.304275                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           108156      0.38%      0.38% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             18639998     66.22%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 219      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  404      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.61% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             8844974     31.42%     98.03% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             553253      1.97%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              28147004                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     610994                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.021707                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 251915     41.23%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     41.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                357859     58.57%     99.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1220      0.20%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              28649842                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         119162437                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     24694125                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         40807643                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  29993292                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 28147004                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             228271                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       10586012                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           159711                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         80361                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      6973535                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     62097724                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.453269                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.066310                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           47739200     76.88%     76.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7683892     12.37%     89.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3248916      5.23%     94.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1510152      2.43%     96.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1022570      1.65%     98.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             338454      0.55%     99.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             270573      0.44%     99.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             242900      0.39%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              41067      0.07%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       62097724                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.437753                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            97613                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            4234                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             7294213                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             712770                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1613                       # number of misc regfile reads
system.cpu3.numCycles                        64298885                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    18477931                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               30225831                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             14867996                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                961788                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 4022893                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               5580600                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               186054                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             41579093                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              31584519                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           23858924                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 15391413                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 85324                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                510906                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6866414                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 8990928                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        41579093                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       5080267                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             72559                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  3888576                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         72560                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    89296565                       # The number of ROB reads
system.cpu3.rob.rob_writes                   62285591                       # The number of ROB writes
system.cpu3.timesIdled                          24764                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2794112                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4899345                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2576494                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       610233                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3421468                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1960627                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8613333                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2570860                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  41431745500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2667987                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       309069                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1797836                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7456                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          20951                       # Transaction distribution
system.membus.trans_dist::ReadExReq             95984                       # Transaction distribution
system.membus.trans_dist::ReadExResp            95437                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2667988                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            61                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7662769                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7662769                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    196639552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               196639552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            25362                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2792440                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2792440    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2792440                       # Request fanout histogram
system.membus.respLayer1.occupancy        14458288000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             34.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6785618527                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1466                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          734                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    11806864.441417                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   21197493.932461                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          734    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    226515000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            734                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    32765507000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   8666238500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  41431745500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2160742                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2160742                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2160742                       # number of overall hits
system.cpu2.icache.overall_hits::total        2160742                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        25929                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         25929                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        25929                       # number of overall misses
system.cpu2.icache.overall_misses::total        25929                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1704228999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1704228999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1704228999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1704228999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2186671                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2186671                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2186671                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2186671                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.011858                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.011858                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.011858                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.011858                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 65726.753789                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 65726.753789                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 65726.753789                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 65726.753789                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3803                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               69                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    55.115942                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        24643                       # number of writebacks
system.cpu2.icache.writebacks::total            24643                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1286                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1286                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1286                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1286                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        24643                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        24643                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        24643                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        24643                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1599317499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1599317499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1599317499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1599317499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.011270                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.011270                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.011270                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.011270                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 64899.464310                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 64899.464310                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 64899.464310                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 64899.464310                       # average overall mshr miss latency
system.cpu2.icache.replacements                 24643                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2160742                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2160742                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        25929                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        25929                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1704228999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1704228999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2186671                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2186671                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.011858                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.011858                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 65726.753789                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 65726.753789                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1286                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1286                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        24643                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        24643                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1599317499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1599317499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.011270                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.011270                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 64899.464310                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 64899.464310                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  41431745500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2234564                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24675                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            90.559838                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4397985                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4397985                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  41431745500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4213930                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4213930                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4213930                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4213930                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2618905                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2618905                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2618905                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2618905                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 190308679510                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 190308679510                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 190308679510                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 190308679510                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      6832835                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      6832835                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      6832835                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      6832835                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.383282                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.383282                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.383282                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.383282                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 72667.271058                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 72667.271058                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 72667.271058                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 72667.271058                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     19927879                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        89554                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           508180                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1161                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    39.214213                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    77.135228                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1034067                       # number of writebacks
system.cpu2.dcache.writebacks::total          1034067                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1574399                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1574399                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1574399                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1574399                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1044506                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1044506                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1044506                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1044506                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  77103703172                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  77103703172                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  77103703172                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  77103703172                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.152866                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.152866                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.152866                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.152866                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 73818.343956                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 73818.343956                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 73818.343956                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 73818.343956                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1034067                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      3901763                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3901763                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2497340                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2497340                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 180964195000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 180964195000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      6399103                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      6399103                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.390264                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.390264                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 72462.778396                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 72462.778396                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1477254                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1477254                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1020086                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1020086                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  74991445000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  74991445000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.159411                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.159411                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 73514.826201                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 73514.826201                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       312167                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        312167                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       121565                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       121565                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   9344484510                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   9344484510                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       433732                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       433732                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.280277                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.280277                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 76868.214618                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 76868.214618                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        97145                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        97145                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        24420                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        24420                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2112258172                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2112258172                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.056302                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.056302                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 86497.058640                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 86497.058640                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        38395                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        38395                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1395                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1395                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     36712500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     36712500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        39790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        39790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.035059                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.035059                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 26317.204301                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26317.204301                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          509                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          509                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          886                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          886                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     12733500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     12733500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.022267                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.022267                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 14371.896163                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14371.896163                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        32675                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        32675                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5849                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5849                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     46009500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     46009500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        38524                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        38524                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.151827                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.151827                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7866.216447                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7866.216447                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5802                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5802                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     40367500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     40367500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.150607                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.150607                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6957.514650                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6957.514650                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2062500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2062500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1902500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1902500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1051                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1051                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2227                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2227                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     29550500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     29550500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         3278                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         3278                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.679378                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.679378                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 13269.196228                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 13269.196228                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2227                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2227                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     27323500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     27323500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.679378                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.679378                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 12269.196228                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 12269.196228                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41431745500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.907099                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5342383                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1045855                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.108149                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.907099                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.965847                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.965847                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         14874680                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        14874680                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1492                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          747                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    12426607.764391                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   24220993.045829                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          747    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    240578000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            747                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    32149069500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   9282676000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  41431745500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2230064                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2230064                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2230064                       # number of overall hits
system.cpu3.icache.overall_hits::total        2230064                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        26237                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         26237                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        26237                       # number of overall misses
system.cpu3.icache.overall_misses::total        26237                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1722699999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1722699999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1722699999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1722699999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2256301                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2256301                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2256301                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2256301                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.011628                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.011628                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.011628                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.011628                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 65659.183558                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65659.183558                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 65659.183558                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65659.183558                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3072                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    54.857143                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        24870                       # number of writebacks
system.cpu3.icache.writebacks::total            24870                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1367                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1367                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1367                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1367                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        24870                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        24870                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        24870                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        24870                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1612773499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1612773499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1612773499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1612773499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.011022                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.011022                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.011022                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.011022                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 64848.150342                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 64848.150342                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 64848.150342                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 64848.150342                       # average overall mshr miss latency
system.cpu3.icache.replacements                 24870                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2230064                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2230064                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        26237                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        26237                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1722699999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1722699999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2256301                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2256301                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.011628                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.011628                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 65659.183558                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65659.183558                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1367                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1367                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        24870                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        24870                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1612773499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1612773499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.011022                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.011022                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 64848.150342                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 64848.150342                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  41431745500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2299108                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            24902                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            92.326239                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4537472                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4537472                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  41431745500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4174126                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4174126                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4174126                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4174126                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2519019                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2519019                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2519019                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2519019                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 184943575795                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 184943575795                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 184943575795                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 184943575795                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      6693145                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      6693145                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      6693145                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      6693145                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.376358                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.376358                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.376358                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.376358                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 73418.888780                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 73418.888780                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 73418.888780                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 73418.888780                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     18848092                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       151476                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           484712                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1785                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    38.885136                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    84.860504                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1004379                       # number of writebacks
system.cpu3.dcache.writebacks::total          1004379                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1503819                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1503819                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1503819                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1503819                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1015200                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1015200                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1015200                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1015200                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  74492655233                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  74492655233                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  74492655233                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  74492655233                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.151678                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.151678                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.151678                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.151678                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 73377.319969                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 73377.319969                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 73377.319969                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 73377.319969                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1004379                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      3897264                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3897264                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2414826                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2414826                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 177048223500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 177048223500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      6312090                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      6312090                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.382572                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.382572                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 73317.176269                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 73317.176269                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1423372                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1423372                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       991454                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       991454                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  72466929000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  72466929000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.157072                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.157072                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 73091.569553                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 73091.569553                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       276862                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        276862                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       104193                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       104193                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   7895352295                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   7895352295                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       381055                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       381055                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.273433                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.273433                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 75776.225802                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 75776.225802                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        80447                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        80447                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        23746                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        23746                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2025726233                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2025726233                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.062316                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.062316                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 85308.103807                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 85308.103807                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        36105                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        36105                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1389                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1389                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     37423000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     37423000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        37494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        37494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.037046                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.037046                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26942.404608                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26942.404608                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          530                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          530                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          859                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          859                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     12624000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     12624000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.022910                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.022910                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 14696.158324                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14696.158324                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        30530                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        30530                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5664                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5664                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     44302500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     44302500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        36194                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        36194                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.156490                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.156490                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7821.769068                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7821.769068                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5616                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5616                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     38851500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     38851500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.155164                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.155164                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6918.002137                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6918.002137                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2192500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2192500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2027500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2027500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1071                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1071                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2242                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2242                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     28824000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     28824000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3313                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3313                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.676728                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.676728                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 12856.378234                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 12856.378234                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2241                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2241                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     26582000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     26582000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.676426                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.676426                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 11861.668898                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 11861.668898                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41431745500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.871795                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5267426                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1016283                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             5.183031                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.871795                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.964744                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.964744                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         14556546                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        14556546                       # Number of data accesses
system.cpu0.numPwrStateTransitions                660                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          330                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    15094159.090909                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   46130042.032521                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          330    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    403648000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            330                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36450673000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4981072500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  41431745500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      1911151                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1911151                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1911151                       # number of overall hits
system.cpu0.icache.overall_hits::total        1911151                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       116733                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116733                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       116733                       # number of overall misses
system.cpu0.icache.overall_misses::total       116733                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8245040992                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8245040992                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8245040992                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8245040992                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2027884                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2027884                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2027884                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2027884                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.057564                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.057564                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.057564                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.057564                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70631.620810                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70631.620810                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70631.620810                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70631.620810                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        29032                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              429                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    67.673660                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109391                       # number of writebacks
system.cpu0.icache.writebacks::total           109391                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7341                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7341                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7341                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7341                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109392                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109392                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109392                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109392                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7711745992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7711745992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7711745992                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7711745992                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.053944                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.053944                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.053944                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.053944                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 70496.434767                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70496.434767                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 70496.434767                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70496.434767                       # average overall mshr miss latency
system.cpu0.icache.replacements                109391                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1911151                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1911151                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       116733                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116733                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8245040992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8245040992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2027884                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2027884                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.057564                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.057564                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70631.620810                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70631.620810                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7341                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7341                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109392                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109392                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7711745992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7711745992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.053944                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.053944                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 70496.434767                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70496.434767                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  41431745500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2022002                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109423                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            18.478766                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4165159                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4165159                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  41431745500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4243409                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4243409                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4243409                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4243409                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2692215                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2692215                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2692215                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2692215                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 193229672212                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 193229672212                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 193229672212                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 193229672212                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6935624                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6935624                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6935624                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6935624                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.388172                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.388172                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.388172                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.388172                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 71773.492166                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 71773.492166                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 71773.492166                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71773.492166                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     18643987                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       150765                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           490421                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2143                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    38.016290                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.352310                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1033442                       # number of writebacks
system.cpu0.dcache.writebacks::total          1033442                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1650213                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1650213                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1650213                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1650213                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1042002                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1042002                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1042002                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1042002                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  75675971220                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  75675971220                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  75675971220                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  75675971220                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.150239                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.150239                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.150239                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.150239                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 72625.552753                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 72625.552753                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 72625.552753                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 72625.552753                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1033442                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3720875                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3720875                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2487952                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2487952                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 178653890500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 178653890500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      6208827                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      6208827                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.400712                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.400712                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 71807.611441                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 71807.611441                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1489674                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1489674                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       998278                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       998278                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  72048818500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  72048818500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.160784                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.160784                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 72173.100579                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 72173.100579                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       522534                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        522534                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       204263                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       204263                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  14575781712                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  14575781712                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       726797                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       726797                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.281045                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.281045                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71357.914610                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71357.914610                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       160539                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       160539                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        43724                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        43724                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3627152720                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3627152720                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.060160                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.060160                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 82955.647242                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82955.647242                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        31804                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        31804                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2263                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2263                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     57793000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     57793000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        34067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        34067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.066428                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.066428                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25538.223597                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25538.223597                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1852                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1852                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          411                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          411                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4472000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4472000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012064                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012064                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10880.778589                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10880.778589                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        26463                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        26463                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6449                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6449                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     56432500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     56432500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        32912                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        32912                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.195947                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.195947                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8750.581486                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8750.581486                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6406                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6406                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     50070500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     50070500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.194640                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.194640                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7816.187949                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7816.187949                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       530500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       530500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       486500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       486500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2096                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2096                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         1537                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         1537                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     28061000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     28061000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         3633                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         3633                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.423066                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.423066                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 18256.994144                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 18256.994144                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         1537                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         1537                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     26524000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     26524000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.423066                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.423066                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 17256.994144                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 17256.994144                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41431745500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.185854                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5354948                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1042034                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.138938                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.185854                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.974558                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.974558                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         15054474                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        15054474                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  41431745500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               22355                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              335410                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8695                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              328227                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                8583                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              327421                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8741                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              325739                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1365171                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              22355                       # number of overall hits
system.l2.overall_hits::.cpu0.data             335410                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8695                       # number of overall hits
system.l2.overall_hits::.cpu1.data             328227                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               8583                       # number of overall hits
system.l2.overall_hits::.cpu2.data             327421                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8741                       # number of overall hits
system.l2.overall_hits::.cpu3.data             325739                       # number of overall hits
system.l2.overall_hits::total                 1365171                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             87036                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            696744                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15961                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            685402                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             16060                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            707023                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             16129                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            679063                       # number of demand (read+write) misses
system.l2.demand_misses::total                2903418                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            87036                       # number of overall misses
system.l2.overall_misses::.cpu0.data           696744                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15961                       # number of overall misses
system.l2.overall_misses::.cpu1.data           685402                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            16060                       # number of overall misses
system.l2.overall_misses::.cpu2.data           707023                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            16129                       # number of overall misses
system.l2.overall_misses::.cpu3.data           679063                       # number of overall misses
system.l2.overall_misses::total               2903418                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7284858000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  69614987500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1448907500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  69386215000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1449239500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  71131390500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1460936500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  68589941500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     290366476000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7284858000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  69614987500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1448907500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  69386215000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1449239500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  71131390500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1460936500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  68589941500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    290366476000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109391                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1032154                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24656                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1013629                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           24643                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1034444                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           24870                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1004802                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4268589                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109391                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1032154                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24656                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1013629                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          24643                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1034444                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          24870                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1004802                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4268589                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.795641                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.675039                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.647348                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.676186                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.651706                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.683481                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.648532                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.675818                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.680182                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.795641                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.675039                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.647348                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.676186                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.651706                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.683481                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.648532                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.675818                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.680182                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83699.365780                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99914.728365                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90777.990101                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101234.334011                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90239.072229                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 100606.897513                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90578.244156                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 101006.742379                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100008.498948                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83699.365780                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99914.728365                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90777.990101                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101234.334011                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90239.072229                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 100606.897513                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90578.244156                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 101006.742379                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100008.498948                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              309066                       # number of writebacks
system.l2.writebacks::total                    309066                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1846                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          29034                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           6440                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          29948                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           6567                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          30036                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           6337                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          29662                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              139870                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1846                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         29034                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          6440                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         29948                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          6567                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         30036                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          6337                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         29662                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             139870                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        85190                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       667710                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       655454                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         9493                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       676987                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         9792                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       649401                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2763548                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        85190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       667710                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       655454                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         9493                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       676987                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         9792                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       649401                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2763548                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6294521504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  61289979015                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    811741502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  61104928530                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    801869502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  62635885043                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    830589501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  60380218530                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 254149733127                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6294521504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  61289979015                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    811741502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  61104928530                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    801869502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  62635885043                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    830589501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  60380218530                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 254149733127                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.778766                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.646909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.386153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.646641                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.385221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.654445                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.393727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.646297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.647415                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.778766                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.646909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.386153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.646641                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.385221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.654445                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.393727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.646297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.647415                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73888.032680                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91791.315114                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85258.008823                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93225.349956                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84469.556726                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 92521.547745                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84823.274203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 92978.326997                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91965.014947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73888.032680                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91791.315114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85258.008823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93225.349956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84469.556726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 92521.547745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84823.274203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 92978.326997                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91965.014947                       # average overall mshr miss latency
system.l2.replacements                        4665075                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       378810                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           378810                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       378810                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       378810                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2250763                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2250763                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2250763                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2250763                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              52                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             268                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             283                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             262                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  865                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           396                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           140                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           131                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           168                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                835                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      9121500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       633500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       298500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       419500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     10473000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          448                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          408                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          414                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          430                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1700                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.883929                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.343137                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.316425                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.390698                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.491176                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 23034.090909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         4525                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2278.625954                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2497.023810                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12542.514970                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          394                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          138                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          131                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          168                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           831                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      7956500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2844500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      2636500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      3408000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     16845500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.879464                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.338235                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.316425                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.390698                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.488824                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20194.162437                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20612.318841                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20125.954198                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20285.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20271.359807                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           799                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           557                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           563                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           495                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               2414                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          790                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          618                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          615                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          609                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2632                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     15544500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     14370500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data     13476500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data     13895000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     57286500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1589                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1175                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         1178                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data         1104                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           5046                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.497168                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.525957                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.522071                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.551630                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.521601                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 19676.582278                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 23253.236246                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 21913.008130                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 22816.091954                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 21765.387538                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          789                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          618                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          614                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          609                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2630                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     15925000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     12290000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     12282497                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     12113500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     52610997                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.496539                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.525957                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.521222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.551630                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.521205                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20183.776933                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19886.731392                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20004.066775                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19890.804598                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20004.181369                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             4505                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3402                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             3691                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             3497                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15095                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          37611                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19281                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19704                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          18969                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               95565                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3495600000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2049599500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2032039000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1947918500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9525157000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        42116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        22683                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        23395                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        22466                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            110660                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.893034                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.850020                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.842231                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.844343                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.863591                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 92940.894951                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106301.514444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 103128.248071                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 102689.572460                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99672.024277                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        37610                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19280                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19704                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        18967                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          95561                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3119490000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1856726501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1834998002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1758165502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8569380005                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.893010                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.849976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.842231                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.844254                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.863555                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 82943.100239                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96303.241753                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 93128.197422                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 92696.024780                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89674.448834                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         22355                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8695                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          8583                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8741                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              48374                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        87036                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15961                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        16060                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        16129                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           135186                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7284858000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1448907500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1449239500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1460936500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11643941500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109391                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24656                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        24643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        24870                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         183560                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.795641                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.647348                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.651706                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.648532                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.736468                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83699.365780                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90777.990101                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90239.072229                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90578.244156                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86132.746734                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1846                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         6440                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         6567                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         6337                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         21190                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        85190                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9521                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         9493                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         9792                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       113996                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6294521504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    811741502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    801869502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    830589501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8738722009                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.778766                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.386153                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.385221                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.393727                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.621029                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73888.032680                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85258.008823                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84469.556726                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84823.274203                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76658.145979                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       330905                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       324825                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       323730                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       322242                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1301702                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       659133                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       666121                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       687319                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       660094                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2672667                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  66119387500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  67336615500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  69099351500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  66642023000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 269197377500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       990038                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       990946                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1011049                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       982336                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3974369                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.665765                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.672207                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.679808                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.671964                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.672476                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100312.664515                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101087.663503                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100534.615659                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 100958.383200                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100722.378620                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        29033                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        29947                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        30036                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        29660                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       118676                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       630100                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       636174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       657283                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       630434                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2553991                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  58170489015                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  59248202029                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  60800887041                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  58622053028                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 236841631113                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.636440                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.641987                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.650100                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.641770                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.642615                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92319.455666                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93132.070831                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 92503.361628                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 92986.820235                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92733.933327                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                10                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           20                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           17                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           17                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              61                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           23                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            71                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.869565                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.772727                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.944444                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.859155                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           61                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       131500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       390500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       330000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       337500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1189500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.869565                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.772727                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.944444                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.859155                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 18785.714286                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19525                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19411.764706                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19852.941176                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19500                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  41431745500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999963                       # Cycle average of tags in use
system.l2.tags.total_refs                     6763898                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4665149                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.449878                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.495370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.248461                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.382761                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.261937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.166261                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.268476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.590769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.270612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.315316                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.382740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.066382                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.146606                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.127598                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.004195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.134231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.004228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.129927                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 115145165                       # Number of tag accesses
system.l2.tags.data_accesses                115145165                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  41431745500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5452160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      42725696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        609344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      41948992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        607552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      43327104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        626688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      41561600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          176859136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5452160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       609344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       607552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       626688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7295744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19780416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19780416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          85190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         667589                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         655453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           9493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         676986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           9792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         649400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2763424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       309069                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             309069                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        131593780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1031230895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         14707177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1012484304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         14663925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1045746528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         15125793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1003134179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4268686580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    131593780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     14707177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     14663925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     15125793                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        176090674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      477421739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            477421739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      477421739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       131593780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1031230895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        14707177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1012484304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        14663925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1045746528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        15125793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1003134179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4746108319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    285450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     85191.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    654770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    646393.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      9493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    667414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      9792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    640252.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000673624250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17681                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17681                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4604441                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             269241                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2763425                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     309069                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2763425                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   309069                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  40599                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 23619                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             83926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            104042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            101722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            108601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            149132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            390333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            828515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            153769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            123424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             76841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           134159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            77393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           142550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            76034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            85618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            86767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14096                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  88071051750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13614130000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            139124039250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32345.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51095.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2042106                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  252783                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2763425                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               309069                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  265940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  346076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  403602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  411194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  368071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  305767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  233120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  162236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  104278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   61634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  33261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  16356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   6869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       713380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    269.883832                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.904107                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   320.256137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       328864     46.10%     46.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       166266     23.31%     69.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        52035      7.29%     76.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        30760      4.31%     81.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21186      2.97%     83.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15226      2.13%     86.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11387      1.60%     87.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8772      1.23%     88.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        78884     11.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       713380                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     153.994288                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     69.428143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    291.410838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         14563     82.37%     82.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         1805     10.21%     92.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          815      4.61%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          280      1.58%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           87      0.49%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           39      0.22%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           23      0.13%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           20      0.11%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            6      0.03%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            8      0.05%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            5      0.03%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            7      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            5      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            4      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17681                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17681                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.144166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.131737                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.687210                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16657     94.21%     94.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              219      1.24%     95.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              434      2.45%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              212      1.20%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               77      0.44%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               40      0.23%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               20      0.11%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17681                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              174260864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2598336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18268480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               176859200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19780416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4205.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       440.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4268.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    477.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        36.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    32.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   41431713000                       # Total gap between requests
system.mem_ctrls.avgGap                      13484.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5452224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     41905280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       609344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     41369152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       607552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     42714496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       626688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     40976128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18268480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 131595324.652686908841                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1011429267.444211363792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 14707176.650329636410                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 998489238.161592841148                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 14663924.791679365560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1030960571.043283700943                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 15125792.853694759309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 989003178.734045863152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 440929528.300949811935                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        85191                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       667589                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9521                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       655453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         9493                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       676986                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         9792                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       649400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       309069                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2770841750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  33522354250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    414162000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  33803821500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    405066000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  34449415500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    421564250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  33336814000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1038085927250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32525.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50214.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43499.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51573.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42669.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     50886.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43051.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     51334.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3358751.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2151410520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1143501810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5731892040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          637247160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3270499440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      18650989380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        203693760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        31789234110                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        767.267556                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    370349250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1383460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  39677936250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2942136960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1563775290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13709085600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          852775740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3270499440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18761616120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        110534400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        41210423550                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        994.658155                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    122113750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1383460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39926171750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1510                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          756                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12443257.936508                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   24541970.350747                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          756    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    314361500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            756                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    32024642500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9407103000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  41431745500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1993767                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1993767                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1993767                       # number of overall hits
system.cpu1.icache.overall_hits::total        1993767                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        25958                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         25958                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        25958                       # number of overall misses
system.cpu1.icache.overall_misses::total        25958                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1707085000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1707085000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1707085000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1707085000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2019725                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2019725                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2019725                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2019725                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.012852                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012852                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.012852                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012852                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65763.348486                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65763.348486                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65763.348486                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65763.348486                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3397                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    62.907407                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24656                       # number of writebacks
system.cpu1.icache.writebacks::total            24656                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1302                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1302                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1302                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1302                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24656                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24656                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24656                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24656                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1600210000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1600210000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1600210000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1600210000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012208                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012208                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012208                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012208                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 64901.443868                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64901.443868                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 64901.443868                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64901.443868                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24656                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1993767                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1993767                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        25958                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        25958                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1707085000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1707085000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2019725                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2019725                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.012852                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012852                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65763.348486                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65763.348486                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1302                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1302                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24656                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24656                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1600210000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1600210000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012208                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012208                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 64901.443868                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64901.443868                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  41431745500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2073900                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24688                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            84.004375                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4064106                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4064106                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  41431745500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4104926                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4104926                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4104926                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4104926                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2627774                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2627774                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2627774                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2627774                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 189891577623                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 189891577623                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 189891577623                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 189891577623                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6732700                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6732700                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6732700                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6732700                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.390300                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.390300                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.390300                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.390300                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 72263.283533                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 72263.283533                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 72263.283533                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 72263.283533                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     19105154                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        94925                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           491351                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1261                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    38.882904                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.277557                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1013341                       # number of writebacks
system.cpu1.dcache.writebacks::total          1013341                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1603739                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1603739                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1603739                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1603739                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1024035                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1024035                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1024035                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1024035                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  75330233754                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  75330233754                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  75330233754                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  75330233754                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.152099                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.152099                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.152099                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.152099                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 73562.167069                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73562.167069                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 73562.167069                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73562.167069                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1013338                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3762369                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3762369                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2493544                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2493544                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 180124900000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 180124900000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6255913                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6255913                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.398590                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.398590                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 72236.503547                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 72236.503547                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1493215                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1493215                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1000329                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1000329                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  73205275500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  73205275500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.159901                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.159901                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 73181.198886                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73181.198886                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       342557                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        342557                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       134230                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       134230                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   9766677623                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   9766677623                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       476787                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       476787                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.281530                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.281530                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72760.766021                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72760.766021                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       110524                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       110524                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        23706                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        23706                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2124958254                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2124958254                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.049720                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.049720                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 89637.992660                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 89637.992660                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        37433                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        37433                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1394                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1394                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     37453000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     37453000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        38827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        38827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.035903                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.035903                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26867.288379                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26867.288379                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          518                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          518                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          876                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          876                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     11925000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     11925000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.022562                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.022562                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 13613.013699                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13613.013699                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        31388                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        31388                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         6116                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         6116                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     47008000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     47008000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        37504                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        37504                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.163076                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.163076                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7686.069326                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7686.069326                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         6066                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         6066                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     41098000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     41098000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.161743                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.161743                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6775.140125                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6775.140125                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2098000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2098000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1942000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1942000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1073                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1073                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2215                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2215                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     28610000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     28610000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         3288                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         3288                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.673662                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.673662                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 12916.478555                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 12916.478555                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2215                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2215                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     26395000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     26395000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.673662                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.673662                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 11916.478555                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 11916.478555                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41431745500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.901121                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5209831                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1025377                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.080893                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.901121                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.965660                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.965660                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         14649986                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        14649986                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  41431745500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4196572                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            7                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       687876                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3889969                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4356009                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8196                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         23365                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          31561                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          525                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          525                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           115818                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          115818                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        183560                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4013019                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           71                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           71                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       328173                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3118006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3061807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        73929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3123575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        74610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3034671                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12888739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14002048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    132198144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3155968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    129725952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3154304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    132384320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3183360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    128587456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              546391552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4734223                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22617536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9009629                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.721458                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.931261                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4713204     52.31%     52.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2792638     31.00%     83.31% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 901958     10.01%     93.32% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 503805      5.59%     98.91% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  98024      1.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9009629                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8575569252                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1595707208                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40292404                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1551227532                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          40521177                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1589966435                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         165088705                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1565176191                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          40248435                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
