-- Test Bench VHDL for IBM SMS ALD page 12.12.31.1
-- Title: CYCLE LENGTH CONTROLS-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 6/18/2020 8:38:29 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_12_31_1_CYCLE_LENGTH_CONTROLS_ACC_tb is
end ALD_12_12_31_1_CYCLE_LENGTH_CONTROLS_ACC_tb;

architecture behavioral of ALD_12_12_31_1_CYCLE_LENGTH_CONTROLS_ACC_tb is

	-- Component Declaration for the Unit Under Test (UUT)

	component ALD_12_12_31_1_CYCLE_LENGTH_CONTROLS_ACC
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_STOP_AT_F_DOT_LOGIC_GATE_D:	 in STD_LOGIC;
		MS_STOP_AT_H_DOT_LOGIC_GATE_F:	 in STD_LOGIC;
		MS_STOP_AT_G_DOT_LOGIC_GATE_E:	 in STD_LOGIC;
		MS_STOP_AT_J_DOT_LOGIC_GATE_G:	 in STD_LOGIC;
		MS_STOP_AT_K_DOT_LOGIC_GATE_H:	 in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_3_JRJ:	 in STD_LOGIC;
		MS_COMPUTER_RESET_1:	 in STD_LOGIC;
		PS_NEXT_TO_AND_LAST_LOGIC_GATE:	 out STD_LOGIC;
		MS_LAST_LOGIC_GATE_1:	 out STD_LOGIC;
		PS_NEXT_TO_LAST_LOGIC_GATE:	 out STD_LOGIC;
		PS_LAST_LOGIC_GATE_2:	 out STD_LOGIC;
		PS_LAST_LOGIC_GATE_1:	 out STD_LOGIC);
	end component;

	-- Inputs

	signal FPGA_CLK: STD_LOGIC := '0';
	signal MS_STOP_AT_F_DOT_LOGIC_GATE_D: STD_LOGIC := '1';
	signal MS_STOP_AT_H_DOT_LOGIC_GATE_F: STD_LOGIC := '1';
	signal MS_STOP_AT_G_DOT_LOGIC_GATE_E: STD_LOGIC := '1';
	signal MS_STOP_AT_J_DOT_LOGIC_GATE_G: STD_LOGIC := '1';
	signal MS_STOP_AT_K_DOT_LOGIC_GATE_H: STD_LOGIC := '1';
	signal PS_2ND_CLOCK_PULSE_3_JRJ: STD_LOGIC := '0';
	signal MS_COMPUTER_RESET_1: STD_LOGIC := '1';

	-- Outputs

	signal PS_NEXT_TO_AND_LAST_LOGIC_GATE: STD_LOGIC;
	signal MS_LAST_LOGIC_GATE_1: STD_LOGIC;
	signal PS_NEXT_TO_LAST_LOGIC_GATE: STD_LOGIC;
	signal PS_LAST_LOGIC_GATE_2: STD_LOGIC;
	signal PS_LAST_LOGIC_GATE_1: STD_LOGIC;

-- START USER TEST BENCH DECLARATIONS

-- The user test bench declarations, if any, must be
-- placed AFTER the line starts with the first line of text 
-- with -- START USER TEST BENCH DECLARATIONS and ends
-- with the line containing -- END (and the rest of the line) below.
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

   -- Your test bench declarations go here

-- END USER TEST BENCH DECLARATIONS
   

	begin

	-- Instantiate the Unit Under Test (UUT)

	UUT: ALD_12_12_31_1_CYCLE_LENGTH_CONTROLS_ACC port map(
		FPGA_CLK => FPGA_CLK,
		MS_STOP_AT_F_DOT_LOGIC_GATE_D => MS_STOP_AT_F_DOT_LOGIC_GATE_D,
		MS_STOP_AT_H_DOT_LOGIC_GATE_F => MS_STOP_AT_H_DOT_LOGIC_GATE_F,
		MS_STOP_AT_G_DOT_LOGIC_GATE_E => MS_STOP_AT_G_DOT_LOGIC_GATE_E,
		MS_STOP_AT_J_DOT_LOGIC_GATE_G => MS_STOP_AT_J_DOT_LOGIC_GATE_G,
		MS_STOP_AT_K_DOT_LOGIC_GATE_H => MS_STOP_AT_K_DOT_LOGIC_GATE_H,
		PS_2ND_CLOCK_PULSE_3_JRJ => PS_2ND_CLOCK_PULSE_3_JRJ,
		MS_COMPUTER_RESET_1 => MS_COMPUTER_RESET_1,
		PS_NEXT_TO_AND_LAST_LOGIC_GATE => PS_NEXT_TO_AND_LAST_LOGIC_GATE,
		MS_LAST_LOGIC_GATE_1 => MS_LAST_LOGIC_GATE_1,
		PS_NEXT_TO_LAST_LOGIC_GATE => PS_NEXT_TO_LAST_LOGIC_GATE,
		PS_LAST_LOGIC_GATE_2 => PS_LAST_LOGIC_GATE_2,
		PS_LAST_LOGIC_GATE_1 => PS_LAST_LOGIC_GATE_1);

-- START USER TEST BENCH PROCESS

-- The user test bench code MUST be placed between the
-- line that starts with the first line of text that
-- begins with "-- START USERS TEST BENCH PROCESS" 
-- and ends with "-- END"
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

-- 
-- TestBenchFPGAClock.vhdl
--
-- Process to simulate the FPGA clock for a VHDL test bench
--

fpga_clk_process: process

   constant clk_period : time := 10 ns;

   begin
      fpga_clk <= '0';
      wait for clk_period / 2;
      fpga_clk <= '1';
      wait for clk_period / 2;
   end process;

--
-- End of TestBenchFPGAClock.vhdl
--   

-- Place your test bench code in the uut_process

uut_process: process
   begin

   -- Your test bench code

   wait;
   end process;

-- The following is needed for older VHDL simulations to
-- terminate the simulation process.  If your environment
-- does not need it, it may be deleted.

stop_simulation: process
   begin
   wait for 100 us;  -- Determines how long your simulation runs
   assert false report "Simulation Ended" severity failure;
   end process;

-- END USER TEST BENCH PROCESS
   

end;
