<root><simulation><result_generated_time />2023-05-12 16:54:45<layer><layer_spec />{'B': 1, 'K': 160, 'C': 576, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />4515840<total_data_size_element />{'W': 92160, 'I': 28224, 'O': 7840}<total_data_reuse />{'W': 49, 'I': 160.0, 'O': 576}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />4/26</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />5040</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [120, 1, 1], 'I': [21, 1, 1], 'O': [280, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], []], [[('K', 4)], [('C', 3), ('K', 10)]], [], []]<I />[[[('K', 4)], [('K', 10)]], [[('OY', 7)], [('C', 3)]], [], []]<O />[[[], [('C', 3)]], [[('OY', 7), ('K', 4)], [('K', 10)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 64), ('K', 2), ('K', 2), ('OX', 7), ('C', 3)], []]<I />[[('C', 64), ('K', 2), ('K', 2)], [('OX', 7), ('C', 3)], []]<O />[[('C', 64)], [('K', 2), ('K', 2), ('OX', 7), ('C', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [7.0, 1, 7, 1], 'I': [40.0, 4.0, 1.0, 1.0], 'O': [3.0, 64, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 737280, 737280], 'I': [512, 225792, 225792], 'O': [8, 62720, 62720], 'O_partial': [8, 62720, 0], 'O_final': [0, 0, 62720]}<actual_mem_utilization_individual />{'W': [0.02, 0.02, 0.0], 'I': [1.0, 0.01, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.03, 0.0], 'I': [1.0, 0.03, 0.0], 'O': [0.02, 0.03, 0.0]}<effective_mem_size_bit />{'W': [8, 245760, 737280], 'I': [512, 75264, 225792], 'O': [8, 62720, 62720], 'O_partial': [8, 62720, 0], 'O_final': [0, 0, 62720]}<total_unit_count />{'W': [840, 120, 1, 1], 'I': [840, 21, 1, 1], 'O': [840, 280, 1, 1]}<unique_unit_count />{'W': [120, 120, 1, 1], 'I': [21, 21, 1, 1], 'O': [280, 280, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [40.0, 1.0, 1.0, 1.0], 'O': [3.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[645120, 645120], [645120, 92160], [92160, 0]]<I />[[112896, 28224], [28224, 28224], [28224, 0]]<O />[[(1497440, 1505280), (23520, 15680)], [(15680, 23520), (7840, 0)], [(0, 7840), (0, 0)]]<O_partial />[[(1497440, 1505280), (23520, 15680)], [(15680, 23520), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (7840, 0)], [(0, 7840), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[80640, 80640], [10080, 1440], [360, 0]]<I />[[14112, 3528], [441, 441], [110, 0]]<O />[[(187180, 188160), (2940, 1960)], [(245, 368), (122, 0)], [(0, 31), (0, 0)]]<O_partial />[([187180, 188160], [2940, 1960]), ([245, 368], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [122, 0]), ([0, 31], [0, 0])]</mem_access_count_word><mac_count><active />4515840<idle />989184</mac_count></basic_info><energy><total_energy />9923303.5<mem_energy_breakdown><W />[56.5, 1195.0, 479.5]<I />[6.0, 87.4, 146.8]<O />[133.2, 72.8, 40.8]</mem_energy_breakdown><MAC_energy><active_MAC />9871626.2<idle_MAC />49459.2<total />9921085.399999999</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3294<utilization_without_data_loading />0.3833<utilization_spatial />0.8203<utilization_temporal_with_data_loading />0.4015<mac_utilize_temporal_without_data_loading />0.4672</mac_array_utilization><latency><latency_cycle_with_data_loading />13389<latency_cycle_without_data_loading />11506<ideal_computing_cycle />5376<data_loading><load_cycle_total />1883<load_cycle_individual />{'W': [2, 1440, 0], 'I': [21, 441, 0]}<load_cycle_combined />{'W': 1440, 'I': 441}</data_loading><mem_stalling><mem_stall_cycle_total />6130<mem_stall_cycle_individual />{'W': [[-5375], [-5375, 5375], [-5376, -5376]], 'I': [[-5375], [-1120, -860], [-5376, -5376]], 'O': [[-5376], [-5376, -5040], [-5254, -5345]]}<mem_stall_cycle_shared />{'W': [[-5375], [-5375, 6130], [0, 0]], 'I': [[-5375], [-1120, 6130], [0, 0]], 'O': [[-5376], [-5376, -5040], [-5254, -5345]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 737280, 737280], 'I': [512, 225792, 225792], 'O': [8, 62720, 62720], 'O_partial': [8, 62720, 0], 'O_final': [0, 0, 62720]}<data_size_each_level_total />{'W': [960, 737280, 737280], 'I': [10752, 225792, 225792], 'O': [2240, 62720, 62720]}<loop_cycles_each_level />{'W': [1, 5376, 5376], 'I': [256, 5376, 5376], 'O': [64, 5376, 5376]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [4, 1, 1], 'O': [64, 3, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [960.0, 137.1], [137.1, 137.1]], 'I': [[8.0, 2.0], [42.0, 42.0], [42.0, 42.0]], 'O': [[8.0, 0.1], [35.0, 11.7], [11.7, 11.7]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [960.0, 137.1], [137.1, 137.1]], 'I': [[8.0, 8.0], [168.0, 42.0], [42.0, 42.0]], 'O': [[8.0, 8.0], [2240.0, 35.0], [35.0, 11.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [960.0, 137.1], [137.1, 0]], 'I': [[8.0, 8.0], [168.0, 42.0], [42.0, 0]], 'O': [[8.0, 0.1], [35.0, 11.7], [11.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [1174.7, 214.1], [179.1, 11.7]], 'I': [[8.0, 8.0], [1174.7, 214.1], [179.1, 11.7]], 'O': [[8.0, 0.1], [1174.7, 214.1], [179.1, 11.7]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 5376], [1, 1, 5376], [5376, 5376, 1]], 'I': [[1, 1, 5376], [64, 256, 21], [5376, 5376, 1]], 'O': [[1, 1, 5376], [64, 64, 84], [5376, 5376, 1]]}<trans_time_real />{'W': [[0, 1, 5376], [[0, 1, 5376], [2, 1, 5376]], [[1440, 5376, 1], [360, 5376, 1]]], 'I': [[0, 1, 5376], [[8, 256, 21], [21, 256, 21]], [[441, 5376, 1], [110, 5376, 1]]], 'O': [[0, 1, 5376], [[0, 64, 84], [4, 64, 84]], [[122, 5376, 1], [31, 5376, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 1], [-3936, -5016]], 'I': [[-1], [-56, -43], [-4935, -5266]], 'O': [[-1], [-64, -60], [-5254, -5345]]}<single_stall_count />{'W': [5375, 5375, 0], 'I': [5375, 20, 0], 'O': [5376, 84, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [5375, 0], 'I': [420, 0], 'O': [336, 122]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [122, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[755, -5376], [-5040, -5254]], 1: [[-5376, -5376], [-5254, -5376]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.6<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>