/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.10
Build    : 0.8.44
Hash     : 4d0c7ee
Date     : Oct 22 2023
Type     : Engineering
Log Time   : Mon Oct 23 04:34:46 2023 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 48

#Path 1
Startpoint: pr[21].Q[0] (dffre at (47,32) clocked by clk)
Endpoint  : out:pr[21].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[21].C[0] (dffre at (47,32))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[21].Q[0] (dffre at (47,32)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.531     2.579
| (intra 'io' routing)                                           0.733     3.312
out:pr[21].outpad[0] (.output at (47,1))                         0.000     3.312
data arrival time                                                          3.312

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.312
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.312


#Path 2
Startpoint: pr[22].Q[0] (dffre at (47,33) clocked by clk)
Endpoint  : out:pr[22].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[22].C[0] (dffre at (47,33))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[22].Q[0] (dffre at (47,33)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.531     2.579
| (intra 'io' routing)                                           0.733     3.312
out:pr[22].outpad[0] (.output at (47,1))                         0.000     3.312
data arrival time                                                          3.312

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.312
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.312


#Path 3
Startpoint: pi[17].Q[0] (dffre at (45,33) clocked by clk)
Endpoint  : out:pi[17].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[17].C[0] (dffre at (45,33))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[17].Q[0] (dffre at (45,33)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.531     2.579
| (intra 'io' routing)                                           0.733     3.312
out:pi[17].outpad[0] (.output at (45,1))                         0.000     3.312
data arrival time                                                          3.312

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.312
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.312


#Path 4
Startpoint: pr[14].Q[0] (dffre at (44,32) clocked by clk)
Endpoint  : out:pr[14].outpad[0] (.output at (44,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[14].C[0] (dffre at (44,32))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[14].Q[0] (dffre at (44,32)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.531     2.579
| (intra 'io' routing)                                           0.733     3.312
out:pr[14].outpad[0] (.output at (44,1))                         0.000     3.312
data arrival time                                                          3.312

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.312
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.312


#Path 5
Startpoint: pr[15].Q[0] (dffre at (44,32) clocked by clk)
Endpoint  : out:pr[15].outpad[0] (.output at (44,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[15].C[0] (dffre at (44,32))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[15].Q[0] (dffre at (44,32)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.531     2.579
| (intra 'io' routing)                                           0.733     3.312
out:pr[15].outpad[0] (.output at (44,1))                         0.000     3.312
data arrival time                                                          3.312

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.312
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.312


#Path 6
Startpoint: pr[16].Q[0] (dffre at (44,33) clocked by clk)
Endpoint  : out:pr[16].outpad[0] (.output at (44,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[16].C[0] (dffre at (44,33))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[16].Q[0] (dffre at (44,33)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.531     2.579
| (intra 'io' routing)                                           0.733     3.312
out:pr[16].outpad[0] (.output at (44,1))                         0.000     3.312
data arrival time                                                          3.312

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.312
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.312


#Path 7
Startpoint: pr[18].Q[0] (dffre at (47,32) clocked by clk)
Endpoint  : out:pr[18].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[18].C[0] (dffre at (47,32))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[18].Q[0] (dffre at (47,32)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.531     2.579
| (intra 'io' routing)                                           0.733     3.312
out:pr[18].outpad[0] (.output at (47,1))                         0.000     3.312
data arrival time                                                          3.312

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.312
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.312


#Path 8
Startpoint: pr[17].Q[0] (dffre at (44,33) clocked by clk)
Endpoint  : out:pr[17].outpad[0] (.output at (44,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[17].C[0] (dffre at (44,33))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[17].Q[0] (dffre at (44,33)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.531     2.579
| (intra 'io' routing)                                           0.733     3.312
out:pr[17].outpad[0] (.output at (44,1))                         0.000     3.312
data arrival time                                                          3.312

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.312
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.312


#Path 9
Startpoint: pr[25].Q[0] (dffre at (48,31) clocked by clk)
Endpoint  : out:pr[25].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[25].C[0] (dffre at (48,31))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[25].Q[0] (dffre at (48,31)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.473     2.521
| (intra 'io' routing)                                           0.733     3.254
out:pr[25].outpad[0] (.output at (47,1))                        -0.000     3.254
data arrival time                                                          3.254

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.254
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.254


#Path 10
Startpoint: pi[16].Q[0] (dffre at (45,31) clocked by clk)
Endpoint  : out:pi[16].outpad[0] (.output at (46,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[16].C[0] (dffre at (45,31))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[16].Q[0] (dffre at (45,31)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.473     2.521
| (intra 'io' routing)                                           0.733     3.254
out:pi[16].outpad[0] (.output at (46,1))                        -0.000     3.254
data arrival time                                                          3.254

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.254
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.254


#Path 11
Startpoint: pr[24].Q[0] (dffre at (47,31) clocked by clk)
Endpoint  : out:pr[24].outpad[0] (.output at (46,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[24].C[0] (dffre at (47,31))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[24].Q[0] (dffre at (47,31)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.473     2.521
| (intra 'io' routing)                                           0.733     3.254
out:pr[24].outpad[0] (.output at (46,1))                        -0.000     3.254
data arrival time                                                          3.254

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.254
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.254


#Path 12
Startpoint: pr[8].Q[0] (dffre at (44,31) clocked by clk)
Endpoint  : out:pr[8].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[8].C[0] (dffre at (44,31))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[8].Q[0] (dffre at (44,31)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.473     2.521
| (intra 'io' routing)                                           0.733     3.254
out:pr[8].outpad[0] (.output at (45,1))                         -0.000     3.254
data arrival time                                                          3.254

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.254
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.254


#Path 13
Startpoint: pr[10].Q[0] (dffre at (44,31) clocked by clk)
Endpoint  : out:pr[10].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[10].C[0] (dffre at (44,31))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[10].Q[0] (dffre at (44,31)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.473     2.521
| (intra 'io' routing)                                           0.733     3.254
out:pr[10].outpad[0] (.output at (45,1))                        -0.000     3.254
data arrival time                                                          3.254

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.254
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.254


#Path 14
Startpoint: pr[12].Q[0] (dffre at (45,31) clocked by clk)
Endpoint  : out:pr[12].outpad[0] (.output at (44,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[12].C[0] (dffre at (45,31))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[12].Q[0] (dffre at (45,31)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.473     2.521
| (intra 'io' routing)                                           0.733     3.254
out:pr[12].outpad[0] (.output at (44,1))                        -0.000     3.254
data arrival time                                                          3.254

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.254
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.254


#Path 15
Startpoint: pr[13].Q[0] (dffre at (45,31) clocked by clk)
Endpoint  : out:pr[13].outpad[0] (.output at (44,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[13].C[0] (dffre at (45,31))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[13].Q[0] (dffre at (45,31)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.473     2.521
| (intra 'io' routing)                                           0.733     3.254
out:pr[13].outpad[0] (.output at (44,1))                        -0.000     3.254
data arrival time                                                          3.254

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.254
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.254


#Path 16
Startpoint: pr[19].Q[0] (dffre at (45,32) clocked by clk)
Endpoint  : out:pr[19].outpad[0] (.output at (42,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[19].C[0] (dffre at (45,32))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[19].Q[0] (dffre at (45,32)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.470     2.518
| (intra 'io' routing)                                           0.733     3.251
out:pr[19].outpad[0] (.output at (42,1))                         0.000     3.251
data arrival time                                                          3.251

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.251
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.251


#Path 17
Startpoint: pr[20].Q[0] (dffre at (47,32) clocked by clk)
Endpoint  : out:pr[20].outpad[0] (.output at (50,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[20].C[0] (dffre at (47,32))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[20].Q[0] (dffre at (47,32)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.470     2.518
| (intra 'io' routing)                                           0.733     3.251
out:pr[20].outpad[0] (.output at (50,1))                         0.000     3.251
data arrival time                                                          3.251

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.251
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.251


#Path 18
Startpoint: pr[27].Q[0] (dffre at (48,32) clocked by clk)
Endpoint  : out:pr[27].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[27].C[0] (dffre at (48,32))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[27].Q[0] (dffre at (48,32)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.470     2.518
| (intra 'io' routing)                                           0.733     3.251
out:pr[27].outpad[0] (.output at (45,1))                         0.000     3.251
data arrival time                                                          3.251

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.251
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.251


#Path 19
Startpoint: pr[28].Q[0] (dffre at (48,32) clocked by clk)
Endpoint  : out:pr[28].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[28].C[0] (dffre at (48,32))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[28].Q[0] (dffre at (48,32)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.470     2.518
| (intra 'io' routing)                                           0.733     3.251
out:pr[28].outpad[0] (.output at (45,1))                         0.000     3.251
data arrival time                                                          3.251

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.251
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.251


#Path 20
Startpoint: $auto$maccmap.cc:114:fulladd$720.B[0].z[10] (RS_DSP_MULT_REGIN_REGOUT at (46,29) clocked by clk)
Endpoint  : pi[34].D[0] (dffre at (49,26) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,29))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$720.B[0].z[10] (RS_DSP_MULT_REGIN_REGOUT at (46,29)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (inter-block routing)                                                                                  0.399     1.445
| (intra 'clb' routing)                                                                                  0.085     1.530
$abc$44827$new_new_n1227__.in[2] (.names at (44,31))                                                     0.000     1.530
| (primitive '.names' combinational delay)                                                               0.173     1.703
$abc$44827$new_new_n1227__.out[0] (.names at (44,31))                                                    0.000     1.703
| (intra 'clb' routing)                                                                                  0.000     1.703
| (inter-block routing)                                                                                  0.342     2.044
| (intra 'clb' routing)                                                                                  0.085     2.129
$abc$44827$new_new_n1230__.in[0] (.names at (45,29))                                                     0.000     2.129
| (primitive '.names' combinational delay)                                                               0.148     2.277
$abc$44827$new_new_n1230__.out[0] (.names at (45,29))                                                    0.000     2.277
| (intra 'clb' routing)                                                                                  0.000     2.277
| (inter-block routing)                                                                                  0.284     2.561
| (intra 'clb' routing)                                                                                  0.085     2.646
$abc$44827$new_new_n1316__.in[4] (.names at (45,30))                                                     0.000     2.646
| (primitive '.names' combinational delay)                                                               0.173     2.818
$abc$44827$new_new_n1316__.out[0] (.names at (45,30))                                                    0.000     2.818
| (intra 'clb' routing)                                                                                  0.000     2.818
| (inter-block routing)                                                                                  0.342     3.160
| (intra 'clb' routing)                                                                                  0.085     3.245
$abc$44827$new_new_n1350__.in[3] (.names at (49,29))                                                     0.000     3.245
| (primitive '.names' combinational delay)                                                               0.148     3.393
$abc$44827$new_new_n1350__.out[0] (.names at (49,29))                                                    0.000     3.393
| (intra 'clb' routing)                                                                                  0.000     3.393
| (inter-block routing)                                                                                  0.457     3.850
| (intra 'clb' routing)                                                                                  0.085     3.935
$abc$22685$li444_li444.in[5] (.names at (49,26))                                                         0.000     3.935
| (primitive '.names' combinational delay)                                                               0.172     4.108
$abc$22685$li444_li444.out[0] (.names at (49,26))                                                        0.000     4.108
| (intra 'clb' routing)                                                                                  0.000     4.108
pi[34].D[0] (dffre at (49,26))                                                                           0.000     4.108
data arrival time                                                                                                  4.108

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pi[34].C[0] (dffre at (49,26))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -4.108
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.245


#Path 21
Startpoint: pi[32].Q[0] (dffre at (49,29) clocked by clk)
Endpoint  : out:pi[32].outpad[0] (.output at (49,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[32].C[0] (dffre at (49,29))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[32].Q[0] (dffre at (49,29)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.412     2.460
| (intra 'io' routing)                                           0.733     3.193
out:pi[32].outpad[0] (.output at (49,1))                         0.000     3.193
data arrival time                                                          3.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.193


#Path 22
Startpoint: pr[26].Q[0] (dffre at (48,31) clocked by clk)
Endpoint  : out:pr[26].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[26].C[0] (dffre at (48,31))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[26].Q[0] (dffre at (48,31)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.412     2.460
| (intra 'io' routing)                                           0.733     3.193
out:pr[26].outpad[0] (.output at (45,1))                         0.000     3.193
data arrival time                                                          3.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.193


#Path 23
Startpoint: pi[30].Q[0] (dffre at (49,30) clocked by clk)
Endpoint  : out:pi[30].outpad[0] (.output at (49,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[30].C[0] (dffre at (49,30))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[30].Q[0] (dffre at (49,30)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.412     2.460
| (intra 'io' routing)                                           0.733     3.193
out:pi[30].outpad[0] (.output at (49,1))                         0.000     3.193
data arrival time                                                          3.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.193


#Path 24
Startpoint: pi[29].Q[0] (dffre at (49,30) clocked by clk)
Endpoint  : out:pi[29].outpad[0] (.output at (49,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[29].C[0] (dffre at (49,30))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[29].Q[0] (dffre at (49,30)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.412     2.460
| (intra 'io' routing)                                           0.733     3.193
out:pi[29].outpad[0] (.output at (49,1))                         0.000     3.193
data arrival time                                                          3.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.193


#Path 25
Startpoint: pi[28].Q[0] (dffre at (48,29) clocked by clk)
Endpoint  : out:pi[28].outpad[0] (.output at (48,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[28].C[0] (dffre at (48,29))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[28].Q[0] (dffre at (48,29)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.412     2.460
| (intra 'io' routing)                                           0.733     3.193
out:pi[28].outpad[0] (.output at (48,1))                         0.000     3.193
data arrival time                                                          3.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.193


#Path 26
Startpoint: pi[27].Q[0] (dffre at (47,30) clocked by clk)
Endpoint  : out:pi[27].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[27].C[0] (dffre at (47,30))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[27].Q[0] (dffre at (47,30)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.412     2.460
| (intra 'io' routing)                                           0.733     3.193
out:pi[27].outpad[0] (.output at (47,1))                         0.000     3.193
data arrival time                                                          3.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.193


#Path 27
Startpoint: pi[26].Q[0] (dffre at (47,30) clocked by clk)
Endpoint  : out:pi[26].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[26].C[0] (dffre at (47,30))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[26].Q[0] (dffre at (47,30)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.412     2.460
| (intra 'io' routing)                                           0.733     3.193
out:pi[26].outpad[0] (.output at (47,1))                         0.000     3.193
data arrival time                                                          3.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.193


#Path 28
Startpoint: pi[25].Q[0] (dffre at (47,30) clocked by clk)
Endpoint  : out:pi[25].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[25].C[0] (dffre at (47,30))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[25].Q[0] (dffre at (47,30)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.412     2.460
| (intra 'io' routing)                                           0.733     3.193
out:pi[25].outpad[0] (.output at (45,1))                         0.000     3.193
data arrival time                                                          3.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.193


#Path 29
Startpoint: pi[24].Q[0] (dffre at (48,30) clocked by clk)
Endpoint  : out:pi[24].outpad[0] (.output at (48,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[24].C[0] (dffre at (48,30))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[24].Q[0] (dffre at (48,30)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.412     2.460
| (intra 'io' routing)                                           0.733     3.193
out:pi[24].outpad[0] (.output at (48,1))                         0.000     3.193
data arrival time                                                          3.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.193


#Path 30
Startpoint: pi[23].Q[0] (dffre at (48,29) clocked by clk)
Endpoint  : out:pi[23].outpad[0] (.output at (48,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[23].C[0] (dffre at (48,29))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[23].Q[0] (dffre at (48,29)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.412     2.460
| (intra 'io' routing)                                           0.733     3.193
out:pi[23].outpad[0] (.output at (48,1))                         0.000     3.193
data arrival time                                                          3.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.193


#Path 31
Startpoint: pi[22].Q[0] (dffre at (54,30) clocked by clk)
Endpoint  : out:pi[22].outpad[0] (.output at (54,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[22].C[0] (dffre at (54,30))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[22].Q[0] (dffre at (54,30)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.412     2.460
| (intra 'io' routing)                                           0.733     3.193
out:pi[22].outpad[0] (.output at (54,1))                         0.000     3.193
data arrival time                                                          3.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.193


#Path 32
Startpoint: pi[21].Q[0] (dffre at (45,30) clocked by clk)
Endpoint  : out:pi[21].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[21].C[0] (dffre at (45,30))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[21].Q[0] (dffre at (45,30)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.412     2.460
| (intra 'io' routing)                                           0.733     3.193
out:pi[21].outpad[0] (.output at (45,1))                         0.000     3.193
data arrival time                                                          3.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.193


#Path 33
Startpoint: pi[20].Q[0] (dffre at (54,30) clocked by clk)
Endpoint  : out:pi[20].outpad[0] (.output at (56,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[20].C[0] (dffre at (54,30))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[20].Q[0] (dffre at (54,30)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.412     2.460
| (intra 'io' routing)                                           0.733     3.193
out:pi[20].outpad[0] (.output at (56,1))                         0.000     3.193
data arrival time                                                          3.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.193


#Path 34
Startpoint: pi[19].Q[0] (dffre at (44,30) clocked by clk)
Endpoint  : out:pi[19].outpad[0] (.output at (46,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[19].C[0] (dffre at (44,30))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[19].Q[0] (dffre at (44,30)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.412     2.460
| (intra 'io' routing)                                           0.733     3.193
out:pi[19].outpad[0] (.output at (46,1))                         0.000     3.193
data arrival time                                                          3.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.193


#Path 35
Startpoint: pi[18].Q[0] (dffre at (44,30) clocked by clk)
Endpoint  : out:pi[18].outpad[0] (.output at (44,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[18].C[0] (dffre at (44,30))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[18].Q[0] (dffre at (44,30)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.412     2.460
| (intra 'io' routing)                                           0.733     3.193
out:pi[18].outpad[0] (.output at (44,1))                         0.000     3.193
data arrival time                                                          3.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.193


#Path 36
Startpoint: pi[15].Q[0] (dffre at (45,29) clocked by clk)
Endpoint  : out:pi[15].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[15].C[0] (dffre at (45,29))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[15].Q[0] (dffre at (45,29)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.412     2.460
| (intra 'io' routing)                                           0.733     3.193
out:pi[15].outpad[0] (.output at (45,1))                         0.000     3.193
data arrival time                                                          3.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.193


#Path 37
Startpoint: pi[14].Q[0] (dffre at (45,29) clocked by clk)
Endpoint  : out:pi[14].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[14].C[0] (dffre at (45,29))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[14].Q[0] (dffre at (45,29)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.412     2.460
| (intra 'io' routing)                                           0.733     3.193
out:pi[14].outpad[0] (.output at (45,1))                         0.000     3.193
data arrival time                                                          3.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.193


#Path 38
Startpoint: pi[13].Q[0] (dffre at (44,29) clocked by clk)
Endpoint  : out:pi[13].outpad[0] (.output at (44,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[13].C[0] (dffre at (44,29))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[13].Q[0] (dffre at (44,29)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.412     2.460
| (intra 'io' routing)                                           0.733     3.193
out:pi[13].outpad[0] (.output at (44,1))                         0.000     3.193
data arrival time                                                          3.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.193


#Path 39
Startpoint: pi[12].Q[0] (dffre at (44,29) clocked by clk)
Endpoint  : out:pi[12].outpad[0] (.output at (44,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[12].C[0] (dffre at (44,29))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[12].Q[0] (dffre at (44,29)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.412     2.460
| (intra 'io' routing)                                           0.733     3.193
out:pi[12].outpad[0] (.output at (44,1))                         0.000     3.193
data arrival time                                                          3.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.193


#Path 40
Startpoint: pr[23].Q[0] (dffre at (48,31) clocked by clk)
Endpoint  : out:pr[23].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[23].C[0] (dffre at (48,31))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[23].Q[0] (dffre at (48,31)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.412     2.460
| (intra 'io' routing)                                           0.733     3.193
out:pr[23].outpad[0] (.output at (45,1))                         0.000     3.193
data arrival time                                                          3.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.193


#Path 41
Startpoint: pr[29].Q[0] (dffre at (47,29) clocked by clk)
Endpoint  : out:pr[29].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[29].C[0] (dffre at (47,29))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[29].Q[0] (dffre at (47,29)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.412     2.460
| (intra 'io' routing)                                           0.733     3.193
out:pr[29].outpad[0] (.output at (47,1))                         0.000     3.193
data arrival time                                                          3.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.193


#Path 42
Startpoint: pr[30].Q[0] (dffre at (47,29) clocked by clk)
Endpoint  : out:pr[30].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[30].C[0] (dffre at (47,29))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[30].Q[0] (dffre at (47,29)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.412     2.460
| (intra 'io' routing)                                           0.733     3.193
out:pr[30].outpad[0] (.output at (47,1))                         0.000     3.193
data arrival time                                                          3.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.193


#Path 43
Startpoint: pr[11].Q[0] (dffre at (44,31) clocked by clk)
Endpoint  : out:pr[11].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[11].C[0] (dffre at (44,31))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[11].Q[0] (dffre at (44,31)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.412     2.460
| (intra 'io' routing)                                           0.733     3.193
out:pr[11].outpad[0] (.output at (47,1))                         0.000     3.193
data arrival time                                                          3.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.193


#Path 44
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[1] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Endpoint  : pr[37].D[0] (dffre at (48,26) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$391.B[0].z[1] (RS_DSP_MULT_REGIN_REGOUT at (46,32)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (inter-block routing)                                                                                  0.342     1.387
| (intra 'clb' routing)                                                                                  0.085     1.472
$abc$44827$new_new_n1389__.in[2] (.names at (45,28))                                                     0.000     1.472
| (primitive '.names' combinational delay)                                                               0.173     1.645
$abc$44827$new_new_n1389__.out[0] (.names at (45,28))                                                    0.000     1.645
| (intra 'clb' routing)                                                                                  0.000     1.645
| (inter-block routing)                                                                                  0.342     1.986
| (intra 'clb' routing)                                                                                  0.085     2.071
$abc$44827$new_new_n1408__.in[3] (.names at (44,32))                                                     0.000     2.071
| (primitive '.names' combinational delay)                                                               0.197     2.268
$abc$44827$new_new_n1408__.out[0] (.names at (44,32))                                                    0.000     2.268
| (intra 'clb' routing)                                                                                  0.000     2.268
| (inter-block routing)                                                                                  0.342     2.610
| (intra 'clb' routing)                                                                                  0.085     2.695
$abc$44827$new_new_n1444__.in[5] (.names at (45,33))                                                     0.000     2.695
| (primitive '.names' combinational delay)                                                               0.152     2.847
$abc$44827$new_new_n1444__.out[0] (.names at (45,33))                                                    0.000     2.847
| (intra 'clb' routing)                                                                                  0.000     2.847
| (inter-block routing)                                                                                  0.399     3.246
| (intra 'clb' routing)                                                                                  0.085     3.331
$abc$44827$new_new_n1498__.in[5] (.names at (48,27))                                                     0.000     3.331
| (primitive '.names' combinational delay)                                                               0.152     3.483
$abc$44827$new_new_n1498__.out[0] (.names at (48,27))                                                    0.000     3.483
| (intra 'clb' routing)                                                                                  0.000     3.483
| (inter-block routing)                                                                                  0.284     3.766
| (intra 'clb' routing)                                                                                  0.085     3.852
$abc$22685$li486_li486.in[5] (.names at (48,26))                                                         0.000     3.852
| (primitive '.names' combinational delay)                                                               0.152     4.003
$abc$22685$li486_li486.out[0] (.names at (48,26))                                                        0.000     4.003
| (intra 'clb' routing)                                                                                  0.000     4.003
pr[37].D[0] (dffre at (48,26))                                                                           0.000     4.003
data arrival time                                                                                                  4.003

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pr[37].C[0] (dffre at (48,26))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -4.003
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.140


#Path 45
Startpoint: pi[9].Q[0] (dffre at (44,28) clocked by clk)
Endpoint  : out:pi[9].outpad[0] (.output at (43,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[9].C[0] (dffre at (44,28))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[9].Q[0] (dffre at (44,28)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.354     2.402
| (intra 'io' routing)                                           0.733     3.135
out:pi[9].outpad[0] (.output at (43,1))                         -0.000     3.135
data arrival time                                                          3.135

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.135


#Path 46
Startpoint: pi[8].Q[0] (dffre at (45,28) clocked by clk)
Endpoint  : out:pi[8].outpad[0] (.output at (46,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[8].C[0] (dffre at (45,28))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[8].Q[0] (dffre at (45,28)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.354     2.402
| (intra 'io' routing)                                           0.733     3.135
out:pi[8].outpad[0] (.output at (46,1))                         -0.000     3.135
data arrival time                                                          3.135

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.135


#Path 47
Startpoint: pi[7].Q[0] (dffre at (45,28) clocked by clk)
Endpoint  : out:pi[7].outpad[0] (.output at (44,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[7].C[0] (dffre at (45,28))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[7].Q[0] (dffre at (45,28)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.354     2.402
| (intra 'io' routing)                                           0.733     3.135
out:pi[7].outpad[0] (.output at (44,1))                         -0.000     3.135
data arrival time                                                          3.135

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.135


#Path 48
Startpoint: pi[10].Q[0] (dffre at (44,28) clocked by clk)
Endpoint  : out:pi[10].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[10].C[0] (dffre at (44,28))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[10].Q[0] (dffre at (44,28)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.354     2.402
| (intra 'io' routing)                                           0.733     3.135
out:pi[10].outpad[0] (.output at (45,1))                        -0.000     3.135
data arrival time                                                          3.135

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.135


#Path 49
Startpoint: pi[11].Q[0] (dffre at (44,28) clocked by clk)
Endpoint  : out:pi[11].outpad[0] (.output at (43,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[11].C[0] (dffre at (44,28))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[11].Q[0] (dffre at (44,28)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.354     2.402
| (intra 'io' routing)                                           0.733     3.135
out:pi[11].outpad[0] (.output at (43,1))                        -0.000     3.135
data arrival time                                                          3.135

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.135


#Path 50
Startpoint: pi[4].Q[0] (dffre at (51,28) clocked by clk)
Endpoint  : out:pi[4].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[4].C[0] (dffre at (51,28))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[4].Q[0] (dffre at (51,28)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.354     2.402
| (intra 'io' routing)                                           0.733     3.135
out:pi[4].outpad[0] (.output at (52,1))                         -0.000     3.135
data arrival time                                                          3.135

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.135


#Path 51
Startpoint: pi[3].Q[0] (dffre at (51,28) clocked by clk)
Endpoint  : out:pi[3].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[3].C[0] (dffre at (51,28))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[3].Q[0] (dffre at (51,28)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.354     2.402
| (intra 'io' routing)                                           0.733     3.135
out:pi[3].outpad[0] (.output at (52,1))                         -0.000     3.135
data arrival time                                                          3.135

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.135


#Path 52
Startpoint: pr[9].Q[0] (dffre at (45,28) clocked by clk)
Endpoint  : out:pr[9].outpad[0] (.output at (46,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[9].C[0] (dffre at (45,28))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[9].Q[0] (dffre at (45,28)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.354     2.402
| (intra 'io' routing)                                           0.733     3.135
out:pr[9].outpad[0] (.output at (46,1))                         -0.000     3.135
data arrival time                                                          3.135

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.135


#Path 53
Startpoint: pr[4].Q[0] (dffre at (51,28) clocked by clk)
Endpoint  : out:pr[4].outpad[0] (.output at (52,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[4].C[0] (dffre at (51,28))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[4].Q[0] (dffre at (51,28)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.354     2.402
| (intra 'io' routing)                                           0.733     3.135
out:pr[4].outpad[0] (.output at (52,1))                         -0.000     3.135
data arrival time                                                          3.135

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.135


#Path 54
Startpoint: pr[3].Q[0] (dffre at (51,28) clocked by clk)
Endpoint  : out:pr[3].outpad[0] (.output at (50,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[3].C[0] (dffre at (51,28))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[3].Q[0] (dffre at (51,28)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.354     2.402
| (intra 'io' routing)                                           0.733     3.135
out:pr[3].outpad[0] (.output at (50,1))                         -0.000     3.135
data arrival time                                                          3.135

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.135


#Path 55
Startpoint: pi[33].Q[0] (dffre at (49,28) clocked by clk)
Endpoint  : out:pi[33].outpad[0] (.output at (50,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[33].C[0] (dffre at (49,28))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[33].Q[0] (dffre at (49,28)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.354     2.402
| (intra 'io' routing)                                           0.733     3.135
out:pi[33].outpad[0] (.output at (50,1))                        -0.000     3.135
data arrival time                                                          3.135

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.135


#Path 56
Startpoint: pr[35].Q[0] (dffre at (48,28) clocked by clk)
Endpoint  : out:pr[35].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[35].C[0] (dffre at (48,28))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[35].Q[0] (dffre at (48,28)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.354     2.402
| (intra 'io' routing)                                           0.733     3.135
out:pr[35].outpad[0] (.output at (47,1))                        -0.000     3.135
data arrival time                                                          3.135

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.135


#Path 57
Startpoint: pr[34].Q[0] (dffre at (48,28) clocked by clk)
Endpoint  : out:pr[34].outpad[0] (.output at (49,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[34].C[0] (dffre at (48,28))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[34].Q[0] (dffre at (48,28)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.354     2.402
| (intra 'io' routing)                                           0.733     3.135
out:pr[34].outpad[0] (.output at (49,1))                        -0.000     3.135
data arrival time                                                          3.135

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.135


#Path 58
Startpoint: pr[33].Q[0] (dffre at (48,28) clocked by clk)
Endpoint  : out:pr[33].outpad[0] (.output at (49,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[33].C[0] (dffre at (48,28))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[33].Q[0] (dffre at (48,28)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.354     2.402
| (intra 'io' routing)                                           0.733     3.135
out:pr[33].outpad[0] (.output at (49,1))                        -0.000     3.135
data arrival time                                                          3.135

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.135


#Path 59
Startpoint: pr[32].Q[0] (dffre at (47,28) clocked by clk)
Endpoint  : out:pr[32].outpad[0] (.output at (48,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[32].C[0] (dffre at (47,28))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[32].Q[0] (dffre at (47,28)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.354     2.402
| (intra 'io' routing)                                           0.733     3.135
out:pr[32].outpad[0] (.output at (48,1))                        -0.000     3.135
data arrival time                                                          3.135

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.135


#Path 60
Startpoint: pr[31].Q[0] (dffre at (47,28) clocked by clk)
Endpoint  : out:pr[31].outpad[0] (.output at (46,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[31].C[0] (dffre at (47,28))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[31].Q[0] (dffre at (47,28)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.354     2.402
| (intra 'io' routing)                                           0.733     3.135
out:pr[31].outpad[0] (.output at (46,1))                        -0.000     3.135
data arrival time                                                          3.135

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.135


#Path 61
Startpoint: pi[31].Q[0] (dffre at (49,29) clocked by clk)
Endpoint  : out:pi[31].outpad[0] (.output at (46,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[31].C[0] (dffre at (49,29))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[31].Q[0] (dffre at (49,29)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.351     2.399
| (intra 'io' routing)                                           0.733     3.132
out:pi[31].outpad[0] (.output at (46,1))                         0.000     3.132
data arrival time                                                          3.132

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.132
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.132


#Path 62
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[1] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Endpoint  : pr[36].D[0] (dffre at (48,26) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$391.B[0].z[1] (RS_DSP_MULT_REGIN_REGOUT at (46,32)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (inter-block routing)                                                                                  0.342     1.387
| (intra 'clb' routing)                                                                                  0.085     1.472
$abc$44827$new_new_n1389__.in[2] (.names at (45,28))                                                     0.000     1.472
| (primitive '.names' combinational delay)                                                               0.173     1.645
$abc$44827$new_new_n1389__.out[0] (.names at (45,28))                                                    0.000     1.645
| (intra 'clb' routing)                                                                                  0.000     1.645
| (inter-block routing)                                                                                  0.342     1.986
| (intra 'clb' routing)                                                                                  0.085     2.071
$abc$44827$new_new_n1408__.in[3] (.names at (44,32))                                                     0.000     2.071
| (primitive '.names' combinational delay)                                                               0.197     2.268
$abc$44827$new_new_n1408__.out[0] (.names at (44,32))                                                    0.000     2.268
| (intra 'clb' routing)                                                                                  0.000     2.268
| (inter-block routing)                                                                                  0.342     2.610
| (intra 'clb' routing)                                                                                  0.085     2.695
$abc$44827$new_new_n1444__.in[5] (.names at (45,33))                                                     0.000     2.695
| (primitive '.names' combinational delay)                                                               0.152     2.847
$abc$44827$new_new_n1444__.out[0] (.names at (45,33))                                                    0.000     2.847
| (intra 'clb' routing)                                                                                  0.000     2.847
| (inter-block routing)                                                                                  0.399     3.246
| (intra 'clb' routing)                                                                                  0.085     3.331
$abc$44827$new_new_n1498__.in[5] (.names at (48,27))                                                     0.000     3.331
| (primitive '.names' combinational delay)                                                               0.152     3.483
$abc$44827$new_new_n1498__.out[0] (.names at (48,27))                                                    0.000     3.483
| (intra 'clb' routing)                                                                                  0.000     3.483
| (inter-block routing)                                                                                  0.284     3.766
| (intra 'clb' routing)                                                                                  0.085     3.852
$abc$22685$li485_li485.in[3] (.names at (48,26))                                                         0.000     3.852
| (primitive '.names' combinational delay)                                                               0.136     3.987
$abc$22685$li485_li485.out[0] (.names at (48,26))                                                        0.000     3.987
| (intra 'clb' routing)                                                                                  0.000     3.987
pr[36].D[0] (dffre at (48,26))                                                                           0.000     3.987
data arrival time                                                                                                  3.987

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pr[36].C[0] (dffre at (48,26))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -3.987
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.124


#Path 63
Startpoint: pi[37].Q[0] (dffre at (48,27) clocked by clk)
Endpoint  : out:pi[37].outpad[0] (.output at (48,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[37].C[0] (dffre at (48,27))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[37].Q[0] (dffre at (48,27)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.293     2.341
| (intra 'io' routing)                                           0.733     3.074
out:pi[37].outpad[0] (.output at (48,1))                         0.000     3.074
data arrival time                                                          3.074

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.074
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.074


#Path 64
Startpoint: pi[38].Q[0] (dffre at (47,26) clocked by clk)
Endpoint  : out:pi[38].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[38].C[0] (dffre at (47,26))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[38].Q[0] (dffre at (47,26)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.293     2.341
| (intra 'io' routing)                                           0.733     3.074
out:pi[38].outpad[0] (.output at (47,1))                         0.000     3.074
data arrival time                                                          3.074

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.074
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.074


#Path 65
Startpoint: pi[36].Q[0] (dffre at (47,26) clocked by clk)
Endpoint  : out:pi[36].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[36].C[0] (dffre at (47,26))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[36].Q[0] (dffre at (47,26)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.293     2.341
| (intra 'io' routing)                                           0.733     3.074
out:pi[36].outpad[0] (.output at (47,1))                         0.000     3.074
data arrival time                                                          3.074

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.074
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.074


#Path 66
Startpoint: pi[35].Q[0] (dffre at (47,27) clocked by clk)
Endpoint  : out:pi[35].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[35].C[0] (dffre at (47,27))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[35].Q[0] (dffre at (47,27)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.293     2.341
| (intra 'io' routing)                                           0.733     3.074
out:pi[35].outpad[0] (.output at (47,1))                         0.000     3.074
data arrival time                                                          3.074

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.074
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.074


#Path 67
Startpoint: pi[34].Q[0] (dffre at (49,26) clocked by clk)
Endpoint  : out:pi[34].outpad[0] (.output at (49,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[34].C[0] (dffre at (49,26))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[34].Q[0] (dffre at (49,26)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.293     2.341
| (intra 'io' routing)                                           0.733     3.074
out:pi[34].outpad[0] (.output at (49,1))                         0.000     3.074
data arrival time                                                          3.074

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.074
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.074


#Path 68
Startpoint: pi[1].Q[0] (dffre at (47,27) clocked by clk)
Endpoint  : out:pi[1].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[1].C[0] (dffre at (47,27))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[1].Q[0] (dffre at (47,27)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.293     2.341
| (intra 'io' routing)                                           0.733     3.074
out:pi[1].outpad[0] (.output at (47,1))                          0.000     3.074
data arrival time                                                          3.074

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.074
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.074


#Path 69
Startpoint: pi[2].Q[0] (dffre at (47,27) clocked by clk)
Endpoint  : out:pi[2].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[2].C[0] (dffre at (47,27))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[2].Q[0] (dffre at (47,27)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.293     2.341
| (intra 'io' routing)                                           0.733     3.074
out:pi[2].outpad[0] (.output at (47,1))                          0.000     3.074
data arrival time                                                          3.074

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.074
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.074


#Path 70
Startpoint: pr[36].Q[0] (dffre at (48,26) clocked by clk)
Endpoint  : out:pr[36].outpad[0] (.output at (48,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[36].C[0] (dffre at (48,26))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[36].Q[0] (dffre at (48,26)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.293     2.341
| (intra 'io' routing)                                           0.733     3.074
out:pr[36].outpad[0] (.output at (48,1))                         0.000     3.074
data arrival time                                                          3.074

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.074
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.074


#Path 71
Startpoint: pi[0].Q[0] (dffre at (47,27) clocked by clk)
Endpoint  : out:pi[0].outpad[0] (.output at (47,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[0].C[0] (dffre at (47,27))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[0].Q[0] (dffre at (47,27)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.293     2.341
| (intra 'io' routing)                                           0.733     3.074
out:pi[0].outpad[0] (.output at (47,1))                          0.000     3.074
data arrival time                                                          3.074

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.074
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.074


#Path 72
Startpoint: pr[37].Q[0] (dffre at (48,26) clocked by clk)
Endpoint  : out:pr[37].outpad[0] (.output at (48,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[37].C[0] (dffre at (48,26))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[37].Q[0] (dffre at (48,26)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.293     2.341
| (intra 'io' routing)                                           0.733     3.074
out:pr[37].outpad[0] (.output at (48,1))                         0.000     3.074
data arrival time                                                          3.074

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.074
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.074


#Path 73
Startpoint: pr[38].Q[0] (dffre at (48,26) clocked by clk)
Endpoint  : out:pr[38].outpad[0] (.output at (48,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[38].C[0] (dffre at (48,26))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[38].Q[0] (dffre at (48,26)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.293     2.341
| (intra 'io' routing)                                           0.733     3.074
out:pr[38].outpad[0] (.output at (48,1))                         0.000     3.074
data arrival time                                                          3.074

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.074
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.074


#Path 74
Startpoint: $auto$maccmap.cc:114:fulladd$720.B[0].z[10] (RS_DSP_MULT_REGIN_REGOUT at (46,29) clocked by clk)
Endpoint  : pi[33].D[0] (dffre at (49,28) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,29))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$720.B[0].z[10] (RS_DSP_MULT_REGIN_REGOUT at (46,29)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (inter-block routing)                                                                                  0.399     1.445
| (intra 'clb' routing)                                                                                  0.085     1.530
$abc$44827$new_new_n1227__.in[2] (.names at (44,31))                                                     0.000     1.530
| (primitive '.names' combinational delay)                                                               0.173     1.703
$abc$44827$new_new_n1227__.out[0] (.names at (44,31))                                                    0.000     1.703
| (intra 'clb' routing)                                                                                  0.000     1.703
| (inter-block routing)                                                                                  0.342     2.044
| (intra 'clb' routing)                                                                                  0.085     2.129
$abc$44827$new_new_n1230__.in[0] (.names at (45,29))                                                     0.000     2.129
| (primitive '.names' combinational delay)                                                               0.148     2.277
$abc$44827$new_new_n1230__.out[0] (.names at (45,29))                                                    0.000     2.277
| (intra 'clb' routing)                                                                                  0.000     2.277
| (inter-block routing)                                                                                  0.284     2.561
| (intra 'clb' routing)                                                                                  0.085     2.646
$abc$44827$new_new_n1316__.in[4] (.names at (45,30))                                                     0.000     2.646
| (primitive '.names' combinational delay)                                                               0.173     2.818
$abc$44827$new_new_n1316__.out[0] (.names at (45,30))                                                    0.000     2.818
| (intra 'clb' routing)                                                                                  0.000     2.818
| (inter-block routing)                                                                                  0.342     3.160
| (intra 'clb' routing)                                                                                  0.085     3.245
$abc$44827$new_new_n1350__.in[3] (.names at (49,29))                                                     0.000     3.245
| (primitive '.names' combinational delay)                                                               0.148     3.393
$abc$44827$new_new_n1350__.out[0] (.names at (49,29))                                                    0.000     3.393
| (intra 'clb' routing)                                                                                  0.000     3.393
| (inter-block routing)                                                                                  0.284     3.676
| (intra 'clb' routing)                                                                                  0.085     3.761
$abc$22685$li443_li443.in[4] (.names at (49,28))                                                         0.000     3.761
| (primitive '.names' combinational delay)                                                               0.148     3.909
$abc$22685$li443_li443.out[0] (.names at (49,28))                                                        0.000     3.909
| (intra 'clb' routing)                                                                                  0.000     3.909
pi[33].D[0] (dffre at (49,28))                                                                           0.000     3.909
data arrival time                                                                                                  3.909

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pi[33].C[0] (dffre at (49,28))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -3.909
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.046


#Path 75
Startpoint: $auto$maccmap.cc:114:fulladd$720.B[0].z[10] (RS_DSP_MULT_REGIN_REGOUT at (46,29) clocked by clk)
Endpoint  : pi[22].D[0] (dffre at (54,30) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,29))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$720.B[0].z[10] (RS_DSP_MULT_REGIN_REGOUT at (46,29)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (inter-block routing)                                                                                  0.399     1.445
| (intra 'clb' routing)                                                                                  0.085     1.530
$abc$44827$new_new_n1227__.in[2] (.names at (44,31))                                                     0.000     1.530
| (primitive '.names' combinational delay)                                                               0.173     1.703
$abc$44827$new_new_n1227__.out[0] (.names at (44,31))                                                    0.000     1.703
| (intra 'clb' routing)                                                                                  0.000     1.703
| (inter-block routing)                                                                                  0.342     2.044
| (intra 'clb' routing)                                                                                  0.085     2.129
$abc$44827$new_new_n1230__.in[0] (.names at (45,29))                                                     0.000     2.129
| (primitive '.names' combinational delay)                                                               0.148     2.277
$abc$44827$new_new_n1230__.out[0] (.names at (45,29))                                                    0.000     2.277
| (intra 'clb' routing)                                                                                  0.000     2.277
| (inter-block routing)                                                                                  0.342     2.619
| (intra 'clb' routing)                                                                                  0.085     2.704
$abc$44827$new_new_n1303__.in[3] (.names at (44,30))                                                     0.000     2.704
| (primitive '.names' combinational delay)                                                               0.148     2.851
$abc$44827$new_new_n1303__.out[0] (.names at (44,30))                                                    0.000     2.851
| (intra 'clb' routing)                                                                                  0.000     2.851
| (inter-block routing)                                                                                  0.576     3.428
| (intra 'clb' routing)                                                                                  0.085     3.513
$abc$44827$new_new_n1311__.in[5] (.names at (54,30))                                                     0.000     3.513
| (primitive '.names' combinational delay)                                                               0.103     3.616
$abc$44827$new_new_n1311__.out[0] (.names at (54,30))                                                    0.000     3.616
| (intra 'clb' routing)                                                                                  0.085     3.701
$abc$22685$li432_li432.in[0] (.names at (54,30))                                                         0.000     3.701
| (primitive '.names' combinational delay)                                                               0.197     3.898
$abc$22685$li432_li432.out[0] (.names at (54,30))                                                        0.000     3.898
| (intra 'clb' routing)                                                                                  0.000     3.898
pi[22].D[0] (dffre at (54,30))                                                                           0.000     3.898
data arrival time                                                                                                  3.898

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pi[22].C[0] (dffre at (54,30))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -3.898
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.035


#Path 76
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[1] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Endpoint  : pr[31].D[0] (dffre at (47,28) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$391.B[0].z[1] (RS_DSP_MULT_REGIN_REGOUT at (46,32)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (inter-block routing)                                                                                  0.342     1.387
| (intra 'clb' routing)                                                                                  0.085     1.472
$abc$44827$new_new_n1389__.in[2] (.names at (45,28))                                                     0.000     1.472
| (primitive '.names' combinational delay)                                                               0.173     1.645
$abc$44827$new_new_n1389__.out[0] (.names at (45,28))                                                    0.000     1.645
| (intra 'clb' routing)                                                                                  0.000     1.645
| (inter-block routing)                                                                                  0.342     1.986
| (intra 'clb' routing)                                                                                  0.085     2.071
$abc$44827$new_new_n1408__.in[3] (.names at (44,32))                                                     0.000     2.071
| (primitive '.names' combinational delay)                                                               0.197     2.268
$abc$44827$new_new_n1408__.out[0] (.names at (44,32))                                                    0.000     2.268
| (intra 'clb' routing)                                                                                  0.000     2.268
| (inter-block routing)                                                                                  0.342     2.610
| (intra 'clb' routing)                                                                                  0.085     2.695
$abc$44827$new_new_n1444__.in[5] (.names at (45,33))                                                     0.000     2.695
| (primitive '.names' combinational delay)                                                               0.152     2.847
$abc$44827$new_new_n1444__.out[0] (.names at (45,33))                                                    0.000     2.847
| (intra 'clb' routing)                                                                                  0.000     2.847
| (inter-block routing)                                                                                  0.399     3.246
| (intra 'clb' routing)                                                                                  0.085     3.331
$abc$44827$new_new_n1479__.in[3] (.names at (48,28))                                                     0.000     3.331
| (primitive '.names' combinational delay)                                                               0.148     3.479
$abc$44827$new_new_n1479__.out[0] (.names at (48,28))                                                    0.000     3.479
| (intra 'clb' routing)                                                                                  0.000     3.479
| (inter-block routing)                                                                                  0.220     3.699
| (intra 'clb' routing)                                                                                  0.085     3.784
$abc$22685$li480_li480.in[2] (.names at (47,28))                                                         0.000     3.784
| (primitive '.names' combinational delay)                                                               0.099     3.883
$abc$22685$li480_li480.out[0] (.names at (47,28))                                                        0.000     3.883
| (intra 'clb' routing)                                                                                  0.000     3.883
pr[31].D[0] (dffre at (47,28))                                                                           0.000     3.883
data arrival time                                                                                                  3.883

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pr[31].C[0] (dffre at (47,28))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -3.883
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.020


#Path 77
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[1] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Endpoint  : pr[32].D[0] (dffre at (47,28) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$391.B[0].z[1] (RS_DSP_MULT_REGIN_REGOUT at (46,32)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (inter-block routing)                                                                                  0.342     1.387
| (intra 'clb' routing)                                                                                  0.085     1.472
$abc$44827$new_new_n1389__.in[2] (.names at (45,28))                                                     0.000     1.472
| (primitive '.names' combinational delay)                                                               0.173     1.645
$abc$44827$new_new_n1389__.out[0] (.names at (45,28))                                                    0.000     1.645
| (intra 'clb' routing)                                                                                  0.000     1.645
| (inter-block routing)                                                                                  0.342     1.986
| (intra 'clb' routing)                                                                                  0.085     2.071
$abc$44827$new_new_n1408__.in[3] (.names at (44,32))                                                     0.000     2.071
| (primitive '.names' combinational delay)                                                               0.197     2.268
$abc$44827$new_new_n1408__.out[0] (.names at (44,32))                                                    0.000     2.268
| (intra 'clb' routing)                                                                                  0.000     2.268
| (inter-block routing)                                                                                  0.342     2.610
| (intra 'clb' routing)                                                                                  0.085     2.695
$abc$44827$new_new_n1444__.in[5] (.names at (45,33))                                                     0.000     2.695
| (primitive '.names' combinational delay)                                                               0.152     2.847
$abc$44827$new_new_n1444__.out[0] (.names at (45,33))                                                    0.000     2.847
| (intra 'clb' routing)                                                                                  0.000     2.847
| (inter-block routing)                                                                                  0.399     3.246
| (intra 'clb' routing)                                                                                  0.085     3.331
$abc$44827$new_new_n1479__.in[3] (.names at (48,28))                                                     0.000     3.331
| (primitive '.names' combinational delay)                                                               0.148     3.479
$abc$44827$new_new_n1479__.out[0] (.names at (48,28))                                                    0.000     3.479
| (intra 'clb' routing)                                                                                  0.000     3.479
| (inter-block routing)                                                                                  0.220     3.699
| (intra 'clb' routing)                                                                                  0.085     3.784
$abc$22685$li481_li481.in[4] (.names at (47,28))                                                         0.000     3.784
| (primitive '.names' combinational delay)                                                               0.099     3.883
$abc$22685$li481_li481.out[0] (.names at (47,28))                                                        0.000     3.883
| (intra 'clb' routing)                                                                                  0.000     3.883
pr[32].D[0] (dffre at (47,28))                                                                           0.000     3.883
data arrival time                                                                                                  3.883

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pr[32].C[0] (dffre at (47,28))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -3.883
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.020


#Path 78
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[1] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Endpoint  : pr[38].D[0] (dffre at (48,26) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$391.B[0].z[1] (RS_DSP_MULT_REGIN_REGOUT at (46,32)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (inter-block routing)                                                                                  0.342     1.387
| (intra 'clb' routing)                                                                                  0.085     1.472
$abc$44827$new_new_n1389__.in[2] (.names at (45,28))                                                     0.000     1.472
| (primitive '.names' combinational delay)                                                               0.173     1.645
$abc$44827$new_new_n1389__.out[0] (.names at (45,28))                                                    0.000     1.645
| (intra 'clb' routing)                                                                                  0.000     1.645
| (inter-block routing)                                                                                  0.342     1.986
| (intra 'clb' routing)                                                                                  0.085     2.071
$abc$44827$new_new_n1408__.in[3] (.names at (44,32))                                                     0.000     2.071
| (primitive '.names' combinational delay)                                                               0.197     2.268
$abc$44827$new_new_n1408__.out[0] (.names at (44,32))                                                    0.000     2.268
| (intra 'clb' routing)                                                                                  0.000     2.268
| (inter-block routing)                                                                                  0.342     2.610
| (intra 'clb' routing)                                                                                  0.085     2.695
$abc$44827$new_new_n1444__.in[5] (.names at (45,33))                                                     0.000     2.695
| (primitive '.names' combinational delay)                                                               0.152     2.847
$abc$44827$new_new_n1444__.out[0] (.names at (45,33))                                                    0.000     2.847
| (intra 'clb' routing)                                                                                  0.000     2.847
| (inter-block routing)                                                                                  0.399     3.246
| (intra 'clb' routing)                                                                                  0.085     3.331
$abc$44827$new_new_n1498__.in[5] (.names at (48,27))                                                     0.000     3.331
| (primitive '.names' combinational delay)                                                               0.152     3.483
$abc$44827$new_new_n1498__.out[0] (.names at (48,27))                                                    0.000     3.483
| (intra 'clb' routing)                                                                                  0.000     3.483
| (inter-block routing)                                                                                  0.284     3.766
| (intra 'clb' routing)                                                                                  0.085     3.852
$abc$22685$li487_li487.in[5] (.names at (48,26))                                                         0.000     3.852
| (primitive '.names' combinational delay)                                                               0.025     3.877
$abc$22685$li487_li487.out[0] (.names at (48,26))                                                        0.000     3.877
| (intra 'clb' routing)                                                                                  0.000     3.877
pr[38].D[0] (dffre at (48,26))                                                                           0.000     3.877
data arrival time                                                                                                  3.877

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pr[38].C[0] (dffre at (48,26))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -3.877
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.014


#Path 79
Startpoint: $auto$maccmap.cc:114:fulladd$720.B[0].z[10] (RS_DSP_MULT_REGIN_REGOUT at (46,29) clocked by clk)
Endpoint  : pi[35].D[0] (dffre at (47,27) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,29))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$720.B[0].z[10] (RS_DSP_MULT_REGIN_REGOUT at (46,29)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (inter-block routing)                                                                                  0.399     1.445
| (intra 'clb' routing)                                                                                  0.085     1.530
$abc$44827$new_new_n1227__.in[2] (.names at (44,31))                                                     0.000     1.530
| (primitive '.names' combinational delay)                                                               0.173     1.703
$abc$44827$new_new_n1227__.out[0] (.names at (44,31))                                                    0.000     1.703
| (intra 'clb' routing)                                                                                  0.000     1.703
| (inter-block routing)                                                                                  0.342     2.044
| (intra 'clb' routing)                                                                                  0.085     2.129
$abc$44827$new_new_n1230__.in[0] (.names at (45,29))                                                     0.000     2.129
| (primitive '.names' combinational delay)                                                               0.148     2.277
$abc$44827$new_new_n1230__.out[0] (.names at (45,29))                                                    0.000     2.277
| (intra 'clb' routing)                                                                                  0.000     2.277
| (inter-block routing)                                                                                  0.284     2.561
| (intra 'clb' routing)                                                                                  0.085     2.646
$abc$44827$new_new_n1316__.in[4] (.names at (45,30))                                                     0.000     2.646
| (primitive '.names' combinational delay)                                                               0.173     2.818
$abc$44827$new_new_n1316__.out[0] (.names at (45,30))                                                    0.000     2.818
| (intra 'clb' routing)                                                                                  0.000     2.818
| (inter-block routing)                                                                                  0.399     3.218
| (intra 'clb' routing)                                                                                  0.085     3.303
$abc$44827$new_new_n1370__.in[5] (.names at (49,27))                                                     0.000     3.303
| (primitive '.names' combinational delay)                                                               0.025     3.328
$abc$44827$new_new_n1370__.out[0] (.names at (49,27))                                                    0.000     3.328
| (intra 'clb' routing)                                                                                  0.000     3.328
| (inter-block routing)                                                                                  0.220     3.548
| (intra 'clb' routing)                                                                                  0.085     3.633
$abc$22685$li445_li445.in[1] (.names at (47,27))                                                         0.000     3.633
| (primitive '.names' combinational delay)                                                               0.197     3.830
$abc$22685$li445_li445.out[0] (.names at (47,27))                                                        0.000     3.830
| (intra 'clb' routing)                                                                                  0.000     3.830
pi[35].D[0] (dffre at (47,27))                                                                           0.000     3.830
data arrival time                                                                                                  3.830

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pi[35].C[0] (dffre at (47,27))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -3.830
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.967


#Path 80
Startpoint: pr[2].Q[0] (dffre at (45,24) clocked by clk)
Endpoint  : out:pr[2].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[2].C[0] (dffre at (45,24))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[2].Q[0] (dffre at (45,24)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.174     2.222
| (intra 'io' routing)                                           0.733     2.955
out:pr[2].outpad[0] (.output at (45,1))                          0.000     2.955
data arrival time                                                          2.955

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.955
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.955


#Path 81
Startpoint: pr[1].Q[0] (dffre at (45,24) clocked by clk)
Endpoint  : out:pr[1].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[1].C[0] (dffre at (45,24))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[1].Q[0] (dffre at (45,24)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.174     2.222
| (intra 'io' routing)                                           0.733     2.955
out:pr[1].outpad[0] (.output at (45,1))                          0.000     2.955
data arrival time                                                          2.955

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.955
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.955


#Path 82
Startpoint: pr[0].Q[0] (dffre at (45,24) clocked by clk)
Endpoint  : out:pr[0].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[0].C[0] (dffre at (45,24))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[0].Q[0] (dffre at (45,24)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.174     2.222
| (intra 'io' routing)                                           0.733     2.955
out:pr[0].outpad[0] (.output at (45,1))                          0.000     2.955
data arrival time                                                          2.955

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.955
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.955


#Path 83
Startpoint: pr[5].Q[0] (dffre at (45,24) clocked by clk)
Endpoint  : out:pr[5].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[5].C[0] (dffre at (45,24))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[5].Q[0] (dffre at (45,24)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.174     2.222
| (intra 'io' routing)                                           0.733     2.955
out:pr[5].outpad[0] (.output at (45,1))                          0.000     2.955
data arrival time                                                          2.955

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.955
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.955


#Path 84
Startpoint: pr[6].Q[0] (dffre at (45,24) clocked by clk)
Endpoint  : out:pr[6].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[6].C[0] (dffre at (45,24))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[6].Q[0] (dffre at (45,24)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.174     2.222
| (intra 'io' routing)                                           0.733     2.955
out:pr[6].outpad[0] (.output at (45,1))                          0.000     2.955
data arrival time                                                          2.955

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.955
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.955


#Path 85
Startpoint: pr[7].Q[0] (dffre at (45,24) clocked by clk)
Endpoint  : out:pr[7].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pr[7].C[0] (dffre at (45,24))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pr[7].Q[0] (dffre at (45,24)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.174     2.222
| (intra 'io' routing)                                           0.733     2.955
out:pr[7].outpad[0] (.output at (45,1))                          0.000     2.955
data arrival time                                                          2.955

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.955
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.955


#Path 86
Startpoint: pi[5].Q[0] (dffre at (45,24) clocked by clk)
Endpoint  : out:pi[5].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[5].C[0] (dffre at (45,24))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[5].Q[0] (dffre at (45,24)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.174     2.222
| (intra 'io' routing)                                           0.733     2.955
out:pi[5].outpad[0] (.output at (45,1))                          0.000     2.955
data arrival time                                                          2.955

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.955
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.955


#Path 87
Startpoint: pi[6].Q[0] (dffre at (45,24) clocked by clk)
Endpoint  : out:pi[6].outpad[0] (.output at (45,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (8,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
pi[6].C[0] (dffre at (45,24))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
pi[6].Q[0] (dffre at (45,24)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.174     2.222
| (intra 'io' routing)                                           0.733     2.955
out:pi[6].outpad[0] (.output at (45,1))                          0.000     2.955
data arrival time                                                          2.955

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.955
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.955


#Path 88
Startpoint: $auto$maccmap.cc:114:fulladd$720.B[0].z[10] (RS_DSP_MULT_REGIN_REGOUT at (46,29) clocked by clk)
Endpoint  : pi[36].D[0] (dffre at (47,26) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,29))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$720.B[0].z[10] (RS_DSP_MULT_REGIN_REGOUT at (46,29)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (inter-block routing)                                                                                  0.399     1.445
| (intra 'clb' routing)                                                                                  0.085     1.530
$abc$44827$new_new_n1227__.in[2] (.names at (44,31))                                                     0.000     1.530
| (primitive '.names' combinational delay)                                                               0.173     1.703
$abc$44827$new_new_n1227__.out[0] (.names at (44,31))                                                    0.000     1.703
| (intra 'clb' routing)                                                                                  0.000     1.703
| (inter-block routing)                                                                                  0.342     2.044
| (intra 'clb' routing)                                                                                  0.085     2.129
$abc$44827$new_new_n1230__.in[0] (.names at (45,29))                                                     0.000     2.129
| (primitive '.names' combinational delay)                                                               0.148     2.277
$abc$44827$new_new_n1230__.out[0] (.names at (45,29))                                                    0.000     2.277
| (intra 'clb' routing)                                                                                  0.000     2.277
| (inter-block routing)                                                                                  0.284     2.561
| (intra 'clb' routing)                                                                                  0.085     2.646
$abc$44827$new_new_n1316__.in[4] (.names at (45,30))                                                     0.000     2.646
| (primitive '.names' combinational delay)                                                               0.173     2.818
$abc$44827$new_new_n1316__.out[0] (.names at (45,30))                                                    0.000     2.818
| (intra 'clb' routing)                                                                                  0.000     2.818
| (inter-block routing)                                                                                  0.399     3.218
| (intra 'clb' routing)                                                                                  0.085     3.303
$abc$44827$new_new_n1370__.in[5] (.names at (49,27))                                                     0.000     3.303
| (primitive '.names' combinational delay)                                                               0.025     3.328
$abc$44827$new_new_n1370__.out[0] (.names at (49,27))                                                    0.000     3.328
| (intra 'clb' routing)                                                                                  0.000     3.328
| (inter-block routing)                                                                                  0.342     3.669
| (intra 'clb' routing)                                                                                  0.085     3.755
$abc$22685$li446_li446.in[5] (.names at (47,26))                                                         0.000     3.755
| (primitive '.names' combinational delay)                                                               0.054     3.809
$abc$22685$li446_li446.out[0] (.names at (47,26))                                                        0.000     3.809
| (intra 'clb' routing)                                                                                  0.000     3.809
pi[36].D[0] (dffre at (47,26))                                                                           0.000     3.809
data arrival time                                                                                                  3.809

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pi[36].C[0] (dffre at (47,26))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -3.809
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.946


#Path 89
Startpoint: $auto$maccmap.cc:114:fulladd$720.B[0].z[10] (RS_DSP_MULT_REGIN_REGOUT at (46,29) clocked by clk)
Endpoint  : pi[38].D[0] (dffre at (47,26) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,29))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$720.B[0].z[10] (RS_DSP_MULT_REGIN_REGOUT at (46,29)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (inter-block routing)                                                                                  0.399     1.445
| (intra 'clb' routing)                                                                                  0.085     1.530
$abc$44827$new_new_n1227__.in[2] (.names at (44,31))                                                     0.000     1.530
| (primitive '.names' combinational delay)                                                               0.173     1.703
$abc$44827$new_new_n1227__.out[0] (.names at (44,31))                                                    0.000     1.703
| (intra 'clb' routing)                                                                                  0.000     1.703
| (inter-block routing)                                                                                  0.342     2.044
| (intra 'clb' routing)                                                                                  0.085     2.129
$abc$44827$new_new_n1230__.in[0] (.names at (45,29))                                                     0.000     2.129
| (primitive '.names' combinational delay)                                                               0.148     2.277
$abc$44827$new_new_n1230__.out[0] (.names at (45,29))                                                    0.000     2.277
| (intra 'clb' routing)                                                                                  0.000     2.277
| (inter-block routing)                                                                                  0.284     2.561
| (intra 'clb' routing)                                                                                  0.085     2.646
$abc$44827$new_new_n1316__.in[4] (.names at (45,30))                                                     0.000     2.646
| (primitive '.names' combinational delay)                                                               0.173     2.818
$abc$44827$new_new_n1316__.out[0] (.names at (45,30))                                                    0.000     2.818
| (intra 'clb' routing)                                                                                  0.000     2.818
| (inter-block routing)                                                                                  0.399     3.218
| (intra 'clb' routing)                                                                                  0.085     3.303
$abc$44827$new_new_n1370__.in[5] (.names at (49,27))                                                     0.000     3.303
| (primitive '.names' combinational delay)                                                               0.025     3.328
$abc$44827$new_new_n1370__.out[0] (.names at (49,27))                                                    0.000     3.328
| (intra 'clb' routing)                                                                                  0.000     3.328
| (inter-block routing)                                                                                  0.342     3.669
| (intra 'clb' routing)                                                                                  0.085     3.755
$abc$22685$li448_li448.in[5] (.names at (47,26))                                                         0.000     3.755
| (primitive '.names' combinational delay)                                                               0.054     3.809
$abc$22685$li448_li448.out[0] (.names at (47,26))                                                        0.000     3.809
| (intra 'clb' routing)                                                                                  0.000     3.809
pi[38].D[0] (dffre at (47,26))                                                                           0.000     3.809
data arrival time                                                                                                  3.809

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pi[38].C[0] (dffre at (47,26))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -3.809
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.946


#Path 90
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[27] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Endpoint  : pr[33].D[0] (dffre at (48,28) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$391.B[0].z[27] (RS_DSP_MULT_REGIN_REGOUT at (46,32)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (inter-block routing)                                                                                  0.399     1.445
| (intra 'clb' routing)                                                                                  0.085     1.530
$abc$44827$new_new_n1465__.in[4] (.names at (47,29))                                                     0.000     1.530
| (primitive '.names' combinational delay)                                                               0.173     1.703
$abc$44827$new_new_n1465__.out[0] (.names at (47,29))                                                    0.000     1.703
| (intra 'clb' routing)                                                                                  0.000     1.703
| (inter-block routing)                                                                                  0.399     2.102
| (intra 'clb' routing)                                                                                  0.085     2.187
$abc$44827$new_new_n1478__.in[1] (.names at (48,32))                                                     0.000     2.187
| (primitive '.names' combinational delay)                                                               0.173     2.360
$abc$44827$new_new_n1478__.out[0] (.names at (48,32))                                                    0.000     2.360
| (intra 'clb' routing)                                                                                  0.000     2.360
| (inter-block routing)                                                                                  0.342     2.701
| (intra 'clb' routing)                                                                                  0.085     2.786
$abc$44827$new_new_n1487__.in[0] (.names at (49,28))                                                     0.000     2.786
| (primitive '.names' combinational delay)                                                               0.173     2.959
$abc$44827$new_new_n1487__.out[0] (.names at (49,28))                                                    0.000     2.959
| (intra 'clb' routing)                                                                                  0.000     2.959
| (inter-block routing)                                                                                  0.220     3.178
| (intra 'clb' routing)                                                                                  0.085     3.264
$abc$44827$new_new_n1488__.in[2] (.names at (48,28))                                                     0.000     3.264
| (primitive '.names' combinational delay)                                                               0.218     3.482
$abc$44827$new_new_n1488__.out[0] (.names at (48,28))                                                    0.000     3.482
| (intra 'clb' routing)                                                                                  0.085     3.567
$abc$22685$li482_li482.in[1] (.names at (48,28))                                                         0.000     3.567
| (primitive '.names' combinational delay)                                                               0.218     3.785
$abc$22685$li482_li482.out[0] (.names at (48,28))                                                        0.000     3.785
| (intra 'clb' routing)                                                                                  0.000     3.785
pr[33].D[0] (dffre at (48,28))                                                                           0.000     3.785
data arrival time                                                                                                  3.785

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pr[33].C[0] (dffre at (48,28))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -3.785
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.922


#Path 91
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[27] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Endpoint  : pr[34].D[0] (dffre at (48,28) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$391.B[0].z[27] (RS_DSP_MULT_REGIN_REGOUT at (46,32)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (inter-block routing)                                                                                  0.399     1.445
| (intra 'clb' routing)                                                                                  0.085     1.530
$abc$44827$new_new_n1465__.in[4] (.names at (47,29))                                                     0.000     1.530
| (primitive '.names' combinational delay)                                                               0.173     1.703
$abc$44827$new_new_n1465__.out[0] (.names at (47,29))                                                    0.000     1.703
| (intra 'clb' routing)                                                                                  0.000     1.703
| (inter-block routing)                                                                                  0.399     2.102
| (intra 'clb' routing)                                                                                  0.085     2.187
$abc$44827$new_new_n1478__.in[1] (.names at (48,32))                                                     0.000     2.187
| (primitive '.names' combinational delay)                                                               0.173     2.360
$abc$44827$new_new_n1478__.out[0] (.names at (48,32))                                                    0.000     2.360
| (intra 'clb' routing)                                                                                  0.000     2.360
| (inter-block routing)                                                                                  0.342     2.701
| (intra 'clb' routing)                                                                                  0.085     2.786
$abc$44827$new_new_n1487__.in[0] (.names at (49,28))                                                     0.000     2.786
| (primitive '.names' combinational delay)                                                               0.173     2.959
$abc$44827$new_new_n1487__.out[0] (.names at (49,28))                                                    0.000     2.959
| (intra 'clb' routing)                                                                                  0.000     2.959
| (inter-block routing)                                                                                  0.220     3.178
| (intra 'clb' routing)                                                                                  0.085     3.264
$abc$44827$new_new_n1488__.in[2] (.names at (48,28))                                                     0.000     3.264
| (primitive '.names' combinational delay)                                                               0.218     3.482
$abc$44827$new_new_n1488__.out[0] (.names at (48,28))                                                    0.000     3.482
| (intra 'clb' routing)                                                                                  0.085     3.567
$abc$22685$li483_li483.in[4] (.names at (48,28))                                                         0.000     3.567
| (primitive '.names' combinational delay)                                                               0.218     3.785
$abc$22685$li483_li483.out[0] (.names at (48,28))                                                        0.000     3.785
| (intra 'clb' routing)                                                                                  0.000     3.785
pr[34].D[0] (dffre at (48,28))                                                                           0.000     3.785
data arrival time                                                                                                  3.785

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pr[34].C[0] (dffre at (48,28))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -3.785
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.922


#Path 92
Startpoint: $auto$maccmap.cc:114:fulladd$720.B[0].z[10] (RS_DSP_MULT_REGIN_REGOUT at (46,29) clocked by clk)
Endpoint  : pi[27].D[0] (dffre at (47,30) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,29))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$720.B[0].z[10] (RS_DSP_MULT_REGIN_REGOUT at (46,29)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (inter-block routing)                                                                                  0.399     1.445
| (intra 'clb' routing)                                                                                  0.085     1.530
$abc$44827$new_new_n1227__.in[2] (.names at (44,31))                                                     0.000     1.530
| (primitive '.names' combinational delay)                                                               0.173     1.703
$abc$44827$new_new_n1227__.out[0] (.names at (44,31))                                                    0.000     1.703
| (intra 'clb' routing)                                                                                  0.000     1.703
| (inter-block routing)                                                                                  0.342     2.044
| (intra 'clb' routing)                                                                                  0.085     2.129
$abc$44827$new_new_n1230__.in[0] (.names at (45,29))                                                     0.000     2.129
| (primitive '.names' combinational delay)                                                               0.148     2.277
$abc$44827$new_new_n1230__.out[0] (.names at (45,29))                                                    0.000     2.277
| (intra 'clb' routing)                                                                                  0.000     2.277
| (inter-block routing)                                                                                  0.284     2.561
| (intra 'clb' routing)                                                                                  0.085     2.646
$abc$44827$new_new_n1316__.in[4] (.names at (45,30))                                                     0.000     2.646
| (primitive '.names' combinational delay)                                                               0.173     2.818
$abc$44827$new_new_n1316__.out[0] (.names at (45,30))                                                    0.000     2.818
| (intra 'clb' routing)                                                                                  0.000     2.818
| (inter-block routing)                                                                                  0.220     3.038
| (intra 'clb' routing)                                                                                  0.085     3.123
$abc$44827$new_new_n1323__.in[4] (.names at (47,30))                                                     0.000     3.123
| (primitive '.names' combinational delay)                                                               0.197     3.320
$abc$44827$new_new_n1323__.out[0] (.names at (47,30))                                                    0.000     3.320
| (intra 'clb' routing)                                                                                  0.000     3.320
| (inter-block routing)                                                                                  0.162     3.482
| (intra 'clb' routing)                                                                                  0.085     3.567
$abc$22685$li437_li437.in[3] (.names at (47,30))                                                         0.000     3.567
| (primitive '.names' combinational delay)                                                               0.218     3.785
$abc$22685$li437_li437.out[0] (.names at (47,30))                                                        0.000     3.785
| (intra 'clb' routing)                                                                                  0.000     3.785
pi[27].D[0] (dffre at (47,30))                                                                           0.000     3.785
data arrival time                                                                                                  3.785

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pi[27].C[0] (dffre at (47,30))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -3.785
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.922


#Path 93
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[1] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Endpoint  : pr[30].D[0] (dffre at (47,29) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$391.B[0].z[1] (RS_DSP_MULT_REGIN_REGOUT at (46,32)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (inter-block routing)                                                                                  0.342     1.387
| (intra 'clb' routing)                                                                                  0.085     1.472
$abc$44827$new_new_n1389__.in[2] (.names at (45,28))                                                     0.000     1.472
| (primitive '.names' combinational delay)                                                               0.173     1.645
$abc$44827$new_new_n1389__.out[0] (.names at (45,28))                                                    0.000     1.645
| (intra 'clb' routing)                                                                                  0.000     1.645
| (inter-block routing)                                                                                  0.342     1.986
| (intra 'clb' routing)                                                                                  0.085     2.071
$abc$44827$new_new_n1408__.in[3] (.names at (44,32))                                                     0.000     2.071
| (primitive '.names' combinational delay)                                                               0.197     2.268
$abc$44827$new_new_n1408__.out[0] (.names at (44,32))                                                    0.000     2.268
| (intra 'clb' routing)                                                                                  0.000     2.268
| (inter-block routing)                                                                                  0.342     2.610
| (intra 'clb' routing)                                                                                  0.085     2.695
$abc$44827$new_new_n1444__.in[5] (.names at (45,33))                                                     0.000     2.695
| (primitive '.names' combinational delay)                                                               0.152     2.847
$abc$44827$new_new_n1444__.out[0] (.names at (45,33))                                                    0.000     2.847
| (intra 'clb' routing)                                                                                  0.000     2.847
| (inter-block routing)                                                                                  0.399     3.246
| (intra 'clb' routing)                                                                                  0.085     3.331
$abc$44827$new_new_n1470__.in[3] (.names at (47,29))                                                     0.000     3.331
| (primitive '.names' combinational delay)                                                               0.136     3.467
$abc$44827$new_new_n1470__.out[0] (.names at (47,29))                                                    0.000     3.467
| (intra 'clb' routing)                                                                                  0.085     3.552
$abc$22685$li479_li479.in[4] (.names at (47,29))                                                         0.000     3.552
| (primitive '.names' combinational delay)                                                               0.218     3.770
$abc$22685$li479_li479.out[0] (.names at (47,29))                                                        0.000     3.770
| (intra 'clb' routing)                                                                                  0.000     3.770
pr[30].D[0] (dffre at (47,29))                                                                           0.000     3.770
data arrival time                                                                                                  3.770

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pr[30].C[0] (dffre at (47,29))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -3.770
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.907


#Path 94
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[1] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Endpoint  : pr[29].D[0] (dffre at (47,29) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$391.B[0].z[1] (RS_DSP_MULT_REGIN_REGOUT at (46,32)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (inter-block routing)                                                                                  0.342     1.387
| (intra 'clb' routing)                                                                                  0.085     1.472
$abc$44827$new_new_n1389__.in[2] (.names at (45,28))                                                     0.000     1.472
| (primitive '.names' combinational delay)                                                               0.173     1.645
$abc$44827$new_new_n1389__.out[0] (.names at (45,28))                                                    0.000     1.645
| (intra 'clb' routing)                                                                                  0.000     1.645
| (inter-block routing)                                                                                  0.342     1.986
| (intra 'clb' routing)                                                                                  0.085     2.071
$abc$44827$new_new_n1408__.in[3] (.names at (44,32))                                                     0.000     2.071
| (primitive '.names' combinational delay)                                                               0.197     2.268
$abc$44827$new_new_n1408__.out[0] (.names at (44,32))                                                    0.000     2.268
| (intra 'clb' routing)                                                                                  0.000     2.268
| (inter-block routing)                                                                                  0.342     2.610
| (intra 'clb' routing)                                                                                  0.085     2.695
$abc$44827$new_new_n1444__.in[5] (.names at (45,33))                                                     0.000     2.695
| (primitive '.names' combinational delay)                                                               0.152     2.847
$abc$44827$new_new_n1444__.out[0] (.names at (45,33))                                                    0.000     2.847
| (intra 'clb' routing)                                                                                  0.000     2.847
| (inter-block routing)                                                                                  0.399     3.246
| (intra 'clb' routing)                                                                                  0.085     3.331
$abc$44827$new_new_n1470__.in[3] (.names at (47,29))                                                     0.000     3.331
| (primitive '.names' combinational delay)                                                               0.136     3.467
$abc$44827$new_new_n1470__.out[0] (.names at (47,29))                                                    0.000     3.467
| (intra 'clb' routing)                                                                                  0.085     3.552
$abc$22685$li478_li478.in[2] (.names at (47,29))                                                         0.000     3.552
| (primitive '.names' combinational delay)                                                               0.218     3.770
$abc$22685$li478_li478.out[0] (.names at (47,29))                                                        0.000     3.770
| (intra 'clb' routing)                                                                                  0.000     3.770
pr[29].D[0] (dffre at (47,29))                                                                           0.000     3.770
data arrival time                                                                                                  3.770

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pr[29].C[0] (dffre at (47,29))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -3.770
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.907


#Path 95
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[12] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Endpoint  : pr[19].D[0] (dffre at (45,32) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$391.B[0].z[12] (RS_DSP_MULT_REGIN_REGOUT at (46,32)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (inter-block routing)                                                                                  0.342     1.387
| (intra 'clb' routing)                                                                                  0.085     1.472
$abc$44827$new_new_n1411__.in[0] (.names at (44,33))                                                     0.000     1.472
| (primitive '.names' combinational delay)                                                               0.218     1.690
$abc$44827$new_new_n1411__.out[0] (.names at (44,33))                                                    0.000     1.690
| (intra 'clb' routing)                                                                                  0.000     1.690
| (inter-block routing)                                                                                  0.342     2.032
| (intra 'clb' routing)                                                                                  0.085     2.117
$abc$44827$new_new_n1422__.in[0] (.names at (44,31))                                                     0.000     2.117
| (primitive '.names' combinational delay)                                                               0.173     2.289
$abc$44827$new_new_n1422__.out[0] (.names at (44,31))                                                    0.000     2.289
| (intra 'clb' routing)                                                                                  0.000     2.289
| (inter-block routing)                                                                                  0.342     2.631
| (intra 'clb' routing)                                                                                  0.085     2.716
$abc$44827$new_new_n1425__.in[3] (.names at (44,33))                                                     0.000     2.716
| (primitive '.names' combinational delay)                                                               0.218     2.934
$abc$44827$new_new_n1425__.out[0] (.names at (44,33))                                                    0.000     2.934
| (intra 'clb' routing)                                                                                  0.000     2.934
| (inter-block routing)                                                                                  0.342     3.276
| (intra 'clb' routing)                                                                                  0.085     3.361
$abc$44827$new_new_n1427__.in[3] (.names at (45,32))                                                     0.000     3.361
| (primitive '.names' combinational delay)                                                               0.099     3.460
$abc$44827$new_new_n1427__.out[0] (.names at (45,32))                                                    0.000     3.460
| (intra 'clb' routing)                                                                                  0.085     3.545
$abc$22685$li468_li468.in[3] (.names at (45,32))                                                         0.000     3.545
| (primitive '.names' combinational delay)                                                               0.218     3.763
$abc$22685$li468_li468.out[0] (.names at (45,32))                                                        0.000     3.763
| (intra 'clb' routing)                                                                                  0.000     3.763
pr[19].D[0] (dffre at (45,32))                                                                           0.000     3.763
data arrival time                                                                                                  3.763

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pr[19].C[0] (dffre at (45,32))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -3.763
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.900


#Path 96
Startpoint: $auto$maccmap.cc:114:fulladd$720.B[0].z[10] (RS_DSP_MULT_REGIN_REGOUT at (46,29) clocked by clk)
Endpoint  : pi[29].D[0] (dffre at (49,30) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,29))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$720.B[0].z[10] (RS_DSP_MULT_REGIN_REGOUT at (46,29)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (inter-block routing)                                                                                  0.399     1.445
| (intra 'clb' routing)                                                                                  0.085     1.530
$abc$44827$new_new_n1227__.in[2] (.names at (44,31))                                                     0.000     1.530
| (primitive '.names' combinational delay)                                                               0.173     1.703
$abc$44827$new_new_n1227__.out[0] (.names at (44,31))                                                    0.000     1.703
| (intra 'clb' routing)                                                                                  0.000     1.703
| (inter-block routing)                                                                                  0.342     2.044
| (intra 'clb' routing)                                                                                  0.085     2.129
$abc$44827$new_new_n1230__.in[0] (.names at (45,29))                                                     0.000     2.129
| (primitive '.names' combinational delay)                                                               0.148     2.277
$abc$44827$new_new_n1230__.out[0] (.names at (45,29))                                                    0.000     2.277
| (intra 'clb' routing)                                                                                  0.000     2.277
| (inter-block routing)                                                                                  0.284     2.561
| (intra 'clb' routing)                                                                                  0.085     2.646
$abc$44827$new_new_n1316__.in[4] (.names at (45,30))                                                     0.000     2.646
| (primitive '.names' combinational delay)                                                               0.173     2.818
$abc$44827$new_new_n1316__.out[0] (.names at (45,30))                                                    0.000     2.818
| (intra 'clb' routing)                                                                                  0.000     2.818
| (inter-block routing)                                                                                  0.338     3.157
| (intra 'clb' routing)                                                                                  0.085     3.242
$abc$44827$new_new_n1341__.in[4] (.names at (49,30))                                                     0.000     3.242
| (primitive '.names' combinational delay)                                                               0.218     3.460
$abc$44827$new_new_n1341__.out[0] (.names at (49,30))                                                    0.000     3.460
| (intra 'clb' routing)                                                                                  0.085     3.545
$abc$22685$li439_li439.in[2] (.names at (49,30))                                                         0.000     3.545
| (primitive '.names' combinational delay)                                                               0.218     3.763
$abc$22685$li439_li439.out[0] (.names at (49,30))                                                        0.000     3.763
| (intra 'clb' routing)                                                                                  0.000     3.763
pi[29].D[0] (dffre at (49,30))                                                                           0.000     3.763
data arrival time                                                                                                  3.763

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pi[29].C[0] (dffre at (49,30))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -3.763
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.900


#Path 97
Startpoint: $auto$maccmap.cc:114:fulladd$720.B[0].z[10] (RS_DSP_MULT_REGIN_REGOUT at (46,29) clocked by clk)
Endpoint  : pi[30].D[0] (dffre at (49,30) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$720.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,29))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$720.B[0].z[10] (RS_DSP_MULT_REGIN_REGOUT at (46,29)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (inter-block routing)                                                                                  0.399     1.445
| (intra 'clb' routing)                                                                                  0.085     1.530
$abc$44827$new_new_n1227__.in[2] (.names at (44,31))                                                     0.000     1.530
| (primitive '.names' combinational delay)                                                               0.173     1.703
$abc$44827$new_new_n1227__.out[0] (.names at (44,31))                                                    0.000     1.703
| (intra 'clb' routing)                                                                                  0.000     1.703
| (inter-block routing)                                                                                  0.342     2.044
| (intra 'clb' routing)                                                                                  0.085     2.129
$abc$44827$new_new_n1230__.in[0] (.names at (45,29))                                                     0.000     2.129
| (primitive '.names' combinational delay)                                                               0.148     2.277
$abc$44827$new_new_n1230__.out[0] (.names at (45,29))                                                    0.000     2.277
| (intra 'clb' routing)                                                                                  0.000     2.277
| (inter-block routing)                                                                                  0.284     2.561
| (intra 'clb' routing)                                                                                  0.085     2.646
$abc$44827$new_new_n1316__.in[4] (.names at (45,30))                                                     0.000     2.646
| (primitive '.names' combinational delay)                                                               0.173     2.818
$abc$44827$new_new_n1316__.out[0] (.names at (45,30))                                                    0.000     2.818
| (intra 'clb' routing)                                                                                  0.000     2.818
| (inter-block routing)                                                                                  0.338     3.157
| (intra 'clb' routing)                                                                                  0.085     3.242
$abc$44827$new_new_n1341__.in[4] (.names at (49,30))                                                     0.000     3.242
| (primitive '.names' combinational delay)                                                               0.218     3.460
$abc$44827$new_new_n1341__.out[0] (.names at (49,30))                                                    0.000     3.460
| (intra 'clb' routing)                                                                                  0.085     3.545
$abc$22685$li440_li440.in[4] (.names at (49,30))                                                         0.000     3.545
| (primitive '.names' combinational delay)                                                               0.218     3.763
$abc$22685$li440_li440.out[0] (.names at (49,30))                                                        0.000     3.763
| (intra 'clb' routing)                                                                                  0.000     3.763
pi[30].D[0] (dffre at (49,30))                                                                           0.000     3.763
data arrival time                                                                                                  3.763

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pi[30].C[0] (dffre at (49,30))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -3.763
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.900


#Path 98
Startpoint: br_ddd[3].Q[0] (dffre at (51,29) clocked by clk)
Endpoint  : $auto$maccmap.cc:114:fulladd$391.B[0].b[17] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                     0.894     0.894
| (inter-block routing)                                                                                    0.000     0.894
| (intra 'clb' routing)                                                                                    0.000     0.894
br_ddd[3].C[0] (dffre at (51,29))                                                                          0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                              0.154     1.048
br_ddd[3].Q[0] (dffre at (51,29)) [clock-to-output]                                                        0.000     1.048
| (intra 'clb' routing)                                                                                    0.000     1.048
| (inter-block routing)                                                                                    0.342     1.390
| (intra 'clb' routing)                                                                                    0.085     1.475
$auto$alumacc.cc:485:replace_alu$177.S[3].in[0] (.names at (52,33))                                        0.000     1.475
| (primitive '.names' combinational delay)                                                                 0.148     1.623
$auto$alumacc.cc:485:replace_alu$177.S[3].out[0] (.names at (52,33))                                       0.000     1.623
| (intra 'clb' routing)                                                                                    0.000     1.623
| (inter-block routing)                                                                                    0.220     1.842
| (intra 'clb' routing)                                                                                    0.085     1.928
$auto$alumacc.cc:485:replace_alu$183.S[3].in[0] (.names at (51,33))                                        0.000     1.928
| (primitive '.names' combinational delay)                                                                 0.218     2.146
$auto$alumacc.cc:485:replace_alu$183.S[3].out[0] (.names at (51,33))                                       0.000     2.146
| (intra 'clb' routing)                                                                                    0.000     2.146
$auto$alumacc.cc:485:replace_alu$183.C[4].p[0] (adder_carry at (51,33))                                    0.000     2.146
| (primitive 'adder_carry' combinational delay)                                                            0.028     2.174
$auto$alumacc.cc:485:replace_alu$183.C[4].cout[0] (adder_carry at (51,33))                                 0.000     2.174
| (intra 'clb' routing)                                                                                    0.000     2.174
$auto$alumacc.cc:485:replace_alu$183.C[5].cin[0] (adder_carry at (51,33))                                  0.000     2.174
| (primitive 'adder_carry' combinational delay)                                                            0.020     2.194
$auto$alumacc.cc:485:replace_alu$183.C[5].cout[0] (adder_carry at (51,33))                                 0.000     2.194
| (intra 'clb' routing)                                                                                    0.000     2.194
$auto$alumacc.cc:485:replace_alu$183.C[6].cin[0] (adder_carry at (51,33))                                  0.000     2.194
| (primitive 'adder_carry' combinational delay)                                                            0.020     2.214
$auto$alumacc.cc:485:replace_alu$183.C[6].cout[0] (adder_carry at (51,33))                                 0.000     2.214
| (intra 'clb' routing)                                                                                    0.000     2.214
$auto$alumacc.cc:485:replace_alu$183.C[7].cin[0] (adder_carry at (51,33))                                  0.000     2.214
| (primitive 'adder_carry' combinational delay)                                                            0.020     2.234
$auto$alumacc.cc:485:replace_alu$183.C[7].cout[0] (adder_carry at (51,33))                                 0.000     2.234
| (intra 'clb' routing)                                                                                    0.000     2.234
| (inter-block routing)                                                                                    0.284     2.517
| (intra 'clb' routing)                                                                                    0.000     2.517
$auto$alumacc.cc:485:replace_alu$183.C[8].cin[0] (adder_carry at (51,32))                                  0.000     2.517
| (primitive 'adder_carry' combinational delay)                                                            0.020     2.537
$auto$alumacc.cc:485:replace_alu$183.C[8].cout[0] (adder_carry at (51,32))                                 0.000     2.537
| (intra 'clb' routing)                                                                                    0.000     2.537
$auto$alumacc.cc:485:replace_alu$183.C[9].cin[0] (adder_carry at (51,32))                                  0.000     2.537
| (primitive 'adder_carry' combinational delay)                                                            0.020     2.557
$auto$alumacc.cc:485:replace_alu$183.C[9].cout[0] (adder_carry at (51,32))                                 0.000     2.557
| (intra 'clb' routing)                                                                                    0.000     2.557
$auto$alumacc.cc:485:replace_alu$183.C[10].cin[0] (adder_carry at (51,32))                                 0.000     2.557
| (primitive 'adder_carry' combinational delay)                                                            0.020     2.577
$auto$alumacc.cc:485:replace_alu$183.C[10].cout[0] (adder_carry at (51,32))                                0.000     2.577
| (intra 'clb' routing)                                                                                    0.000     2.577
$auto$alumacc.cc:485:replace_alu$183.C[11].cin[0] (adder_carry at (51,32))                                 0.000     2.577
| (primitive 'adder_carry' combinational delay)                                                            0.020     2.597
$auto$alumacc.cc:485:replace_alu$183.C[11].cout[0] (adder_carry at (51,32))                                0.000     2.597
| (intra 'clb' routing)                                                                                    0.000     2.597
$auto$alumacc.cc:485:replace_alu$183.C[12].cin[0] (adder_carry at (51,32))                                 0.000     2.597
| (primitive 'adder_carry' combinational delay)                                                            0.020     2.617
$auto$alumacc.cc:485:replace_alu$183.C[12].cout[0] (adder_carry at (51,32))                                0.000     2.617
| (intra 'clb' routing)                                                                                    0.000     2.617
$auto$alumacc.cc:485:replace_alu$183.C[13].cin[0] (adder_carry at (51,32))                                 0.000     2.617
| (primitive 'adder_carry' combinational delay)                                                            0.020     2.637
$auto$alumacc.cc:485:replace_alu$183.C[13].cout[0] (adder_carry at (51,32))                                0.000     2.637
| (intra 'clb' routing)                                                                                    0.000     2.637
$auto$alumacc.cc:485:replace_alu$183.C[14].cin[0] (adder_carry at (51,32))                                 0.000     2.637
| (primitive 'adder_carry' combinational delay)                                                            0.020     2.657
$auto$alumacc.cc:485:replace_alu$183.C[14].cout[0] (adder_carry at (51,32))                                0.000     2.657
| (intra 'clb' routing)                                                                                    0.000     2.657
$auto$alumacc.cc:485:replace_alu$183.C[15].cin[0] (adder_carry at (51,32))                                 0.000     2.657
| (primitive 'adder_carry' combinational delay)                                                            0.020     2.677
$auto$alumacc.cc:485:replace_alu$183.C[15].cout[0] (adder_carry at (51,32))                                0.000     2.677
| (intra 'clb' routing)                                                                                    0.000     2.677
| (inter-block routing)                                                                                    0.284     2.960
| (intra 'clb' routing)                                                                                    0.000     2.960
$auto$alumacc.cc:485:replace_alu$183.C[16].cin[0] (adder_carry at (51,31))                                 0.000     2.960
| (primitive 'adder_carry' combinational delay)                                                            0.020     2.980
$auto$alumacc.cc:485:replace_alu$183.C[16].cout[0] (adder_carry at (51,31))                                0.000     2.980
| (intra 'clb' routing)                                                                                    0.000     2.980
$auto$alumacc.cc:485:replace_alu$183.C[17].cin[0] (adder_carry at (51,31))                                 0.000     2.980
| (primitive 'adder_carry' combinational delay)                                                            0.020     3.000
$auto$alumacc.cc:485:replace_alu$183.C[17].cout[0] (adder_carry at (51,31))                                0.000     3.000
| (intra 'clb' routing)                                                                                    0.000     3.000
$abc$14830$auto$alumacc.cc:485:replace_alu$183.co.cin[0] (adder_carry at (51,31))                          0.000     3.000
| (primitive 'adder_carry' combinational delay)                                                            0.037     3.037
$abc$14830$auto$alumacc.cc:485:replace_alu$183.co.sumout[0] (adder_carry at (51,31))                       0.000     3.037
| (intra 'clb' routing)                                                                                    0.085     3.122
$auto$alumacc.cc:485:replace_alu$183.Y[17].in[0] (.names at (51,31))                                       0.000     3.122
| (primitive '.names' combinational delay)                                                                 0.197     3.319
$auto$alumacc.cc:485:replace_alu$183.Y[17].out[0] (.names at (51,31))                                      0.000     3.319
| (intra 'clb' routing)                                                                                    0.000     3.319
| (inter-block routing)                                                                                    0.399     3.719
| (intra 'dsp' routing)                                                                                    0.000     3.719
$auto$maccmap.cc:114:fulladd$391.B[0].b[17] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                          0.000     3.719
data arrival time                                                                                                    3.719

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                     0.894     0.894
| (inter-block routing)                                                                                    0.000     0.894
| (intra 'dsp' routing)                                                                                    0.000     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                         0.000     0.894
clock uncertainty                                                                                          0.000     0.894
cell setup time                                                                                           -0.070     0.825
data required time                                                                                                   0.825
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   0.825
data arrival time                                                                                                   -3.719
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -2.894


#Path 99
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[12] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Endpoint  : pr[21].D[0] (dffre at (47,32) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$391.B[0].z[12] (RS_DSP_MULT_REGIN_REGOUT at (46,32)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (inter-block routing)                                                                                  0.342     1.387
| (intra 'clb' routing)                                                                                  0.085     1.472
$abc$44827$new_new_n1411__.in[0] (.names at (44,33))                                                     0.000     1.472
| (primitive '.names' combinational delay)                                                               0.218     1.690
$abc$44827$new_new_n1411__.out[0] (.names at (44,33))                                                    0.000     1.690
| (intra 'clb' routing)                                                                                  0.000     1.690
| (inter-block routing)                                                                                  0.342     2.032
| (intra 'clb' routing)                                                                                  0.085     2.117
$abc$44827$new_new_n1422__.in[0] (.names at (44,31))                                                     0.000     2.117
| (primitive '.names' combinational delay)                                                               0.173     2.289
$abc$44827$new_new_n1422__.out[0] (.names at (44,31))                                                    0.000     2.289
| (intra 'clb' routing)                                                                                  0.000     2.289
| (inter-block routing)                                                                                  0.342     2.631
| (intra 'clb' routing)                                                                                  0.085     2.716
$abc$44827$new_new_n1425__.in[3] (.names at (44,33))                                                     0.000     2.716
| (primitive '.names' combinational delay)                                                               0.218     2.934
$abc$44827$new_new_n1425__.out[0] (.names at (44,33))                                                    0.000     2.934
| (intra 'clb' routing)                                                                                  0.085     3.019
$abc$44827$new_new_n1435__.in[2] (.names at (44,33))                                                     0.000     3.019
| (primitive '.names' combinational delay)                                                               0.099     3.118
$abc$44827$new_new_n1435__.out[0] (.names at (44,33))                                                    0.000     3.118
| (intra 'clb' routing)                                                                                  0.000     3.118
| (inter-block routing)                                                                                  0.342     3.460
| (intra 'clb' routing)                                                                                  0.085     3.545
$abc$22685$li470_li470.in[2] (.names at (47,32))                                                         0.000     3.545
| (primitive '.names' combinational delay)                                                               0.197     3.742
$abc$22685$li470_li470.out[0] (.names at (47,32))                                                        0.000     3.742
| (intra 'clb' routing)                                                                                  0.000     3.742
pr[21].D[0] (dffre at (47,32))                                                                           0.000     3.742
data arrival time                                                                                                  3.742

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pr[21].C[0] (dffre at (47,32))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -3.742
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.879


#Path 100
Startpoint: $auto$maccmap.cc:114:fulladd$391.B[0].z[27] (RS_DSP_MULT_REGIN_REGOUT at (46,32) clocked by clk)
Endpoint  : pr[35].D[0] (dffre at (48,28) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'dsp' routing)                                                                                  0.000     0.894
$auto$maccmap.cc:114:fulladd$391.B[0].clk[0] (RS_DSP_MULT_REGIN_REGOUT at (46,32))                       0.000     0.894
| (primitive 'RS_DSP_MULT_REGIN_REGOUT' Tcq_max)                                                         0.151     1.045
$auto$maccmap.cc:114:fulladd$391.B[0].z[27] (RS_DSP_MULT_REGIN_REGOUT at (46,32)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                                                  0.000     1.045
| (inter-block routing)                                                                                  0.399     1.445
| (intra 'clb' routing)                                                                                  0.085     1.530
$abc$44827$new_new_n1465__.in[4] (.names at (47,29))                                                     0.000     1.530
| (primitive '.names' combinational delay)                                                               0.173     1.703
$abc$44827$new_new_n1465__.out[0] (.names at (47,29))                                                    0.000     1.703
| (intra 'clb' routing)                                                                                  0.000     1.703
| (inter-block routing)                                                                                  0.399     2.102
| (intra 'clb' routing)                                                                                  0.085     2.187
$abc$44827$new_new_n1478__.in[1] (.names at (48,32))                                                     0.000     2.187
| (primitive '.names' combinational delay)                                                               0.173     2.360
$abc$44827$new_new_n1478__.out[0] (.names at (48,32))                                                    0.000     2.360
| (intra 'clb' routing)                                                                                  0.000     2.360
| (inter-block routing)                                                                                  0.342     2.701
| (intra 'clb' routing)                                                                                  0.085     2.786
$abc$44827$new_new_n1487__.in[0] (.names at (49,28))                                                     0.000     2.786
| (primitive '.names' combinational delay)                                                               0.173     2.959
$abc$44827$new_new_n1487__.out[0] (.names at (49,28))                                                    0.000     2.959
| (intra 'clb' routing)                                                                                  0.000     2.959
| (inter-block routing)                                                                                  0.220     3.178
| (intra 'clb' routing)                                                                                  0.085     3.264
$abc$44827$new_new_n1488__.in[2] (.names at (48,28))                                                     0.000     3.264
| (primitive '.names' combinational delay)                                                               0.218     3.482
$abc$44827$new_new_n1488__.out[0] (.names at (48,28))                                                    0.000     3.482
| (intra 'clb' routing)                                                                                  0.085     3.567
$abc$22685$li484_li484.in[5] (.names at (48,28))                                                         0.000     3.567
| (primitive '.names' combinational delay)                                                               0.173     3.739
$abc$22685$li484_li484.out[0] (.names at (48,28))                                                        0.000     3.739
| (intra 'clb' routing)                                                                                  0.000     3.739
pr[35].D[0] (dffre at (48,28))                                                                           0.000     3.739
data arrival time                                                                                                  3.739

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (8,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
pr[35].C[0] (dffre at (48,28))                                                                           0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -3.739
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.876


#End of timing report
