
L
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_1Z12-437
O
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_1Z12-434
L
-Analyzing %s Unisim elements for replacement
17*netlist2
272Z29-17
O
2Unisim Transformation completed in %s CPU seconds
28*netlist2
0Z29-28
K
Netlist was created with %s %s291*project2
Vivado2
2013.2Z1-479
†
Loading clock regions from %s
13*device2O
M/opt/xilinx/Vivado/2013.2/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xmlZ21-13
‡
Loading clock buffers from %s
11*device2P
N/opt/xilinx/Vivado/2013.2/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xmlZ21-11
‡
&Loading clock placement rules from %s
318*place2G
E/opt/xilinx/Vivado/2013.2/data/parts/xilinx/zynq/ClockPlacerRules.xmlZ30-318
…
)Loading package pin functions from %s...
17*device2C
A/opt/xilinx/Vivado/2013.2/data/parts/xilinx/zynq/PinFunctions.xmlZ21-17
ƒ
Loading package from %s
16*device2R
P/opt/xilinx/Vivado/2013.2/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xmlZ21-16
z
Loading io standards from %s
15*device2D
B/opt/xilinx/Vivado/2013.2/data/./parts/xilinx/zynq/IOStandards.xmlZ21-15
1
Pushed %s inverter(s).
98*opt2
3Z31-138
M
 Attempting to get a license: %s
78*common2
Internal_bitstreamZ17-78
K
Failed to get a license: %s
295*common2
Internal_bitstreamZ17-301
¹
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ê
Ç/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/system_top_processing_system7_1_0.xdc2(
&system_top_i/processing_system7_1/instZ20-848
Â
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ê
Ç/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_1_0/system_top_processing_system7_1_0.xdc2(
&system_top_i/processing_system7_1/instZ20-847
±
$Parsing XDC File [%s] for cell '%s'
848*designutils2È
Å/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/system_top_proc_sys_reset_1_0_board.xdc2"
 system_top_i/proc_sys_reset_1/U0Z20-848
º
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2È
Å/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/system_top_proc_sys_reset_1_0_board.xdc2"
 system_top_i/proc_sys_reset_1/U0Z20-847
«
$Parsing XDC File [%s] for cell '%s'
848*designutils2Â
¿/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/system_top_proc_sys_reset_1_0.xdc2"
 system_top_i/proc_sys_reset_1/U0Z20-848
Ó
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2"
 system_top_i/proc_sys_reset_1/U02
[get_ports ext_reset_in]2"
 system_top_i/proc_sys_reset_1/U02Ä
¿/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/system_top_proc_sys_reset_1_0.xdc2
558@Z12-1399
´
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Â
¿/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_1_0/system_top_proc_sys_reset_1_0.xdc2"
 system_top_i/proc_sys_reset_1/U0Z20-847
ž
$Parsing XDC File [%s] for cell '%s'
848*designutils2º
·/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0_board.xdc2
system_top_i/clk_wiz_1/instZ20-848
§
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2º
·/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0_board.xdc2
system_top_i/clk_wiz_1/instZ20-847
˜
$Parsing XDC File [%s] for cell '%s'
848*designutils2´
±/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0.xdc2
system_top_i/clk_wiz_1/instZ20-848
¡
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2´
±/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_1_0/system_top_clk_wiz_1_0.xdc2
system_top_i/clk_wiz_1/instZ20-847
­
$Parsing XDC File [%s] for cell '%s'
848*designutils2Â
¿/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/system_top_PERF_MON_HP0_HP2_0.xdc2$
"system_top_i/PERF_MON_HP0_HP2/instZ20-848
¶
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Â
¿/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/system_top_PERF_MON_HP0_HP2_0.xdc2$
"system_top_i/PERF_MON_HP0_HP2/instZ20-847
­
$Parsing XDC File [%s] for cell '%s'
848*designutils2¸
µ/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/system_top_FILTER_VDMA_0.xdc2.
,system_top_i/Video_Processing/FILTER_VDMA/U0Z20-848
¶
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¸
µ/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/system_top_FILTER_VDMA_0.xdc2.
,system_top_i/Video_Processing/FILTER_VDMA/U0Z20-847
¡
$Parsing XDC File [%s] for cell '%s'
848*designutils2²
¯/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_VDMA_1/system_top_TPG_VDMA_1.xdc2(
&system_top_i/Video_Capture/TPG_VDMA/U0Z20-848
ª
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2²
¯/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_VDMA_1/system_top_TPG_VDMA_1.xdc2(
&system_top_i/Video_Capture/TPG_VDMA/U0Z20-847
‘
Parsing XDC File [%s]
179*designutils2[
Y/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/constrs/system_top.xdcZ20-179
§
%Done setting XDC timing constraints.
35*timing2]
Y/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/constrs/system_top.xdc2
188@Z38-35
š
Deriving generated clocks
2*timing2]
Y/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/constrs/system_top.xdc2
188@Z38-2
§
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
set_case_analysis: 2

00:00:132

00:00:132

1027.9412
70.633Z17-268
š
Finished Parsing XDC File [%s]
178*designutils2[
Y/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/constrs/system_top.xdcZ20-178
Ÿ
$Parsing XDC File [%s] for cell '%s'
848*designutils2³
°/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/system_top_VTC_0_0_clocks.xdc2%
#system_top_i/Video_Capture/VTC_0/U0Z20-848
À
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2%
#system_top_i/Video_Capture/VTC_0/U02
[get_ports clk]2%
#system_top_i/Video_Capture/VTC_0/U02µ
°/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/system_top_VTC_0_0_clocks.xdc2
28@Z12-1399
Ç
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2%
#system_top_i/Video_Capture/VTC_0/U02
[get_ports s_axi_aclk]2%
#system_top_i/Video_Capture/VTC_0/U02µ
°/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/system_top_VTC_0_0_clocks.xdc2
38@Z12-1399
À
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2%
#system_top_i/Video_Capture/VTC_0/U02
[get_ports clk]2%
#system_top_i/Video_Capture/VTC_0/U02µ
°/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/system_top_VTC_0_0_clocks.xdc2
68@Z12-1399
Ç
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2%
#system_top_i/Video_Capture/VTC_0/U02
[get_ports s_axi_aclk]2%
#system_top_i/Video_Capture/VTC_0/U02µ
°/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/system_top_VTC_0_0_clocks.xdc2
68@Z12-1399
Ç
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2%
#system_top_i/Video_Capture/VTC_0/U02
[get_ports s_axi_aclk]2%
#system_top_i/Video_Capture/VTC_0/U02µ
°/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/system_top_VTC_0_0_clocks.xdc2
78@Z12-1399
À
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2%
#system_top_i/Video_Capture/VTC_0/U02
[get_ports clk]2%
#system_top_i/Video_Capture/VTC_0/U02µ
°/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/system_top_VTC_0_0_clocks.xdc2
78@Z12-1399
¨
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2³
°/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VTC_0_0/system_top_VTC_0_0_clocks.xdc2%
#system_top_i/Video_Capture/VTC_0/U0Z20-847
´
$Parsing XDC File [%s] for cell '%s'
848*designutils2É
Æ/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/system_top_PERF_MON_HP0_HP2_0_clocks.xdc2$
"system_top_i/PERF_MON_HP0_HP2/instZ20-848
Ü
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2$
"system_top_i/PERF_MON_HP0_HP2/inst2
[get_ports s_axi_aclk]2$
"system_top_i/PERF_MON_HP0_HP2/inst2Ë
Æ/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/system_top_PERF_MON_HP0_HP2_0_clocks.xdc2
488@Z12-1399
Û
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2$
"system_top_i/PERF_MON_HP0_HP2/inst2
[get_ports core_aclk]2$
"system_top_i/PERF_MON_HP0_HP2/inst2Ë
Æ/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/system_top_PERF_MON_HP0_HP2_0_clocks.xdc2
498@Z12-1399
½
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2É
Æ/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_PERF_MON_HP0_HP2_0/system_top_PERF_MON_HP0_HP2_0_clocks.xdc2$
"system_top_i/PERF_MON_HP0_HP2/instZ20-847
´
$Parsing XDC File [%s] for cell '%s'
848*designutils2¿
¼/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/system_top_FILTER_VDMA_0_clocks.xdc2.
,system_top_i/Video_Processing/FILTER_VDMA/U0Z20-848
½
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¿
¼/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_FILTER_VDMA_0/system_top_FILTER_VDMA_0_clocks.xdc2.
,system_top_i/Video_Processing/FILTER_VDMA/U0Z20-847
¸
$Parsing XDC File [%s] for cell '%s'
848*designutils2½
º/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/system_top_auto_us_df_3_clocks.xdc24
2system_top_i/axi4_hp0/s00_couplers/auto_us_df/instZ20-848
Á
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2½
º/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_us_df_3/system_top_auto_us_df_3_clocks.xdc24
2system_top_i/axi4_hp0/s00_couplers/auto_us_df/instZ20-847
¨
$Parsing XDC File [%s] for cell '%s'
848*designutils2¹
¶/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_VDMA_1/system_top_TPG_VDMA_1_clocks.xdc2(
&system_top_i/Video_Capture/TPG_VDMA/U0Z20-848
±
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¹
¶/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_TPG_VDMA_1/system_top_TPG_VDMA_1_clocks.xdc2(
&system_top_i/Video_Capture/TPG_VDMA/U0Z20-847
¶
$Parsing XDC File [%s] for cell '%s'
848*designutils2Á
¾/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/system_top_VID_IN_AXI4S_0_clocks.xdc2.
,system_top_i/Video_Capture/VID_IN_AXI4S/instZ20-848
ê
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2.
,system_top_i/Video_Capture/VID_IN_AXI4S/inst2
[get_ports vid_io_in_clk]2.
,system_top_i/Video_Capture/VID_IN_AXI4S/inst2Ã
¾/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/system_top_VID_IN_AXI4S_0_clocks.xdc2
28@Z12-1399
á
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2.
,system_top_i/Video_Capture/VID_IN_AXI4S/inst2
[get_ports aclk]2.
,system_top_i/Video_Capture/VID_IN_AXI4S/inst2Ã
¾/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/system_top_VID_IN_AXI4S_0_clocks.xdc2
28@Z12-1399
á
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2.
,system_top_i/Video_Capture/VID_IN_AXI4S/inst2
[get_ports aclk]2.
,system_top_i/Video_Capture/VID_IN_AXI4S/inst2Ã
¾/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/system_top_VID_IN_AXI4S_0_clocks.xdc2
38@Z12-1399
ê
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2.
,system_top_i/Video_Capture/VID_IN_AXI4S/inst2
[get_ports vid_io_in_clk]2.
,system_top_i/Video_Capture/VID_IN_AXI4S/inst2Ã
¾/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/system_top_VID_IN_AXI4S_0_clocks.xdc2
38@Z12-1399
¿
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Á
¾/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_VID_IN_AXI4S_0/system_top_VID_IN_AXI4S_0_clocks.xdc2.
,system_top_i/Video_Capture/VID_IN_AXI4S/instZ20-847
¯
$Parsing XDC File [%s] for cell '%s'
848*designutils2·
´/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_ds_2/system_top_auto_ds_2_clocks.xdc21
/system_top_i/axi4_hp0/m00_couplers/auto_ds/instZ20-848
¸
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2·
´/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_ds_2/system_top_auto_ds_2_clocks.xdc21
/system_top_i/axi4_hp0/m00_couplers/auto_ds/instZ20-847
¯
$Parsing XDC File [%s] for cell '%s'
848*designutils2·
´/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_cc_1/system_top_auto_cc_1_clocks.xdc21
/system_top_i/axi4_gp0/m06_couplers/auto_cc/instZ20-848
¸
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2·
´/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.srcs/sources_1/bd/system_top/ip/system_top_auto_cc_1/system_top_auto_cc_1_clocks.xdc21
/system_top_i/axi4_gp0/m06_couplers/auto_cc/instZ20-847
ö
Parsing XDC File [%s]
179*designutils2¿
¼/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.runs/impl_1/.Xil/Vivado-7470-en-ec-ecelinux-02.coecis.cornell.edu/dcp/system_top_wrapper.xdcZ20-179
ÿ
Finished Parsing XDC File [%s]
178*designutils2¿
¼/home/bjr96/final_project/xapp1167_vivado/sw/finalProject/ipi_proj/project/zynq_base_trd_2013.2.runs/impl_1/.Xil/Vivado-7470-en-ec-ecelinux-02.coecis.cornell.edu/dcp/system_top_wrapper.xdcZ20-178
ë
!Unisim Transformation Summary:
%s111*project2®
«  A total of 152 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 146 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
Z1-111
1
%Phase 0 | Netlist Checksum: 53f0179d
*common
¢
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
link_design: 2

00:01:042

00:01:032

1027.9412	
877.734Z17-268


End Record