# VerilogCourseDesign
This is the repository for  my  course design,which includes two parts:mathclock and liftdesign.
