{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 21 12:25:25 2017 " "Info: Processing started: Thu Sep 21 12:25:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HC11_moc -c HC11_moc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HC11_moc -c HC11_moc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } } { "c:/quartus iii/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus iii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] register regs:inst17\|lpm_ff7:REG_B\|lpm_ff:lpm_ff_component\|dffs\[2\] 159.74 MHz 6.26 ns Internal " "Info: Clock \"clk\" has Internal fmax of 159.74 MHz between source register \"ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"regs:inst17\|lpm_ff7:REG_B\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (period= 6.26 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.030 ns + Longest register register " "Info: + Longest register to register delay is 6.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X21_Y20_N7 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y20_N7; Fanout = 5; REG Node = 'ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.596 ns) 1.467 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|op_1~1 2 COMB LCCOMB_X21_Y20_N14 2 " "Info: 2: + IC(0.871 ns) + CELL(0.596 ns) = 1.467 ns; Loc. = LCCOMB_X21_Y20_N14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|op_1~1'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.547 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|op_1~3 3 COMB LCCOMB_X21_Y20_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.547 ns; Loc. = LCCOMB_X21_Y20_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|op_1~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~1 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.005 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|op_1~4 4 COMB LCCOMB_X21_Y20_N18 1 " "Info: 4: + IC(0.000 ns) + CELL(0.458 ns) = 2.005 ns; Loc. = LCCOMB_X21_Y20_N18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|op_1~4'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~3 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.322 ns) 3.172 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~2 5 COMB LCCOMB_X20_Y20_N12 1 " "Info: 5: + IC(0.845 ns) + CELL(0.322 ns) = 3.172 ns; Loc. = LCCOMB_X20_Y20_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~2'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~4 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~2 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.178 ns) 3.635 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~3 6 COMB LCCOMB_X20_Y20_N6 1 " "Info: 6: + IC(0.285 ns) + CELL(0.178 ns) = 3.635 ns; Loc. = LCCOMB_X20_Y20_N6; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~3 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.178 ns) 4.942 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~4 7 COMB LCCOMB_X22_Y19_N8 6 " "Info: 7: + IC(1.129 ns) + CELL(0.178 ns) = 4.942 ns; Loc. = LCCOMB_X22_Y19_N8; Fanout = 6; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~4'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~4 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.178 ns) 5.934 ns regs:inst17\|lpm_ff7:REG_B\|lpm_ff:lpm_ff_component\|dffs\[2\]~feeder 8 COMB LCCOMB_X23_Y19_N8 1 " "Info: 8: + IC(0.814 ns) + CELL(0.178 ns) = 5.934 ns; Loc. = LCCOMB_X23_Y19_N8; Fanout = 1; COMB Node = 'regs:inst17\|lpm_ff7:REG_B\|lpm_ff:lpm_ff_component\|dffs\[2\]~feeder'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~4 regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.030 ns regs:inst17\|lpm_ff7:REG_B\|lpm_ff:lpm_ff_component\|dffs\[2\] 9 REG LCFF_X23_Y19_N9 1 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 6.030 ns; Loc. = LCFF_X23_Y19_N9; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:REG_B\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2]~feeder regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.086 ns ( 34.59 % ) " "Info: Total cell delay = 2.086 ns ( 34.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.944 ns ( 65.41 % ) " "Info: Total interconnect delay = 3.944 ns ( 65.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.030 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~1 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~3 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~4 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~4 regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2]~feeder regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "6.030 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~1 {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~3 {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~4 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~2 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~3 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~4 {} regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2]~feeder {} regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.871ns 0.000ns 0.000ns 0.845ns 0.285ns 1.129ns 0.814ns 0.000ns } { 0.000ns 0.596ns 0.080ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.009 ns - Smallest " "Info: - Smallest clock skew is 0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.845 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 82 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 82; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 2.845 ns regs:inst17\|lpm_ff7:REG_B\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X23_Y19_N9 1 " "Info: 3: + IC(0.979 ns) + CELL(0.602 ns) = 2.845 ns; Loc. = LCFF_X23_Y19_N9; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:REG_B\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clk~clkctrl regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.22 % ) " "Info: Total cell delay = 1.628 ns ( 57.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.217 ns ( 42.78 % ) " "Info: Total interconnect delay = 1.217 ns ( 42.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clk clk~clkctrl regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clk {} clk~combout {} clk~clkctrl {} regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.836 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 82 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 82; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.836 ns ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X21_Y20_N7 5 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X21_Y20_N7; Fanout = 5; REG Node = 'ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk~clkctrl ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.40 % ) " "Info: Total cell delay = 1.628 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.208 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clk clk~clkctrl regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clk {} clk~combout {} clk~clkctrl {} regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.030 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~1 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~3 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~4 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~4 regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2]~feeder regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "6.030 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~1 {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~3 {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~4 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~2 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~3 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~4 {} regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2]~feeder {} regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.871ns 0.000ns 0.000ns 0.845ns 0.285ns 1.129ns 0.814ns 0.000ns } { 0.000ns 0.596ns 0.080ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clk clk~clkctrl regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clk {} clk~combout {} clk~clkctrl {} regs:inst17|lpm_ff7:REG_B|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_u771:auto_generated\|ram_block1a6~porta_address_reg5 SP\[5\] clk 5.821 ns memory " "Info: tsu for memory \"lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_u771:auto_generated\|ram_block1a6~porta_address_reg5\" (data pin = \"SP\[5\]\", clock pin = \"clk\") is 5.821 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.694 ns + Longest pin memory " "Info: + Longest pin to memory delay is 8.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns SP\[5\] 1 PIN PIN_AA8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_AA8; Fanout = 1; PIN Node = 'SP\[5\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[5] } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "SP\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(0.545 ns) 7.608 ns PC:inst6\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[5\]~21 2 COMB LCCOMB_X16_Y20_N18 2 " "Info: 2: + IC(6.200 ns) + CELL(0.545 ns) = 7.608 ns; Loc. = LCCOMB_X16_Y20_N18; Fanout = 2; COMB Node = 'PC:inst6\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[5\]~21'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.745 ns" { SP[5] PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[5]~21 } "NODE_NAME" } } { "db/mux_73e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_73e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.159 ns) 8.694 ns lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_u771:auto_generated\|ram_block1a6~porta_address_reg5 3 MEM M4K_X17_Y20 10 " "Info: 3: + IC(0.927 ns) + CELL(0.159 ns) = 8.694 ns; Loc. = M4K_X17_Y20; Fanout = 10; MEM Node = 'lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_u771:auto_generated\|ram_block1a6~porta_address_reg5'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[5]~21 lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_u771:auto_generated|ram_block1a6~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_u771.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/altsyncram_u771.tdf" 154 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.567 ns ( 18.02 % ) " "Info: Total cell delay = 1.567 ns ( 18.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.127 ns ( 81.98 % ) " "Info: Total interconnect delay = 7.127 ns ( 81.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "8.694 ns" { SP[5] PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[5]~21 lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_u771:auto_generated|ram_block1a6~porta_address_reg5 } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "8.694 ns" { SP[5] {} SP[5]~combout {} PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[5]~21 {} lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_u771:auto_generated|ram_block1a6~porta_address_reg5 {} } { 0.000ns 0.000ns 6.200ns 0.927ns } { 0.000ns 0.863ns 0.545ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_u771.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/altsyncram_u771.tdf" 154 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.913 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 82 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 82; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.747 ns) 2.913 ns lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_u771:auto_generated\|ram_block1a6~porta_address_reg5 3 MEM M4K_X17_Y20 10 " "Info: 3: + IC(0.902 ns) + CELL(0.747 ns) = 2.913 ns; Loc. = M4K_X17_Y20; Fanout = 10; MEM Node = 'lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_u771:auto_generated\|ram_block1a6~porta_address_reg5'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { clk~clkctrl lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_u771:auto_generated|ram_block1a6~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_u771.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/altsyncram_u771.tdf" 154 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.87 % ) " "Info: Total cell delay = 1.773 ns ( 60.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 39.13 % ) " "Info: Total interconnect delay = 1.140 ns ( 39.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { clk clk~clkctrl lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_u771:auto_generated|ram_block1a6~porta_address_reg5 } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_u771:auto_generated|ram_block1a6~porta_address_reg5 {} } { 0.000ns 0.000ns 0.238ns 0.902ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "8.694 ns" { SP[5] PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[5]~21 lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_u771:auto_generated|ram_block1a6~porta_address_reg5 } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "8.694 ns" { SP[5] {} SP[5]~combout {} PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[5]~21 {} lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_u771:auto_generated|ram_block1a6~porta_address_reg5 {} } { 0.000ns 0.000ns 6.200ns 0.927ns } { 0.000ns 0.863ns 0.545ns 0.159ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { clk clk~clkctrl lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_u771:auto_generated|ram_block1a6~porta_address_reg5 } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_u771:auto_generated|ram_block1a6~porta_address_reg5 {} } { 0.000ns 0.000ns 0.238ns 0.902ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk result\[3\] ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 13.106 ns register " "Info: tco from clock \"clk\" to destination pin \"result\[3\]\" through register \"ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]\" is 13.106 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.836 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 82 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 82; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.836 ns ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X21_Y20_N7 5 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X21_Y20_N7; Fanout = 5; REG Node = 'ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk~clkctrl ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.40 % ) " "Info: Total cell delay = 1.628 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.208 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.993 ns + Longest register pin " "Info: + Longest register to pin delay is 9.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X21_Y20_N7 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y20_N7; Fanout = 5; REG Node = 'ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.596 ns) 1.467 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|op_1~1 2 COMB LCCOMB_X21_Y20_N14 2 " "Info: 2: + IC(0.871 ns) + CELL(0.596 ns) = 1.467 ns; Loc. = LCCOMB_X21_Y20_N14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|op_1~1'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.547 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|op_1~3 3 COMB LCCOMB_X21_Y20_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.547 ns; Loc. = LCCOMB_X21_Y20_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|op_1~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~1 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.627 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|op_1~5 4 COMB LCCOMB_X21_Y20_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.627 ns; Loc. = LCCOMB_X21_Y20_N18; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|op_1~5'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~3 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.085 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|op_1~6 5 COMB LCCOMB_X21_Y20_N20 1 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 2.085 ns; Loc. = LCCOMB_X21_Y20_N20; Fanout = 1; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|op_1~6'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~5 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.530 ns) + CELL(0.521 ns) 3.136 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result3w~2 6 COMB LCCOMB_X20_Y20_N30 1 " "Info: 6: + IC(0.530 ns) + CELL(0.521 ns) = 3.136 ns; Loc. = LCCOMB_X20_Y20_N30; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result3w~2'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~6 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result3w~2 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 3.604 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result3w~3 7 COMB LCCOMB_X20_Y20_N16 1 " "Info: 7: + IC(0.290 ns) + CELL(0.178 ns) = 3.604 ns; Loc. = LCCOMB_X20_Y20_N16; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result3w~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result3w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result3w~3 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.278 ns) 4.175 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result3w~4 8 COMB LCCOMB_X20_Y20_N26 6 " "Info: 8: + IC(0.293 ns) + CELL(0.278 ns) = 4.175 ns; Loc. = LCCOMB_X20_Y20_N26; Fanout = 6; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result3w~4'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result3w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result3w~4 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.832 ns) + CELL(2.986 ns) 9.993 ns result\[3\] 9 PIN PIN_T11 0 " "Info: 9: + IC(2.832 ns) + CELL(2.986 ns) = 9.993 ns; Loc. = PIN_T11; Fanout = 0; PIN Node = 'result\[3\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "5.818 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result3w~4 result[3] } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 880 2480 2656 896 "result\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.177 ns ( 51.81 % ) " "Info: Total cell delay = 5.177 ns ( 51.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.816 ns ( 48.19 % ) " "Info: Total interconnect delay = 4.816 ns ( 48.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "9.993 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~1 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~3 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~5 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~6 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result3w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result3w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result3w~4 result[3] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "9.993 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~1 {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~3 {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~5 {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~6 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result3w~2 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result3w~3 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result3w~4 {} result[3] {} } { 0.000ns 0.871ns 0.000ns 0.000ns 0.000ns 0.530ns 0.290ns 0.293ns 2.832ns } { 0.000ns 0.596ns 0.080ns 0.080ns 0.458ns 0.521ns 0.178ns 0.278ns 2.986ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "9.993 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~1 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~3 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~5 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~6 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result3w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result3w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result3w~4 result[3] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "9.993 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~1 {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~3 {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~5 {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~6 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result3w~2 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result3w~3 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result3w~4 {} result[3] {} } { 0.000ns 0.871ns 0.000ns 0.000ns 0.000ns 0.530ns 0.290ns 0.293ns 2.832ns } { 0.000ns 0.596ns 0.080ns 0.080ns 0.458ns 0.521ns 0.178ns 0.278ns 2.986ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] SP\[3\] clk -3.933 ns register " "Info: th for register \"PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (data pin = \"SP\[3\]\", clock pin = \"clk\") is -3.933 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.829 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 82 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 82; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.602 ns) 2.829 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X16_Y20_N7 1 " "Info: 3: + IC(0.963 ns) + CELL(0.602 ns) = 2.829 ns; Loc. = LCFF_X16_Y20_N7; Fanout = 1; REG Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { clk~clkctrl PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.55 % ) " "Info: Total cell delay = 1.628 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.201 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.201 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { clk clk~clkctrl PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { clk {} clk~combout {} clk~clkctrl {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.238ns 0.963ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.048 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.048 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns SP\[3\] 1 PIN PIN_F1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_F1; Fanout = 1; PIN Node = 'SP\[3\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[3] } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "SP\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.557 ns) + CELL(0.521 ns) 6.952 ns PC:inst6\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[3\]~19 2 COMB LCCOMB_X16_Y20_N6 2 " "Info: 2: + IC(5.557 ns) + CELL(0.521 ns) = 6.952 ns; Loc. = LCCOMB_X16_Y20_N6; Fanout = 2; COMB Node = 'PC:inst6\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[3\]~19'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.078 ns" { SP[3] PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[3]~19 } "NODE_NAME" } } { "db/mux_73e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_73e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.048 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X16_Y20_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.048 ns; Loc. = LCFF_X16_Y20_N7; Fanout = 1; REG Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[3]~19 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.491 ns ( 21.15 % ) " "Info: Total cell delay = 1.491 ns ( 21.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.557 ns ( 78.85 % ) " "Info: Total interconnect delay = 5.557 ns ( 78.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "7.048 ns" { SP[3] PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[3]~19 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "7.048 ns" { SP[3] {} SP[3]~combout {} PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[3]~19 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 5.557ns 0.000ns } { 0.000ns 0.874ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { clk clk~clkctrl PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { clk {} clk~combout {} clk~clkctrl {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.238ns 0.963ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "7.048 ns" { SP[3] PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[3]~19 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "7.048 ns" { SP[3] {} SP[3]~combout {} PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[3]~19 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 5.557ns 0.000ns } { 0.000ns 0.874ns 0.521ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 21 12:25:26 2017 " "Info: Processing ended: Thu Sep 21 12:25:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
