# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir sim_build -DCOCOTB_SIM=1 --top-module ChipInterface --vpi --public-flat-rw --prefix Vtop -o Vtop -LDFLAGS -Wl,-rpath,/mnt/c/Users/Andre/Downloads/18224/oss-cad-suite/lib/python3.8/site-packages/cocotb-2.0.0.dev0-py3.8-linux-x86_64.egg/cocotb/libs -L/mnt/c/Users/Andre/Downloads/18224/oss-cad-suite/lib/python3.8/site-packages/cocotb-2.0.0.dev0-py3.8-linux-x86_64.egg/cocotb/libs -lcocotbvpi_verilator --trace --trace-structs -Wno-fatal --timescale 1ns/1ps /mnt/c/Users/Andre/Downloads/18224/Project/tests/top/../../ChipInterface.v /mnt/c/Users/Andre/Downloads/18224/Project/tests/top/../../imu.v /mnt/c/Users/Andre/Downloads/18224/Project/tests/top/../../library.v /mnt/c/Users/Andre/Downloads/18224/Project/tests/top/../../particle.v /mnt/c/Users/Andre/Downloads/18224/Project/tests/top/../../physics.v /mnt/c/Users/Andre/Downloads/18224/Project/tests/top/../../pll.v /mnt/c/Users/Andre/Downloads/18224/Project/tests/top/../../spi.v /mnt/c/Users/Andre/Downloads/18224/Project/tests/top/../../ws2812.v /mnt/c/Users/Andre/Downloads/18224/oss-cad-suite/share/yosys/ecp5/cells_bb.v /mnt/c/Users/Andre/Downloads/18224/oss-cad-suite/lib/python3.8/site-packages/cocotb-2.0.0.dev0-py3.8-linux-x86_64.egg/cocotb/share/lib/verilator/verilator.cpp"
S      1045 25332747904232085  1744748610   321194300  1744748610   321194300 "/mnt/c/Users/Andre/Downloads/18224/Project/tests/top/../../ChipInterface.v"
S      3582 1407374883624516  1744748610   326193100  1744748610   326193100 "/mnt/c/Users/Andre/Downloads/18224/Project/tests/top/../../imu.v"
S       688 56576470318863816  1744748610   329194200  1744748610   329194200 "/mnt/c/Users/Andre/Downloads/18224/Project/tests/top/../../library.v"
S      7571 9851624184893287  1744748610   337696300  1744748610   337696300 "/mnt/c/Users/Andre/Downloads/18224/Project/tests/top/../../particle.v"
S      4886 844424930149154  1744748610   342802400  1744748610   342802400 "/mnt/c/Users/Andre/Downloads/18224/Project/tests/top/../../physics.v"
S       924 1407374883624529  1744748610   345802200  1744748610   345802200 "/mnt/c/Users/Andre/Downloads/18224/Project/tests/top/../../pll.v"
S      3936 4503599627423034  1744748610   351802300  1744748610   351802300 "/mnt/c/Users/Andre/Downloads/18224/Project/tests/top/../../spi.v"
S      3837 5910974511197674  1744748610   356990500  1744748610   356990500 "/mnt/c/Users/Andre/Downloads/18224/Project/tests/top/../../ws2812.v"
S  12273728 3096224744329404  1737919164   828777900  1701827206           0 "/mnt/c/Users/Andre/Downloads/18224/oss-cad-suite/libexec/verilator_bin"
S      4942 1125899907452312  1738265410   616317800  1701828715           0 "/mnt/c/Users/Andre/Downloads/18224/oss-cad-suite/share/verilator/include/verilated_std.sv"
S     36560 21673573206986374  1738965068   482925900  1738965068   477126700 "/mnt/c/Users/Andre/Downloads/18224/oss-cad-suite/share/yosys/ecp5/cells_bb.v"
T      4939 7318349394693263  1744748648   578379700  1744748648   578379700 "sim_build/Vtop.cpp"
T      3516 2533274790612108  1744748648   575401300  1744748648   575401300 "sim_build/Vtop.h"
T      2450 15199648742591822  1744748648   634401300  1744748648   634401300 "sim_build/Vtop.mk"
T      2777 27866022694571138  1744748648   573378800  1744748648   573378800 "sim_build/Vtop__ConstPool_0.cpp"
T       669 10414574138510346  1744748648   571381000  1744748648   571381000 "sim_build/Vtop__Dpi.cpp"
T       520 2251799813901321  1744748648   569381800  1744748648   569381800 "sim_build/Vtop__Dpi.h"
T    102493 20829148276802054  1744748648   566201300  1744748648   566201300 "sim_build/Vtop__Syms.cpp"
T      2688 38843546786286599  1744748648   568383700  1744748648   568383700 "sim_build/Vtop__Syms.h"
T     40502 14918173765881161  1744748648   630402400  1744748648   630402400 "sim_build/Vtop__Trace__0.cpp"
T    118004 1970324837190984  1744748648   628941500  1744748648   628941500 "sim_build/Vtop__Trace__0__Slow.cpp"
T     40070 18858823439830248  1744748648   581380700  1744748648   581380700 "sim_build/Vtop___024root.h"
T      1877 5629499534429506  1744748648   592911600  1744748648   592911600 "sim_build/Vtop___024root__DepSet_h84412442__0.cpp"
T       838 23362423067200822  1744748648   584834200  1744748648   584834200 "sim_build/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T    552704 16888498602855747  1744748648   604988600  1744748648   604988600 "sim_build/Vtop___024root__DepSet_heccd7ead__0.cpp"
T     73518 2251799813901632  1744748648   587199200  1744748648   587199200 "sim_build/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T    715988 8162774324825413  1744748648   622141000  1744748648   622141000 "sim_build/Vtop___024root__DepSet_heccd7ead__1.cpp"
T     61326 84161018036522705  1744748648   624683100  1744748648   624683100 "sim_build/Vtop___024root__DepSet_heccd7ead__2.cpp"
T      7791 10414574138510573  1744748648   583386900  1744748648   583386900 "sim_build/Vtop___024root__Slow.cpp"
T       711 2251799813901541  1744748648   579382100  1744748648   579382100 "sim_build/Vtop__pch.h"
T      1547 11540474045353296  1744748648   634401300  1744748648   634401300 "sim_build/Vtop__ver.d"
T         0        0  1744748648   636856200  1744748648   636856200 "sim_build/Vtop__verFiles.dat"
T      1828 1688849860480331  1744748648   632928100  1744748648   632928100 "sim_build/Vtop_classes.mk"
