# Digital VLSI Soc Design and Planning

>2 Week Workshop on Digital VLSI SoC Design and Planning organised by VSD in collaboration with NASSSCOM

## DAY 1 - Inception of open-source EDA, OpenLANE and Sky130 PDK

### THEORY

#### 
![Arduino board](https://github.com/user-attachments/assets/9ab077bc-5821-4465-b371-93d523bd1df1)

### LAB

## Day 2 - Good floorplan VS Bad floorplan and Introduction to library cells

### THEORY


### LAB

## Day 3 - Design library cell using Magic Layout and Ngspice characterization

### THEORY


### LAB

## Day 4 - Pre-layout Timing Analysis and Importance of Good Clock Tree

### THEORY


### LAB


## Day 5 - Final Steps for RTL2GDS using triton Route and openSta

### THEORY



#### LAB



