
BallGameGyro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008484  080001b0  080001b0  000101b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d14  08008634  08008634  00018634  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a348  0800a348  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  0800a348  0800a348  0001a348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a350  0800a350  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a350  0800a350  0001a350  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a354  0800a354  0001a354  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  0800a358  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000663c  20000010  0800a368  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000664c  0800a368  0002664c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cc2b  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000039f0  00000000  00000000  0003cc6b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000019a8  00000000  00000000  00040660  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000017f8  00000000  00000000  00042008  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00027f34  00000000  00000000  00043800  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000156bd  00000000  00000000  0006b734  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e83d3  00000000  00000000  00080df1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001691c4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f80  00000000  00000000  00169240  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000010 	.word	0x20000010
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800861c 	.word	0x0800861c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000014 	.word	0x20000014
 80001ec:	0800861c 	.word	0x0800861c

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	; 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800032e:	f1a4 0401 	sub.w	r4, r4, #1
 8000332:	d1e9      	bne.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__aeabi_d2f>:
 800098c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000990:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000994:	bf24      	itt	cs
 8000996:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800099a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800099e:	d90d      	bls.n	80009bc <__aeabi_d2f+0x30>
 80009a0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009a4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009a8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009ac:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009b0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009b4:	bf08      	it	eq
 80009b6:	f020 0001 	biceq.w	r0, r0, #1
 80009ba:	4770      	bx	lr
 80009bc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009c0:	d121      	bne.n	8000a06 <__aeabi_d2f+0x7a>
 80009c2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009c6:	bfbc      	itt	lt
 80009c8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009cc:	4770      	bxlt	lr
 80009ce:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009d2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009d6:	f1c2 0218 	rsb	r2, r2, #24
 80009da:	f1c2 0c20 	rsb	ip, r2, #32
 80009de:	fa10 f30c 	lsls.w	r3, r0, ip
 80009e2:	fa20 f002 	lsr.w	r0, r0, r2
 80009e6:	bf18      	it	ne
 80009e8:	f040 0001 	orrne.w	r0, r0, #1
 80009ec:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009f0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009f4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009f8:	ea40 000c 	orr.w	r0, r0, ip
 80009fc:	fa23 f302 	lsr.w	r3, r3, r2
 8000a00:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a04:	e7cc      	b.n	80009a0 <__aeabi_d2f+0x14>
 8000a06:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a0a:	d107      	bne.n	8000a1c <__aeabi_d2f+0x90>
 8000a0c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a10:	bf1e      	ittt	ne
 8000a12:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a16:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a1a:	4770      	bxne	lr
 8000a1c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a20:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a24:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop

08000a2c <__aeabi_uldivmod>:
 8000a2c:	b953      	cbnz	r3, 8000a44 <__aeabi_uldivmod+0x18>
 8000a2e:	b94a      	cbnz	r2, 8000a44 <__aeabi_uldivmod+0x18>
 8000a30:	2900      	cmp	r1, #0
 8000a32:	bf08      	it	eq
 8000a34:	2800      	cmpeq	r0, #0
 8000a36:	bf1c      	itt	ne
 8000a38:	f04f 31ff 	movne.w	r1, #4294967295
 8000a3c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a40:	f000 b972 	b.w	8000d28 <__aeabi_idiv0>
 8000a44:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a48:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a4c:	f000 f806 	bl	8000a5c <__udivmoddi4>
 8000a50:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a58:	b004      	add	sp, #16
 8000a5a:	4770      	bx	lr

08000a5c <__udivmoddi4>:
 8000a5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a60:	9e08      	ldr	r6, [sp, #32]
 8000a62:	4604      	mov	r4, r0
 8000a64:	4688      	mov	r8, r1
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d14b      	bne.n	8000b02 <__udivmoddi4+0xa6>
 8000a6a:	428a      	cmp	r2, r1
 8000a6c:	4615      	mov	r5, r2
 8000a6e:	d967      	bls.n	8000b40 <__udivmoddi4+0xe4>
 8000a70:	fab2 f282 	clz	r2, r2
 8000a74:	b14a      	cbz	r2, 8000a8a <__udivmoddi4+0x2e>
 8000a76:	f1c2 0720 	rsb	r7, r2, #32
 8000a7a:	fa01 f302 	lsl.w	r3, r1, r2
 8000a7e:	fa20 f707 	lsr.w	r7, r0, r7
 8000a82:	4095      	lsls	r5, r2
 8000a84:	ea47 0803 	orr.w	r8, r7, r3
 8000a88:	4094      	lsls	r4, r2
 8000a8a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000a8e:	0c23      	lsrs	r3, r4, #16
 8000a90:	fbb8 f7fe 	udiv	r7, r8, lr
 8000a94:	fa1f fc85 	uxth.w	ip, r5
 8000a98:	fb0e 8817 	mls	r8, lr, r7, r8
 8000a9c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000aa0:	fb07 f10c 	mul.w	r1, r7, ip
 8000aa4:	4299      	cmp	r1, r3
 8000aa6:	d909      	bls.n	8000abc <__udivmoddi4+0x60>
 8000aa8:	18eb      	adds	r3, r5, r3
 8000aaa:	f107 30ff 	add.w	r0, r7, #4294967295
 8000aae:	f080 811b 	bcs.w	8000ce8 <__udivmoddi4+0x28c>
 8000ab2:	4299      	cmp	r1, r3
 8000ab4:	f240 8118 	bls.w	8000ce8 <__udivmoddi4+0x28c>
 8000ab8:	3f02      	subs	r7, #2
 8000aba:	442b      	add	r3, r5
 8000abc:	1a5b      	subs	r3, r3, r1
 8000abe:	b2a4      	uxth	r4, r4
 8000ac0:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ac4:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ac8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000acc:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ad0:	45a4      	cmp	ip, r4
 8000ad2:	d909      	bls.n	8000ae8 <__udivmoddi4+0x8c>
 8000ad4:	192c      	adds	r4, r5, r4
 8000ad6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ada:	f080 8107 	bcs.w	8000cec <__udivmoddi4+0x290>
 8000ade:	45a4      	cmp	ip, r4
 8000ae0:	f240 8104 	bls.w	8000cec <__udivmoddi4+0x290>
 8000ae4:	3802      	subs	r0, #2
 8000ae6:	442c      	add	r4, r5
 8000ae8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000aec:	eba4 040c 	sub.w	r4, r4, ip
 8000af0:	2700      	movs	r7, #0
 8000af2:	b11e      	cbz	r6, 8000afc <__udivmoddi4+0xa0>
 8000af4:	40d4      	lsrs	r4, r2
 8000af6:	2300      	movs	r3, #0
 8000af8:	e9c6 4300 	strd	r4, r3, [r6]
 8000afc:	4639      	mov	r1, r7
 8000afe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b02:	428b      	cmp	r3, r1
 8000b04:	d909      	bls.n	8000b1a <__udivmoddi4+0xbe>
 8000b06:	2e00      	cmp	r6, #0
 8000b08:	f000 80eb 	beq.w	8000ce2 <__udivmoddi4+0x286>
 8000b0c:	2700      	movs	r7, #0
 8000b0e:	e9c6 0100 	strd	r0, r1, [r6]
 8000b12:	4638      	mov	r0, r7
 8000b14:	4639      	mov	r1, r7
 8000b16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b1a:	fab3 f783 	clz	r7, r3
 8000b1e:	2f00      	cmp	r7, #0
 8000b20:	d147      	bne.n	8000bb2 <__udivmoddi4+0x156>
 8000b22:	428b      	cmp	r3, r1
 8000b24:	d302      	bcc.n	8000b2c <__udivmoddi4+0xd0>
 8000b26:	4282      	cmp	r2, r0
 8000b28:	f200 80fa 	bhi.w	8000d20 <__udivmoddi4+0x2c4>
 8000b2c:	1a84      	subs	r4, r0, r2
 8000b2e:	eb61 0303 	sbc.w	r3, r1, r3
 8000b32:	2001      	movs	r0, #1
 8000b34:	4698      	mov	r8, r3
 8000b36:	2e00      	cmp	r6, #0
 8000b38:	d0e0      	beq.n	8000afc <__udivmoddi4+0xa0>
 8000b3a:	e9c6 4800 	strd	r4, r8, [r6]
 8000b3e:	e7dd      	b.n	8000afc <__udivmoddi4+0xa0>
 8000b40:	b902      	cbnz	r2, 8000b44 <__udivmoddi4+0xe8>
 8000b42:	deff      	udf	#255	; 0xff
 8000b44:	fab2 f282 	clz	r2, r2
 8000b48:	2a00      	cmp	r2, #0
 8000b4a:	f040 808f 	bne.w	8000c6c <__udivmoddi4+0x210>
 8000b4e:	1b49      	subs	r1, r1, r5
 8000b50:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b54:	fa1f f885 	uxth.w	r8, r5
 8000b58:	2701      	movs	r7, #1
 8000b5a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000b5e:	0c23      	lsrs	r3, r4, #16
 8000b60:	fb0e 111c 	mls	r1, lr, ip, r1
 8000b64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b68:	fb08 f10c 	mul.w	r1, r8, ip
 8000b6c:	4299      	cmp	r1, r3
 8000b6e:	d907      	bls.n	8000b80 <__udivmoddi4+0x124>
 8000b70:	18eb      	adds	r3, r5, r3
 8000b72:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000b76:	d202      	bcs.n	8000b7e <__udivmoddi4+0x122>
 8000b78:	4299      	cmp	r1, r3
 8000b7a:	f200 80cd 	bhi.w	8000d18 <__udivmoddi4+0x2bc>
 8000b7e:	4684      	mov	ip, r0
 8000b80:	1a59      	subs	r1, r3, r1
 8000b82:	b2a3      	uxth	r3, r4
 8000b84:	fbb1 f0fe 	udiv	r0, r1, lr
 8000b88:	fb0e 1410 	mls	r4, lr, r0, r1
 8000b8c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000b90:	fb08 f800 	mul.w	r8, r8, r0
 8000b94:	45a0      	cmp	r8, r4
 8000b96:	d907      	bls.n	8000ba8 <__udivmoddi4+0x14c>
 8000b98:	192c      	adds	r4, r5, r4
 8000b9a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b9e:	d202      	bcs.n	8000ba6 <__udivmoddi4+0x14a>
 8000ba0:	45a0      	cmp	r8, r4
 8000ba2:	f200 80b6 	bhi.w	8000d12 <__udivmoddi4+0x2b6>
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	eba4 0408 	sub.w	r4, r4, r8
 8000bac:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bb0:	e79f      	b.n	8000af2 <__udivmoddi4+0x96>
 8000bb2:	f1c7 0c20 	rsb	ip, r7, #32
 8000bb6:	40bb      	lsls	r3, r7
 8000bb8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000bbc:	ea4e 0e03 	orr.w	lr, lr, r3
 8000bc0:	fa01 f407 	lsl.w	r4, r1, r7
 8000bc4:	fa20 f50c 	lsr.w	r5, r0, ip
 8000bc8:	fa21 f30c 	lsr.w	r3, r1, ip
 8000bcc:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000bd0:	4325      	orrs	r5, r4
 8000bd2:	fbb3 f9f8 	udiv	r9, r3, r8
 8000bd6:	0c2c      	lsrs	r4, r5, #16
 8000bd8:	fb08 3319 	mls	r3, r8, r9, r3
 8000bdc:	fa1f fa8e 	uxth.w	sl, lr
 8000be0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000be4:	fb09 f40a 	mul.w	r4, r9, sl
 8000be8:	429c      	cmp	r4, r3
 8000bea:	fa02 f207 	lsl.w	r2, r2, r7
 8000bee:	fa00 f107 	lsl.w	r1, r0, r7
 8000bf2:	d90b      	bls.n	8000c0c <__udivmoddi4+0x1b0>
 8000bf4:	eb1e 0303 	adds.w	r3, lr, r3
 8000bf8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000bfc:	f080 8087 	bcs.w	8000d0e <__udivmoddi4+0x2b2>
 8000c00:	429c      	cmp	r4, r3
 8000c02:	f240 8084 	bls.w	8000d0e <__udivmoddi4+0x2b2>
 8000c06:	f1a9 0902 	sub.w	r9, r9, #2
 8000c0a:	4473      	add	r3, lr
 8000c0c:	1b1b      	subs	r3, r3, r4
 8000c0e:	b2ad      	uxth	r5, r5
 8000c10:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c14:	fb08 3310 	mls	r3, r8, r0, r3
 8000c18:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000c1c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000c20:	45a2      	cmp	sl, r4
 8000c22:	d908      	bls.n	8000c36 <__udivmoddi4+0x1da>
 8000c24:	eb1e 0404 	adds.w	r4, lr, r4
 8000c28:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c2c:	d26b      	bcs.n	8000d06 <__udivmoddi4+0x2aa>
 8000c2e:	45a2      	cmp	sl, r4
 8000c30:	d969      	bls.n	8000d06 <__udivmoddi4+0x2aa>
 8000c32:	3802      	subs	r0, #2
 8000c34:	4474      	add	r4, lr
 8000c36:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c3a:	fba0 8902 	umull	r8, r9, r0, r2
 8000c3e:	eba4 040a 	sub.w	r4, r4, sl
 8000c42:	454c      	cmp	r4, r9
 8000c44:	46c2      	mov	sl, r8
 8000c46:	464b      	mov	r3, r9
 8000c48:	d354      	bcc.n	8000cf4 <__udivmoddi4+0x298>
 8000c4a:	d051      	beq.n	8000cf0 <__udivmoddi4+0x294>
 8000c4c:	2e00      	cmp	r6, #0
 8000c4e:	d069      	beq.n	8000d24 <__udivmoddi4+0x2c8>
 8000c50:	ebb1 050a 	subs.w	r5, r1, sl
 8000c54:	eb64 0403 	sbc.w	r4, r4, r3
 8000c58:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000c5c:	40fd      	lsrs	r5, r7
 8000c5e:	40fc      	lsrs	r4, r7
 8000c60:	ea4c 0505 	orr.w	r5, ip, r5
 8000c64:	e9c6 5400 	strd	r5, r4, [r6]
 8000c68:	2700      	movs	r7, #0
 8000c6a:	e747      	b.n	8000afc <__udivmoddi4+0xa0>
 8000c6c:	f1c2 0320 	rsb	r3, r2, #32
 8000c70:	fa20 f703 	lsr.w	r7, r0, r3
 8000c74:	4095      	lsls	r5, r2
 8000c76:	fa01 f002 	lsl.w	r0, r1, r2
 8000c7a:	fa21 f303 	lsr.w	r3, r1, r3
 8000c7e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c82:	4338      	orrs	r0, r7
 8000c84:	0c01      	lsrs	r1, r0, #16
 8000c86:	fbb3 f7fe 	udiv	r7, r3, lr
 8000c8a:	fa1f f885 	uxth.w	r8, r5
 8000c8e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000c92:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c96:	fb07 f308 	mul.w	r3, r7, r8
 8000c9a:	428b      	cmp	r3, r1
 8000c9c:	fa04 f402 	lsl.w	r4, r4, r2
 8000ca0:	d907      	bls.n	8000cb2 <__udivmoddi4+0x256>
 8000ca2:	1869      	adds	r1, r5, r1
 8000ca4:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ca8:	d22f      	bcs.n	8000d0a <__udivmoddi4+0x2ae>
 8000caa:	428b      	cmp	r3, r1
 8000cac:	d92d      	bls.n	8000d0a <__udivmoddi4+0x2ae>
 8000cae:	3f02      	subs	r7, #2
 8000cb0:	4429      	add	r1, r5
 8000cb2:	1acb      	subs	r3, r1, r3
 8000cb4:	b281      	uxth	r1, r0
 8000cb6:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cba:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cbe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cc2:	fb00 f308 	mul.w	r3, r0, r8
 8000cc6:	428b      	cmp	r3, r1
 8000cc8:	d907      	bls.n	8000cda <__udivmoddi4+0x27e>
 8000cca:	1869      	adds	r1, r5, r1
 8000ccc:	f100 3cff 	add.w	ip, r0, #4294967295
 8000cd0:	d217      	bcs.n	8000d02 <__udivmoddi4+0x2a6>
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d915      	bls.n	8000d02 <__udivmoddi4+0x2a6>
 8000cd6:	3802      	subs	r0, #2
 8000cd8:	4429      	add	r1, r5
 8000cda:	1ac9      	subs	r1, r1, r3
 8000cdc:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000ce0:	e73b      	b.n	8000b5a <__udivmoddi4+0xfe>
 8000ce2:	4637      	mov	r7, r6
 8000ce4:	4630      	mov	r0, r6
 8000ce6:	e709      	b.n	8000afc <__udivmoddi4+0xa0>
 8000ce8:	4607      	mov	r7, r0
 8000cea:	e6e7      	b.n	8000abc <__udivmoddi4+0x60>
 8000cec:	4618      	mov	r0, r3
 8000cee:	e6fb      	b.n	8000ae8 <__udivmoddi4+0x8c>
 8000cf0:	4541      	cmp	r1, r8
 8000cf2:	d2ab      	bcs.n	8000c4c <__udivmoddi4+0x1f0>
 8000cf4:	ebb8 0a02 	subs.w	sl, r8, r2
 8000cf8:	eb69 020e 	sbc.w	r2, r9, lr
 8000cfc:	3801      	subs	r0, #1
 8000cfe:	4613      	mov	r3, r2
 8000d00:	e7a4      	b.n	8000c4c <__udivmoddi4+0x1f0>
 8000d02:	4660      	mov	r0, ip
 8000d04:	e7e9      	b.n	8000cda <__udivmoddi4+0x27e>
 8000d06:	4618      	mov	r0, r3
 8000d08:	e795      	b.n	8000c36 <__udivmoddi4+0x1da>
 8000d0a:	4667      	mov	r7, ip
 8000d0c:	e7d1      	b.n	8000cb2 <__udivmoddi4+0x256>
 8000d0e:	4681      	mov	r9, r0
 8000d10:	e77c      	b.n	8000c0c <__udivmoddi4+0x1b0>
 8000d12:	3802      	subs	r0, #2
 8000d14:	442c      	add	r4, r5
 8000d16:	e747      	b.n	8000ba8 <__udivmoddi4+0x14c>
 8000d18:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d1c:	442b      	add	r3, r5
 8000d1e:	e72f      	b.n	8000b80 <__udivmoddi4+0x124>
 8000d20:	4638      	mov	r0, r7
 8000d22:	e708      	b.n	8000b36 <__udivmoddi4+0xda>
 8000d24:	4637      	mov	r7, r6
 8000d26:	e6e9      	b.n	8000afc <__udivmoddi4+0xa0>

08000d28 <__aeabi_idiv0>:
 8000d28:	4770      	bx	lr
 8000d2a:	bf00      	nop

08000d2c <ball_ctrl_init>:
 */
#include "ball_control.h"

// Inicjalizacja srtruktury do zarządzania pozycją i fizyką piłki
void ball_ctrl_init(Ball_control_data *ball_data, uint16_t X_start_pos, uint16_t Y_start_pos)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
 8000d34:	460b      	mov	r3, r1
 8000d36:	807b      	strh	r3, [r7, #2]
 8000d38:	4613      	mov	r3, r2
 8000d3a:	803b      	strh	r3, [r7, #0]
	ball_ctrl_restetDrift(ball_data);
 8000d3c:	6878      	ldr	r0, [r7, #4]
 8000d3e:	f000 f81c 	bl	8000d7a <ball_ctrl_restetDrift>
	ball_data->X_screen_pos = X_start_pos;
 8000d42:	887b      	ldrh	r3, [r7, #2]
 8000d44:	ee07 3a90 	vmov	s15, r3
 8000d48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	edc3 7a03 	vstr	s15, [r3, #12]
	ball_data->Y_screen_pos = Y_start_pos;
 8000d52:	883b      	ldrh	r3, [r7, #0]
 8000d54:	ee07 3a90 	vmov	s15, r3
 8000d58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	edc3 7a04 	vstr	s15, [r3, #16]
	ball_data->X_screen_speed = 0;
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	f04f 0200 	mov.w	r2, #0
 8000d68:	615a      	str	r2, [r3, #20]
	ball_data->Y_screen_speed = 0;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	f04f 0200 	mov.w	r2, #0
 8000d70:	619a      	str	r2, [r3, #24]
}
 8000d72:	bf00      	nop
 8000d74:	3708      	adds	r7, #8
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}

08000d7a <ball_ctrl_restetDrift>:

// Usuwanie dryftu powstałęgo przy całkowaniu pedkości obrotowych
void ball_ctrl_restetDrift(Ball_control_data *ball_data)
{
 8000d7a:	b480      	push	{r7}
 8000d7c:	b083      	sub	sp, #12
 8000d7e:	af00      	add	r7, sp, #0
 8000d80:	6078      	str	r0, [r7, #4]
	ball_data->ctrlX_angle = 0;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	f04f 0200 	mov.w	r2, #0
 8000d88:	601a      	str	r2, [r3, #0]
	ball_data->ctrlY_angle = 0;
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	f04f 0200 	mov.w	r2, #0
 8000d90:	605a      	str	r2, [r3, #4]
	ball_data->ctrlY_angle = 0;
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	f04f 0200 	mov.w	r2, #0
 8000d98:	605a      	str	r2, [r3, #4]
}
 8000d9a:	bf00      	nop
 8000d9c:	370c      	adds	r7, #12
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
	...

08000da8 <ball_update_ctrl_angles>:
 * int delta_time_ms - czas jaki upłyną od poprzedniego pomiaru wyrażony w milisekundach
 * L3GD20 *L3GD20_data - wskaźnik do struktury z danymi odczytu żyroskoou
 * Ball_control_data *ball_data - wskaźnik do struktury zarządzającej pozycją piłki.
 */
void ball_update_ctrl_angles(Ball_control_data *ball_data, L3GD20 *L3GD20_data, int delta_time_ms)
{
 8000da8:	b590      	push	{r4, r7, lr}
 8000daa:	b087      	sub	sp, #28
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	60f8      	str	r0, [r7, #12]
 8000db0:	60b9      	str	r1, [r7, #8]
 8000db2:	607a      	str	r2, [r7, #4]
	float delta_time = delta_time_ms / 1000.0;
 8000db4:	6878      	ldr	r0, [r7, #4]
 8000db6:	f7ff fb6d 	bl	8000494 <__aeabi_i2d>
 8000dba:	f04f 0200 	mov.w	r2, #0
 8000dbe:	4b1e      	ldr	r3, [pc, #120]	; (8000e38 <ball_update_ctrl_angles+0x90>)
 8000dc0:	f7ff fcfc 	bl	80007bc <__aeabi_ddiv>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	460c      	mov	r4, r1
 8000dc8:	4618      	mov	r0, r3
 8000dca:	4621      	mov	r1, r4
 8000dcc:	f7ff fdde 	bl	800098c <__aeabi_d2f>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	617b      	str	r3, [r7, #20]
	ball_data->ctrlX_angle += L3GD20_data->X_val * delta_time;
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	ed93 7a00 	vldr	s14, [r3]
 8000dda:	68bb      	ldr	r3, [r7, #8]
 8000ddc:	edd3 6a03 	vldr	s13, [r3, #12]
 8000de0:	edd7 7a05 	vldr	s15, [r7, #20]
 8000de4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000de8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	edc3 7a00 	vstr	s15, [r3]
	ball_data->ctrlY_angle += L3GD20_data->Y_val * delta_time;
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	ed93 7a01 	vldr	s14, [r3, #4]
 8000df8:	68bb      	ldr	r3, [r7, #8]
 8000dfa:	edd3 6a04 	vldr	s13, [r3, #16]
 8000dfe:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e02:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	edc3 7a01 	vstr	s15, [r3, #4]
	ball_data->ctrlZ_angle += L3GD20_data->Z_val * delta_time;
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	ed93 7a02 	vldr	s14, [r3, #8]
 8000e16:	68bb      	ldr	r3, [r7, #8]
 8000e18:	edd3 6a05 	vldr	s13, [r3, #20]
 8000e1c:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8000e2e:	bf00      	nop
 8000e30:	371c      	adds	r7, #28
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd90      	pop	{r4, r7, pc}
 8000e36:	bf00      	nop
 8000e38:	408f4000 	.word	0x408f4000
 8000e3c:	00000000 	.word	0x00000000

08000e40 <ball_update_pos>:
/*
 * Ball_control_data *ball_data - wskaźnik do struktury zarządzającej pozycją piłki.
 * int delta_time_ms - czas jaki upłyną od poprzedniego pomiaru wyrażony w milisekundach
 */
void ball_update_pos(Ball_control_data *ball_data, int delta_time_ms)
{
 8000e40:	b590      	push	{r4, r7, lr}
 8000e42:	ed2d 8b02 	vpush	{d8}
 8000e46:	b087      	sub	sp, #28
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
 8000e4c:	6039      	str	r1, [r7, #0]
	float delta_time = delta_time_ms / 1000.0;
 8000e4e:	6838      	ldr	r0, [r7, #0]
 8000e50:	f7ff fb20 	bl	8000494 <__aeabi_i2d>
 8000e54:	f04f 0200 	mov.w	r2, #0
 8000e58:	4b6f      	ldr	r3, [pc, #444]	; (8001018 <ball_update_pos+0x1d8>)
 8000e5a:	f7ff fcaf 	bl	80007bc <__aeabi_ddiv>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	460c      	mov	r4, r1
 8000e62:	4618      	mov	r0, r3
 8000e64:	4621      	mov	r1, r4
 8000e66:	f7ff fd91 	bl	800098c <__aeabi_d2f>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	617b      	str	r3, [r7, #20]
	float X_radAngle = (ball_data->ctrlX_angle * PI_CONST / 180.0);				// Wyrażenie orientacji w radianch
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	4618      	mov	r0, r3
 8000e74:	f7ff fb20 	bl	80004b8 <__aeabi_f2d>
 8000e78:	a365      	add	r3, pc, #404	; (adr r3, 8001010 <ball_update_pos+0x1d0>)
 8000e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e7e:	f7ff fb73 	bl	8000568 <__aeabi_dmul>
 8000e82:	4603      	mov	r3, r0
 8000e84:	460c      	mov	r4, r1
 8000e86:	4618      	mov	r0, r3
 8000e88:	4621      	mov	r1, r4
 8000e8a:	f04f 0200 	mov.w	r2, #0
 8000e8e:	4b63      	ldr	r3, [pc, #396]	; (800101c <ball_update_pos+0x1dc>)
 8000e90:	f7ff fc94 	bl	80007bc <__aeabi_ddiv>
 8000e94:	4603      	mov	r3, r0
 8000e96:	460c      	mov	r4, r1
 8000e98:	4618      	mov	r0, r3
 8000e9a:	4621      	mov	r1, r4
 8000e9c:	f7ff fd76 	bl	800098c <__aeabi_d2f>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	613b      	str	r3, [r7, #16]
	float Y_radAngle = (ball_data->ctrlY_angle * PI_CONST / 180.0);				// dla osi X i Y
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f7ff fb05 	bl	80004b8 <__aeabi_f2d>
 8000eae:	a358      	add	r3, pc, #352	; (adr r3, 8001010 <ball_update_pos+0x1d0>)
 8000eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eb4:	f7ff fb58 	bl	8000568 <__aeabi_dmul>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	460c      	mov	r4, r1
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	4621      	mov	r1, r4
 8000ec0:	f04f 0200 	mov.w	r2, #0
 8000ec4:	4b55      	ldr	r3, [pc, #340]	; (800101c <ball_update_pos+0x1dc>)
 8000ec6:	f7ff fc79 	bl	80007bc <__aeabi_ddiv>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	460c      	mov	r4, r1
 8000ece:	4618      	mov	r0, r3
 8000ed0:	4621      	mov	r1, r4
 8000ed2:	f7ff fd5b 	bl	800098c <__aeabi_d2f>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	60fb      	str	r3, [r7, #12]

	ball_data->X_screen_speed += sinf(X_radAngle) * GRAVITY_CONST * delta_time;	// całkowanie przyśpieszenia by otrzymać
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	ed93 8a05 	vldr	s16, [r3, #20]
 8000ee0:	ed97 0a04 	vldr	s0, [r7, #16]
 8000ee4:	f006 fe4e 	bl	8007b84 <sinf>
 8000ee8:	eeb0 7a40 	vmov.f32	s14, s0
 8000eec:	eddf 7a4c 	vldr	s15, [pc, #304]	; 8001020 <ball_update_pos+0x1e0>
 8000ef0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ef4:	edd7 7a05 	vldr	s15, [r7, #20]
 8000ef8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000efc:	ee78 7a27 	vadd.f32	s15, s16, s15
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	edc3 7a05 	vstr	s15, [r3, #20]
	ball_data->Y_screen_speed += sinf(Y_radAngle) * GRAVITY_CONST * delta_time;	// prędkośc chwilową piłki
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	ed93 8a06 	vldr	s16, [r3, #24]
 8000f0c:	ed97 0a03 	vldr	s0, [r7, #12]
 8000f10:	f006 fe38 	bl	8007b84 <sinf>
 8000f14:	eeb0 7a40 	vmov.f32	s14, s0
 8000f18:	eddf 7a41 	vldr	s15, [pc, #260]	; 8001020 <ball_update_pos+0x1e0>
 8000f1c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f20:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f28:	ee78 7a27 	vadd.f32	s15, s16, s15
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	edc3 7a06 	vstr	s15, [r3, #24]

	if(ball_data->X_screen_speed > 0)											// Uwzględnienie oporu siły tarcia
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	edd3 7a05 	vldr	s15, [r3, #20]
 8000f38:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f40:	dd0e      	ble.n	8000f60 <ball_update_pos+0x120>
		ball_data->X_screen_speed -= FRICTION_CONST * delta_time;				// W przeciwnym kierunku do prędkosci
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	ed93 7a05 	vldr	s14, [r3, #20]
 8000f48:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f4c:	eddf 6a35 	vldr	s13, [pc, #212]	; 8001024 <ball_update_pos+0x1e4>
 8000f50:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000f54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	edc3 7a05 	vstr	s15, [r3, #20]
 8000f5e:	e00d      	b.n	8000f7c <ball_update_pos+0x13c>
	else
		ball_data->X_screen_speed += FRICTION_CONST * delta_time;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	ed93 7a05 	vldr	s14, [r3, #20]
 8000f66:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f6a:	eddf 6a2e 	vldr	s13, [pc, #184]	; 8001024 <ball_update_pos+0x1e4>
 8000f6e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000f72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	edc3 7a05 	vstr	s15, [r3, #20]

	if(ball_data->Y_screen_speed > 0)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	edd3 7a06 	vldr	s15, [r3, #24]
 8000f82:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f8a:	dd0e      	ble.n	8000faa <ball_update_pos+0x16a>
			ball_data->Y_screen_speed -= FRICTION_CONST * delta_time;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	ed93 7a06 	vldr	s14, [r3, #24]
 8000f92:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f96:	eddf 6a23 	vldr	s13, [pc, #140]	; 8001024 <ball_update_pos+0x1e4>
 8000f9a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000f9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	edc3 7a06 	vstr	s15, [r3, #24]
 8000fa8:	e00d      	b.n	8000fc6 <ball_update_pos+0x186>
		else
			ball_data->Y_screen_speed += FRICTION_CONST * delta_time;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	ed93 7a06 	vldr	s14, [r3, #24]
 8000fb0:	edd7 7a05 	vldr	s15, [r7, #20]
 8000fb4:	eddf 6a1b 	vldr	s13, [pc, #108]	; 8001024 <ball_update_pos+0x1e4>
 8000fb8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000fbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	edc3 7a06 	vstr	s15, [r3, #24]

	ball_data->X_screen_pos += (ball_data->X_screen_speed * delta_time);		// Całkowanie prędkosći chwilowej by otrzymać
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	ed93 7a03 	vldr	s14, [r3, #12]
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	edd3 6a05 	vldr	s13, [r3, #20]
 8000fd2:	edd7 7a05 	vldr	s15, [r7, #20]
 8000fd6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000fda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	edc3 7a03 	vstr	s15, [r3, #12]
	ball_data->Y_screen_pos += (ball_data->Y_screen_speed * delta_time);		// aktualną pozycję piłki na ekranie
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	ed93 7a04 	vldr	s14, [r3, #16]
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	edd3 6a06 	vldr	s13, [r3, #24]
 8000ff0:	edd7 7a05 	vldr	s15, [r7, #20]
 8000ff4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ff8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	edc3 7a04 	vstr	s15, [r3, #16]
}
 8001002:	bf00      	nop
 8001004:	371c      	adds	r7, #28
 8001006:	46bd      	mov	sp, r7
 8001008:	ecbd 8b02 	vpop	{d8}
 800100c:	bd90      	pop	{r4, r7, pc}
 800100e:	bf00      	nop
 8001010:	4d12d84a 	.word	0x4d12d84a
 8001014:	400921fb 	.word	0x400921fb
 8001018:	408f4000 	.word	0x408f4000
 800101c:	40668000 	.word	0x40668000
 8001020:	44480000 	.word	0x44480000
 8001024:	42480000 	.word	0x42480000

08001028 <ball_handle_collision>:
 * int minX - min. dopuszczalna wartość dla współrzędnej X
 * int minY - min. dopuszczalna wartość dla współrzędnej Y
 */
WallHit ball_handle_collision(Ball_control_data *ball_data,
						   int maxX, int minX, int maxY, int minY)
{
 8001028:	b590      	push	{r4, r7, lr}
 800102a:	b087      	sub	sp, #28
 800102c:	af00      	add	r7, sp, #0
 800102e:	60f8      	str	r0, [r7, #12]
 8001030:	60b9      	str	r1, [r7, #8]
 8001032:	607a      	str	r2, [r7, #4]
 8001034:	603b      	str	r3, [r7, #0]
	static CollisionFilterStatus collisionFilterFlag_Y = BALL_COLLISIONS_ALOWED;
	static CollisionFilterStatus collisionFilterFlag_X = BALL_COLLISIONS_ALOWED;

	if	(ball_data->X_screen_pos > minX + COLLISION_RESTART_AREA_OFFSET &&
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	ed93 7a03 	vldr	s14, [r3, #12]
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	330f      	adds	r3, #15
 8001040:	ee07 3a90 	vmov	s15, r3
 8001044:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001048:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800104c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001050:	dd10      	ble.n	8001074 <ball_handle_collision+0x4c>
	 	 ball_data->X_screen_pos < maxX - COLLISION_RESTART_AREA_OFFSET)
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	ed93 7a03 	vldr	s14, [r3, #12]
 8001058:	68bb      	ldr	r3, [r7, #8]
 800105a:	3b0f      	subs	r3, #15
 800105c:	ee07 3a90 	vmov	s15, r3
 8001060:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	if	(ball_data->X_screen_pos > minX + COLLISION_RESTART_AREA_OFFSET &&
 8001064:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800106c:	d502      	bpl.n	8001074 <ball_handle_collision+0x4c>
	{
		collisionFilterFlag_X = BALL_COLLISIONS_ALOWED;
 800106e:	4b84      	ldr	r3, [pc, #528]	; (8001280 <ball_handle_collision+0x258>)
 8001070:	2200      	movs	r2, #0
 8001072:	701a      	strb	r2, [r3, #0]
	}

	if	(ball_data->Y_screen_pos > minY + COLLISION_RESTART_AREA_OFFSET &&
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	ed93 7a04 	vldr	s14, [r3, #16]
 800107a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800107c:	330f      	adds	r3, #15
 800107e:	ee07 3a90 	vmov	s15, r3
 8001082:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001086:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800108a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800108e:	dd10      	ble.n	80010b2 <ball_handle_collision+0x8a>
		 ball_data->Y_screen_pos < maxY - COLLISION_RESTART_AREA_OFFSET)
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	ed93 7a04 	vldr	s14, [r3, #16]
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	3b0f      	subs	r3, #15
 800109a:	ee07 3a90 	vmov	s15, r3
 800109e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	if	(ball_data->Y_screen_pos > minY + COLLISION_RESTART_AREA_OFFSET &&
 80010a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010aa:	d502      	bpl.n	80010b2 <ball_handle_collision+0x8a>
	{
		collisionFilterFlag_Y = BALL_COLLISIONS_ALOWED;
 80010ac:	4b75      	ldr	r3, [pc, #468]	; (8001284 <ball_handle_collision+0x25c>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	701a      	strb	r2, [r3, #0]
	}

	WallHit wallHitFlag = BALL_NO_COLLISION;
 80010b2:	2301      	movs	r3, #1
 80010b4:	75fb      	strb	r3, [r7, #23]

	// Spradzenie kontaktu ze ścianami horyzontalnie wzdłuż osi X
	if(ball_data->X_screen_pos > maxX || ball_data->X_screen_pos < minX)
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	ed93 7a03 	vldr	s14, [r3, #12]
 80010bc:	68bb      	ldr	r3, [r7, #8]
 80010be:	ee07 3a90 	vmov	s15, r3
 80010c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ce:	dc0c      	bgt.n	80010ea <ball_handle_collision+0xc2>
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	ed93 7a03 	vldr	s14, [r3, #12]
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	ee07 3a90 	vmov	s15, r3
 80010dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010e8:	d552      	bpl.n	8001190 <ball_handle_collision+0x168>
	{
		// Zmiana kierunku prędkości piłki po odbiciu
		ball_data->X_screen_speed = -ball_data->X_screen_speed * WALL_ENERGY_LOSS_CONST;
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	edd3 7a05 	vldr	s15, [r3, #20]
 80010f0:	eef1 7a67 	vneg.f32	s15, s15
 80010f4:	ee17 3a90 	vmov	r3, s15
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff f9dd 	bl	80004b8 <__aeabi_f2d>
 80010fe:	a35e      	add	r3, pc, #376	; (adr r3, 8001278 <ball_handle_collision+0x250>)
 8001100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001104:	f7ff fa30 	bl	8000568 <__aeabi_dmul>
 8001108:	4603      	mov	r3, r0
 800110a:	460c      	mov	r4, r1
 800110c:	4618      	mov	r0, r3
 800110e:	4621      	mov	r1, r4
 8001110:	f7ff fc3c 	bl	800098c <__aeabi_d2f>
 8001114:	4602      	mov	r2, r0
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	615a      	str	r2, [r3, #20]
		// Cofnięcie piłki do obrębu ekranu
		ball_data->X_screen_pos = ball_data->X_screen_pos > maxX ? maxX : ball_data->X_screen_pos;
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	ed93 7a03 	vldr	s14, [r3, #12]
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	ee07 3a90 	vmov	s15, r3
 8001126:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800112a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800112e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001132:	dd05      	ble.n	8001140 <ball_handle_collision+0x118>
 8001134:	68bb      	ldr	r3, [r7, #8]
 8001136:	ee07 3a90 	vmov	s15, r3
 800113a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800113e:	e002      	b.n	8001146 <ball_handle_collision+0x11e>
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	edd3 7a03 	vldr	s15, [r3, #12]
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	edc3 7a03 	vstr	s15, [r3, #12]
		ball_data->X_screen_pos = ball_data->X_screen_pos < minX ? minX : ball_data->X_screen_pos;
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	ed93 7a03 	vldr	s14, [r3, #12]
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	ee07 3a90 	vmov	s15, r3
 8001158:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800115c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001164:	d505      	bpl.n	8001172 <ball_handle_collision+0x14a>
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	ee07 3a90 	vmov	s15, r3
 800116c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001170:	e002      	b.n	8001178 <ball_handle_collision+0x150>
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	edd3 7a03 	vldr	s15, [r3, #12]
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	edc3 7a03 	vstr	s15, [r3, #12]

		if(collisionFilterFlag_X == BALL_COLLISIONS_ALOWED){
 800117e:	4b40      	ldr	r3, [pc, #256]	; (8001280 <ball_handle_collision+0x258>)
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d104      	bne.n	8001190 <ball_handle_collision+0x168>
			wallHitFlag = BALL_COLLISION_DETECTED;
 8001186:	2300      	movs	r3, #0
 8001188:	75fb      	strb	r3, [r7, #23]
			collisionFilterFlag_X = BALL_COLLISIONS_BLOCKED;
 800118a:	4b3d      	ldr	r3, [pc, #244]	; (8001280 <ball_handle_collision+0x258>)
 800118c:	2201      	movs	r2, #1
 800118e:	701a      	strb	r2, [r3, #0]
		}
	}

	// Spradzenie kontaktu ze ścianami horyzontalnie wzdłuż osi Y
	if(ball_data->Y_screen_pos > maxY || ball_data->Y_screen_pos < minY)
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	ed93 7a04 	vldr	s14, [r3, #16]
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	ee07 3a90 	vmov	s15, r3
 800119c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011a8:	dc0c      	bgt.n	80011c4 <ball_handle_collision+0x19c>
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	ed93 7a04 	vldr	s14, [r3, #16]
 80011b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011b2:	ee07 3a90 	vmov	s15, r3
 80011b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011c2:	d552      	bpl.n	800126a <ball_handle_collision+0x242>
	{
		// Zmiana kierunku prędkości piłki po odbiciu
		ball_data->Y_screen_speed = -ball_data->Y_screen_speed * WALL_ENERGY_LOSS_CONST;
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	edd3 7a06 	vldr	s15, [r3, #24]
 80011ca:	eef1 7a67 	vneg.f32	s15, s15
 80011ce:	ee17 3a90 	vmov	r3, s15
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff f970 	bl	80004b8 <__aeabi_f2d>
 80011d8:	a327      	add	r3, pc, #156	; (adr r3, 8001278 <ball_handle_collision+0x250>)
 80011da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011de:	f7ff f9c3 	bl	8000568 <__aeabi_dmul>
 80011e2:	4603      	mov	r3, r0
 80011e4:	460c      	mov	r4, r1
 80011e6:	4618      	mov	r0, r3
 80011e8:	4621      	mov	r1, r4
 80011ea:	f7ff fbcf 	bl	800098c <__aeabi_d2f>
 80011ee:	4602      	mov	r2, r0
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	619a      	str	r2, [r3, #24]
		// Cofnięcie piłki do obrębu ekranu
		ball_data->Y_screen_pos = ball_data->Y_screen_pos > maxY ? maxY : ball_data->Y_screen_pos;
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	ed93 7a04 	vldr	s14, [r3, #16]
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	ee07 3a90 	vmov	s15, r3
 8001200:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001204:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001208:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800120c:	dd05      	ble.n	800121a <ball_handle_collision+0x1f2>
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	ee07 3a90 	vmov	s15, r3
 8001214:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001218:	e002      	b.n	8001220 <ball_handle_collision+0x1f8>
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	edc3 7a04 	vstr	s15, [r3, #16]
		ball_data->Y_screen_pos = ball_data->Y_screen_pos < minY ? minY : ball_data->Y_screen_pos;
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	ed93 7a04 	vldr	s14, [r3, #16]
 800122c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800122e:	ee07 3a90 	vmov	s15, r3
 8001232:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001236:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800123a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800123e:	d505      	bpl.n	800124c <ball_handle_collision+0x224>
 8001240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001242:	ee07 3a90 	vmov	s15, r3
 8001246:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800124a:	e002      	b.n	8001252 <ball_handle_collision+0x22a>
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	edc3 7a04 	vstr	s15, [r3, #16]

		if(collisionFilterFlag_Y == BALL_COLLISIONS_ALOWED){
 8001258:	4b0a      	ldr	r3, [pc, #40]	; (8001284 <ball_handle_collision+0x25c>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d104      	bne.n	800126a <ball_handle_collision+0x242>
			wallHitFlag = BALL_COLLISION_DETECTED;
 8001260:	2300      	movs	r3, #0
 8001262:	75fb      	strb	r3, [r7, #23]
			collisionFilterFlag_Y = BALL_COLLISIONS_BLOCKED;
 8001264:	4b07      	ldr	r3, [pc, #28]	; (8001284 <ball_handle_collision+0x25c>)
 8001266:	2201      	movs	r2, #1
 8001268:	701a      	strb	r2, [r3, #0]
		}
	}
	return wallHitFlag;
 800126a:	7dfb      	ldrb	r3, [r7, #23]
}
 800126c:	4618      	mov	r0, r3
 800126e:	371c      	adds	r7, #28
 8001270:	46bd      	mov	sp, r7
 8001272:	bd90      	pop	{r4, r7, pc}
 8001274:	f3af 8000 	nop.w
 8001278:	cccccccd 	.word	0xcccccccd
 800127c:	3fe4cccc 	.word	0x3fe4cccc
 8001280:	2000002c 	.word	0x2000002c
 8001284:	2000002d 	.word	0x2000002d

08001288 <generateSineWave>:
#include "ball_sound.h"

// Funkcja inicjalizująca tablice z próbkami wstawiając funkcję sinusa
void generateSineWave(uint32_t frequency, uint32_t amplitude, uint32_t timer_frequency)
{
 8001288:	b5b0      	push	{r4, r5, r7, lr}
 800128a:	ed2d 8b02 	vpush	{d8}
 800128e:	b086      	sub	sp, #24
 8001290:	af00      	add	r7, sp, #0
 8001292:	60f8      	str	r0, [r7, #12]
 8001294:	60b9      	str	r1, [r7, #8]
 8001296:	607a      	str	r2, [r7, #4]
	amplitude /= 2;		// Amplituda w argumencie ma zakres (0-4096) więc trzeba ją zmniejszyć do max. 2048
 8001298:	68bb      	ldr	r3, [r7, #8]
 800129a:	085b      	lsrs	r3, r3, #1
 800129c:	60bb      	str	r3, [r7, #8]
	if(amplitude > 2047) amplitude = 2047;	// Zabezpieczenie przez zbyt wielkimi wartościami
 800129e:	68bb      	ldr	r3, [r7, #8]
 80012a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80012a4:	d302      	bcc.n	80012ac <generateSineWave+0x24>
 80012a6:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80012aa:	60bb      	str	r3, [r7, #8]

	float period = 1.0 / timer_frequency;
 80012ac:	6878      	ldr	r0, [r7, #4]
 80012ae:	f7ff f8e1 	bl	8000474 <__aeabi_ui2d>
 80012b2:	4603      	mov	r3, r0
 80012b4:	460c      	mov	r4, r1
 80012b6:	461a      	mov	r2, r3
 80012b8:	4623      	mov	r3, r4
 80012ba:	f04f 0000 	mov.w	r0, #0
 80012be:	4932      	ldr	r1, [pc, #200]	; (8001388 <generateSineWave+0x100>)
 80012c0:	f7ff fa7c 	bl	80007bc <__aeabi_ddiv>
 80012c4:	4603      	mov	r3, r0
 80012c6:	460c      	mov	r4, r1
 80012c8:	4618      	mov	r0, r3
 80012ca:	4621      	mov	r1, r4
 80012cc:	f7ff fb5e 	bl	800098c <__aeabi_d2f>
 80012d0:	4603      	mov	r3, r0
 80012d2:	613b      	str	r3, [r7, #16]
	for(int t = 0; t < SAMPLE_NUMBER; t++)
 80012d4:	2300      	movs	r3, #0
 80012d6:	617b      	str	r3, [r7, #20]
 80012d8:	e044      	b.n	8001364 <generateSineWave+0xdc>
	{
		sound_wav[t] =	amplitude * (sinf(2.0 * PI_CONST_SOUND * t * period * frequency) + 1);
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	ee07 3a90 	vmov	s15, r3
 80012e0:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80012e4:	6978      	ldr	r0, [r7, #20]
 80012e6:	f7ff f8d5 	bl	8000494 <__aeabi_i2d>
 80012ea:	a325      	add	r3, pc, #148	; (adr r3, 8001380 <generateSineWave+0xf8>)
 80012ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012f0:	f7ff f93a 	bl	8000568 <__aeabi_dmul>
 80012f4:	4603      	mov	r3, r0
 80012f6:	460c      	mov	r4, r1
 80012f8:	4625      	mov	r5, r4
 80012fa:	461c      	mov	r4, r3
 80012fc:	6938      	ldr	r0, [r7, #16]
 80012fe:	f7ff f8db 	bl	80004b8 <__aeabi_f2d>
 8001302:	4602      	mov	r2, r0
 8001304:	460b      	mov	r3, r1
 8001306:	4620      	mov	r0, r4
 8001308:	4629      	mov	r1, r5
 800130a:	f7ff f92d 	bl	8000568 <__aeabi_dmul>
 800130e:	4603      	mov	r3, r0
 8001310:	460c      	mov	r4, r1
 8001312:	4625      	mov	r5, r4
 8001314:	461c      	mov	r4, r3
 8001316:	68f8      	ldr	r0, [r7, #12]
 8001318:	f7ff f8ac 	bl	8000474 <__aeabi_ui2d>
 800131c:	4602      	mov	r2, r0
 800131e:	460b      	mov	r3, r1
 8001320:	4620      	mov	r0, r4
 8001322:	4629      	mov	r1, r5
 8001324:	f7ff f920 	bl	8000568 <__aeabi_dmul>
 8001328:	4603      	mov	r3, r0
 800132a:	460c      	mov	r4, r1
 800132c:	4618      	mov	r0, r3
 800132e:	4621      	mov	r1, r4
 8001330:	f7ff fb2c 	bl	800098c <__aeabi_d2f>
 8001334:	4603      	mov	r3, r0
 8001336:	ee00 3a10 	vmov	s0, r3
 800133a:	f006 fc23 	bl	8007b84 <sinf>
 800133e:	eeb0 7a40 	vmov.f32	s14, s0
 8001342:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8001346:	ee77 7a27 	vadd.f32	s15, s14, s15
 800134a:	ee68 7a27 	vmul.f32	s15, s16, s15
 800134e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001352:	ee17 1a90 	vmov	r1, s15
 8001356:	4a0d      	ldr	r2, [pc, #52]	; (800138c <generateSineWave+0x104>)
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int t = 0; t < SAMPLE_NUMBER; t++)
 800135e:	697b      	ldr	r3, [r7, #20]
 8001360:	3301      	adds	r3, #1
 8001362:	617b      	str	r3, [r7, #20]
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	f641 029b 	movw	r2, #6299	; 0x189b
 800136a:	4293      	cmp	r3, r2
 800136c:	ddb5      	ble.n	80012da <generateSineWave+0x52>
	}
}
 800136e:	bf00      	nop
 8001370:	3718      	adds	r7, #24
 8001372:	46bd      	mov	sp, r7
 8001374:	ecbd 8b02 	vpop	{d8}
 8001378:	bdb0      	pop	{r4, r5, r7, pc}
 800137a:	bf00      	nop
 800137c:	f3af 8000 	nop.w
 8001380:	4d12d84a 	.word	0x4d12d84a
 8001384:	401921fb 	.word	0x401921fb
 8001388:	3ff00000 	.word	0x3ff00000
 800138c:	20000094 	.word	0x20000094

08001390 <addSineWaveAt>:

// Funkcja wstawiająca do tablicy próbek w wybranym miejscy sinusoidę o wybranej częstotliwości
void addSineWaveAt(uint32_t frequency, uint32_t amplitude, uint32_t timer_frequency, uint32_t begin, uint32_t end)
{
 8001390:	b5b0      	push	{r4, r5, r7, lr}
 8001392:	ed2d 8b02 	vpush	{d8}
 8001396:	b088      	sub	sp, #32
 8001398:	af00      	add	r7, sp, #0
 800139a:	60f8      	str	r0, [r7, #12]
 800139c:	60b9      	str	r1, [r7, #8]
 800139e:	607a      	str	r2, [r7, #4]
 80013a0:	603b      	str	r3, [r7, #0]
	amplitude /= 2;
 80013a2:	68bb      	ldr	r3, [r7, #8]
 80013a4:	085b      	lsrs	r3, r3, #1
 80013a6:	60bb      	str	r3, [r7, #8]
	float period = 1.0 / timer_frequency;
 80013a8:	6878      	ldr	r0, [r7, #4]
 80013aa:	f7ff f863 	bl	8000474 <__aeabi_ui2d>
 80013ae:	4603      	mov	r3, r0
 80013b0:	460c      	mov	r4, r1
 80013b2:	461a      	mov	r2, r3
 80013b4:	4623      	mov	r3, r4
 80013b6:	f04f 0000 	mov.w	r0, #0
 80013ba:	493d      	ldr	r1, [pc, #244]	; (80014b0 <addSineWaveAt+0x120>)
 80013bc:	f7ff f9fe 	bl	80007bc <__aeabi_ddiv>
 80013c0:	4603      	mov	r3, r0
 80013c2:	460c      	mov	r4, r1
 80013c4:	4618      	mov	r0, r3
 80013c6:	4621      	mov	r1, r4
 80013c8:	f7ff fae0 	bl	800098c <__aeabi_d2f>
 80013cc:	4603      	mov	r3, r0
 80013ce:	61bb      	str	r3, [r7, #24]
	// Zabezpieczenie przed przekroczniem wielkości tablicy
	if(end > SAMPLE_NUMBER)
 80013d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80013d2:	f641 029c 	movw	r2, #6300	; 0x189c
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d902      	bls.n	80013e0 <addSineWaveAt+0x50>
	{
		end = SAMPLE_NUMBER;
 80013da:	f641 039c 	movw	r3, #6300	; 0x189c
 80013de:	63bb      	str	r3, [r7, #56]	; 0x38
	}
	for(int t = begin; t < end; t++)
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	61fb      	str	r3, [r7, #28]
 80013e4:	e056      	b.n	8001494 <addSineWaveAt+0x104>
	{
		int sample = amplitude * sinf(2.0 * PI_CONST_SOUND * t * period * frequency);
 80013e6:	68bb      	ldr	r3, [r7, #8]
 80013e8:	ee07 3a90 	vmov	s15, r3
 80013ec:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80013f0:	69f8      	ldr	r0, [r7, #28]
 80013f2:	f7ff f84f 	bl	8000494 <__aeabi_i2d>
 80013f6:	a32c      	add	r3, pc, #176	; (adr r3, 80014a8 <addSineWaveAt+0x118>)
 80013f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013fc:	f7ff f8b4 	bl	8000568 <__aeabi_dmul>
 8001400:	4603      	mov	r3, r0
 8001402:	460c      	mov	r4, r1
 8001404:	4625      	mov	r5, r4
 8001406:	461c      	mov	r4, r3
 8001408:	69b8      	ldr	r0, [r7, #24]
 800140a:	f7ff f855 	bl	80004b8 <__aeabi_f2d>
 800140e:	4602      	mov	r2, r0
 8001410:	460b      	mov	r3, r1
 8001412:	4620      	mov	r0, r4
 8001414:	4629      	mov	r1, r5
 8001416:	f7ff f8a7 	bl	8000568 <__aeabi_dmul>
 800141a:	4603      	mov	r3, r0
 800141c:	460c      	mov	r4, r1
 800141e:	4625      	mov	r5, r4
 8001420:	461c      	mov	r4, r3
 8001422:	68f8      	ldr	r0, [r7, #12]
 8001424:	f7ff f826 	bl	8000474 <__aeabi_ui2d>
 8001428:	4602      	mov	r2, r0
 800142a:	460b      	mov	r3, r1
 800142c:	4620      	mov	r0, r4
 800142e:	4629      	mov	r1, r5
 8001430:	f7ff f89a 	bl	8000568 <__aeabi_dmul>
 8001434:	4603      	mov	r3, r0
 8001436:	460c      	mov	r4, r1
 8001438:	4618      	mov	r0, r3
 800143a:	4621      	mov	r1, r4
 800143c:	f7ff faa6 	bl	800098c <__aeabi_d2f>
 8001440:	4603      	mov	r3, r0
 8001442:	ee00 3a10 	vmov	s0, r3
 8001446:	f006 fb9d 	bl	8007b84 <sinf>
 800144a:	eef0 7a40 	vmov.f32	s15, s0
 800144e:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001452:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001456:	ee17 3a90 	vmov	r3, s15
 800145a:	617b      	str	r3, [r7, #20]
		// Sygnały są ze sobą mieszane można więc na raz odtwarzać wiele częstotliwość
		sound_wav[t] = sample + (int)sound_wav[t];
 800145c:	4a15      	ldr	r2, [pc, #84]	; (80014b4 <addSineWaveAt+0x124>)
 800145e:	69fb      	ldr	r3, [r7, #28]
 8001460:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001464:	461a      	mov	r2, r3
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	4413      	add	r3, r2
 800146a:	4619      	mov	r1, r3
 800146c:	4a11      	ldr	r2, [pc, #68]	; (80014b4 <addSineWaveAt+0x124>)
 800146e:	69fb      	ldr	r3, [r7, #28]
 8001470:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		// Zabezpieczenie przed zbyt wielkimi wartościami
		if(sound_wav[t] > 4095) sound_wav[t] = 4095;
 8001474:	4a0f      	ldr	r2, [pc, #60]	; (80014b4 <addSineWaveAt+0x124>)
 8001476:	69fb      	ldr	r3, [r7, #28]
 8001478:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800147c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001480:	d305      	bcc.n	800148e <addSineWaveAt+0xfe>
 8001482:	4a0c      	ldr	r2, [pc, #48]	; (80014b4 <addSineWaveAt+0x124>)
 8001484:	69fb      	ldr	r3, [r7, #28]
 8001486:	f640 71ff 	movw	r1, #4095	; 0xfff
 800148a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int t = begin; t < end; t++)
 800148e:	69fb      	ldr	r3, [r7, #28]
 8001490:	3301      	adds	r3, #1
 8001492:	61fb      	str	r3, [r7, #28]
 8001494:	69fb      	ldr	r3, [r7, #28]
 8001496:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001498:	429a      	cmp	r2, r3
 800149a:	d8a4      	bhi.n	80013e6 <addSineWaveAt+0x56>
	}
}
 800149c:	bf00      	nop
 800149e:	3720      	adds	r7, #32
 80014a0:	46bd      	mov	sp, r7
 80014a2:	ecbd 8b02 	vpop	{d8}
 80014a6:	bdb0      	pop	{r4, r5, r7, pc}
 80014a8:	4d12d84a 	.word	0x4d12d84a
 80014ac:	401921fb 	.word	0x401921fb
 80014b0:	3ff00000 	.word	0x3ff00000
 80014b4:	20000094 	.word	0x20000094

080014b8 <initMelody_2>:
	addSineWaveAt(2500, MAX_AMPLITUDE, TIMER_FREQUENCY, 5500, 6000);
	addSineWaveAt(3000, MAX_AMPLITUDE, TIMER_FREQUENCY, 6000, 6300);
}

// Funkcja genrując aprostą metlodię metodą proceduralną
void initMelody_2(){
 80014b8:	b5b0      	push	{r4, r5, r7, lr}
 80014ba:	b090      	sub	sp, #64	; 0x40
 80014bc:	af02      	add	r7, sp, #8
	generateSineWave(2000, 000, 10000);
 80014be:	f242 7210 	movw	r2, #10000	; 0x2710
 80014c2:	2100      	movs	r1, #0
 80014c4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80014c8:	f7ff fede 	bl	8001288 <generateSineWave>

	uint32_t freqArray[13] = {800, 1200, 1600, 1200, 800, 400, 900, 1800, 2200, 2500, 2000, 2500, 2900};
 80014cc:	4b19      	ldr	r3, [pc, #100]	; (8001534 <initMelody_2+0x7c>)
 80014ce:	463c      	mov	r4, r7
 80014d0:	461d      	mov	r5, r3
 80014d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014de:	682b      	ldr	r3, [r5, #0]
 80014e0:	6023      	str	r3, [r4, #0]

	for(int i = 0; i < 13; i++)
 80014e2:	2300      	movs	r3, #0
 80014e4:	637b      	str	r3, [r7, #52]	; 0x34
 80014e6:	e01d      	b.n	8001524 <initMelody_2+0x6c>
	{
		addSineWaveAt(freqArray[i], MAX_AMPLITUDE, TIMER_FREQUENCY, i * 500, (i + 1) * 500);
 80014e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80014f0:	4413      	add	r3, r2
 80014f2:	f853 0c38 	ldr.w	r0, [r3, #-56]
 80014f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80014f8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80014fc:	fb02 f303 	mul.w	r3, r2, r3
 8001500:	4619      	mov	r1, r3
 8001502:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001504:	3301      	adds	r3, #1
 8001506:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800150a:	fb02 f303 	mul.w	r3, r2, r3
 800150e:	9300      	str	r3, [sp, #0]
 8001510:	460b      	mov	r3, r1
 8001512:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001516:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 800151a:	f7ff ff39 	bl	8001390 <addSineWaveAt>
	for(int i = 0; i < 13; i++)
 800151e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001520:	3301      	adds	r3, #1
 8001522:	637b      	str	r3, [r7, #52]	; 0x34
 8001524:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001526:	2b0c      	cmp	r3, #12
 8001528:	ddde      	ble.n	80014e8 <initMelody_2+0x30>
	}
}
 800152a:	bf00      	nop
 800152c:	3738      	adds	r7, #56	; 0x38
 800152e:	46bd      	mov	sp, r7
 8001530:	bdb0      	pop	{r4, r5, r7, pc}
 8001532:	bf00      	nop
 8001534:	08008634 	.word	0x08008634

08001538 <L3GD20_init>:
// Inicjalizacja modułu żyroskopu do odczytu
/*
 * SPI_HandleTypeDef *m_hspi_handle port - układ SPI który będzie wykorzystywany do komunikacji.
 * L3GD20 *L3GD20_data - struktura przechowuąca odczytane wartości  z żyroskopu
 */
int L3GD20_init(SPI_HandleTypeDef *m_hspi_handle, L3GD20 *L3GD20_data){
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	6039      	str	r1, [r7, #0]
	L3GD20_data->hspi_handle = m_hspi_handle;
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	687a      	ldr	r2, [r7, #4]
 8001546:	601a      	str	r2, [r3, #0]

	HAL_GPIO_WritePin(NCS_MEMS_SPI_GPIO_Port, NCS_MEMS_SPI_Pin, GPIO_PIN_SET);
 8001548:	2201      	movs	r2, #1
 800154a:	2102      	movs	r1, #2
 800154c:	4812      	ldr	r0, [pc, #72]	; (8001598 <L3GD20_init+0x60>)
 800154e:	f003 f9cf 	bl	80048f0 <HAL_GPIO_WritePin>

	if(L3GD20_recive(L3GD20_WHO_AM_I, L3GD20_data) != 212)
 8001552:	6839      	ldr	r1, [r7, #0]
 8001554:	200f      	movs	r0, #15
 8001556:	f000 f847 	bl	80015e8 <L3GD20_recive>
 800155a:	4603      	mov	r3, r0
 800155c:	2bd4      	cmp	r3, #212	; 0xd4
 800155e:	d001      	beq.n	8001564 <L3GD20_init+0x2c>
	{
		// Jeśli identyfikator urządzenia nie odpowiada żyroskopowi
		return 0;
 8001560:	2300      	movs	r3, #0
 8001562:	e014      	b.n	800158e <L3GD20_init+0x56>
	}

	L3GD20_send(L3GD20_CTRL_REG1, 0x0F, L3GD20_data); // aktywuje odczyty z żyroskopu
 8001564:	683a      	ldr	r2, [r7, #0]
 8001566:	210f      	movs	r1, #15
 8001568:	2020      	movs	r0, #32
 800156a:	f000 f817 	bl	800159c <L3GD20_send>
	L3GD20_send(L3GD20_CTRL_REG4, 0x20, L3GD20_data); // Okreslenie skali 500 dps
 800156e:	683a      	ldr	r2, [r7, #0]
 8001570:	2120      	movs	r1, #32
 8001572:	2023      	movs	r0, #35	; 0x23
 8001574:	f000 f812 	bl	800159c <L3GD20_send>
	L3GD20_send(L3GD20_CTRL_REG2, 0x00, L3GD20_data); // ustawia filtr górnoprzepustowy (Normal mode)
 8001578:	683a      	ldr	r2, [r7, #0]
 800157a:	2100      	movs	r1, #0
 800157c:	2021      	movs	r0, #33	; 0x21
 800157e:	f000 f80d 	bl	800159c <L3GD20_send>
	L3GD20_send(L3GD20_CTRL_REG5, 0x10, L3GD20_data); // włącza filtr górnoprzepustowy (enable)
 8001582:	683a      	ldr	r2, [r7, #0]
 8001584:	2110      	movs	r1, #16
 8001586:	2024      	movs	r0, #36	; 0x24
 8001588:	f000 f808 	bl	800159c <L3GD20_send>
	return 1;
 800158c:	2301      	movs	r3, #1
}
 800158e:	4618      	mov	r0, r3
 8001590:	3708      	adds	r7, #8
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	40020800 	.word	0x40020800

0800159c <L3GD20_send>:
 * L3GD20 *L3GD20_data - struktura przechowuąca odczytane wartości z żyroskopu
 * uint8_t address - adres rejestru
 * uint8_t data - dane do przesłania (1 bajt)
 */
void L3GD20_send(uint8_t address, uint8_t data, L3GD20 *L3GD20_data)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b084      	sub	sp, #16
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	4603      	mov	r3, r0
 80015a4:	603a      	str	r2, [r7, #0]
 80015a6:	71fb      	strb	r3, [r7, #7]
 80015a8:	460b      	mov	r3, r1
 80015aa:	71bb      	strb	r3, [r7, #6]
	uint8_t transmit_data[2];
	transmit_data[0] = address;
 80015ac:	79fb      	ldrb	r3, [r7, #7]
 80015ae:	733b      	strb	r3, [r7, #12]
	transmit_data[1] = data;
 80015b0:	79bb      	ldrb	r3, [r7, #6]
 80015b2:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(NCS_MEMS_SPI_GPIO_Port, NCS_MEMS_SPI_Pin, GPIO_PIN_RESET);
 80015b4:	2200      	movs	r2, #0
 80015b6:	2102      	movs	r1, #2
 80015b8:	480a      	ldr	r0, [pc, #40]	; (80015e4 <L3GD20_send+0x48>)
 80015ba:	f003 f999 	bl	80048f0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(L3GD20_data->hspi_handle, transmit_data, 2, L3GD20_SPI_WAIT_TIME);
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	6818      	ldr	r0, [r3, #0]
 80015c2:	f107 010c 	add.w	r1, r7, #12
 80015c6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80015ca:	2202      	movs	r2, #2
 80015cc:	f004 fe3e 	bl	800624c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(NCS_MEMS_SPI_GPIO_Port, NCS_MEMS_SPI_Pin, GPIO_PIN_SET);
 80015d0:	2201      	movs	r2, #1
 80015d2:	2102      	movs	r1, #2
 80015d4:	4803      	ldr	r0, [pc, #12]	; (80015e4 <L3GD20_send+0x48>)
 80015d6:	f003 f98b 	bl	80048f0 <HAL_GPIO_WritePin>
}
 80015da:	bf00      	nop
 80015dc:	3710      	adds	r7, #16
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	40020800 	.word	0x40020800

080015e8 <L3GD20_recive>:
/*
 * L3GD20 *L3GD20_data - struktura przechowuąca odczytane wartości z żyroskopu
 * uint8_t address - adres rejestru
 */
uint8_t L3GD20_recive(uint8_t addres, L3GD20 *L3GD20_data)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b086      	sub	sp, #24
 80015ec:	af02      	add	r7, sp, #8
 80015ee:	4603      	mov	r3, r0
 80015f0:	6039      	str	r1, [r7, #0]
 80015f2:	71fb      	strb	r3, [r7, #7]
	uint8_t transmit_data[2];
	uint8_t recive_data[2];
	transmit_data[0] = addres | 0x80;
 80015f4:	79fb      	ldrb	r3, [r7, #7]
 80015f6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	733b      	strb	r3, [r7, #12]
	transmit_data[1] = 0;
 80015fe:	2300      	movs	r3, #0
 8001600:	737b      	strb	r3, [r7, #13]
	recive_data[1] = 0;
 8001602:	2300      	movs	r3, #0
 8001604:	727b      	strb	r3, [r7, #9]
	HAL_GPIO_WritePin(NCS_MEMS_SPI_GPIO_Port, NCS_MEMS_SPI_Pin, GPIO_PIN_RESET);
 8001606:	2200      	movs	r2, #0
 8001608:	2102      	movs	r1, #2
 800160a:	480c      	ldr	r0, [pc, #48]	; (800163c <L3GD20_recive+0x54>)
 800160c:	f003 f970 	bl	80048f0 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(L3GD20_data->hspi_handle, transmit_data, recive_data, 2, L3GD20_SPI_WAIT_TIME);
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	6818      	ldr	r0, [r3, #0]
 8001614:	f107 0208 	add.w	r2, r7, #8
 8001618:	f107 010c 	add.w	r1, r7, #12
 800161c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001620:	9300      	str	r3, [sp, #0]
 8001622:	2302      	movs	r3, #2
 8001624:	f004 ff46 	bl	80064b4 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(NCS_MEMS_SPI_GPIO_Port, NCS_MEMS_SPI_Pin, GPIO_PIN_SET);
 8001628:	2201      	movs	r2, #1
 800162a:	2102      	movs	r1, #2
 800162c:	4803      	ldr	r0, [pc, #12]	; (800163c <L3GD20_recive+0x54>)
 800162e:	f003 f95f 	bl	80048f0 <HAL_GPIO_WritePin>
	return recive_data[1];
 8001632:	7a7b      	ldrb	r3, [r7, #9]
}
 8001634:	4618      	mov	r0, r3
 8001636:	3710      	adds	r7, #16
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	40020800 	.word	0x40020800

08001640 <L3GD20_readRawData>:

// Odczytuje z żyroskopu nieprzetworzone dane o prędkościaach obrotowych wokół osi XYZ
// i zapisuje je do struktury L3GD20 *L3GD20_data
void L3GD20_readRawData(L3GD20 *L3GD20_data)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
	L3GD20_data->X_raw = L3GD20_recive(L3GD20_OUT_X_L, L3GD20_data);		//młodszy bajt
 8001648:	6879      	ldr	r1, [r7, #4]
 800164a:	2028      	movs	r0, #40	; 0x28
 800164c:	f7ff ffcc 	bl	80015e8 <L3GD20_recive>
 8001650:	4603      	mov	r3, r0
 8001652:	b21a      	sxth	r2, r3
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	809a      	strh	r2, [r3, #4]
	L3GD20_data->X_raw |= L3GD20_recive(L3GD20_OUT_X_H, L3GD20_data) << 8;	//starszy bajt
 8001658:	6879      	ldr	r1, [r7, #4]
 800165a:	2029      	movs	r0, #41	; 0x29
 800165c:	f7ff ffc4 	bl	80015e8 <L3GD20_recive>
 8001660:	4603      	mov	r3, r0
 8001662:	0219      	lsls	r1, r3, #8
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 800166a:	b20b      	sxth	r3, r1
 800166c:	4313      	orrs	r3, r2
 800166e:	b21a      	sxth	r2, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	809a      	strh	r2, [r3, #4]

	L3GD20_data->Y_raw = L3GD20_recive(L3GD20_OUT_Y_L, L3GD20_data);
 8001674:	6879      	ldr	r1, [r7, #4]
 8001676:	202a      	movs	r0, #42	; 0x2a
 8001678:	f7ff ffb6 	bl	80015e8 <L3GD20_recive>
 800167c:	4603      	mov	r3, r0
 800167e:	b21a      	sxth	r2, r3
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	80da      	strh	r2, [r3, #6]
	L3GD20_data->Y_raw |= L3GD20_recive(L3GD20_OUT_Y_H, L3GD20_data) << 8;
 8001684:	6879      	ldr	r1, [r7, #4]
 8001686:	202b      	movs	r0, #43	; 0x2b
 8001688:	f7ff ffae 	bl	80015e8 <L3GD20_recive>
 800168c:	4603      	mov	r3, r0
 800168e:	0219      	lsls	r1, r3, #8
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8001696:	b20b      	sxth	r3, r1
 8001698:	4313      	orrs	r3, r2
 800169a:	b21a      	sxth	r2, r3
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	80da      	strh	r2, [r3, #6]

	L3GD20_data->Z_raw = L3GD20_recive(L3GD20_OUT_Z_L, L3GD20_data);
 80016a0:	6879      	ldr	r1, [r7, #4]
 80016a2:	202c      	movs	r0, #44	; 0x2c
 80016a4:	f7ff ffa0 	bl	80015e8 <L3GD20_recive>
 80016a8:	4603      	mov	r3, r0
 80016aa:	b21a      	sxth	r2, r3
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	811a      	strh	r2, [r3, #8]
	L3GD20_data->Z_raw |= L3GD20_recive(L3GD20_OUT_Z_H, L3GD20_data) << 8;
 80016b0:	6879      	ldr	r1, [r7, #4]
 80016b2:	202d      	movs	r0, #45	; 0x2d
 80016b4:	f7ff ff98 	bl	80015e8 <L3GD20_recive>
 80016b8:	4603      	mov	r3, r0
 80016ba:	0219      	lsls	r1, r3, #8
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 80016c2:	b20b      	sxth	r3, r1
 80016c4:	4313      	orrs	r3, r2
 80016c6:	b21a      	sxth	r2, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	811a      	strh	r2, [r3, #8]
}
 80016cc:	bf00      	nop
 80016ce:	3708      	adds	r7, #8
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	0000      	movs	r0, r0
	...

080016d8 <L3GD20_convertRawData>:

// Konwertuje nieprzetworzone dane o prędkości obrotowej na stopnie na seukndę
void L3GD20_convertRawData(struct L3GD20 *L3GD20_data)
{
 80016d8:	b590      	push	{r4, r7, lr}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
	L3GD20_data->X_val = (L3GD20_data->X_raw + L3GD20_X_OFFSET) * SENSITIVITY;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80016e6:	3b1e      	subs	r3, #30
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7fe fed3 	bl	8000494 <__aeabi_i2d>
 80016ee:	a31e      	add	r3, pc, #120	; (adr r3, 8001768 <L3GD20_convertRawData+0x90>)
 80016f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016f4:	f7fe ff38 	bl	8000568 <__aeabi_dmul>
 80016f8:	4603      	mov	r3, r0
 80016fa:	460c      	mov	r4, r1
 80016fc:	4618      	mov	r0, r3
 80016fe:	4621      	mov	r1, r4
 8001700:	f7ff f944 	bl	800098c <__aeabi_d2f>
 8001704:	4602      	mov	r2, r0
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	60da      	str	r2, [r3, #12]
	L3GD20_data->Y_val = (L3GD20_data->Y_raw + L3GD20_Y_OFFSET) * SENSITIVITY;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001710:	3b05      	subs	r3, #5
 8001712:	4618      	mov	r0, r3
 8001714:	f7fe febe 	bl	8000494 <__aeabi_i2d>
 8001718:	a313      	add	r3, pc, #76	; (adr r3, 8001768 <L3GD20_convertRawData+0x90>)
 800171a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800171e:	f7fe ff23 	bl	8000568 <__aeabi_dmul>
 8001722:	4603      	mov	r3, r0
 8001724:	460c      	mov	r4, r1
 8001726:	4618      	mov	r0, r3
 8001728:	4621      	mov	r1, r4
 800172a:	f7ff f92f 	bl	800098c <__aeabi_d2f>
 800172e:	4602      	mov	r2, r0
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	611a      	str	r2, [r3, #16]
	L3GD20_data->Z_val = (L3GD20_data->Z_raw + L3GD20_Z_OFFSET) * SENSITIVITY;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800173a:	330d      	adds	r3, #13
 800173c:	4618      	mov	r0, r3
 800173e:	f7fe fea9 	bl	8000494 <__aeabi_i2d>
 8001742:	a309      	add	r3, pc, #36	; (adr r3, 8001768 <L3GD20_convertRawData+0x90>)
 8001744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001748:	f7fe ff0e 	bl	8000568 <__aeabi_dmul>
 800174c:	4603      	mov	r3, r0
 800174e:	460c      	mov	r4, r1
 8001750:	4618      	mov	r0, r3
 8001752:	4621      	mov	r1, r4
 8001754:	f7ff f91a 	bl	800098c <__aeabi_d2f>
 8001758:	4602      	mov	r2, r0
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	615a      	str	r2, [r3, #20]
}
 800175e:	bf00      	nop
 8001760:	370c      	adds	r7, #12
 8001762:	46bd      	mov	sp, r7
 8001764:	bd90      	pop	{r4, r7, pc}
 8001766:	bf00      	nop
 8001768:	70a3d70a 	.word	0x70a3d70a
 800176c:	3fb70a3d 	.word	0x3fb70a3d

08001770 <ili9341_Init>:
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
 8001774:	f000 ff5c 	bl	8002630 <LCD_IO_Init>
 8001778:	20ca      	movs	r0, #202	; 0xca
 800177a:	f000 f943 	bl	8001a04 <ili9341_WriteReg>
 800177e:	20c3      	movs	r0, #195	; 0xc3
 8001780:	f000 f94d 	bl	8001a1e <ili9341_WriteData>
 8001784:	2008      	movs	r0, #8
 8001786:	f000 f94a 	bl	8001a1e <ili9341_WriteData>
 800178a:	2050      	movs	r0, #80	; 0x50
 800178c:	f000 f947 	bl	8001a1e <ili9341_WriteData>
 8001790:	20cf      	movs	r0, #207	; 0xcf
 8001792:	f000 f937 	bl	8001a04 <ili9341_WriteReg>
 8001796:	2000      	movs	r0, #0
 8001798:	f000 f941 	bl	8001a1e <ili9341_WriteData>
 800179c:	20c1      	movs	r0, #193	; 0xc1
 800179e:	f000 f93e 	bl	8001a1e <ili9341_WriteData>
 80017a2:	2030      	movs	r0, #48	; 0x30
 80017a4:	f000 f93b 	bl	8001a1e <ili9341_WriteData>
 80017a8:	20ed      	movs	r0, #237	; 0xed
 80017aa:	f000 f92b 	bl	8001a04 <ili9341_WriteReg>
 80017ae:	2064      	movs	r0, #100	; 0x64
 80017b0:	f000 f935 	bl	8001a1e <ili9341_WriteData>
 80017b4:	2003      	movs	r0, #3
 80017b6:	f000 f932 	bl	8001a1e <ili9341_WriteData>
 80017ba:	2012      	movs	r0, #18
 80017bc:	f000 f92f 	bl	8001a1e <ili9341_WriteData>
 80017c0:	2081      	movs	r0, #129	; 0x81
 80017c2:	f000 f92c 	bl	8001a1e <ili9341_WriteData>
 80017c6:	20e8      	movs	r0, #232	; 0xe8
 80017c8:	f000 f91c 	bl	8001a04 <ili9341_WriteReg>
 80017cc:	2085      	movs	r0, #133	; 0x85
 80017ce:	f000 f926 	bl	8001a1e <ili9341_WriteData>
 80017d2:	2000      	movs	r0, #0
 80017d4:	f000 f923 	bl	8001a1e <ili9341_WriteData>
 80017d8:	2078      	movs	r0, #120	; 0x78
 80017da:	f000 f920 	bl	8001a1e <ili9341_WriteData>
 80017de:	20cb      	movs	r0, #203	; 0xcb
 80017e0:	f000 f910 	bl	8001a04 <ili9341_WriteReg>
 80017e4:	2039      	movs	r0, #57	; 0x39
 80017e6:	f000 f91a 	bl	8001a1e <ili9341_WriteData>
 80017ea:	202c      	movs	r0, #44	; 0x2c
 80017ec:	f000 f917 	bl	8001a1e <ili9341_WriteData>
 80017f0:	2000      	movs	r0, #0
 80017f2:	f000 f914 	bl	8001a1e <ili9341_WriteData>
 80017f6:	2034      	movs	r0, #52	; 0x34
 80017f8:	f000 f911 	bl	8001a1e <ili9341_WriteData>
 80017fc:	2002      	movs	r0, #2
 80017fe:	f000 f90e 	bl	8001a1e <ili9341_WriteData>
 8001802:	20f7      	movs	r0, #247	; 0xf7
 8001804:	f000 f8fe 	bl	8001a04 <ili9341_WriteReg>
 8001808:	2020      	movs	r0, #32
 800180a:	f000 f908 	bl	8001a1e <ili9341_WriteData>
 800180e:	20ea      	movs	r0, #234	; 0xea
 8001810:	f000 f8f8 	bl	8001a04 <ili9341_WriteReg>
 8001814:	2000      	movs	r0, #0
 8001816:	f000 f902 	bl	8001a1e <ili9341_WriteData>
 800181a:	2000      	movs	r0, #0
 800181c:	f000 f8ff 	bl	8001a1e <ili9341_WriteData>
 8001820:	20b1      	movs	r0, #177	; 0xb1
 8001822:	f000 f8ef 	bl	8001a04 <ili9341_WriteReg>
 8001826:	2000      	movs	r0, #0
 8001828:	f000 f8f9 	bl	8001a1e <ili9341_WriteData>
 800182c:	201b      	movs	r0, #27
 800182e:	f000 f8f6 	bl	8001a1e <ili9341_WriteData>
 8001832:	20b6      	movs	r0, #182	; 0xb6
 8001834:	f000 f8e6 	bl	8001a04 <ili9341_WriteReg>
 8001838:	200a      	movs	r0, #10
 800183a:	f000 f8f0 	bl	8001a1e <ili9341_WriteData>
 800183e:	20a2      	movs	r0, #162	; 0xa2
 8001840:	f000 f8ed 	bl	8001a1e <ili9341_WriteData>
 8001844:	20c0      	movs	r0, #192	; 0xc0
 8001846:	f000 f8dd 	bl	8001a04 <ili9341_WriteReg>
 800184a:	2010      	movs	r0, #16
 800184c:	f000 f8e7 	bl	8001a1e <ili9341_WriteData>
 8001850:	20c1      	movs	r0, #193	; 0xc1
 8001852:	f000 f8d7 	bl	8001a04 <ili9341_WriteReg>
 8001856:	2010      	movs	r0, #16
 8001858:	f000 f8e1 	bl	8001a1e <ili9341_WriteData>
 800185c:	20c5      	movs	r0, #197	; 0xc5
 800185e:	f000 f8d1 	bl	8001a04 <ili9341_WriteReg>
 8001862:	2045      	movs	r0, #69	; 0x45
 8001864:	f000 f8db 	bl	8001a1e <ili9341_WriteData>
 8001868:	2015      	movs	r0, #21
 800186a:	f000 f8d8 	bl	8001a1e <ili9341_WriteData>
 800186e:	20c7      	movs	r0, #199	; 0xc7
 8001870:	f000 f8c8 	bl	8001a04 <ili9341_WriteReg>
 8001874:	2090      	movs	r0, #144	; 0x90
 8001876:	f000 f8d2 	bl	8001a1e <ili9341_WriteData>
 800187a:	2036      	movs	r0, #54	; 0x36
 800187c:	f000 f8c2 	bl	8001a04 <ili9341_WriteReg>
 8001880:	20c8      	movs	r0, #200	; 0xc8
 8001882:	f000 f8cc 	bl	8001a1e <ili9341_WriteData>
 8001886:	20f2      	movs	r0, #242	; 0xf2
 8001888:	f000 f8bc 	bl	8001a04 <ili9341_WriteReg>
 800188c:	2000      	movs	r0, #0
 800188e:	f000 f8c6 	bl	8001a1e <ili9341_WriteData>
 8001892:	20b0      	movs	r0, #176	; 0xb0
 8001894:	f000 f8b6 	bl	8001a04 <ili9341_WriteReg>
 8001898:	20c2      	movs	r0, #194	; 0xc2
 800189a:	f000 f8c0 	bl	8001a1e <ili9341_WriteData>
 800189e:	20b6      	movs	r0, #182	; 0xb6
 80018a0:	f000 f8b0 	bl	8001a04 <ili9341_WriteReg>
 80018a4:	200a      	movs	r0, #10
 80018a6:	f000 f8ba 	bl	8001a1e <ili9341_WriteData>
 80018aa:	20a7      	movs	r0, #167	; 0xa7
 80018ac:	f000 f8b7 	bl	8001a1e <ili9341_WriteData>
 80018b0:	2027      	movs	r0, #39	; 0x27
 80018b2:	f000 f8b4 	bl	8001a1e <ili9341_WriteData>
 80018b6:	2004      	movs	r0, #4
 80018b8:	f000 f8b1 	bl	8001a1e <ili9341_WriteData>
 80018bc:	202a      	movs	r0, #42	; 0x2a
 80018be:	f000 f8a1 	bl	8001a04 <ili9341_WriteReg>
 80018c2:	2000      	movs	r0, #0
 80018c4:	f000 f8ab 	bl	8001a1e <ili9341_WriteData>
 80018c8:	2000      	movs	r0, #0
 80018ca:	f000 f8a8 	bl	8001a1e <ili9341_WriteData>
 80018ce:	2000      	movs	r0, #0
 80018d0:	f000 f8a5 	bl	8001a1e <ili9341_WriteData>
 80018d4:	20ef      	movs	r0, #239	; 0xef
 80018d6:	f000 f8a2 	bl	8001a1e <ili9341_WriteData>
 80018da:	202b      	movs	r0, #43	; 0x2b
 80018dc:	f000 f892 	bl	8001a04 <ili9341_WriteReg>
 80018e0:	2000      	movs	r0, #0
 80018e2:	f000 f89c 	bl	8001a1e <ili9341_WriteData>
 80018e6:	2000      	movs	r0, #0
 80018e8:	f000 f899 	bl	8001a1e <ili9341_WriteData>
 80018ec:	2001      	movs	r0, #1
 80018ee:	f000 f896 	bl	8001a1e <ili9341_WriteData>
 80018f2:	203f      	movs	r0, #63	; 0x3f
 80018f4:	f000 f893 	bl	8001a1e <ili9341_WriteData>
 80018f8:	20f6      	movs	r0, #246	; 0xf6
 80018fa:	f000 f883 	bl	8001a04 <ili9341_WriteReg>
 80018fe:	2001      	movs	r0, #1
 8001900:	f000 f88d 	bl	8001a1e <ili9341_WriteData>
 8001904:	2000      	movs	r0, #0
 8001906:	f000 f88a 	bl	8001a1e <ili9341_WriteData>
 800190a:	2006      	movs	r0, #6
 800190c:	f000 f887 	bl	8001a1e <ili9341_WriteData>
 8001910:	202c      	movs	r0, #44	; 0x2c
 8001912:	f000 f877 	bl	8001a04 <ili9341_WriteReg>
 8001916:	20c8      	movs	r0, #200	; 0xc8
 8001918:	f000 ff46 	bl	80027a8 <LCD_Delay>
 800191c:	2026      	movs	r0, #38	; 0x26
 800191e:	f000 f871 	bl	8001a04 <ili9341_WriteReg>
 8001922:	2001      	movs	r0, #1
 8001924:	f000 f87b 	bl	8001a1e <ili9341_WriteData>
 8001928:	20e0      	movs	r0, #224	; 0xe0
 800192a:	f000 f86b 	bl	8001a04 <ili9341_WriteReg>
 800192e:	200f      	movs	r0, #15
 8001930:	f000 f875 	bl	8001a1e <ili9341_WriteData>
 8001934:	2029      	movs	r0, #41	; 0x29
 8001936:	f000 f872 	bl	8001a1e <ili9341_WriteData>
 800193a:	2024      	movs	r0, #36	; 0x24
 800193c:	f000 f86f 	bl	8001a1e <ili9341_WriteData>
 8001940:	200c      	movs	r0, #12
 8001942:	f000 f86c 	bl	8001a1e <ili9341_WriteData>
 8001946:	200e      	movs	r0, #14
 8001948:	f000 f869 	bl	8001a1e <ili9341_WriteData>
 800194c:	2009      	movs	r0, #9
 800194e:	f000 f866 	bl	8001a1e <ili9341_WriteData>
 8001952:	204e      	movs	r0, #78	; 0x4e
 8001954:	f000 f863 	bl	8001a1e <ili9341_WriteData>
 8001958:	2078      	movs	r0, #120	; 0x78
 800195a:	f000 f860 	bl	8001a1e <ili9341_WriteData>
 800195e:	203c      	movs	r0, #60	; 0x3c
 8001960:	f000 f85d 	bl	8001a1e <ili9341_WriteData>
 8001964:	2009      	movs	r0, #9
 8001966:	f000 f85a 	bl	8001a1e <ili9341_WriteData>
 800196a:	2013      	movs	r0, #19
 800196c:	f000 f857 	bl	8001a1e <ili9341_WriteData>
 8001970:	2005      	movs	r0, #5
 8001972:	f000 f854 	bl	8001a1e <ili9341_WriteData>
 8001976:	2017      	movs	r0, #23
 8001978:	f000 f851 	bl	8001a1e <ili9341_WriteData>
 800197c:	2011      	movs	r0, #17
 800197e:	f000 f84e 	bl	8001a1e <ili9341_WriteData>
 8001982:	2000      	movs	r0, #0
 8001984:	f000 f84b 	bl	8001a1e <ili9341_WriteData>
 8001988:	20e1      	movs	r0, #225	; 0xe1
 800198a:	f000 f83b 	bl	8001a04 <ili9341_WriteReg>
 800198e:	2000      	movs	r0, #0
 8001990:	f000 f845 	bl	8001a1e <ili9341_WriteData>
 8001994:	2016      	movs	r0, #22
 8001996:	f000 f842 	bl	8001a1e <ili9341_WriteData>
 800199a:	201b      	movs	r0, #27
 800199c:	f000 f83f 	bl	8001a1e <ili9341_WriteData>
 80019a0:	2004      	movs	r0, #4
 80019a2:	f000 f83c 	bl	8001a1e <ili9341_WriteData>
 80019a6:	2011      	movs	r0, #17
 80019a8:	f000 f839 	bl	8001a1e <ili9341_WriteData>
 80019ac:	2007      	movs	r0, #7
 80019ae:	f000 f836 	bl	8001a1e <ili9341_WriteData>
 80019b2:	2031      	movs	r0, #49	; 0x31
 80019b4:	f000 f833 	bl	8001a1e <ili9341_WriteData>
 80019b8:	2033      	movs	r0, #51	; 0x33
 80019ba:	f000 f830 	bl	8001a1e <ili9341_WriteData>
 80019be:	2042      	movs	r0, #66	; 0x42
 80019c0:	f000 f82d 	bl	8001a1e <ili9341_WriteData>
 80019c4:	2005      	movs	r0, #5
 80019c6:	f000 f82a 	bl	8001a1e <ili9341_WriteData>
 80019ca:	200c      	movs	r0, #12
 80019cc:	f000 f827 	bl	8001a1e <ili9341_WriteData>
 80019d0:	200a      	movs	r0, #10
 80019d2:	f000 f824 	bl	8001a1e <ili9341_WriteData>
 80019d6:	2028      	movs	r0, #40	; 0x28
 80019d8:	f000 f821 	bl	8001a1e <ili9341_WriteData>
 80019dc:	202f      	movs	r0, #47	; 0x2f
 80019de:	f000 f81e 	bl	8001a1e <ili9341_WriteData>
 80019e2:	200f      	movs	r0, #15
 80019e4:	f000 f81b 	bl	8001a1e <ili9341_WriteData>
 80019e8:	2011      	movs	r0, #17
 80019ea:	f000 f80b 	bl	8001a04 <ili9341_WriteReg>
 80019ee:	20c8      	movs	r0, #200	; 0xc8
 80019f0:	f000 feda 	bl	80027a8 <LCD_Delay>
 80019f4:	2029      	movs	r0, #41	; 0x29
 80019f6:	f000 f805 	bl	8001a04 <ili9341_WriteReg>
 80019fa:	202c      	movs	r0, #44	; 0x2c
 80019fc:	f000 f802 	bl	8001a04 <ili9341_WriteReg>
 8001a00:	bf00      	nop
 8001a02:	bd80      	pop	{r7, pc}

08001a04 <ili9341_WriteReg>:
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	71fb      	strb	r3, [r7, #7]
 8001a0e:	79fb      	ldrb	r3, [r7, #7]
 8001a10:	4618      	mov	r0, r3
 8001a12:	f000 fea7 	bl	8002764 <LCD_IO_WriteReg>
 8001a16:	bf00      	nop
 8001a18:	3708      	adds	r7, #8
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <ili9341_WriteData>:
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	b082      	sub	sp, #8
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	4603      	mov	r3, r0
 8001a26:	80fb      	strh	r3, [r7, #6]
 8001a28:	88fb      	ldrh	r3, [r7, #6]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f000 fe78 	bl	8002720 <LCD_IO_WriteData>
 8001a30:	bf00      	nop
 8001a32:	3708      	adds	r7, #8
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b090      	sub	sp, #64	; 0x40
 8001a3c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a3e:	f001 fbab 	bl	8003198 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a42:	f000 f89f 	bl	8001b84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a46:	f000 fbfd 	bl	8002244 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a4a:	f000 fb8b 	bl	8002164 <MX_DMA_Init>
  MX_CRC_Init();
 8001a4e:	f000 f91d 	bl	8001c8c <MX_CRC_Init>
  MX_DMA2D_Init();
 8001a52:	f000 f959 	bl	8001d08 <MX_DMA2D_Init>
  MX_FMC_Init();
 8001a56:	f000 fba5 	bl	80021a4 <MX_FMC_Init>
  MX_LTDC_Init();
 8001a5a:	f000 f9c7 	bl	8001dec <MX_LTDC_Init>
  MX_SPI5_Init();
 8001a5e:	f000 fa85 	bl	8001f6c <MX_SPI5_Init>
  MX_TIM1_Init();
 8001a62:	f000 fab9 	bl	8001fd8 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8001a66:	f000 fb53 	bl	8002110 <MX_USART1_UART_Init>
  MX_I2C3_Init();
 8001a6a:	f000 f97f 	bl	8001d6c <MX_I2C3_Init>
  MX_DAC_Init();
 8001a6e:	f000 f921 	bl	8001cb4 <MX_DAC_Init>
  MX_TIM2_Init();
 8001a72:	f000 fb01 	bl	8002078 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  L3GD20 m_gyro;						// struktura z daynmi z żyroskopu
  Ball_control_data m_ball;				// struktura z informacjami o instancji piłki
  L3GD20_init(&hspi5, &m_gyro);			// Inicjalizacja żyroskopu
 8001a76:	f107 031c 	add.w	r3, r7, #28
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	4839      	ldr	r0, [pc, #228]	; (8001b64 <main+0x12c>)
 8001a7e:	f7ff fd5b 	bl	8001538 <L3GD20_init>
  ball_ctrl_init(&m_ball, 100, 100);	// Inicjalizacja pozycji piłki
 8001a82:	463b      	mov	r3, r7
 8001a84:	2264      	movs	r2, #100	; 0x64
 8001a86:	2164      	movs	r1, #100	; 0x64
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f7ff f94f 	bl	8000d2c <ball_ctrl_init>

  initMelody_2();
 8001a8e:	f7ff fd13 	bl	80014b8 <initMelody_2>

  HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_2, (uint32_t*)sound_wav, SAMPLE_NUMBER, DAC_ALIGN_12B_R);
 8001a92:	2300      	movs	r3, #0
 8001a94:	9300      	str	r3, [sp, #0]
 8001a96:	f641 039c 	movw	r3, #6300	; 0x189c
 8001a9a:	4a33      	ldr	r2, [pc, #204]	; (8001b68 <main+0x130>)
 8001a9c:	2110      	movs	r1, #16
 8001a9e:	4833      	ldr	r0, [pc, #204]	; (8001b6c <main+0x134>)
 8001aa0:	f001 fcfe 	bl	80034a0 <HAL_DAC_Start_DMA>
  HAL_TIM_Base_Start(&htim2);
 8001aa4:	4832      	ldr	r0, [pc, #200]	; (8001b70 <main+0x138>)
 8001aa6:	f004 ff8c 	bl	80069c2 <HAL_TIM_Base_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  L3GD20_readRawData(&m_gyro);						// Odczyt danych z żyroskopu
 8001aaa:	f107 031c 	add.w	r3, r7, #28
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f7ff fdc6 	bl	8001640 <L3GD20_readRawData>
	  L3GD20_convertRawData(&m_gyro);					// Przetworzenie danych z żyroskopu
 8001ab4:	f107 031c 	add.w	r3, r7, #28
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7ff fe0d 	bl	80016d8 <L3GD20_convertRawData>
	  ball_update_ctrl_angles(&m_ball, &m_gyro, 10);	// aktualizacja sił dziłających na piłkę od żyroskopu
 8001abe:	f107 011c 	add.w	r1, r7, #28
 8001ac2:	463b      	mov	r3, r7
 8001ac4:	220a      	movs	r2, #10
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f7ff f96e 	bl	8000da8 <ball_update_ctrl_angles>
	  ball_update_pos(&m_ball, 10);						// aktualizacja pozycji piłki na ekranie
 8001acc:	463b      	mov	r3, r7
 8001ace:	210a      	movs	r1, #10
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7ff f9b5 	bl	8000e40 <ball_update_pos>

	  // sprawdzenie warunku kolizji i aktualizacja prędkości
	  WallHit collision = ball_handle_collision(&m_ball, 260, 0, 180, 0);
 8001ad6:	4638      	mov	r0, r7
 8001ad8:	2300      	movs	r3, #0
 8001ada:	9300      	str	r3, [sp, #0]
 8001adc:	23b4      	movs	r3, #180	; 0xb4
 8001ade:	2200      	movs	r2, #0
 8001ae0:	f44f 7182 	mov.w	r1, #260	; 0x104
 8001ae4:	f7ff faa0 	bl	8001028 <ball_handle_collision>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	  // Sprawdzenie wyniku ostatniej kolizji (1 lub 0) i sprawdzenie czy nie jest aktualnie odgrywana melodia
	  if(collision == BALL_COLLISION_DETECTED && hdma_dac2.State == HAL_DMA_STATE_READY)
 8001aee:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d10e      	bne.n	8001b14 <main+0xdc>
 8001af6:	4b1f      	ldr	r3, [pc, #124]	; (8001b74 <main+0x13c>)
 8001af8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	2b01      	cmp	r3, #1
 8001b00:	d108      	bne.n	8001b14 <main+0xdc>
	  {
		  // Odtworzenie melodii przy uderzeniu w ścianę
		  HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_2, (uint32_t*)sound_wav, SAMPLE_NUMBER, DAC_ALIGN_12B_R);
 8001b02:	2300      	movs	r3, #0
 8001b04:	9300      	str	r3, [sp, #0]
 8001b06:	f641 039c 	movw	r3, #6300	; 0x189c
 8001b0a:	4a17      	ldr	r2, [pc, #92]	; (8001b68 <main+0x130>)
 8001b0c:	2110      	movs	r1, #16
 8001b0e:	4817      	ldr	r0, [pc, #92]	; (8001b6c <main+0x134>)
 8001b10:	f001 fcc6 	bl	80034a0 <HAL_DAC_Start_DMA>
	  }

	  if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET)
 8001b14:	2101      	movs	r1, #1
 8001b16:	4818      	ldr	r0, [pc, #96]	; (8001b78 <main+0x140>)
 8001b18:	f002 fed2 	bl	80048c0 <HAL_GPIO_ReadPin>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d103      	bne.n	8001b2a <main+0xf2>
	  {
		  // Zerowanie dryftu powstałego przy całkowaniu wartości z żyroskopu
	  	  ball_ctrl_restetDrift(&m_ball);
 8001b22:	463b      	mov	r3, r7
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7ff f928 	bl	8000d7a <ball_ctrl_restetDrift>
	  }

	  // Zadanie piłce pozycji
	  HAL_LTDC_SetWindowPosition_NoReload(&hltdc, m_ball.Y_screen_pos, m_ball.X_screen_pos, 1);
 8001b2a:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b2e:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 8001b32:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	ee17 2a90 	vmov	r2, s15
 8001b40:	ee17 1a10 	vmov	r1, s14
 8001b44:	480d      	ldr	r0, [pc, #52]	; (8001b7c <main+0x144>)
 8001b46:	f003 fa96 	bl	8005076 <HAL_LTDC_SetWindowPosition_NoReload>

	  ReloadFlag = 0;
 8001b4a:	4b0d      	ldr	r3, [pc, #52]	; (8001b80 <main+0x148>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]
	  // Aktualizacja stanu ekranu
	  HAL_LTDC_Reload(&hltdc,LTDC_SRCR_VBR);
 8001b50:	2102      	movs	r1, #2
 8001b52:	480a      	ldr	r0, [pc, #40]	; (8001b7c <main+0x144>)
 8001b54:	f003 fa60 	bl	8005018 <HAL_LTDC_Reload>

	  // Czekanie aż ekran zostanie zaaktualzizowany
	  while(ReloadFlag == 0) { }
 8001b58:	bf00      	nop
 8001b5a:	4b09      	ldr	r3, [pc, #36]	; (8001b80 <main+0x148>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d0fb      	beq.n	8001b5a <main+0x122>
  {
 8001b62:	e7a2      	b.n	8001aaa <main+0x72>
 8001b64:	20006358 	.word	0x20006358
 8001b68:	20000094 	.word	0x20000094
 8001b6c:	200064a0 	.word	0x200064a0
 8001b70:	20006534 	.word	0x20006534
 8001b74:	20006574 	.word	0x20006574
 8001b78:	40020000 	.word	0x40020000
 8001b7c:	200063b8 	.word	0x200063b8
 8001b80:	20000030 	.word	0x20000030

08001b84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b0a0      	sub	sp, #128	; 0x80
 8001b88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b8a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001b8e:	2230      	movs	r2, #48	; 0x30
 8001b90:	2100      	movs	r1, #0
 8001b92:	4618      	mov	r0, r3
 8001b94:	f005 ffee 	bl	8007b74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b98:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	601a      	str	r2, [r3, #0]
 8001ba0:	605a      	str	r2, [r3, #4]
 8001ba2:	609a      	str	r2, [r3, #8]
 8001ba4:	60da      	str	r2, [r3, #12]
 8001ba6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ba8:	f107 030c 	add.w	r3, r7, #12
 8001bac:	2230      	movs	r2, #48	; 0x30
 8001bae:	2100      	movs	r1, #0
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f005 ffdf 	bl	8007b74 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	60bb      	str	r3, [r7, #8]
 8001bba:	4b32      	ldr	r3, [pc, #200]	; (8001c84 <SystemClock_Config+0x100>)
 8001bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bbe:	4a31      	ldr	r2, [pc, #196]	; (8001c84 <SystemClock_Config+0x100>)
 8001bc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bc4:	6413      	str	r3, [r2, #64]	; 0x40
 8001bc6:	4b2f      	ldr	r3, [pc, #188]	; (8001c84 <SystemClock_Config+0x100>)
 8001bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bce:	60bb      	str	r3, [r7, #8]
 8001bd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	607b      	str	r3, [r7, #4]
 8001bd6:	4b2c      	ldr	r3, [pc, #176]	; (8001c88 <SystemClock_Config+0x104>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001bde:	4a2a      	ldr	r2, [pc, #168]	; (8001c88 <SystemClock_Config+0x104>)
 8001be0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001be4:	6013      	str	r3, [r2, #0]
 8001be6:	4b28      	ldr	r3, [pc, #160]	; (8001c88 <SystemClock_Config+0x104>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001bee:	607b      	str	r3, [r7, #4]
 8001bf0:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001bf6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001bfa:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bfc:	2302      	movs	r3, #2
 8001bfe:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c00:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001c04:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001c06:	2308      	movs	r3, #8
 8001c08:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 144;
 8001c0a:	2390      	movs	r3, #144	; 0x90
 8001c0c:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c0e:	2302      	movs	r3, #2
 8001c10:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001c12:	2303      	movs	r3, #3
 8001c14:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c16:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f003 fc04 	bl	8005428 <HAL_RCC_OscConfig>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d001      	beq.n	8001c2a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001c26:	f000 fc5d 	bl	80024e4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c2a:	230f      	movs	r3, #15
 8001c2c:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c2e:	2302      	movs	r3, #2
 8001c30:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c32:	2300      	movs	r3, #0
 8001c34:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c3a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c40:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001c44:	2102      	movs	r1, #2
 8001c46:	4618      	mov	r0, r3
 8001c48:	f003 fe5e 	bl	8005908 <HAL_RCC_ClockConfig>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001c52:	f000 fc47 	bl	80024e4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001c56:	2308      	movs	r3, #8
 8001c58:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8001c5a:	23c0      	movs	r3, #192	; 0xc0
 8001c5c:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8001c5e:	2304      	movs	r3, #4
 8001c60:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8001c62:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c66:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c68:	f107 030c 	add.w	r3, r7, #12
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f004 f86f 	bl	8005d50 <HAL_RCCEx_PeriphCLKConfig>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d001      	beq.n	8001c7c <SystemClock_Config+0xf8>
  {
    Error_Handler();
 8001c78:	f000 fc34 	bl	80024e4 <Error_Handler>
  }
}
 8001c7c:	bf00      	nop
 8001c7e:	3780      	adds	r7, #128	; 0x80
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	40023800 	.word	0x40023800
 8001c88:	40007000 	.word	0x40007000

08001c8c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001c90:	4b06      	ldr	r3, [pc, #24]	; (8001cac <MX_CRC_Init+0x20>)
 8001c92:	4a07      	ldr	r2, [pc, #28]	; (8001cb0 <MX_CRC_Init+0x24>)
 8001c94:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001c96:	4805      	ldr	r0, [pc, #20]	; (8001cac <MX_CRC_Init+0x20>)
 8001c98:	f001 fbc4 	bl	8003424 <HAL_CRC_Init>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8001ca2:	f000 fc1f 	bl	80024e4 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001ca6:	bf00      	nop
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	200063b0 	.word	0x200063b0
 8001cb0:	40023000 	.word	0x40023000

08001cb4 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001cba:	463b      	mov	r3, r7
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	601a      	str	r2, [r3, #0]
 8001cc0:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001cc2:	4b0f      	ldr	r3, [pc, #60]	; (8001d00 <MX_DAC_Init+0x4c>)
 8001cc4:	4a0f      	ldr	r2, [pc, #60]	; (8001d04 <MX_DAC_Init+0x50>)
 8001cc6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001cc8:	480d      	ldr	r0, [pc, #52]	; (8001d00 <MX_DAC_Init+0x4c>)
 8001cca:	f001 fbc7 	bl	800345c <HAL_DAC_Init>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d001      	beq.n	8001cd8 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001cd4:	f000 fc06 	bl	80024e4 <Error_Handler>
  }
  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001cd8:	2324      	movs	r3, #36	; 0x24
 8001cda:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001ce0:	463b      	mov	r3, r7
 8001ce2:	2210      	movs	r2, #16
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	4806      	ldr	r0, [pc, #24]	; (8001d00 <MX_DAC_Init+0x4c>)
 8001ce8:	f001 fcfa 	bl	80036e0 <HAL_DAC_ConfigChannel>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d001      	beq.n	8001cf6 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001cf2:	f000 fbf7 	bl	80024e4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001cf6:	bf00      	nop
 8001cf8:	3708      	adds	r7, #8
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	200064a0 	.word	0x200064a0
 8001d04:	40007400 	.word	0x40007400

08001d08 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8001d0c:	4b15      	ldr	r3, [pc, #84]	; (8001d64 <MX_DMA2D_Init+0x5c>)
 8001d0e:	4a16      	ldr	r2, [pc, #88]	; (8001d68 <MX_DMA2D_Init+0x60>)
 8001d10:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8001d12:	4b14      	ldr	r3, [pc, #80]	; (8001d64 <MX_DMA2D_Init+0x5c>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8001d18:	4b12      	ldr	r3, [pc, #72]	; (8001d64 <MX_DMA2D_Init+0x5c>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8001d1e:	4b11      	ldr	r3, [pc, #68]	; (8001d64 <MX_DMA2D_Init+0x5c>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8001d24:	4b0f      	ldr	r3, [pc, #60]	; (8001d64 <MX_DMA2D_Init+0x5c>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8001d2a:	4b0e      	ldr	r3, [pc, #56]	; (8001d64 <MX_DMA2D_Init+0x5c>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8001d30:	4b0c      	ldr	r3, [pc, #48]	; (8001d64 <MX_DMA2D_Init+0x5c>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8001d36:	4b0b      	ldr	r3, [pc, #44]	; (8001d64 <MX_DMA2D_Init+0x5c>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8001d3c:	4809      	ldr	r0, [pc, #36]	; (8001d64 <MX_DMA2D_Init+0x5c>)
 8001d3e:	f002 f91f 	bl	8003f80 <HAL_DMA2D_Init>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d001      	beq.n	8001d4c <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8001d48:	f000 fbcc 	bl	80024e4 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8001d4c:	2101      	movs	r1, #1
 8001d4e:	4805      	ldr	r0, [pc, #20]	; (8001d64 <MX_DMA2D_Init+0x5c>)
 8001d50:	f002 fa70 	bl	8004234 <HAL_DMA2D_ConfigLayer>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8001d5a:	f000 fbc3 	bl	80024e4 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8001d5e:	bf00      	nop
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	200064f4 	.word	0x200064f4
 8001d68:	4002b000 	.word	0x4002b000

08001d6c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001d70:	4b1b      	ldr	r3, [pc, #108]	; (8001de0 <MX_I2C3_Init+0x74>)
 8001d72:	4a1c      	ldr	r2, [pc, #112]	; (8001de4 <MX_I2C3_Init+0x78>)
 8001d74:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001d76:	4b1a      	ldr	r3, [pc, #104]	; (8001de0 <MX_I2C3_Init+0x74>)
 8001d78:	4a1b      	ldr	r2, [pc, #108]	; (8001de8 <MX_I2C3_Init+0x7c>)
 8001d7a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d7c:	4b18      	ldr	r3, [pc, #96]	; (8001de0 <MX_I2C3_Init+0x74>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001d82:	4b17      	ldr	r3, [pc, #92]	; (8001de0 <MX_I2C3_Init+0x74>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d88:	4b15      	ldr	r3, [pc, #84]	; (8001de0 <MX_I2C3_Init+0x74>)
 8001d8a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001d8e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d90:	4b13      	ldr	r3, [pc, #76]	; (8001de0 <MX_I2C3_Init+0x74>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001d96:	4b12      	ldr	r3, [pc, #72]	; (8001de0 <MX_I2C3_Init+0x74>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d9c:	4b10      	ldr	r3, [pc, #64]	; (8001de0 <MX_I2C3_Init+0x74>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001da2:	4b0f      	ldr	r3, [pc, #60]	; (8001de0 <MX_I2C3_Init+0x74>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001da8:	480d      	ldr	r0, [pc, #52]	; (8001de0 <MX_I2C3_Init+0x74>)
 8001daa:	f002 fdbb 	bl	8004924 <HAL_I2C_Init>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d001      	beq.n	8001db8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001db4:	f000 fb96 	bl	80024e4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001db8:	2100      	movs	r1, #0
 8001dba:	4809      	ldr	r0, [pc, #36]	; (8001de0 <MX_I2C3_Init+0x74>)
 8001dbc:	f002 feea 	bl	8004b94 <HAL_I2CEx_ConfigAnalogFilter>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d001      	beq.n	8001dca <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8001dc6:	f000 fb8d 	bl	80024e4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001dca:	2100      	movs	r1, #0
 8001dcc:	4804      	ldr	r0, [pc, #16]	; (8001de0 <MX_I2C3_Init+0x74>)
 8001dce:	f002 ff1d 	bl	8004c0c <HAL_I2CEx_ConfigDigitalFilter>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d001      	beq.n	8001ddc <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8001dd8:	f000 fb84 	bl	80024e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001ddc:	bf00      	nop
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	20006304 	.word	0x20006304
 8001de4:	40005c00 	.word	0x40005c00
 8001de8:	000186a0 	.word	0x000186a0

08001dec <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b09a      	sub	sp, #104	; 0x68
 8001df0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8001df2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001df6:	2234      	movs	r2, #52	; 0x34
 8001df8:	2100      	movs	r1, #0
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f005 feba 	bl	8007b74 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 8001e00:	463b      	mov	r3, r7
 8001e02:	2234      	movs	r2, #52	; 0x34
 8001e04:	2100      	movs	r1, #0
 8001e06:	4618      	mov	r0, r3
 8001e08:	f005 feb4 	bl	8007b74 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */
  ili9341_Init();
 8001e0c:	f7ff fcb0 	bl	8001770 <ili9341_Init>
  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8001e10:	4b53      	ldr	r3, [pc, #332]	; (8001f60 <MX_LTDC_Init+0x174>)
 8001e12:	4a54      	ldr	r2, [pc, #336]	; (8001f64 <MX_LTDC_Init+0x178>)
 8001e14:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001e16:	4b52      	ldr	r3, [pc, #328]	; (8001f60 <MX_LTDC_Init+0x174>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001e1c:	4b50      	ldr	r3, [pc, #320]	; (8001f60 <MX_LTDC_Init+0x174>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001e22:	4b4f      	ldr	r3, [pc, #316]	; (8001f60 <MX_LTDC_Init+0x174>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001e28:	4b4d      	ldr	r3, [pc, #308]	; (8001f60 <MX_LTDC_Init+0x174>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 8001e2e:	4b4c      	ldr	r3, [pc, #304]	; (8001f60 <MX_LTDC_Init+0x174>)
 8001e30:	2209      	movs	r2, #9
 8001e32:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 8001e34:	4b4a      	ldr	r3, [pc, #296]	; (8001f60 <MX_LTDC_Init+0x174>)
 8001e36:	2201      	movs	r2, #1
 8001e38:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 8001e3a:	4b49      	ldr	r3, [pc, #292]	; (8001f60 <MX_LTDC_Init+0x174>)
 8001e3c:	221d      	movs	r2, #29
 8001e3e:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 8001e40:	4b47      	ldr	r3, [pc, #284]	; (8001f60 <MX_LTDC_Init+0x174>)
 8001e42:	2203      	movs	r2, #3
 8001e44:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 8001e46:	4b46      	ldr	r3, [pc, #280]	; (8001f60 <MX_LTDC_Init+0x174>)
 8001e48:	f240 120d 	movw	r2, #269	; 0x10d
 8001e4c:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 8001e4e:	4b44      	ldr	r3, [pc, #272]	; (8001f60 <MX_LTDC_Init+0x174>)
 8001e50:	f240 1243 	movw	r2, #323	; 0x143
 8001e54:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 279;
 8001e56:	4b42      	ldr	r3, [pc, #264]	; (8001f60 <MX_LTDC_Init+0x174>)
 8001e58:	f240 1217 	movw	r2, #279	; 0x117
 8001e5c:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 327;
 8001e5e:	4b40      	ldr	r3, [pc, #256]	; (8001f60 <MX_LTDC_Init+0x174>)
 8001e60:	f240 1247 	movw	r2, #327	; 0x147
 8001e64:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8001e66:	4b3e      	ldr	r3, [pc, #248]	; (8001f60 <MX_LTDC_Init+0x174>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001e6e:	4b3c      	ldr	r3, [pc, #240]	; (8001f60 <MX_LTDC_Init+0x174>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8001e76:	4b3a      	ldr	r3, [pc, #232]	; (8001f60 <MX_LTDC_Init+0x174>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001e7e:	4838      	ldr	r0, [pc, #224]	; (8001f60 <MX_LTDC_Init+0x174>)
 8001e80:	f002 ff04 	bl	8004c8c <HAL_LTDC_Init>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d001      	beq.n	8001e8e <MX_LTDC_Init+0xa2>
  {
    Error_Handler();
 8001e8a:	f000 fb2b 	bl	80024e4 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	637b      	str	r3, [r7, #52]	; 0x34
  pLayerCfg.WindowX1 = 240;
 8001e92:	23f0      	movs	r3, #240	; 0xf0
 8001e94:	63bb      	str	r3, [r7, #56]	; 0x38
  pLayerCfg.WindowY0 = 0;
 8001e96:	2300      	movs	r3, #0
 8001e98:	63fb      	str	r3, [r7, #60]	; 0x3c
  pLayerCfg.WindowY1 = 320;
 8001e9a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001e9e:	643b      	str	r3, [r7, #64]	; 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8001ea0:	2302      	movs	r3, #2
 8001ea2:	647b      	str	r3, [r7, #68]	; 0x44
  pLayerCfg.Alpha = 255;
 8001ea4:	23ff      	movs	r3, #255	; 0xff
 8001ea6:	64bb      	str	r3, [r7, #72]	; 0x48
  pLayerCfg.Alpha0 = 0;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	64fb      	str	r3, [r7, #76]	; 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001eac:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001eb0:	653b      	str	r3, [r7, #80]	; 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001eb2:	2307      	movs	r3, #7
 8001eb4:	657b      	str	r3, [r7, #84]	; 0x54
  pLayerCfg.FBStartAdress = 0x0;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	65bb      	str	r3, [r7, #88]	; 0x58
  pLayerCfg.ImageWidth = 240;
 8001eba:	23f0      	movs	r3, #240	; 0xf0
 8001ebc:	65fb      	str	r3, [r7, #92]	; 0x5c
  pLayerCfg.ImageHeight = 320;
 8001ebe:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001ec2:	663b      	str	r3, [r7, #96]	; 0x60
  pLayerCfg.Backcolor.Blue = 0;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  pLayerCfg.Backcolor.Green = 255;
 8001eca:	23ff      	movs	r3, #255	; 0xff
 8001ecc:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
  pLayerCfg.Backcolor.Red = 0;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001ed6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001eda:	2200      	movs	r2, #0
 8001edc:	4619      	mov	r1, r3
 8001ede:	4820      	ldr	r0, [pc, #128]	; (8001f60 <MX_LTDC_Init+0x174>)
 8001ee0:	f003 f85c 	bl	8004f9c <HAL_LTDC_ConfigLayer>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <MX_LTDC_Init+0x102>
  {
    Error_Handler();
 8001eea:	f000 fafb 	bl	80024e4 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 60;
 8001ef2:	233c      	movs	r3, #60	; 0x3c
 8001ef4:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 60;
 8001efa:	233c      	movs	r3, #60	; 0x3c
 8001efc:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8001efe:	2302      	movs	r3, #2
 8001f00:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 255;
 8001f02:	23ff      	movs	r3, #255	; 0xff
 8001f04:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 255;
 8001f06:	23ff      	movs	r3, #255	; 0xff
 8001f08:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001f0a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001f0e:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001f10:	2307      	movs	r3, #7
 8001f12:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 8001f14:	2300      	movs	r3, #0
 8001f16:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg1.ImageWidth = 56;
 8001f18:	2338      	movs	r3, #56	; 0x38
 8001f1a:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg1.ImageHeight = 57;
 8001f1c:	2339      	movs	r3, #57	; 0x39
 8001f1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 8001f20:	2300      	movs	r3, #0
 8001f22:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  pLayerCfg1.Backcolor.Green = 0;
 8001f26:	2300      	movs	r3, #0
 8001f28:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  pLayerCfg1.Backcolor.Red = 0;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 8001f32:	463b      	mov	r3, r7
 8001f34:	2201      	movs	r2, #1
 8001f36:	4619      	mov	r1, r3
 8001f38:	4809      	ldr	r0, [pc, #36]	; (8001f60 <MX_LTDC_Init+0x174>)
 8001f3a:	f003 f82f 	bl	8004f9c <HAL_LTDC_ConfigLayer>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d001      	beq.n	8001f48 <MX_LTDC_Init+0x15c>
  {
    Error_Handler();
 8001f44:	f000 face 	bl	80024e4 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */
  pLayerCfg1.FBStartAdress = (uint32_t)&ball2;
 8001f48:	4b07      	ldr	r3, [pc, #28]	; (8001f68 <MX_LTDC_Init+0x17c>)
 8001f4a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1);
 8001f4c:	463b      	mov	r3, r7
 8001f4e:	2201      	movs	r2, #1
 8001f50:	4619      	mov	r1, r3
 8001f52:	4803      	ldr	r0, [pc, #12]	; (8001f60 <MX_LTDC_Init+0x174>)
 8001f54:	f003 f822 	bl	8004f9c <HAL_LTDC_ConfigLayer>
  /* USER CODE END LTDC_Init 2 */

}
 8001f58:	bf00      	nop
 8001f5a:	3768      	adds	r7, #104	; 0x68
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	200063b8 	.word	0x200063b8
 8001f64:	40016800 	.word	0x40016800
 8001f68:	08008668 	.word	0x08008668

08001f6c <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001f70:	4b17      	ldr	r3, [pc, #92]	; (8001fd0 <MX_SPI5_Init+0x64>)
 8001f72:	4a18      	ldr	r2, [pc, #96]	; (8001fd4 <MX_SPI5_Init+0x68>)
 8001f74:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001f76:	4b16      	ldr	r3, [pc, #88]	; (8001fd0 <MX_SPI5_Init+0x64>)
 8001f78:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001f7c:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001f7e:	4b14      	ldr	r3, [pc, #80]	; (8001fd0 <MX_SPI5_Init+0x64>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f84:	4b12      	ldr	r3, [pc, #72]	; (8001fd0 <MX_SPI5_Init+0x64>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f8a:	4b11      	ldr	r3, [pc, #68]	; (8001fd0 <MX_SPI5_Init+0x64>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f90:	4b0f      	ldr	r3, [pc, #60]	; (8001fd0 <MX_SPI5_Init+0x64>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001f96:	4b0e      	ldr	r3, [pc, #56]	; (8001fd0 <MX_SPI5_Init+0x64>)
 8001f98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f9c:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001f9e:	4b0c      	ldr	r3, [pc, #48]	; (8001fd0 <MX_SPI5_Init+0x64>)
 8001fa0:	2218      	movs	r2, #24
 8001fa2:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001fa4:	4b0a      	ldr	r3, [pc, #40]	; (8001fd0 <MX_SPI5_Init+0x64>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001faa:	4b09      	ldr	r3, [pc, #36]	; (8001fd0 <MX_SPI5_Init+0x64>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fb0:	4b07      	ldr	r3, [pc, #28]	; (8001fd0 <MX_SPI5_Init+0x64>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001fb6:	4b06      	ldr	r3, [pc, #24]	; (8001fd0 <MX_SPI5_Init+0x64>)
 8001fb8:	220a      	movs	r2, #10
 8001fba:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001fbc:	4804      	ldr	r0, [pc, #16]	; (8001fd0 <MX_SPI5_Init+0x64>)
 8001fbe:	f004 f8b9 	bl	8006134 <HAL_SPI_Init>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d001      	beq.n	8001fcc <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001fc8:	f000 fa8c 	bl	80024e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001fcc:	bf00      	nop
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	20006358 	.word	0x20006358
 8001fd4:	40015000 	.word	0x40015000

08001fd8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b086      	sub	sp, #24
 8001fdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fde:	f107 0308 	add.w	r3, r7, #8
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	601a      	str	r2, [r3, #0]
 8001fe6:	605a      	str	r2, [r3, #4]
 8001fe8:	609a      	str	r2, [r3, #8]
 8001fea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fec:	463b      	mov	r3, r7
 8001fee:	2200      	movs	r2, #0
 8001ff0:	601a      	str	r2, [r3, #0]
 8001ff2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001ff4:	4b1e      	ldr	r3, [pc, #120]	; (8002070 <MX_TIM1_Init+0x98>)
 8001ff6:	4a1f      	ldr	r2, [pc, #124]	; (8002074 <MX_TIM1_Init+0x9c>)
 8001ff8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001ffa:	4b1d      	ldr	r3, [pc, #116]	; (8002070 <MX_TIM1_Init+0x98>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002000:	4b1b      	ldr	r3, [pc, #108]	; (8002070 <MX_TIM1_Init+0x98>)
 8002002:	2200      	movs	r2, #0
 8002004:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002006:	4b1a      	ldr	r3, [pc, #104]	; (8002070 <MX_TIM1_Init+0x98>)
 8002008:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800200c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800200e:	4b18      	ldr	r3, [pc, #96]	; (8002070 <MX_TIM1_Init+0x98>)
 8002010:	2200      	movs	r2, #0
 8002012:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002014:	4b16      	ldr	r3, [pc, #88]	; (8002070 <MX_TIM1_Init+0x98>)
 8002016:	2200      	movs	r2, #0
 8002018:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800201a:	4b15      	ldr	r3, [pc, #84]	; (8002070 <MX_TIM1_Init+0x98>)
 800201c:	2200      	movs	r2, #0
 800201e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002020:	4813      	ldr	r0, [pc, #76]	; (8002070 <MX_TIM1_Init+0x98>)
 8002022:	f004 fca3 	bl	800696c <HAL_TIM_Base_Init>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d001      	beq.n	8002030 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800202c:	f000 fa5a 	bl	80024e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002030:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002034:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002036:	f107 0308 	add.w	r3, r7, #8
 800203a:	4619      	mov	r1, r3
 800203c:	480c      	ldr	r0, [pc, #48]	; (8002070 <MX_TIM1_Init+0x98>)
 800203e:	f004 fe10 	bl	8006c62 <HAL_TIM_ConfigClockSource>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d001      	beq.n	800204c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8002048:	f000 fa4c 	bl	80024e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800204c:	2300      	movs	r3, #0
 800204e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002050:	2300      	movs	r3, #0
 8002052:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002054:	463b      	mov	r3, r7
 8002056:	4619      	mov	r1, r3
 8002058:	4805      	ldr	r0, [pc, #20]	; (8002070 <MX_TIM1_Init+0x98>)
 800205a:	f005 f81b 	bl	8007094 <HAL_TIMEx_MasterConfigSynchronization>
 800205e:	4603      	mov	r3, r0
 8002060:	2b00      	cmp	r3, #0
 8002062:	d001      	beq.n	8002068 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002064:	f000 fa3e 	bl	80024e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002068:	bf00      	nop
 800206a:	3718      	adds	r7, #24
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}
 8002070:	200064b4 	.word	0x200064b4
 8002074:	40010000 	.word	0x40010000

08002078 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b086      	sub	sp, #24
 800207c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800207e:	f107 0308 	add.w	r3, r7, #8
 8002082:	2200      	movs	r2, #0
 8002084:	601a      	str	r2, [r3, #0]
 8002086:	605a      	str	r2, [r3, #4]
 8002088:	609a      	str	r2, [r3, #8]
 800208a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800208c:	463b      	mov	r3, r7
 800208e:	2200      	movs	r2, #0
 8002090:	601a      	str	r2, [r3, #0]
 8002092:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002094:	4b1d      	ldr	r3, [pc, #116]	; (800210c <MX_TIM2_Init+0x94>)
 8002096:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800209a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72;
 800209c:	4b1b      	ldr	r3, [pc, #108]	; (800210c <MX_TIM2_Init+0x94>)
 800209e:	2248      	movs	r2, #72	; 0x48
 80020a0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020a2:	4b1a      	ldr	r3, [pc, #104]	; (800210c <MX_TIM2_Init+0x94>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50;
 80020a8:	4b18      	ldr	r3, [pc, #96]	; (800210c <MX_TIM2_Init+0x94>)
 80020aa:	2232      	movs	r2, #50	; 0x32
 80020ac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020ae:	4b17      	ldr	r3, [pc, #92]	; (800210c <MX_TIM2_Init+0x94>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020b4:	4b15      	ldr	r3, [pc, #84]	; (800210c <MX_TIM2_Init+0x94>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80020ba:	4814      	ldr	r0, [pc, #80]	; (800210c <MX_TIM2_Init+0x94>)
 80020bc:	f004 fc56 	bl	800696c <HAL_TIM_Base_Init>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 80020c6:	f000 fa0d 	bl	80024e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020ce:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80020d0:	f107 0308 	add.w	r3, r7, #8
 80020d4:	4619      	mov	r1, r3
 80020d6:	480d      	ldr	r0, [pc, #52]	; (800210c <MX_TIM2_Init+0x94>)
 80020d8:	f004 fdc3 	bl	8006c62 <HAL_TIM_ConfigClockSource>
 80020dc:	4603      	mov	r3, r0
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d001      	beq.n	80020e6 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 80020e2:	f000 f9ff 	bl	80024e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80020e6:	2320      	movs	r3, #32
 80020e8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020ea:	2300      	movs	r3, #0
 80020ec:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80020ee:	463b      	mov	r3, r7
 80020f0:	4619      	mov	r1, r3
 80020f2:	4806      	ldr	r0, [pc, #24]	; (800210c <MX_TIM2_Init+0x94>)
 80020f4:	f004 ffce 	bl	8007094 <HAL_TIMEx_MasterConfigSynchronization>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d001      	beq.n	8002102 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 80020fe:	f000 f9f1 	bl	80024e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002102:	bf00      	nop
 8002104:	3718      	adds	r7, #24
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	20006534 	.word	0x20006534

08002110 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002114:	4b11      	ldr	r3, [pc, #68]	; (800215c <MX_USART1_UART_Init+0x4c>)
 8002116:	4a12      	ldr	r2, [pc, #72]	; (8002160 <MX_USART1_UART_Init+0x50>)
 8002118:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800211a:	4b10      	ldr	r3, [pc, #64]	; (800215c <MX_USART1_UART_Init+0x4c>)
 800211c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002120:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002122:	4b0e      	ldr	r3, [pc, #56]	; (800215c <MX_USART1_UART_Init+0x4c>)
 8002124:	2200      	movs	r2, #0
 8002126:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002128:	4b0c      	ldr	r3, [pc, #48]	; (800215c <MX_USART1_UART_Init+0x4c>)
 800212a:	2200      	movs	r2, #0
 800212c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800212e:	4b0b      	ldr	r3, [pc, #44]	; (800215c <MX_USART1_UART_Init+0x4c>)
 8002130:	2200      	movs	r2, #0
 8002132:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002134:	4b09      	ldr	r3, [pc, #36]	; (800215c <MX_USART1_UART_Init+0x4c>)
 8002136:	220c      	movs	r2, #12
 8002138:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800213a:	4b08      	ldr	r3, [pc, #32]	; (800215c <MX_USART1_UART_Init+0x4c>)
 800213c:	2200      	movs	r2, #0
 800213e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002140:	4b06      	ldr	r3, [pc, #24]	; (800215c <MX_USART1_UART_Init+0x4c>)
 8002142:	2200      	movs	r2, #0
 8002144:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002146:	4805      	ldr	r0, [pc, #20]	; (800215c <MX_USART1_UART_Init+0x4c>)
 8002148:	f005 f834 	bl	80071b4 <HAL_UART_Init>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002152:	f000 f9c7 	bl	80024e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002156:	bf00      	nop
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	20006460 	.word	0x20006460
 8002160:	40011000 	.word	0x40011000

08002164 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800216a:	2300      	movs	r3, #0
 800216c:	607b      	str	r3, [r7, #4]
 800216e:	4b0c      	ldr	r3, [pc, #48]	; (80021a0 <MX_DMA_Init+0x3c>)
 8002170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002172:	4a0b      	ldr	r2, [pc, #44]	; (80021a0 <MX_DMA_Init+0x3c>)
 8002174:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002178:	6313      	str	r3, [r2, #48]	; 0x30
 800217a:	4b09      	ldr	r3, [pc, #36]	; (80021a0 <MX_DMA_Init+0x3c>)
 800217c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002182:	607b      	str	r3, [r7, #4]
 8002184:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8002186:	2200      	movs	r2, #0
 8002188:	2100      	movs	r1, #0
 800218a:	2011      	movs	r0, #17
 800218c:	f001 f920 	bl	80033d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002190:	2011      	movs	r0, #17
 8002192:	f001 f939 	bl	8003408 <HAL_NVIC_EnableIRQ>

}
 8002196:	bf00      	nop
 8002198:	3708      	adds	r7, #8
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	40023800 	.word	0x40023800

080021a4 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b088      	sub	sp, #32
 80021a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 80021aa:	1d3b      	adds	r3, r7, #4
 80021ac:	2200      	movs	r2, #0
 80021ae:	601a      	str	r2, [r3, #0]
 80021b0:	605a      	str	r2, [r3, #4]
 80021b2:	609a      	str	r2, [r3, #8]
 80021b4:	60da      	str	r2, [r3, #12]
 80021b6:	611a      	str	r2, [r3, #16]
 80021b8:	615a      	str	r2, [r3, #20]
 80021ba:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 80021bc:	4b1f      	ldr	r3, [pc, #124]	; (800223c <MX_FMC_Init+0x98>)
 80021be:	4a20      	ldr	r2, [pc, #128]	; (8002240 <MX_FMC_Init+0x9c>)
 80021c0:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 80021c2:	4b1e      	ldr	r3, [pc, #120]	; (800223c <MX_FMC_Init+0x98>)
 80021c4:	2201      	movs	r2, #1
 80021c6:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80021c8:	4b1c      	ldr	r3, [pc, #112]	; (800223c <MX_FMC_Init+0x98>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 80021ce:	4b1b      	ldr	r3, [pc, #108]	; (800223c <MX_FMC_Init+0x98>)
 80021d0:	2204      	movs	r2, #4
 80021d2:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 80021d4:	4b19      	ldr	r3, [pc, #100]	; (800223c <MX_FMC_Init+0x98>)
 80021d6:	2210      	movs	r2, #16
 80021d8:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80021da:	4b18      	ldr	r3, [pc, #96]	; (800223c <MX_FMC_Init+0x98>)
 80021dc:	2240      	movs	r2, #64	; 0x40
 80021de:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 80021e0:	4b16      	ldr	r3, [pc, #88]	; (800223c <MX_FMC_Init+0x98>)
 80021e2:	f44f 72c0 	mov.w	r2, #384	; 0x180
 80021e6:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80021e8:	4b14      	ldr	r3, [pc, #80]	; (800223c <MX_FMC_Init+0x98>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 80021ee:	4b13      	ldr	r3, [pc, #76]	; (800223c <MX_FMC_Init+0x98>)
 80021f0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80021f4:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 80021f6:	4b11      	ldr	r3, [pc, #68]	; (800223c <MX_FMC_Init+0x98>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 80021fc:	4b0f      	ldr	r3, [pc, #60]	; (800223c <MX_FMC_Init+0x98>)
 80021fe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002202:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8002204:	2302      	movs	r3, #2
 8002206:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8002208:	2307      	movs	r3, #7
 800220a:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 800220c:	2304      	movs	r3, #4
 800220e:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8002210:	2307      	movs	r3, #7
 8002212:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8002214:	2303      	movs	r3, #3
 8002216:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8002218:	2302      	movs	r3, #2
 800221a:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 800221c:	2302      	movs	r3, #2
 800221e:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8002220:	1d3b      	adds	r3, r7, #4
 8002222:	4619      	mov	r1, r3
 8002224:	4805      	ldr	r0, [pc, #20]	; (800223c <MX_FMC_Init+0x98>)
 8002226:	f003 ff51 	bl	80060cc <HAL_SDRAM_Init>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d001      	beq.n	8002234 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8002230:	f000 f958 	bl	80024e4 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8002234:	bf00      	nop
 8002236:	3720      	adds	r7, #32
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}
 800223c:	200065d4 	.word	0x200065d4
 8002240:	a0000140 	.word	0xa0000140

08002244 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b08e      	sub	sp, #56	; 0x38
 8002248:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800224a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800224e:	2200      	movs	r2, #0
 8002250:	601a      	str	r2, [r3, #0]
 8002252:	605a      	str	r2, [r3, #4]
 8002254:	609a      	str	r2, [r3, #8]
 8002256:	60da      	str	r2, [r3, #12]
 8002258:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800225a:	2300      	movs	r3, #0
 800225c:	623b      	str	r3, [r7, #32]
 800225e:	4b89      	ldr	r3, [pc, #548]	; (8002484 <MX_GPIO_Init+0x240>)
 8002260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002262:	4a88      	ldr	r2, [pc, #544]	; (8002484 <MX_GPIO_Init+0x240>)
 8002264:	f043 0304 	orr.w	r3, r3, #4
 8002268:	6313      	str	r3, [r2, #48]	; 0x30
 800226a:	4b86      	ldr	r3, [pc, #536]	; (8002484 <MX_GPIO_Init+0x240>)
 800226c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226e:	f003 0304 	and.w	r3, r3, #4
 8002272:	623b      	str	r3, [r7, #32]
 8002274:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002276:	2300      	movs	r3, #0
 8002278:	61fb      	str	r3, [r7, #28]
 800227a:	4b82      	ldr	r3, [pc, #520]	; (8002484 <MX_GPIO_Init+0x240>)
 800227c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227e:	4a81      	ldr	r2, [pc, #516]	; (8002484 <MX_GPIO_Init+0x240>)
 8002280:	f043 0320 	orr.w	r3, r3, #32
 8002284:	6313      	str	r3, [r2, #48]	; 0x30
 8002286:	4b7f      	ldr	r3, [pc, #508]	; (8002484 <MX_GPIO_Init+0x240>)
 8002288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800228a:	f003 0320 	and.w	r3, r3, #32
 800228e:	61fb      	str	r3, [r7, #28]
 8002290:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002292:	2300      	movs	r3, #0
 8002294:	61bb      	str	r3, [r7, #24]
 8002296:	4b7b      	ldr	r3, [pc, #492]	; (8002484 <MX_GPIO_Init+0x240>)
 8002298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800229a:	4a7a      	ldr	r2, [pc, #488]	; (8002484 <MX_GPIO_Init+0x240>)
 800229c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022a0:	6313      	str	r3, [r2, #48]	; 0x30
 80022a2:	4b78      	ldr	r3, [pc, #480]	; (8002484 <MX_GPIO_Init+0x240>)
 80022a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022aa:	61bb      	str	r3, [r7, #24]
 80022ac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ae:	2300      	movs	r3, #0
 80022b0:	617b      	str	r3, [r7, #20]
 80022b2:	4b74      	ldr	r3, [pc, #464]	; (8002484 <MX_GPIO_Init+0x240>)
 80022b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b6:	4a73      	ldr	r2, [pc, #460]	; (8002484 <MX_GPIO_Init+0x240>)
 80022b8:	f043 0301 	orr.w	r3, r3, #1
 80022bc:	6313      	str	r3, [r2, #48]	; 0x30
 80022be:	4b71      	ldr	r3, [pc, #452]	; (8002484 <MX_GPIO_Init+0x240>)
 80022c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c2:	f003 0301 	and.w	r3, r3, #1
 80022c6:	617b      	str	r3, [r7, #20]
 80022c8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022ca:	2300      	movs	r3, #0
 80022cc:	613b      	str	r3, [r7, #16]
 80022ce:	4b6d      	ldr	r3, [pc, #436]	; (8002484 <MX_GPIO_Init+0x240>)
 80022d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d2:	4a6c      	ldr	r2, [pc, #432]	; (8002484 <MX_GPIO_Init+0x240>)
 80022d4:	f043 0302 	orr.w	r3, r3, #2
 80022d8:	6313      	str	r3, [r2, #48]	; 0x30
 80022da:	4b6a      	ldr	r3, [pc, #424]	; (8002484 <MX_GPIO_Init+0x240>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022de:	f003 0302 	and.w	r3, r3, #2
 80022e2:	613b      	str	r3, [r7, #16]
 80022e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80022e6:	2300      	movs	r3, #0
 80022e8:	60fb      	str	r3, [r7, #12]
 80022ea:	4b66      	ldr	r3, [pc, #408]	; (8002484 <MX_GPIO_Init+0x240>)
 80022ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ee:	4a65      	ldr	r2, [pc, #404]	; (8002484 <MX_GPIO_Init+0x240>)
 80022f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80022f4:	6313      	str	r3, [r2, #48]	; 0x30
 80022f6:	4b63      	ldr	r3, [pc, #396]	; (8002484 <MX_GPIO_Init+0x240>)
 80022f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022fe:	60fb      	str	r3, [r7, #12]
 8002300:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002302:	2300      	movs	r3, #0
 8002304:	60bb      	str	r3, [r7, #8]
 8002306:	4b5f      	ldr	r3, [pc, #380]	; (8002484 <MX_GPIO_Init+0x240>)
 8002308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800230a:	4a5e      	ldr	r2, [pc, #376]	; (8002484 <MX_GPIO_Init+0x240>)
 800230c:	f043 0310 	orr.w	r3, r3, #16
 8002310:	6313      	str	r3, [r2, #48]	; 0x30
 8002312:	4b5c      	ldr	r3, [pc, #368]	; (8002484 <MX_GPIO_Init+0x240>)
 8002314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002316:	f003 0310 	and.w	r3, r3, #16
 800231a:	60bb      	str	r3, [r7, #8]
 800231c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800231e:	2300      	movs	r3, #0
 8002320:	607b      	str	r3, [r7, #4]
 8002322:	4b58      	ldr	r3, [pc, #352]	; (8002484 <MX_GPIO_Init+0x240>)
 8002324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002326:	4a57      	ldr	r2, [pc, #348]	; (8002484 <MX_GPIO_Init+0x240>)
 8002328:	f043 0308 	orr.w	r3, r3, #8
 800232c:	6313      	str	r3, [r2, #48]	; 0x30
 800232e:	4b55      	ldr	r3, [pc, #340]	; (8002484 <MX_GPIO_Init+0x240>)
 8002330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002332:	f003 0308 	and.w	r3, r3, #8
 8002336:	607b      	str	r3, [r7, #4]
 8002338:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 800233a:	2200      	movs	r2, #0
 800233c:	2116      	movs	r1, #22
 800233e:	4852      	ldr	r0, [pc, #328]	; (8002488 <MX_GPIO_Init+0x244>)
 8002340:	f002 fad6 	bl	80048f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8002344:	2200      	movs	r2, #0
 8002346:	2180      	movs	r1, #128	; 0x80
 8002348:	4850      	ldr	r0, [pc, #320]	; (800248c <MX_GPIO_Init+0x248>)
 800234a:	f002 fad1 	bl	80048f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 800234e:	2200      	movs	r2, #0
 8002350:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8002354:	484e      	ldr	r0, [pc, #312]	; (8002490 <MX_GPIO_Init+0x24c>)
 8002356:	f002 facb 	bl	80048f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 800235a:	2200      	movs	r2, #0
 800235c:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8002360:	484c      	ldr	r0, [pc, #304]	; (8002494 <MX_GPIO_Init+0x250>)
 8002362:	f002 fac5 	bl	80048f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8002366:	2316      	movs	r3, #22
 8002368:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800236a:	2301      	movs	r3, #1
 800236c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236e:	2300      	movs	r3, #0
 8002370:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002372:	2300      	movs	r3, #0
 8002374:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002376:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800237a:	4619      	mov	r1, r3
 800237c:	4842      	ldr	r0, [pc, #264]	; (8002488 <MX_GPIO_Init+0x244>)
 800237e:	f001 ffeb 	bl	8004358 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8002382:	f248 0307 	movw	r3, #32775	; 0x8007
 8002386:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002388:	4b43      	ldr	r3, [pc, #268]	; (8002498 <MX_GPIO_Init+0x254>)
 800238a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800238c:	2300      	movs	r3, #0
 800238e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002390:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002394:	4619      	mov	r1, r3
 8002396:	483d      	ldr	r0, [pc, #244]	; (800248c <MX_GPIO_Init+0x248>)
 8002398:	f001 ffde 	bl	8004358 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 800239c:	2380      	movs	r3, #128	; 0x80
 800239e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023a0:	2301      	movs	r3, #1
 80023a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a4:	2300      	movs	r3, #0
 80023a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023a8:	2300      	movs	r3, #0
 80023aa:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 80023ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023b0:	4619      	mov	r1, r3
 80023b2:	4836      	ldr	r0, [pc, #216]	; (800248c <MX_GPIO_Init+0x248>)
 80023b4:	f001 ffd0 	bl	8004358 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 80023b8:	2320      	movs	r3, #32
 80023ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80023bc:	4b36      	ldr	r3, [pc, #216]	; (8002498 <MX_GPIO_Init+0x254>)
 80023be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c0:	2300      	movs	r3, #0
 80023c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 80023c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023c8:	4619      	mov	r1, r3
 80023ca:	482f      	ldr	r0, [pc, #188]	; (8002488 <MX_GPIO_Init+0x244>)
 80023cc:	f001 ffc4 	bl	8004358 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80023d0:	2304      	movs	r3, #4
 80023d2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023d4:	2300      	movs	r3, #0
 80023d6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d8:	2300      	movs	r3, #0
 80023da:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80023dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023e0:	4619      	mov	r1, r3
 80023e2:	482e      	ldr	r0, [pc, #184]	; (800249c <MX_GPIO_Init+0x258>)
 80023e4:	f001 ffb8 	bl	8004358 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 80023e8:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 80023ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ee:	2302      	movs	r3, #2
 80023f0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f2:	2300      	movs	r3, #0
 80023f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023f6:	2300      	movs	r3, #0
 80023f8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 80023fa:	230c      	movs	r3, #12
 80023fc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002402:	4619      	mov	r1, r3
 8002404:	4825      	ldr	r0, [pc, #148]	; (800249c <MX_GPIO_Init+0x258>)
 8002406:	f001 ffa7 	bl	8004358 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_HS_Pin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 800240a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800240e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002410:	2300      	movs	r3, #0
 8002412:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002414:	2300      	movs	r3, #0
 8002416:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8002418:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800241c:	4619      	mov	r1, r3
 800241e:	481f      	ldr	r0, [pc, #124]	; (800249c <MX_GPIO_Init+0x258>)
 8002420:	f001 ff9a 	bl	8004358 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8002424:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002428:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800242a:	2300      	movs	r3, #0
 800242c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800242e:	2300      	movs	r3, #0
 8002430:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8002432:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002436:	4619      	mov	r1, r3
 8002438:	4815      	ldr	r0, [pc, #84]	; (8002490 <MX_GPIO_Init+0x24c>)
 800243a:	f001 ff8d 	bl	8004358 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 800243e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002442:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002444:	2301      	movs	r3, #1
 8002446:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002448:	2300      	movs	r3, #0
 800244a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800244c:	2300      	movs	r3, #0
 800244e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002450:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002454:	4619      	mov	r1, r3
 8002456:	480e      	ldr	r0, [pc, #56]	; (8002490 <MX_GPIO_Init+0x24c>)
 8002458:	f001 ff7e 	bl	8004358 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 800245c:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8002460:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002462:	2301      	movs	r3, #1
 8002464:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002466:	2300      	movs	r3, #0
 8002468:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800246a:	2300      	movs	r3, #0
 800246c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800246e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002472:	4619      	mov	r1, r3
 8002474:	4807      	ldr	r0, [pc, #28]	; (8002494 <MX_GPIO_Init+0x250>)
 8002476:	f001 ff6f 	bl	8004358 <HAL_GPIO_Init>

}
 800247a:	bf00      	nop
 800247c:	3738      	adds	r7, #56	; 0x38
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	40023800 	.word	0x40023800
 8002488:	40020800 	.word	0x40020800
 800248c:	40020000 	.word	0x40020000
 8002490:	40020c00 	.word	0x40020c00
 8002494:	40021800 	.word	0x40021800
 8002498:	10120000 	.word	0x10120000
 800249c:	40020400 	.word	0x40020400

080024a0 <HAL_LTDC_ReloadEventCallback>:

/* USER CODE BEGIN 4 */

void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  ReloadFlag = 1;
 80024a8:	4b04      	ldr	r3, [pc, #16]	; (80024bc <HAL_LTDC_ReloadEventCallback+0x1c>)
 80024aa:	2201      	movs	r2, #1
 80024ac:	601a      	str	r2, [r3, #0]
}
 80024ae:	bf00      	nop
 80024b0:	370c      	adds	r7, #12
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	20000030 	.word	0x20000030

080024c0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b082      	sub	sp, #8
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a04      	ldr	r2, [pc, #16]	; (80024e0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d101      	bne.n	80024d6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80024d2:	f000 fe83 	bl	80031dc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80024d6:	bf00      	nop
 80024d8:	3708      	adds	r7, #8
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	40001000 	.word	0x40001000

080024e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80024e8:	bf00      	nop
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr
	...

080024f4 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 80024f8:	4819      	ldr	r0, [pc, #100]	; (8002560 <SPIx_Init+0x6c>)
 80024fa:	f004 f97d 	bl	80067f8 <HAL_SPI_GetState>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d12b      	bne.n	800255c <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 8002504:	4b16      	ldr	r3, [pc, #88]	; (8002560 <SPIx_Init+0x6c>)
 8002506:	4a17      	ldr	r2, [pc, #92]	; (8002564 <SPIx_Init+0x70>)
 8002508:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800250a:	4b15      	ldr	r3, [pc, #84]	; (8002560 <SPIx_Init+0x6c>)
 800250c:	2218      	movs	r2, #24
 800250e:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8002510:	4b13      	ldr	r3, [pc, #76]	; (8002560 <SPIx_Init+0x6c>)
 8002512:	2200      	movs	r2, #0
 8002514:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8002516:	4b12      	ldr	r3, [pc, #72]	; (8002560 <SPIx_Init+0x6c>)
 8002518:	2200      	movs	r2, #0
 800251a:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 800251c:	4b10      	ldr	r3, [pc, #64]	; (8002560 <SPIx_Init+0x6c>)
 800251e:	2200      	movs	r2, #0
 8002520:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8002522:	4b0f      	ldr	r3, [pc, #60]	; (8002560 <SPIx_Init+0x6c>)
 8002524:	2200      	movs	r2, #0
 8002526:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8002528:	4b0d      	ldr	r3, [pc, #52]	; (8002560 <SPIx_Init+0x6c>)
 800252a:	2207      	movs	r2, #7
 800252c:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 800252e:	4b0c      	ldr	r3, [pc, #48]	; (8002560 <SPIx_Init+0x6c>)
 8002530:	2200      	movs	r2, #0
 8002532:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8002534:	4b0a      	ldr	r3, [pc, #40]	; (8002560 <SPIx_Init+0x6c>)
 8002536:	2200      	movs	r2, #0
 8002538:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 800253a:	4b09      	ldr	r3, [pc, #36]	; (8002560 <SPIx_Init+0x6c>)
 800253c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002540:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8002542:	4b07      	ldr	r3, [pc, #28]	; (8002560 <SPIx_Init+0x6c>)
 8002544:	2200      	movs	r2, #0
 8002546:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8002548:	4b05      	ldr	r3, [pc, #20]	; (8002560 <SPIx_Init+0x6c>)
 800254a:	f44f 7282 	mov.w	r2, #260	; 0x104
 800254e:	605a      	str	r2, [r3, #4]

    SPIx_MspInit(&SpiHandle);
 8002550:	4803      	ldr	r0, [pc, #12]	; (8002560 <SPIx_Init+0x6c>)
 8002552:	f000 f833 	bl	80025bc <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8002556:	4802      	ldr	r0, [pc, #8]	; (8002560 <SPIx_Init+0x6c>)
 8002558:	f003 fdec 	bl	8006134 <HAL_SPI_Init>
  }
}
 800255c:	bf00      	nop
 800255e:	bd80      	pop	{r7, pc}
 8002560:	20000034 	.word	0x20000034
 8002564:	40015000 	.word	0x40015000

08002568 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b084      	sub	sp, #16
 800256c:	af00      	add	r7, sp, #0
 800256e:	4603      	mov	r3, r0
 8002570:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002572:	2300      	movs	r3, #0
 8002574:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 8002576:	4b09      	ldr	r3, [pc, #36]	; (800259c <SPIx_Write+0x34>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	1db9      	adds	r1, r7, #6
 800257c:	2201      	movs	r2, #1
 800257e:	4808      	ldr	r0, [pc, #32]	; (80025a0 <SPIx_Write+0x38>)
 8002580:	f003 fe64 	bl	800624c <HAL_SPI_Transmit>
 8002584:	4603      	mov	r3, r0
 8002586:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8002588:	7bfb      	ldrb	r3, [r7, #15]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d001      	beq.n	8002592 <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 800258e:	f000 f809 	bl	80025a4 <SPIx_Error>
  }
}
 8002592:	bf00      	nop
 8002594:	3710      	adds	r7, #16
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	20000000 	.word	0x20000000
 80025a0:	20000034 	.word	0x20000034

080025a4 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 80025a8:	4803      	ldr	r0, [pc, #12]	; (80025b8 <SPIx_Error+0x14>)
 80025aa:	f003 fe27 	bl	80061fc <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 80025ae:	f7ff ffa1 	bl	80024f4 <SPIx_Init>
}
 80025b2:	bf00      	nop
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	20000034 	.word	0x20000034

080025bc <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b08a      	sub	sp, #40	; 0x28
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 80025c4:	2300      	movs	r3, #0
 80025c6:	613b      	str	r3, [r7, #16]
 80025c8:	4b17      	ldr	r3, [pc, #92]	; (8002628 <SPIx_MspInit+0x6c>)
 80025ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025cc:	4a16      	ldr	r2, [pc, #88]	; (8002628 <SPIx_MspInit+0x6c>)
 80025ce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80025d2:	6453      	str	r3, [r2, #68]	; 0x44
 80025d4:	4b14      	ldr	r3, [pc, #80]	; (8002628 <SPIx_MspInit+0x6c>)
 80025d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025dc:	613b      	str	r3, [r7, #16]
 80025de:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 80025e0:	2300      	movs	r3, #0
 80025e2:	60fb      	str	r3, [r7, #12]
 80025e4:	4b10      	ldr	r3, [pc, #64]	; (8002628 <SPIx_MspInit+0x6c>)
 80025e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e8:	4a0f      	ldr	r2, [pc, #60]	; (8002628 <SPIx_MspInit+0x6c>)
 80025ea:	f043 0320 	orr.w	r3, r3, #32
 80025ee:	6313      	str	r3, [r2, #48]	; 0x30
 80025f0:	4b0d      	ldr	r3, [pc, #52]	; (8002628 <SPIx_MspInit+0x6c>)
 80025f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f4:	f003 0320 	and.w	r3, r3, #32
 80025f8:	60fb      	str	r3, [r7, #12]
 80025fa:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 80025fc:	f44f 7360 	mov.w	r3, #896	; 0x380
 8002600:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8002602:	2302      	movs	r3, #2
 8002604:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8002606:	2302      	movs	r3, #2
 8002608:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 800260a:	2301      	movs	r3, #1
 800260c:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 800260e:	2305      	movs	r3, #5
 8002610:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);
 8002612:	f107 0314 	add.w	r3, r7, #20
 8002616:	4619      	mov	r1, r3
 8002618:	4804      	ldr	r0, [pc, #16]	; (800262c <SPIx_MspInit+0x70>)
 800261a:	f001 fe9d 	bl	8004358 <HAL_GPIO_Init>
}
 800261e:	bf00      	nop
 8002620:	3728      	adds	r7, #40	; 0x28
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	40023800 	.word	0x40023800
 800262c:	40021400 	.word	0x40021400

08002630 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b088      	sub	sp, #32
 8002634:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if(Is_LCD_IO_Initialized == 0)
 8002636:	4b36      	ldr	r3, [pc, #216]	; (8002710 <LCD_IO_Init+0xe0>)
 8002638:	781b      	ldrb	r3, [r3, #0]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d164      	bne.n	8002708 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 800263e:	4b34      	ldr	r3, [pc, #208]	; (8002710 <LCD_IO_Init+0xe0>)
 8002640:	2201      	movs	r2, #1
 8002642:	701a      	strb	r2, [r3, #0]

    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8002644:	2300      	movs	r3, #0
 8002646:	60bb      	str	r3, [r7, #8]
 8002648:	4b32      	ldr	r3, [pc, #200]	; (8002714 <LCD_IO_Init+0xe4>)
 800264a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800264c:	4a31      	ldr	r2, [pc, #196]	; (8002714 <LCD_IO_Init+0xe4>)
 800264e:	f043 0308 	orr.w	r3, r3, #8
 8002652:	6313      	str	r3, [r2, #48]	; 0x30
 8002654:	4b2f      	ldr	r3, [pc, #188]	; (8002714 <LCD_IO_Init+0xe4>)
 8002656:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002658:	f003 0308 	and.w	r3, r3, #8
 800265c:	60bb      	str	r3, [r7, #8]
 800265e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8002660:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002664:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002666:	2301      	movs	r3, #1
 8002668:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800266a:	2300      	movs	r3, #0
 800266c:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800266e:	2302      	movs	r3, #2
 8002670:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8002672:	f107 030c 	add.w	r3, r7, #12
 8002676:	4619      	mov	r1, r3
 8002678:	4827      	ldr	r0, [pc, #156]	; (8002718 <LCD_IO_Init+0xe8>)
 800267a:	f001 fe6d 	bl	8004358 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 800267e:	2300      	movs	r3, #0
 8002680:	607b      	str	r3, [r7, #4]
 8002682:	4b24      	ldr	r3, [pc, #144]	; (8002714 <LCD_IO_Init+0xe4>)
 8002684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002686:	4a23      	ldr	r2, [pc, #140]	; (8002714 <LCD_IO_Init+0xe4>)
 8002688:	f043 0308 	orr.w	r3, r3, #8
 800268c:	6313      	str	r3, [r2, #48]	; 0x30
 800268e:	4b21      	ldr	r3, [pc, #132]	; (8002714 <LCD_IO_Init+0xe4>)
 8002690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002692:	f003 0308 	and.w	r3, r3, #8
 8002696:	607b      	str	r3, [r7, #4]
 8002698:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 800269a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800269e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80026a0:	2301      	movs	r3, #1
 80026a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80026a4:	2300      	movs	r3, #0
 80026a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80026a8:	2302      	movs	r3, #2
 80026aa:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 80026ac:	f107 030c 	add.w	r3, r7, #12
 80026b0:	4619      	mov	r1, r3
 80026b2:	4819      	ldr	r0, [pc, #100]	; (8002718 <LCD_IO_Init+0xe8>)
 80026b4:	f001 fe50 	bl	8004358 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 80026b8:	2300      	movs	r3, #0
 80026ba:	603b      	str	r3, [r7, #0]
 80026bc:	4b15      	ldr	r3, [pc, #84]	; (8002714 <LCD_IO_Init+0xe4>)
 80026be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c0:	4a14      	ldr	r2, [pc, #80]	; (8002714 <LCD_IO_Init+0xe4>)
 80026c2:	f043 0304 	orr.w	r3, r3, #4
 80026c6:	6313      	str	r3, [r2, #48]	; 0x30
 80026c8:	4b12      	ldr	r3, [pc, #72]	; (8002714 <LCD_IO_Init+0xe4>)
 80026ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026cc:	f003 0304 	and.w	r3, r3, #4
 80026d0:	603b      	str	r3, [r7, #0]
 80026d2:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 80026d4:	2304      	movs	r3, #4
 80026d6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80026d8:	2301      	movs	r3, #1
 80026da:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80026dc:	2300      	movs	r3, #0
 80026de:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80026e0:	2302      	movs	r3, #2
 80026e2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 80026e4:	f107 030c 	add.w	r3, r7, #12
 80026e8:	4619      	mov	r1, r3
 80026ea:	480c      	ldr	r0, [pc, #48]	; (800271c <LCD_IO_Init+0xec>)
 80026ec:	f001 fe34 	bl	8004358 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 80026f0:	2200      	movs	r2, #0
 80026f2:	2104      	movs	r1, #4
 80026f4:	4809      	ldr	r0, [pc, #36]	; (800271c <LCD_IO_Init+0xec>)
 80026f6:	f002 f8fb 	bl	80048f0 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 80026fa:	2201      	movs	r2, #1
 80026fc:	2104      	movs	r1, #4
 80026fe:	4807      	ldr	r0, [pc, #28]	; (800271c <LCD_IO_Init+0xec>)
 8002700:	f002 f8f6 	bl	80048f0 <HAL_GPIO_WritePin>

    SPIx_Init();
 8002704:	f7ff fef6 	bl	80024f4 <SPIx_Init>
  }
}
 8002708:	bf00      	nop
 800270a:	3720      	adds	r7, #32
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	2000008c 	.word	0x2000008c
 8002714:	40023800 	.word	0x40023800
 8002718:	40020c00 	.word	0x40020c00
 800271c:	40020800 	.word	0x40020800

08002720 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
 8002726:	4603      	mov	r3, r0
 8002728:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 800272a:	2201      	movs	r2, #1
 800272c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002730:	480a      	ldr	r0, [pc, #40]	; (800275c <LCD_IO_WriteData+0x3c>)
 8002732:	f002 f8dd 	bl	80048f0 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 8002736:	2200      	movs	r2, #0
 8002738:	2104      	movs	r1, #4
 800273a:	4809      	ldr	r0, [pc, #36]	; (8002760 <LCD_IO_WriteData+0x40>)
 800273c:	f002 f8d8 	bl	80048f0 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8002740:	88fb      	ldrh	r3, [r7, #6]
 8002742:	4618      	mov	r0, r3
 8002744:	f7ff ff10 	bl	8002568 <SPIx_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002748:	2201      	movs	r2, #1
 800274a:	2104      	movs	r1, #4
 800274c:	4804      	ldr	r0, [pc, #16]	; (8002760 <LCD_IO_WriteData+0x40>)
 800274e:	f002 f8cf 	bl	80048f0 <HAL_GPIO_WritePin>
}
 8002752:	bf00      	nop
 8002754:	3708      	adds	r7, #8
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	40020c00 	.word	0x40020c00
 8002760:	40020800 	.word	0x40020800

08002764 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	4603      	mov	r3, r0
 800276c:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 800276e:	2200      	movs	r2, #0
 8002770:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002774:	480a      	ldr	r0, [pc, #40]	; (80027a0 <LCD_IO_WriteReg+0x3c>)
 8002776:	f002 f8bb 	bl	80048f0 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 800277a:	2200      	movs	r2, #0
 800277c:	2104      	movs	r1, #4
 800277e:	4809      	ldr	r0, [pc, #36]	; (80027a4 <LCD_IO_WriteReg+0x40>)
 8002780:	f002 f8b6 	bl	80048f0 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8002784:	79fb      	ldrb	r3, [r7, #7]
 8002786:	b29b      	uxth	r3, r3
 8002788:	4618      	mov	r0, r3
 800278a:	f7ff feed 	bl	8002568 <SPIx_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 800278e:	2201      	movs	r2, #1
 8002790:	2104      	movs	r1, #4
 8002792:	4804      	ldr	r0, [pc, #16]	; (80027a4 <LCD_IO_WriteReg+0x40>)
 8002794:	f002 f8ac 	bl	80048f0 <HAL_GPIO_WritePin>
}
 8002798:	bf00      	nop
 800279a:	3708      	adds	r7, #8
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	40020c00 	.word	0x40020c00
 80027a4:	40020800 	.word	0x40020800

080027a8 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80027b0:	6878      	ldr	r0, [r7, #4]
 80027b2:	f000 fd33 	bl	800321c <HAL_Delay>
}
 80027b6:	bf00      	nop
 80027b8:	3708      	adds	r7, #8
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
	...

080027c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027c6:	2300      	movs	r3, #0
 80027c8:	607b      	str	r3, [r7, #4]
 80027ca:	4b12      	ldr	r3, [pc, #72]	; (8002814 <HAL_MspInit+0x54>)
 80027cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027ce:	4a11      	ldr	r2, [pc, #68]	; (8002814 <HAL_MspInit+0x54>)
 80027d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027d4:	6453      	str	r3, [r2, #68]	; 0x44
 80027d6:	4b0f      	ldr	r3, [pc, #60]	; (8002814 <HAL_MspInit+0x54>)
 80027d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027de:	607b      	str	r3, [r7, #4]
 80027e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027e2:	2300      	movs	r3, #0
 80027e4:	603b      	str	r3, [r7, #0]
 80027e6:	4b0b      	ldr	r3, [pc, #44]	; (8002814 <HAL_MspInit+0x54>)
 80027e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ea:	4a0a      	ldr	r2, [pc, #40]	; (8002814 <HAL_MspInit+0x54>)
 80027ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027f0:	6413      	str	r3, [r2, #64]	; 0x40
 80027f2:	4b08      	ldr	r3, [pc, #32]	; (8002814 <HAL_MspInit+0x54>)
 80027f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027fa:	603b      	str	r3, [r7, #0]
 80027fc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80027fe:	2200      	movs	r2, #0
 8002800:	210f      	movs	r1, #15
 8002802:	f06f 0001 	mvn.w	r0, #1
 8002806:	f000 fde3 	bl	80033d0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800280a:	bf00      	nop
 800280c:	3708      	adds	r7, #8
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	40023800 	.word	0x40023800

08002818 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8002818:	b480      	push	{r7}
 800281a:	b085      	sub	sp, #20
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a0b      	ldr	r2, [pc, #44]	; (8002854 <HAL_CRC_MspInit+0x3c>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d10d      	bne.n	8002846 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800282a:	2300      	movs	r3, #0
 800282c:	60fb      	str	r3, [r7, #12]
 800282e:	4b0a      	ldr	r3, [pc, #40]	; (8002858 <HAL_CRC_MspInit+0x40>)
 8002830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002832:	4a09      	ldr	r2, [pc, #36]	; (8002858 <HAL_CRC_MspInit+0x40>)
 8002834:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002838:	6313      	str	r3, [r2, #48]	; 0x30
 800283a:	4b07      	ldr	r3, [pc, #28]	; (8002858 <HAL_CRC_MspInit+0x40>)
 800283c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800283e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002842:	60fb      	str	r3, [r7, #12]
 8002844:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8002846:	bf00      	nop
 8002848:	3714      	adds	r7, #20
 800284a:	46bd      	mov	sp, r7
 800284c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002850:	4770      	bx	lr
 8002852:	bf00      	nop
 8002854:	40023000 	.word	0x40023000
 8002858:	40023800 	.word	0x40023800

0800285c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b08a      	sub	sp, #40	; 0x28
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002864:	f107 0314 	add.w	r3, r7, #20
 8002868:	2200      	movs	r2, #0
 800286a:	601a      	str	r2, [r3, #0]
 800286c:	605a      	str	r2, [r3, #4]
 800286e:	609a      	str	r2, [r3, #8]
 8002870:	60da      	str	r2, [r3, #12]
 8002872:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a33      	ldr	r2, [pc, #204]	; (8002948 <HAL_DAC_MspInit+0xec>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d160      	bne.n	8002940 <HAL_DAC_MspInit+0xe4>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800287e:	2300      	movs	r3, #0
 8002880:	613b      	str	r3, [r7, #16]
 8002882:	4b32      	ldr	r3, [pc, #200]	; (800294c <HAL_DAC_MspInit+0xf0>)
 8002884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002886:	4a31      	ldr	r2, [pc, #196]	; (800294c <HAL_DAC_MspInit+0xf0>)
 8002888:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800288c:	6413      	str	r3, [r2, #64]	; 0x40
 800288e:	4b2f      	ldr	r3, [pc, #188]	; (800294c <HAL_DAC_MspInit+0xf0>)
 8002890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002892:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002896:	613b      	str	r3, [r7, #16]
 8002898:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800289a:	2300      	movs	r3, #0
 800289c:	60fb      	str	r3, [r7, #12]
 800289e:	4b2b      	ldr	r3, [pc, #172]	; (800294c <HAL_DAC_MspInit+0xf0>)
 80028a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a2:	4a2a      	ldr	r2, [pc, #168]	; (800294c <HAL_DAC_MspInit+0xf0>)
 80028a4:	f043 0301 	orr.w	r3, r3, #1
 80028a8:	6313      	str	r3, [r2, #48]	; 0x30
 80028aa:	4b28      	ldr	r3, [pc, #160]	; (800294c <HAL_DAC_MspInit+0xf0>)
 80028ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ae:	f003 0301 	and.w	r3, r3, #1
 80028b2:	60fb      	str	r3, [r7, #12]
 80028b4:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80028b6:	2320      	movs	r3, #32
 80028b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80028ba:	2303      	movs	r3, #3
 80028bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028be:	2300      	movs	r3, #0
 80028c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028c2:	f107 0314 	add.w	r3, r7, #20
 80028c6:	4619      	mov	r1, r3
 80028c8:	4821      	ldr	r0, [pc, #132]	; (8002950 <HAL_DAC_MspInit+0xf4>)
 80028ca:	f001 fd45 	bl	8004358 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC2 Init */
    hdma_dac2.Instance = DMA1_Stream6;
 80028ce:	4b21      	ldr	r3, [pc, #132]	; (8002954 <HAL_DAC_MspInit+0xf8>)
 80028d0:	4a21      	ldr	r2, [pc, #132]	; (8002958 <HAL_DAC_MspInit+0xfc>)
 80028d2:	601a      	str	r2, [r3, #0]
    hdma_dac2.Init.Channel = DMA_CHANNEL_7;
 80028d4:	4b1f      	ldr	r3, [pc, #124]	; (8002954 <HAL_DAC_MspInit+0xf8>)
 80028d6:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 80028da:	605a      	str	r2, [r3, #4]
    hdma_dac2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80028dc:	4b1d      	ldr	r3, [pc, #116]	; (8002954 <HAL_DAC_MspInit+0xf8>)
 80028de:	2240      	movs	r2, #64	; 0x40
 80028e0:	609a      	str	r2, [r3, #8]
    hdma_dac2.Init.PeriphInc = DMA_PINC_DISABLE;
 80028e2:	4b1c      	ldr	r3, [pc, #112]	; (8002954 <HAL_DAC_MspInit+0xf8>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	60da      	str	r2, [r3, #12]
    hdma_dac2.Init.MemInc = DMA_MINC_ENABLE;
 80028e8:	4b1a      	ldr	r3, [pc, #104]	; (8002954 <HAL_DAC_MspInit+0xf8>)
 80028ea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80028ee:	611a      	str	r2, [r3, #16]
    hdma_dac2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80028f0:	4b18      	ldr	r3, [pc, #96]	; (8002954 <HAL_DAC_MspInit+0xf8>)
 80028f2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80028f6:	615a      	str	r2, [r3, #20]
    hdma_dac2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80028f8:	4b16      	ldr	r3, [pc, #88]	; (8002954 <HAL_DAC_MspInit+0xf8>)
 80028fa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80028fe:	619a      	str	r2, [r3, #24]
    hdma_dac2.Init.Mode = DMA_NORMAL;
 8002900:	4b14      	ldr	r3, [pc, #80]	; (8002954 <HAL_DAC_MspInit+0xf8>)
 8002902:	2200      	movs	r2, #0
 8002904:	61da      	str	r2, [r3, #28]
    hdma_dac2.Init.Priority = DMA_PRIORITY_HIGH;
 8002906:	4b13      	ldr	r3, [pc, #76]	; (8002954 <HAL_DAC_MspInit+0xf8>)
 8002908:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800290c:	621a      	str	r2, [r3, #32]
    hdma_dac2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800290e:	4b11      	ldr	r3, [pc, #68]	; (8002954 <HAL_DAC_MspInit+0xf8>)
 8002910:	2200      	movs	r2, #0
 8002912:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac2) != HAL_OK)
 8002914:	480f      	ldr	r0, [pc, #60]	; (8002954 <HAL_DAC_MspInit+0xf8>)
 8002916:	f000 ffc5 	bl	80038a4 <HAL_DMA_Init>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d001      	beq.n	8002924 <HAL_DAC_MspInit+0xc8>
    {
      Error_Handler();
 8002920:	f7ff fde0 	bl	80024e4 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac2);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	4a0b      	ldr	r2, [pc, #44]	; (8002954 <HAL_DAC_MspInit+0xf8>)
 8002928:	60da      	str	r2, [r3, #12]
 800292a:	4a0a      	ldr	r2, [pc, #40]	; (8002954 <HAL_DAC_MspInit+0xf8>)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6393      	str	r3, [r2, #56]	; 0x38

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002930:	2200      	movs	r2, #0
 8002932:	2100      	movs	r1, #0
 8002934:	2036      	movs	r0, #54	; 0x36
 8002936:	f000 fd4b 	bl	80033d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800293a:	2036      	movs	r0, #54	; 0x36
 800293c:	f000 fd64 	bl	8003408 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8002940:	bf00      	nop
 8002942:	3728      	adds	r7, #40	; 0x28
 8002944:	46bd      	mov	sp, r7
 8002946:	bd80      	pop	{r7, pc}
 8002948:	40007400 	.word	0x40007400
 800294c:	40023800 	.word	0x40023800
 8002950:	40020000 	.word	0x40020000
 8002954:	20006574 	.word	0x20006574
 8002958:	400260a0 	.word	0x400260a0

0800295c <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b084      	sub	sp, #16
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a0e      	ldr	r2, [pc, #56]	; (80029a4 <HAL_DMA2D_MspInit+0x48>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d115      	bne.n	800299a <HAL_DMA2D_MspInit+0x3e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800296e:	2300      	movs	r3, #0
 8002970:	60fb      	str	r3, [r7, #12]
 8002972:	4b0d      	ldr	r3, [pc, #52]	; (80029a8 <HAL_DMA2D_MspInit+0x4c>)
 8002974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002976:	4a0c      	ldr	r2, [pc, #48]	; (80029a8 <HAL_DMA2D_MspInit+0x4c>)
 8002978:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800297c:	6313      	str	r3, [r2, #48]	; 0x30
 800297e:	4b0a      	ldr	r3, [pc, #40]	; (80029a8 <HAL_DMA2D_MspInit+0x4c>)
 8002980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002982:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002986:	60fb      	str	r3, [r7, #12]
 8002988:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 800298a:	2200      	movs	r2, #0
 800298c:	2105      	movs	r1, #5
 800298e:	205a      	movs	r0, #90	; 0x5a
 8002990:	f000 fd1e 	bl	80033d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8002994:	205a      	movs	r0, #90	; 0x5a
 8002996:	f000 fd37 	bl	8003408 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 800299a:	bf00      	nop
 800299c:	3710      	adds	r7, #16
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	4002b000 	.word	0x4002b000
 80029a8:	40023800 	.word	0x40023800

080029ac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b08a      	sub	sp, #40	; 0x28
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029b4:	f107 0314 	add.w	r3, r7, #20
 80029b8:	2200      	movs	r2, #0
 80029ba:	601a      	str	r2, [r3, #0]
 80029bc:	605a      	str	r2, [r3, #4]
 80029be:	609a      	str	r2, [r3, #8]
 80029c0:	60da      	str	r2, [r3, #12]
 80029c2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a29      	ldr	r2, [pc, #164]	; (8002a70 <HAL_I2C_MspInit+0xc4>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d14b      	bne.n	8002a66 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029ce:	2300      	movs	r3, #0
 80029d0:	613b      	str	r3, [r7, #16]
 80029d2:	4b28      	ldr	r3, [pc, #160]	; (8002a74 <HAL_I2C_MspInit+0xc8>)
 80029d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029d6:	4a27      	ldr	r2, [pc, #156]	; (8002a74 <HAL_I2C_MspInit+0xc8>)
 80029d8:	f043 0304 	orr.w	r3, r3, #4
 80029dc:	6313      	str	r3, [r2, #48]	; 0x30
 80029de:	4b25      	ldr	r3, [pc, #148]	; (8002a74 <HAL_I2C_MspInit+0xc8>)
 80029e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029e2:	f003 0304 	and.w	r3, r3, #4
 80029e6:	613b      	str	r3, [r7, #16]
 80029e8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029ea:	2300      	movs	r3, #0
 80029ec:	60fb      	str	r3, [r7, #12]
 80029ee:	4b21      	ldr	r3, [pc, #132]	; (8002a74 <HAL_I2C_MspInit+0xc8>)
 80029f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f2:	4a20      	ldr	r2, [pc, #128]	; (8002a74 <HAL_I2C_MspInit+0xc8>)
 80029f4:	f043 0301 	orr.w	r3, r3, #1
 80029f8:	6313      	str	r3, [r2, #48]	; 0x30
 80029fa:	4b1e      	ldr	r3, [pc, #120]	; (8002a74 <HAL_I2C_MspInit+0xc8>)
 80029fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029fe:	f003 0301 	and.w	r3, r3, #1
 8002a02:	60fb      	str	r3, [r7, #12]
 8002a04:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8002a06:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a0c:	2312      	movs	r3, #18
 8002a0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a10:	2301      	movs	r3, #1
 8002a12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a14:	2300      	movs	r3, #0
 8002a16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002a18:	2304      	movs	r3, #4
 8002a1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8002a1c:	f107 0314 	add.w	r3, r7, #20
 8002a20:	4619      	mov	r1, r3
 8002a22:	4815      	ldr	r0, [pc, #84]	; (8002a78 <HAL_I2C_MspInit+0xcc>)
 8002a24:	f001 fc98 	bl	8004358 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8002a28:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a2e:	2312      	movs	r3, #18
 8002a30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a32:	2301      	movs	r3, #1
 8002a34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a36:	2300      	movs	r3, #0
 8002a38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002a3a:	2304      	movs	r3, #4
 8002a3c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8002a3e:	f107 0314 	add.w	r3, r7, #20
 8002a42:	4619      	mov	r1, r3
 8002a44:	480d      	ldr	r0, [pc, #52]	; (8002a7c <HAL_I2C_MspInit+0xd0>)
 8002a46:	f001 fc87 	bl	8004358 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	60bb      	str	r3, [r7, #8]
 8002a4e:	4b09      	ldr	r3, [pc, #36]	; (8002a74 <HAL_I2C_MspInit+0xc8>)
 8002a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a52:	4a08      	ldr	r2, [pc, #32]	; (8002a74 <HAL_I2C_MspInit+0xc8>)
 8002a54:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002a58:	6413      	str	r3, [r2, #64]	; 0x40
 8002a5a:	4b06      	ldr	r3, [pc, #24]	; (8002a74 <HAL_I2C_MspInit+0xc8>)
 8002a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a5e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002a62:	60bb      	str	r3, [r7, #8]
 8002a64:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002a66:	bf00      	nop
 8002a68:	3728      	adds	r7, #40	; 0x28
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	40005c00 	.word	0x40005c00
 8002a74:	40023800 	.word	0x40023800
 8002a78:	40020800 	.word	0x40020800
 8002a7c:	40020000 	.word	0x40020000

08002a80 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b08e      	sub	sp, #56	; 0x38
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	601a      	str	r2, [r3, #0]
 8002a90:	605a      	str	r2, [r3, #4]
 8002a92:	609a      	str	r2, [r3, #8]
 8002a94:	60da      	str	r2, [r3, #12]
 8002a96:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a7b      	ldr	r2, [pc, #492]	; (8002c8c <HAL_LTDC_MspInit+0x20c>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	f040 80f0 	bne.w	8002c84 <HAL_LTDC_MspInit+0x204>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	623b      	str	r3, [r7, #32]
 8002aa8:	4b79      	ldr	r3, [pc, #484]	; (8002c90 <HAL_LTDC_MspInit+0x210>)
 8002aaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aac:	4a78      	ldr	r2, [pc, #480]	; (8002c90 <HAL_LTDC_MspInit+0x210>)
 8002aae:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002ab2:	6453      	str	r3, [r2, #68]	; 0x44
 8002ab4:	4b76      	ldr	r3, [pc, #472]	; (8002c90 <HAL_LTDC_MspInit+0x210>)
 8002ab6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002abc:	623b      	str	r3, [r7, #32]
 8002abe:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	61fb      	str	r3, [r7, #28]
 8002ac4:	4b72      	ldr	r3, [pc, #456]	; (8002c90 <HAL_LTDC_MspInit+0x210>)
 8002ac6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac8:	4a71      	ldr	r2, [pc, #452]	; (8002c90 <HAL_LTDC_MspInit+0x210>)
 8002aca:	f043 0320 	orr.w	r3, r3, #32
 8002ace:	6313      	str	r3, [r2, #48]	; 0x30
 8002ad0:	4b6f      	ldr	r3, [pc, #444]	; (8002c90 <HAL_LTDC_MspInit+0x210>)
 8002ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad4:	f003 0320 	and.w	r3, r3, #32
 8002ad8:	61fb      	str	r3, [r7, #28]
 8002ada:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002adc:	2300      	movs	r3, #0
 8002ade:	61bb      	str	r3, [r7, #24]
 8002ae0:	4b6b      	ldr	r3, [pc, #428]	; (8002c90 <HAL_LTDC_MspInit+0x210>)
 8002ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae4:	4a6a      	ldr	r2, [pc, #424]	; (8002c90 <HAL_LTDC_MspInit+0x210>)
 8002ae6:	f043 0301 	orr.w	r3, r3, #1
 8002aea:	6313      	str	r3, [r2, #48]	; 0x30
 8002aec:	4b68      	ldr	r3, [pc, #416]	; (8002c90 <HAL_LTDC_MspInit+0x210>)
 8002aee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af0:	f003 0301 	and.w	r3, r3, #1
 8002af4:	61bb      	str	r3, [r7, #24]
 8002af6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002af8:	2300      	movs	r3, #0
 8002afa:	617b      	str	r3, [r7, #20]
 8002afc:	4b64      	ldr	r3, [pc, #400]	; (8002c90 <HAL_LTDC_MspInit+0x210>)
 8002afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b00:	4a63      	ldr	r2, [pc, #396]	; (8002c90 <HAL_LTDC_MspInit+0x210>)
 8002b02:	f043 0302 	orr.w	r3, r3, #2
 8002b06:	6313      	str	r3, [r2, #48]	; 0x30
 8002b08:	4b61      	ldr	r3, [pc, #388]	; (8002c90 <HAL_LTDC_MspInit+0x210>)
 8002b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b0c:	f003 0302 	and.w	r3, r3, #2
 8002b10:	617b      	str	r3, [r7, #20]
 8002b12:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002b14:	2300      	movs	r3, #0
 8002b16:	613b      	str	r3, [r7, #16]
 8002b18:	4b5d      	ldr	r3, [pc, #372]	; (8002c90 <HAL_LTDC_MspInit+0x210>)
 8002b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b1c:	4a5c      	ldr	r2, [pc, #368]	; (8002c90 <HAL_LTDC_MspInit+0x210>)
 8002b1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b22:	6313      	str	r3, [r2, #48]	; 0x30
 8002b24:	4b5a      	ldr	r3, [pc, #360]	; (8002c90 <HAL_LTDC_MspInit+0x210>)
 8002b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b2c:	613b      	str	r3, [r7, #16]
 8002b2e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b30:	2300      	movs	r3, #0
 8002b32:	60fb      	str	r3, [r7, #12]
 8002b34:	4b56      	ldr	r3, [pc, #344]	; (8002c90 <HAL_LTDC_MspInit+0x210>)
 8002b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b38:	4a55      	ldr	r2, [pc, #340]	; (8002c90 <HAL_LTDC_MspInit+0x210>)
 8002b3a:	f043 0304 	orr.w	r3, r3, #4
 8002b3e:	6313      	str	r3, [r2, #48]	; 0x30
 8002b40:	4b53      	ldr	r3, [pc, #332]	; (8002c90 <HAL_LTDC_MspInit+0x210>)
 8002b42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b44:	f003 0304 	and.w	r3, r3, #4
 8002b48:	60fb      	str	r3, [r7, #12]
 8002b4a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	60bb      	str	r3, [r7, #8]
 8002b50:	4b4f      	ldr	r3, [pc, #316]	; (8002c90 <HAL_LTDC_MspInit+0x210>)
 8002b52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b54:	4a4e      	ldr	r2, [pc, #312]	; (8002c90 <HAL_LTDC_MspInit+0x210>)
 8002b56:	f043 0308 	orr.w	r3, r3, #8
 8002b5a:	6313      	str	r3, [r2, #48]	; 0x30
 8002b5c:	4b4c      	ldr	r3, [pc, #304]	; (8002c90 <HAL_LTDC_MspInit+0x210>)
 8002b5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b60:	f003 0308 	and.w	r3, r3, #8
 8002b64:	60bb      	str	r3, [r7, #8]
 8002b66:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8002b68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b6c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b6e:	2302      	movs	r3, #2
 8002b70:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b72:	2300      	movs	r3, #0
 8002b74:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b76:	2300      	movs	r3, #0
 8002b78:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002b7a:	230e      	movs	r3, #14
 8002b7c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8002b7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b82:	4619      	mov	r1, r3
 8002b84:	4843      	ldr	r0, [pc, #268]	; (8002c94 <HAL_LTDC_MspInit+0x214>)
 8002b86:	f001 fbe7 	bl	8004358 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8002b8a:	f641 0358 	movw	r3, #6232	; 0x1858
 8002b8e:	627b      	str	r3, [r7, #36]	; 0x24
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b90:	2302      	movs	r3, #2
 8002b92:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b94:	2300      	movs	r3, #0
 8002b96:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002b9c:	230e      	movs	r3, #14
 8002b9e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ba0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	483c      	ldr	r0, [pc, #240]	; (8002c98 <HAL_LTDC_MspInit+0x218>)
 8002ba8:	f001 fbd6 	bl	8004358 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8002bac:	2303      	movs	r3, #3
 8002bae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bb0:	2302      	movs	r3, #2
 8002bb2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002bbc:	2309      	movs	r3, #9
 8002bbe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bc0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	4835      	ldr	r0, [pc, #212]	; (8002c9c <HAL_LTDC_MspInit+0x21c>)
 8002bc8:	f001 fbc6 	bl	8004358 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8002bcc:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8002bd0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bd2:	2302      	movs	r3, #2
 8002bd4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002bde:	230e      	movs	r3, #14
 8002be0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002be2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002be6:	4619      	mov	r1, r3
 8002be8:	482c      	ldr	r0, [pc, #176]	; (8002c9c <HAL_LTDC_MspInit+0x21c>)
 8002bea:	f001 fbb5 	bl	8004358 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8002bee:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8002bf2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bf4:	2302      	movs	r3, #2
 8002bf6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002c00:	230e      	movs	r3, #14
 8002c02:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002c04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c08:	4619      	mov	r1, r3
 8002c0a:	4825      	ldr	r0, [pc, #148]	; (8002ca0 <HAL_LTDC_MspInit+0x220>)
 8002c0c:	f001 fba4 	bl	8004358 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8002c10:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8002c14:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c16:	2302      	movs	r3, #2
 8002c18:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002c22:	230e      	movs	r3, #14
 8002c24:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c2a:	4619      	mov	r1, r3
 8002c2c:	481d      	ldr	r0, [pc, #116]	; (8002ca4 <HAL_LTDC_MspInit+0x224>)
 8002c2e:	f001 fb93 	bl	8004358 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8002c32:	2348      	movs	r3, #72	; 0x48
 8002c34:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c36:	2302      	movs	r3, #2
 8002c38:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002c42:	230e      	movs	r3, #14
 8002c44:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c4a:	4619      	mov	r1, r3
 8002c4c:	4816      	ldr	r0, [pc, #88]	; (8002ca8 <HAL_LTDC_MspInit+0x228>)
 8002c4e:	f001 fb83 	bl	8004358 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8002c52:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002c56:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c58:	2302      	movs	r3, #2
 8002c5a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c60:	2300      	movs	r3, #0
 8002c62:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002c64:	2309      	movs	r3, #9
 8002c66:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002c68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c6c:	4619      	mov	r1, r3
 8002c6e:	480c      	ldr	r0, [pc, #48]	; (8002ca0 <HAL_LTDC_MspInit+0x220>)
 8002c70:	f001 fb72 	bl	8004358 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8002c74:	2200      	movs	r2, #0
 8002c76:	2105      	movs	r1, #5
 8002c78:	2058      	movs	r0, #88	; 0x58
 8002c7a:	f000 fba9 	bl	80033d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8002c7e:	2058      	movs	r0, #88	; 0x58
 8002c80:	f000 fbc2 	bl	8003408 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 8002c84:	bf00      	nop
 8002c86:	3738      	adds	r7, #56	; 0x38
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	40016800 	.word	0x40016800
 8002c90:	40023800 	.word	0x40023800
 8002c94:	40021400 	.word	0x40021400
 8002c98:	40020000 	.word	0x40020000
 8002c9c:	40020400 	.word	0x40020400
 8002ca0:	40021800 	.word	0x40021800
 8002ca4:	40020800 	.word	0x40020800
 8002ca8:	40020c00 	.word	0x40020c00

08002cac <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b08a      	sub	sp, #40	; 0x28
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cb4:	f107 0314 	add.w	r3, r7, #20
 8002cb8:	2200      	movs	r2, #0
 8002cba:	601a      	str	r2, [r3, #0]
 8002cbc:	605a      	str	r2, [r3, #4]
 8002cbe:	609a      	str	r2, [r3, #8]
 8002cc0:	60da      	str	r2, [r3, #12]
 8002cc2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a19      	ldr	r2, [pc, #100]	; (8002d30 <HAL_SPI_MspInit+0x84>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d12c      	bne.n	8002d28 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002cce:	2300      	movs	r3, #0
 8002cd0:	613b      	str	r3, [r7, #16]
 8002cd2:	4b18      	ldr	r3, [pc, #96]	; (8002d34 <HAL_SPI_MspInit+0x88>)
 8002cd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cd6:	4a17      	ldr	r2, [pc, #92]	; (8002d34 <HAL_SPI_MspInit+0x88>)
 8002cd8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002cdc:	6453      	str	r3, [r2, #68]	; 0x44
 8002cde:	4b15      	ldr	r3, [pc, #84]	; (8002d34 <HAL_SPI_MspInit+0x88>)
 8002ce0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ce2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ce6:	613b      	str	r3, [r7, #16]
 8002ce8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002cea:	2300      	movs	r3, #0
 8002cec:	60fb      	str	r3, [r7, #12]
 8002cee:	4b11      	ldr	r3, [pc, #68]	; (8002d34 <HAL_SPI_MspInit+0x88>)
 8002cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf2:	4a10      	ldr	r2, [pc, #64]	; (8002d34 <HAL_SPI_MspInit+0x88>)
 8002cf4:	f043 0320 	orr.w	r3, r3, #32
 8002cf8:	6313      	str	r3, [r2, #48]	; 0x30
 8002cfa:	4b0e      	ldr	r3, [pc, #56]	; (8002d34 <HAL_SPI_MspInit+0x88>)
 8002cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cfe:	f003 0320 	and.w	r3, r3, #32
 8002d02:	60fb      	str	r3, [r7, #12]
 8002d04:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8002d06:	f44f 7360 	mov.w	r3, #896	; 0x380
 8002d0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d0c:	2302      	movs	r3, #2
 8002d0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d10:	2300      	movs	r3, #0
 8002d12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d14:	2300      	movs	r3, #0
 8002d16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002d18:	2305      	movs	r3, #5
 8002d1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002d1c:	f107 0314 	add.w	r3, r7, #20
 8002d20:	4619      	mov	r1, r3
 8002d22:	4805      	ldr	r0, [pc, #20]	; (8002d38 <HAL_SPI_MspInit+0x8c>)
 8002d24:	f001 fb18 	bl	8004358 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8002d28:	bf00      	nop
 8002d2a:	3728      	adds	r7, #40	; 0x28
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	40015000 	.word	0x40015000
 8002d34:	40023800 	.word	0x40023800
 8002d38:	40021400 	.word	0x40021400

08002d3c <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b082      	sub	sp, #8
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a08      	ldr	r2, [pc, #32]	; (8002d6c <HAL_SPI_MspDeInit+0x30>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d10a      	bne.n	8002d64 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8002d4e:	4b08      	ldr	r3, [pc, #32]	; (8002d70 <HAL_SPI_MspDeInit+0x34>)
 8002d50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d52:	4a07      	ldr	r2, [pc, #28]	; (8002d70 <HAL_SPI_MspDeInit+0x34>)
 8002d54:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002d58:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8002d5a:	f44f 7160 	mov.w	r1, #896	; 0x380
 8002d5e:	4805      	ldr	r0, [pc, #20]	; (8002d74 <HAL_SPI_MspDeInit+0x38>)
 8002d60:	f001 fca4 	bl	80046ac <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8002d64:	bf00      	nop
 8002d66:	3708      	adds	r7, #8
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	40015000 	.word	0x40015000
 8002d70:	40023800 	.word	0x40023800
 8002d74:	40021400 	.word	0x40021400

08002d78 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b085      	sub	sp, #20
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a15      	ldr	r2, [pc, #84]	; (8002ddc <HAL_TIM_Base_MspInit+0x64>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d10e      	bne.n	8002da8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	60fb      	str	r3, [r7, #12]
 8002d8e:	4b14      	ldr	r3, [pc, #80]	; (8002de0 <HAL_TIM_Base_MspInit+0x68>)
 8002d90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d92:	4a13      	ldr	r2, [pc, #76]	; (8002de0 <HAL_TIM_Base_MspInit+0x68>)
 8002d94:	f043 0301 	orr.w	r3, r3, #1
 8002d98:	6453      	str	r3, [r2, #68]	; 0x44
 8002d9a:	4b11      	ldr	r3, [pc, #68]	; (8002de0 <HAL_TIM_Base_MspInit+0x68>)
 8002d9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d9e:	f003 0301 	and.w	r3, r3, #1
 8002da2:	60fb      	str	r3, [r7, #12]
 8002da4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002da6:	e012      	b.n	8002dce <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM2)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002db0:	d10d      	bne.n	8002dce <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002db2:	2300      	movs	r3, #0
 8002db4:	60bb      	str	r3, [r7, #8]
 8002db6:	4b0a      	ldr	r3, [pc, #40]	; (8002de0 <HAL_TIM_Base_MspInit+0x68>)
 8002db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dba:	4a09      	ldr	r2, [pc, #36]	; (8002de0 <HAL_TIM_Base_MspInit+0x68>)
 8002dbc:	f043 0301 	orr.w	r3, r3, #1
 8002dc0:	6413      	str	r3, [r2, #64]	; 0x40
 8002dc2:	4b07      	ldr	r3, [pc, #28]	; (8002de0 <HAL_TIM_Base_MspInit+0x68>)
 8002dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc6:	f003 0301 	and.w	r3, r3, #1
 8002dca:	60bb      	str	r3, [r7, #8]
 8002dcc:	68bb      	ldr	r3, [r7, #8]
}
 8002dce:	bf00      	nop
 8002dd0:	3714      	adds	r7, #20
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr
 8002dda:	bf00      	nop
 8002ddc:	40010000 	.word	0x40010000
 8002de0:	40023800 	.word	0x40023800

08002de4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b08a      	sub	sp, #40	; 0x28
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dec:	f107 0314 	add.w	r3, r7, #20
 8002df0:	2200      	movs	r2, #0
 8002df2:	601a      	str	r2, [r3, #0]
 8002df4:	605a      	str	r2, [r3, #4]
 8002df6:	609a      	str	r2, [r3, #8]
 8002df8:	60da      	str	r2, [r3, #12]
 8002dfa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a19      	ldr	r2, [pc, #100]	; (8002e68 <HAL_UART_MspInit+0x84>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d12c      	bne.n	8002e60 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002e06:	2300      	movs	r3, #0
 8002e08:	613b      	str	r3, [r7, #16]
 8002e0a:	4b18      	ldr	r3, [pc, #96]	; (8002e6c <HAL_UART_MspInit+0x88>)
 8002e0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e0e:	4a17      	ldr	r2, [pc, #92]	; (8002e6c <HAL_UART_MspInit+0x88>)
 8002e10:	f043 0310 	orr.w	r3, r3, #16
 8002e14:	6453      	str	r3, [r2, #68]	; 0x44
 8002e16:	4b15      	ldr	r3, [pc, #84]	; (8002e6c <HAL_UART_MspInit+0x88>)
 8002e18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e1a:	f003 0310 	and.w	r3, r3, #16
 8002e1e:	613b      	str	r3, [r7, #16]
 8002e20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e22:	2300      	movs	r3, #0
 8002e24:	60fb      	str	r3, [r7, #12]
 8002e26:	4b11      	ldr	r3, [pc, #68]	; (8002e6c <HAL_UART_MspInit+0x88>)
 8002e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e2a:	4a10      	ldr	r2, [pc, #64]	; (8002e6c <HAL_UART_MspInit+0x88>)
 8002e2c:	f043 0301 	orr.w	r3, r3, #1
 8002e30:	6313      	str	r3, [r2, #48]	; 0x30
 8002e32:	4b0e      	ldr	r3, [pc, #56]	; (8002e6c <HAL_UART_MspInit+0x88>)
 8002e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e36:	f003 0301 	and.w	r3, r3, #1
 8002e3a:	60fb      	str	r3, [r7, #12]
 8002e3c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8002e3e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002e42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e44:	2302      	movs	r3, #2
 8002e46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002e50:	2307      	movs	r3, #7
 8002e52:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e54:	f107 0314 	add.w	r3, r7, #20
 8002e58:	4619      	mov	r1, r3
 8002e5a:	4805      	ldr	r0, [pc, #20]	; (8002e70 <HAL_UART_MspInit+0x8c>)
 8002e5c:	f001 fa7c 	bl	8004358 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002e60:	bf00      	nop
 8002e62:	3728      	adds	r7, #40	; 0x28
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	40011000 	.word	0x40011000
 8002e6c:	40023800 	.word	0x40023800
 8002e70:	40020000 	.word	0x40020000

08002e74 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b086      	sub	sp, #24
 8002e78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8002e7a:	1d3b      	adds	r3, r7, #4
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	601a      	str	r2, [r3, #0]
 8002e80:	605a      	str	r2, [r3, #4]
 8002e82:	609a      	str	r2, [r3, #8]
 8002e84:	60da      	str	r2, [r3, #12]
 8002e86:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8002e88:	4b3b      	ldr	r3, [pc, #236]	; (8002f78 <HAL_FMC_MspInit+0x104>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d16f      	bne.n	8002f70 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8002e90:	4b39      	ldr	r3, [pc, #228]	; (8002f78 <HAL_FMC_MspInit+0x104>)
 8002e92:	2201      	movs	r2, #1
 8002e94:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002e96:	2300      	movs	r3, #0
 8002e98:	603b      	str	r3, [r7, #0]
 8002e9a:	4b38      	ldr	r3, [pc, #224]	; (8002f7c <HAL_FMC_MspInit+0x108>)
 8002e9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e9e:	4a37      	ldr	r2, [pc, #220]	; (8002f7c <HAL_FMC_MspInit+0x108>)
 8002ea0:	f043 0301 	orr.w	r3, r3, #1
 8002ea4:	6393      	str	r3, [r2, #56]	; 0x38
 8002ea6:	4b35      	ldr	r3, [pc, #212]	; (8002f7c <HAL_FMC_MspInit+0x108>)
 8002ea8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eaa:	f003 0301 	and.w	r3, r3, #1
 8002eae:	603b      	str	r3, [r7, #0]
 8002eb0:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8002eb2:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8002eb6:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eb8:	2302      	movs	r3, #2
 8002eba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ec0:	2303      	movs	r3, #3
 8002ec2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002ec4:	230c      	movs	r3, #12
 8002ec6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002ec8:	1d3b      	adds	r3, r7, #4
 8002eca:	4619      	mov	r1, r3
 8002ecc:	482c      	ldr	r0, [pc, #176]	; (8002f80 <HAL_FMC_MspInit+0x10c>)
 8002ece:	f001 fa43 	bl	8004358 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNWE_Pin;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ed6:	2302      	movs	r3, #2
 8002ed8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eda:	2300      	movs	r3, #0
 8002edc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002ee2:	230c      	movs	r3, #12
 8002ee4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8002ee6:	1d3b      	adds	r3, r7, #4
 8002ee8:	4619      	mov	r1, r3
 8002eea:	4826      	ldr	r0, [pc, #152]	; (8002f84 <HAL_FMC_MspInit+0x110>)
 8002eec:	f001 fa34 	bl	8004358 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8002ef0:	f248 1333 	movw	r3, #33075	; 0x8133
 8002ef4:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ef6:	2302      	movs	r3, #2
 8002ef8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002efa:	2300      	movs	r3, #0
 8002efc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002efe:	2303      	movs	r3, #3
 8002f00:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002f02:	230c      	movs	r3, #12
 8002f04:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002f06:	1d3b      	adds	r3, r7, #4
 8002f08:	4619      	mov	r1, r3
 8002f0a:	481f      	ldr	r0, [pc, #124]	; (8002f88 <HAL_FMC_MspInit+0x114>)
 8002f0c:	f001 fa24 	bl	8004358 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8002f10:	f64f 7383 	movw	r3, #65411	; 0xff83
 8002f14:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f16:	2302      	movs	r3, #2
 8002f18:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002f22:	230c      	movs	r3, #12
 8002f24:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002f26:	1d3b      	adds	r3, r7, #4
 8002f28:	4619      	mov	r1, r3
 8002f2a:	4818      	ldr	r0, [pc, #96]	; (8002f8c <HAL_FMC_MspInit+0x118>)
 8002f2c:	f001 fa14 	bl	8004358 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8002f30:	f24c 7303 	movw	r3, #50947	; 0xc703
 8002f34:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f36:	2302      	movs	r3, #2
 8002f38:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f3e:	2303      	movs	r3, #3
 8002f40:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002f42:	230c      	movs	r3, #12
 8002f44:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002f46:	1d3b      	adds	r3, r7, #4
 8002f48:	4619      	mov	r1, r3
 8002f4a:	4811      	ldr	r0, [pc, #68]	; (8002f90 <HAL_FMC_MspInit+0x11c>)
 8002f4c:	f001 fa04 	bl	8004358 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8002f50:	2360      	movs	r3, #96	; 0x60
 8002f52:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f54:	2302      	movs	r3, #2
 8002f56:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f5c:	2303      	movs	r3, #3
 8002f5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002f60:	230c      	movs	r3, #12
 8002f62:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f64:	1d3b      	adds	r3, r7, #4
 8002f66:	4619      	mov	r1, r3
 8002f68:	480a      	ldr	r0, [pc, #40]	; (8002f94 <HAL_FMC_MspInit+0x120>)
 8002f6a:	f001 f9f5 	bl	8004358 <HAL_GPIO_Init>
 8002f6e:	e000      	b.n	8002f72 <HAL_FMC_MspInit+0xfe>
    return;
 8002f70:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8002f72:	3718      	adds	r7, #24
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}
 8002f78:	20000090 	.word	0x20000090
 8002f7c:	40023800 	.word	0x40023800
 8002f80:	40021400 	.word	0x40021400
 8002f84:	40020800 	.word	0x40020800
 8002f88:	40021800 	.word	0x40021800
 8002f8c:	40021000 	.word	0x40021000
 8002f90:	40020c00 	.word	0x40020c00
 8002f94:	40020400 	.word	0x40020400

08002f98 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b082      	sub	sp, #8
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8002fa0:	f7ff ff68 	bl	8002e74 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8002fa4:	bf00      	nop
 8002fa6:	3708      	adds	r7, #8
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}

08002fac <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b08c      	sub	sp, #48	; 0x30
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	6879      	ldr	r1, [r7, #4]
 8002fc0:	2036      	movs	r0, #54	; 0x36
 8002fc2:	f000 fa05 	bl	80033d0 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002fc6:	2036      	movs	r0, #54	; 0x36
 8002fc8:	f000 fa1e 	bl	8003408 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002fcc:	2300      	movs	r3, #0
 8002fce:	60fb      	str	r3, [r7, #12]
 8002fd0:	4b1f      	ldr	r3, [pc, #124]	; (8003050 <HAL_InitTick+0xa4>)
 8002fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd4:	4a1e      	ldr	r2, [pc, #120]	; (8003050 <HAL_InitTick+0xa4>)
 8002fd6:	f043 0310 	orr.w	r3, r3, #16
 8002fda:	6413      	str	r3, [r2, #64]	; 0x40
 8002fdc:	4b1c      	ldr	r3, [pc, #112]	; (8003050 <HAL_InitTick+0xa4>)
 8002fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe0:	f003 0310 	and.w	r3, r3, #16
 8002fe4:	60fb      	str	r3, [r7, #12]
 8002fe6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002fe8:	f107 0210 	add.w	r2, r7, #16
 8002fec:	f107 0314 	add.w	r3, r7, #20
 8002ff0:	4611      	mov	r1, r2
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f002 fe7a 	bl	8005cec <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8002ff8:	f002 fe50 	bl	8005c9c <HAL_RCC_GetPCLK1Freq>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	005b      	lsls	r3, r3, #1
 8003000:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8003002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003004:	4a13      	ldr	r2, [pc, #76]	; (8003054 <HAL_InitTick+0xa8>)
 8003006:	fba2 2303 	umull	r2, r3, r2, r3
 800300a:	0c9b      	lsrs	r3, r3, #18
 800300c:	3b01      	subs	r3, #1
 800300e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003010:	4b11      	ldr	r3, [pc, #68]	; (8003058 <HAL_InitTick+0xac>)
 8003012:	4a12      	ldr	r2, [pc, #72]	; (800305c <HAL_InitTick+0xb0>)
 8003014:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8003016:	4b10      	ldr	r3, [pc, #64]	; (8003058 <HAL_InitTick+0xac>)
 8003018:	f240 32e7 	movw	r2, #999	; 0x3e7
 800301c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800301e:	4a0e      	ldr	r2, [pc, #56]	; (8003058 <HAL_InitTick+0xac>)
 8003020:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003022:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003024:	4b0c      	ldr	r3, [pc, #48]	; (8003058 <HAL_InitTick+0xac>)
 8003026:	2200      	movs	r2, #0
 8003028:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800302a:	4b0b      	ldr	r3, [pc, #44]	; (8003058 <HAL_InitTick+0xac>)
 800302c:	2200      	movs	r2, #0
 800302e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8003030:	4809      	ldr	r0, [pc, #36]	; (8003058 <HAL_InitTick+0xac>)
 8003032:	f003 fc9b 	bl	800696c <HAL_TIM_Base_Init>
 8003036:	4603      	mov	r3, r0
 8003038:	2b00      	cmp	r3, #0
 800303a:	d104      	bne.n	8003046 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800303c:	4806      	ldr	r0, [pc, #24]	; (8003058 <HAL_InitTick+0xac>)
 800303e:	f003 fce4 	bl	8006a0a <HAL_TIM_Base_Start_IT>
 8003042:	4603      	mov	r3, r0
 8003044:	e000      	b.n	8003048 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
}
 8003048:	4618      	mov	r0, r3
 800304a:	3730      	adds	r7, #48	; 0x30
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}
 8003050:	40023800 	.word	0x40023800
 8003054:	431bde83 	.word	0x431bde83
 8003058:	20006608 	.word	0x20006608
 800305c:	40001000 	.word	0x40001000

08003060 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003060:	b480      	push	{r7}
 8003062:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003064:	bf00      	nop
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr

0800306e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800306e:	b480      	push	{r7}
 8003070:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003072:	e7fe      	b.n	8003072 <HardFault_Handler+0x4>

08003074 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003074:	b480      	push	{r7}
 8003076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003078:	e7fe      	b.n	8003078 <MemManage_Handler+0x4>

0800307a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800307a:	b480      	push	{r7}
 800307c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800307e:	e7fe      	b.n	800307e <BusFault_Handler+0x4>

08003080 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003080:	b480      	push	{r7}
 8003082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003084:	e7fe      	b.n	8003084 <UsageFault_Handler+0x4>

08003086 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003086:	b480      	push	{r7}
 8003088:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800308a:	bf00      	nop
 800308c:	46bd      	mov	sp, r7
 800308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003092:	4770      	bx	lr

08003094 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003094:	b480      	push	{r7}
 8003096:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003098:	bf00      	nop
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr

080030a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80030a2:	b480      	push	{r7}
 80030a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80030a6:	bf00      	nop
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr

080030b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030b0:	b480      	push	{r7}
 80030b2:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80030b4:	bf00      	nop
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr
	...

080030c0 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2);
 80030c4:	4802      	ldr	r0, [pc, #8]	; (80030d0 <DMA1_Stream6_IRQHandler+0x10>)
 80030c6:	f000 fcf3 	bl	8003ab0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80030ca:	bf00      	nop
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	20006574 	.word	0x20006574

080030d4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 80030d8:	4803      	ldr	r0, [pc, #12]	; (80030e8 <TIM6_DAC_IRQHandler+0x14>)
 80030da:	f000 fa8f 	bl	80035fc <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 80030de:	4803      	ldr	r0, [pc, #12]	; (80030ec <TIM6_DAC_IRQHandler+0x18>)
 80030e0:	f003 fcb7 	bl	8006a52 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80030e4:	bf00      	nop
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	200064a0 	.word	0x200064a0
 80030ec:	20006608 	.word	0x20006608

080030f0 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 80030f4:	4802      	ldr	r0, [pc, #8]	; (8003100 <LTDC_IRQHandler+0x10>)
 80030f6:	f001 fe99 	bl	8004e2c <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 80030fa:	bf00      	nop
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	200063b8 	.word	0x200063b8

08003104 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8003108:	4802      	ldr	r0, [pc, #8]	; (8003114 <DMA2D_IRQHandler+0x10>)
 800310a:	f000 ff82 	bl	8004012 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 800310e:	bf00      	nop
 8003110:	bd80      	pop	{r7, pc}
 8003112:	bf00      	nop
 8003114:	200064f4 	.word	0x200064f4

08003118 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003118:	b480      	push	{r7}
 800311a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800311c:	4b08      	ldr	r3, [pc, #32]	; (8003140 <SystemInit+0x28>)
 800311e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003122:	4a07      	ldr	r2, [pc, #28]	; (8003140 <SystemInit+0x28>)
 8003124:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003128:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800312c:	4b04      	ldr	r3, [pc, #16]	; (8003140 <SystemInit+0x28>)
 800312e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003132:	609a      	str	r2, [r3, #8]
#endif
}
 8003134:	bf00      	nop
 8003136:	46bd      	mov	sp, r7
 8003138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313c:	4770      	bx	lr
 800313e:	bf00      	nop
 8003140:	e000ed00 	.word	0xe000ed00

08003144 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8003144:	f8df d034 	ldr.w	sp, [pc, #52]	; 800317c <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003148:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800314a:	e003      	b.n	8003154 <LoopCopyDataInit>

0800314c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800314c:	4b0c      	ldr	r3, [pc, #48]	; (8003180 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800314e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003150:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003152:	3104      	adds	r1, #4

08003154 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003154:	480b      	ldr	r0, [pc, #44]	; (8003184 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003156:	4b0c      	ldr	r3, [pc, #48]	; (8003188 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003158:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800315a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800315c:	d3f6      	bcc.n	800314c <CopyDataInit>
  ldr  r2, =_sbss
 800315e:	4a0b      	ldr	r2, [pc, #44]	; (800318c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003160:	e002      	b.n	8003168 <LoopFillZerobss>

08003162 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003162:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003164:	f842 3b04 	str.w	r3, [r2], #4

08003168 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003168:	4b09      	ldr	r3, [pc, #36]	; (8003190 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800316a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800316c:	d3f9      	bcc.n	8003162 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800316e:	f7ff ffd3 	bl	8003118 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003172:	f004 fcdb 	bl	8007b2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003176:	f7fe fc5f 	bl	8001a38 <main>
  bx  lr    
 800317a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800317c:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8003180:	0800a358 	.word	0x0800a358
  ldr  r0, =_sdata
 8003184:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003188:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 800318c:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 8003190:	2000664c 	.word	0x2000664c

08003194 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003194:	e7fe      	b.n	8003194 <ADC_IRQHandler>
	...

08003198 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800319c:	4b0e      	ldr	r3, [pc, #56]	; (80031d8 <HAL_Init+0x40>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a0d      	ldr	r2, [pc, #52]	; (80031d8 <HAL_Init+0x40>)
 80031a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80031a6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80031a8:	4b0b      	ldr	r3, [pc, #44]	; (80031d8 <HAL_Init+0x40>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a0a      	ldr	r2, [pc, #40]	; (80031d8 <HAL_Init+0x40>)
 80031ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80031b2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80031b4:	4b08      	ldr	r3, [pc, #32]	; (80031d8 <HAL_Init+0x40>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a07      	ldr	r2, [pc, #28]	; (80031d8 <HAL_Init+0x40>)
 80031ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80031c0:	2003      	movs	r0, #3
 80031c2:	f000 f8fa 	bl	80033ba <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80031c6:	2000      	movs	r0, #0
 80031c8:	f7ff fef0 	bl	8002fac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80031cc:	f7ff faf8 	bl	80027c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80031d0:	2300      	movs	r3, #0
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	40023c00 	.word	0x40023c00

080031dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80031dc:	b480      	push	{r7}
 80031de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80031e0:	4b06      	ldr	r3, [pc, #24]	; (80031fc <HAL_IncTick+0x20>)
 80031e2:	781b      	ldrb	r3, [r3, #0]
 80031e4:	461a      	mov	r2, r3
 80031e6:	4b06      	ldr	r3, [pc, #24]	; (8003200 <HAL_IncTick+0x24>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4413      	add	r3, r2
 80031ec:	4a04      	ldr	r2, [pc, #16]	; (8003200 <HAL_IncTick+0x24>)
 80031ee:	6013      	str	r3, [r2, #0]
}
 80031f0:	bf00      	nop
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr
 80031fa:	bf00      	nop
 80031fc:	2000000c 	.word	0x2000000c
 8003200:	20006648 	.word	0x20006648

08003204 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003204:	b480      	push	{r7}
 8003206:	af00      	add	r7, sp, #0
  return uwTick;
 8003208:	4b03      	ldr	r3, [pc, #12]	; (8003218 <HAL_GetTick+0x14>)
 800320a:	681b      	ldr	r3, [r3, #0]
}
 800320c:	4618      	mov	r0, r3
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr
 8003216:	bf00      	nop
 8003218:	20006648 	.word	0x20006648

0800321c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b084      	sub	sp, #16
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003224:	f7ff ffee 	bl	8003204 <HAL_GetTick>
 8003228:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003234:	d005      	beq.n	8003242 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003236:	4b09      	ldr	r3, [pc, #36]	; (800325c <HAL_Delay+0x40>)
 8003238:	781b      	ldrb	r3, [r3, #0]
 800323a:	461a      	mov	r2, r3
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	4413      	add	r3, r2
 8003240:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003242:	bf00      	nop
 8003244:	f7ff ffde 	bl	8003204 <HAL_GetTick>
 8003248:	4602      	mov	r2, r0
 800324a:	68bb      	ldr	r3, [r7, #8]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	68fa      	ldr	r2, [r7, #12]
 8003250:	429a      	cmp	r2, r3
 8003252:	d8f7      	bhi.n	8003244 <HAL_Delay+0x28>
  {
  }
}
 8003254:	bf00      	nop
 8003256:	3710      	adds	r7, #16
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}
 800325c:	2000000c 	.word	0x2000000c

08003260 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003260:	b480      	push	{r7}
 8003262:	b085      	sub	sp, #20
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	f003 0307 	and.w	r3, r3, #7
 800326e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003270:	4b0c      	ldr	r3, [pc, #48]	; (80032a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003276:	68ba      	ldr	r2, [r7, #8]
 8003278:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800327c:	4013      	ands	r3, r2
 800327e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003288:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800328c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003290:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003292:	4a04      	ldr	r2, [pc, #16]	; (80032a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	60d3      	str	r3, [r2, #12]
}
 8003298:	bf00      	nop
 800329a:	3714      	adds	r7, #20
 800329c:	46bd      	mov	sp, r7
 800329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a2:	4770      	bx	lr
 80032a4:	e000ed00 	.word	0xe000ed00

080032a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032a8:	b480      	push	{r7}
 80032aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032ac:	4b04      	ldr	r3, [pc, #16]	; (80032c0 <__NVIC_GetPriorityGrouping+0x18>)
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	0a1b      	lsrs	r3, r3, #8
 80032b2:	f003 0307 	and.w	r3, r3, #7
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	46bd      	mov	sp, r7
 80032ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032be:	4770      	bx	lr
 80032c0:	e000ed00 	.word	0xe000ed00

080032c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	4603      	mov	r3, r0
 80032cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	db0b      	blt.n	80032ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032d6:	79fb      	ldrb	r3, [r7, #7]
 80032d8:	f003 021f 	and.w	r2, r3, #31
 80032dc:	4907      	ldr	r1, [pc, #28]	; (80032fc <__NVIC_EnableIRQ+0x38>)
 80032de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032e2:	095b      	lsrs	r3, r3, #5
 80032e4:	2001      	movs	r0, #1
 80032e6:	fa00 f202 	lsl.w	r2, r0, r2
 80032ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80032ee:	bf00      	nop
 80032f0:	370c      	adds	r7, #12
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr
 80032fa:	bf00      	nop
 80032fc:	e000e100 	.word	0xe000e100

08003300 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003300:	b480      	push	{r7}
 8003302:	b083      	sub	sp, #12
 8003304:	af00      	add	r7, sp, #0
 8003306:	4603      	mov	r3, r0
 8003308:	6039      	str	r1, [r7, #0]
 800330a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800330c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003310:	2b00      	cmp	r3, #0
 8003312:	db0a      	blt.n	800332a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	b2da      	uxtb	r2, r3
 8003318:	490c      	ldr	r1, [pc, #48]	; (800334c <__NVIC_SetPriority+0x4c>)
 800331a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800331e:	0112      	lsls	r2, r2, #4
 8003320:	b2d2      	uxtb	r2, r2
 8003322:	440b      	add	r3, r1
 8003324:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003328:	e00a      	b.n	8003340 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	b2da      	uxtb	r2, r3
 800332e:	4908      	ldr	r1, [pc, #32]	; (8003350 <__NVIC_SetPriority+0x50>)
 8003330:	79fb      	ldrb	r3, [r7, #7]
 8003332:	f003 030f 	and.w	r3, r3, #15
 8003336:	3b04      	subs	r3, #4
 8003338:	0112      	lsls	r2, r2, #4
 800333a:	b2d2      	uxtb	r2, r2
 800333c:	440b      	add	r3, r1
 800333e:	761a      	strb	r2, [r3, #24]
}
 8003340:	bf00      	nop
 8003342:	370c      	adds	r7, #12
 8003344:	46bd      	mov	sp, r7
 8003346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334a:	4770      	bx	lr
 800334c:	e000e100 	.word	0xe000e100
 8003350:	e000ed00 	.word	0xe000ed00

08003354 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003354:	b480      	push	{r7}
 8003356:	b089      	sub	sp, #36	; 0x24
 8003358:	af00      	add	r7, sp, #0
 800335a:	60f8      	str	r0, [r7, #12]
 800335c:	60b9      	str	r1, [r7, #8]
 800335e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	f003 0307 	and.w	r3, r3, #7
 8003366:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003368:	69fb      	ldr	r3, [r7, #28]
 800336a:	f1c3 0307 	rsb	r3, r3, #7
 800336e:	2b04      	cmp	r3, #4
 8003370:	bf28      	it	cs
 8003372:	2304      	movcs	r3, #4
 8003374:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003376:	69fb      	ldr	r3, [r7, #28]
 8003378:	3304      	adds	r3, #4
 800337a:	2b06      	cmp	r3, #6
 800337c:	d902      	bls.n	8003384 <NVIC_EncodePriority+0x30>
 800337e:	69fb      	ldr	r3, [r7, #28]
 8003380:	3b03      	subs	r3, #3
 8003382:	e000      	b.n	8003386 <NVIC_EncodePriority+0x32>
 8003384:	2300      	movs	r3, #0
 8003386:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003388:	f04f 32ff 	mov.w	r2, #4294967295
 800338c:	69bb      	ldr	r3, [r7, #24]
 800338e:	fa02 f303 	lsl.w	r3, r2, r3
 8003392:	43da      	mvns	r2, r3
 8003394:	68bb      	ldr	r3, [r7, #8]
 8003396:	401a      	ands	r2, r3
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800339c:	f04f 31ff 	mov.w	r1, #4294967295
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	fa01 f303 	lsl.w	r3, r1, r3
 80033a6:	43d9      	mvns	r1, r3
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033ac:	4313      	orrs	r3, r2
         );
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	3724      	adds	r7, #36	; 0x24
 80033b2:	46bd      	mov	sp, r7
 80033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b8:	4770      	bx	lr

080033ba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033ba:	b580      	push	{r7, lr}
 80033bc:	b082      	sub	sp, #8
 80033be:	af00      	add	r7, sp, #0
 80033c0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	f7ff ff4c 	bl	8003260 <__NVIC_SetPriorityGrouping>
}
 80033c8:	bf00      	nop
 80033ca:	3708      	adds	r7, #8
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}

080033d0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b086      	sub	sp, #24
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	4603      	mov	r3, r0
 80033d8:	60b9      	str	r1, [r7, #8]
 80033da:	607a      	str	r2, [r7, #4]
 80033dc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80033de:	2300      	movs	r3, #0
 80033e0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033e2:	f7ff ff61 	bl	80032a8 <__NVIC_GetPriorityGrouping>
 80033e6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033e8:	687a      	ldr	r2, [r7, #4]
 80033ea:	68b9      	ldr	r1, [r7, #8]
 80033ec:	6978      	ldr	r0, [r7, #20]
 80033ee:	f7ff ffb1 	bl	8003354 <NVIC_EncodePriority>
 80033f2:	4602      	mov	r2, r0
 80033f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033f8:	4611      	mov	r1, r2
 80033fa:	4618      	mov	r0, r3
 80033fc:	f7ff ff80 	bl	8003300 <__NVIC_SetPriority>
}
 8003400:	bf00      	nop
 8003402:	3718      	adds	r7, #24
 8003404:	46bd      	mov	sp, r7
 8003406:	bd80      	pop	{r7, pc}

08003408 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b082      	sub	sp, #8
 800340c:	af00      	add	r7, sp, #0
 800340e:	4603      	mov	r3, r0
 8003410:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003416:	4618      	mov	r0, r3
 8003418:	f7ff ff54 	bl	80032c4 <__NVIC_EnableIRQ>
}
 800341c:	bf00      	nop
 800341e:	3708      	adds	r7, #8
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}

08003424 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b082      	sub	sp, #8
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d101      	bne.n	8003436 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e00e      	b.n	8003454 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	795b      	ldrb	r3, [r3, #5]
 800343a:	b2db      	uxtb	r3, r3
 800343c:	2b00      	cmp	r3, #0
 800343e:	d105      	bne.n	800344c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2200      	movs	r2, #0
 8003444:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	f7ff f9e6 	bl	8002818 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2201      	movs	r2, #1
 8003450:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003452:	2300      	movs	r3, #0
}
 8003454:	4618      	mov	r0, r3
 8003456:	3708      	adds	r7, #8
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}

0800345c <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 800345c:	b580      	push	{r7, lr}
 800345e:	b082      	sub	sp, #8
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d101      	bne.n	800346e <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	e014      	b.n	8003498 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	791b      	ldrb	r3, [r3, #4]
 8003472:	b2db      	uxtb	r3, r3
 8003474:	2b00      	cmp	r3, #0
 8003476:	d105      	bne.n	8003484 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2200      	movs	r2, #0
 800347c:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f7ff f9ec 	bl	800285c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2202      	movs	r2, #2
 8003488:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2201      	movs	r2, #1
 8003494:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8003496:	2300      	movs	r3, #0
}
 8003498:	4618      	mov	r0, r3
 800349a:	3708      	adds	r7, #8
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}

080034a0 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_L: 12bit left data alignment selected
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t* pData, uint32_t Length, uint32_t Alignment)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b086      	sub	sp, #24
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	60f8      	str	r0, [r7, #12]
 80034a8:	60b9      	str	r1, [r7, #8]
 80034aa:	607a      	str	r2, [r7, #4]
 80034ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg = 0U;
 80034ae:	2300      	movs	r3, #0
 80034b0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	795b      	ldrb	r3, [r3, #5]
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d101      	bne.n	80034be <HAL_DAC_Start_DMA+0x1e>
 80034ba:	2302      	movs	r3, #2
 80034bc:	e08e      	b.n	80035dc <HAL_DAC_Start_DMA+0x13c>
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2201      	movs	r2, #1
 80034c2:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2202      	movs	r2, #2
 80034c8:	711a      	strb	r2, [r3, #4]

  if(Channel == DAC_CHANNEL_1)
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d12a      	bne.n	8003526 <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	4a43      	ldr	r2, [pc, #268]	; (80035e4 <HAL_DAC_Start_DMA+0x144>)
 80034d6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	4a42      	ldr	r2, [pc, #264]	; (80035e8 <HAL_DAC_Start_DMA+0x148>)
 80034de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	4a41      	ldr	r2, [pc, #260]	; (80035ec <HAL_DAC_Start_DMA+0x14c>)
 80034e6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    hdac->Instance->CR |= DAC_CR_DMAEN1;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80034f6:	601a      	str	r2, [r3, #0]
    
    /* Case of use of channel 1 */
    switch(Alignment)
 80034f8:	6a3b      	ldr	r3, [r7, #32]
 80034fa:	2b04      	cmp	r3, #4
 80034fc:	d009      	beq.n	8003512 <HAL_DAC_Start_DMA+0x72>
 80034fe:	2b08      	cmp	r3, #8
 8003500:	d00c      	beq.n	800351c <HAL_DAC_Start_DMA+0x7c>
 8003502:	2b00      	cmp	r3, #0
 8003504:	d000      	beq.n	8003508 <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8003506:	e039      	b.n	800357c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	3308      	adds	r3, #8
 800350e:	617b      	str	r3, [r7, #20]
        break;
 8003510:	e034      	b.n	800357c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	330c      	adds	r3, #12
 8003518:	617b      	str	r3, [r7, #20]
        break;
 800351a:	e02f      	b.n	800357c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	3310      	adds	r3, #16
 8003522:	617b      	str	r3, [r7, #20]
        break;
 8003524:	e02a      	b.n	800357c <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	68db      	ldr	r3, [r3, #12]
 800352a:	4a31      	ldr	r2, [pc, #196]	; (80035f0 <HAL_DAC_Start_DMA+0x150>)
 800352c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	68db      	ldr	r3, [r3, #12]
 8003532:	4a30      	ldr	r2, [pc, #192]	; (80035f4 <HAL_DAC_Start_DMA+0x154>)
 8003534:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	68db      	ldr	r3, [r3, #12]
 800353a:	4a2f      	ldr	r2, [pc, #188]	; (80035f8 <HAL_DAC_Start_DMA+0x158>)
 800353c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    hdac->Instance->CR |= DAC_CR_DMAEN2;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800354c:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch(Alignment)
 800354e:	6a3b      	ldr	r3, [r7, #32]
 8003550:	2b04      	cmp	r3, #4
 8003552:	d009      	beq.n	8003568 <HAL_DAC_Start_DMA+0xc8>
 8003554:	2b08      	cmp	r3, #8
 8003556:	d00c      	beq.n	8003572 <HAL_DAC_Start_DMA+0xd2>
 8003558:	2b00      	cmp	r3, #0
 800355a:	d000      	beq.n	800355e <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 800355c:	e00e      	b.n	800357c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	3314      	adds	r3, #20
 8003564:	617b      	str	r3, [r7, #20]
        break;
 8003566:	e009      	b.n	800357c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	3318      	adds	r3, #24
 800356e:	617b      	str	r3, [r7, #20]
        break;
 8003570:	e004      	b.n	800357c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	331c      	adds	r3, #28
 8003578:	617b      	str	r3, [r7, #20]
        break;
 800357a:	bf00      	nop
    }
  }
  
  /* Enable the DMA Stream */
  if(Channel == DAC_CHANNEL_1)
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d10f      	bne.n	80035a2 <HAL_DAC_Start_DMA+0x102>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003590:	601a      	str	r2, [r3, #0]
    
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	6898      	ldr	r0, [r3, #8]
 8003596:	6879      	ldr	r1, [r7, #4]
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	697a      	ldr	r2, [r7, #20]
 800359c:	f000 fa30 	bl	8003a00 <HAL_DMA_Start_IT>
 80035a0:	e00e      	b.n	80035c0 <HAL_DAC_Start_DMA+0x120>
  } 
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	681a      	ldr	r2, [r3, #0]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80035b0:	601a      	str	r2, [r3, #0]
    
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	68d8      	ldr	r0, [r3, #12]
 80035b6:	6879      	ldr	r1, [r7, #4]
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	697a      	ldr	r2, [r7, #20]
 80035bc:	f000 fa20 	bl	8003a00 <HAL_DMA_Start_IT>
  }
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	6819      	ldr	r1, [r3, #0]
 80035c6:	2201      	movs	r2, #1
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	409a      	lsls	r2, r3
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	430a      	orrs	r2, r1
 80035d2:	601a      	str	r2, [r3, #0]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2200      	movs	r2, #0
 80035d8:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80035da:	2300      	movs	r3, #0
}
 80035dc:	4618      	mov	r0, r3
 80035de:	3718      	adds	r7, #24
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}
 80035e4:	0800377b 	.word	0x0800377b
 80035e8:	0800379d 	.word	0x0800379d
 80035ec:	080037b9 	.word	0x080037b9
 80035f0:	08003837 	.word	0x08003837
 80035f4:	08003859 	.word	0x08003859
 80035f8:	08003875 	.word	0x08003875

080035fc <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b082      	sub	sp, #8
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800360a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800360e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003612:	d118      	bne.n	8003646 <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2204      	movs	r2, #4
 8003618:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	691b      	ldr	r3, [r3, #16]
 800361e:	f043 0201 	orr.w	r2, r3, #1
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800362e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	681a      	ldr	r2, [r3, #0]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800363e:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	f000 f843 	bl	80036cc <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800364c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003650:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003654:	d118      	bne.n	8003688 <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2204      	movs	r2, #4
 800365a:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	691b      	ldr	r3, [r3, #16]
 8003660:	f043 0202 	orr.w	r2, r3, #2
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8003670:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8003680:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f000 f8cd 	bl	8003822 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 8003688:	bf00      	nop
 800368a:	3708      	adds	r7, #8
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}

08003690 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 8003690:	b480      	push	{r7}
 8003692:	b083      	sub	sp, #12
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback could be implemented in the user file
   */
}
 8003698:	bf00      	nop
 800369a:	370c      	adds	r7, #12
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr

080036a4 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b083      	sub	sp, #12
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 80036ac:	bf00      	nop
 80036ae:	370c      	adds	r7, #12
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr

080036b8 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b083      	sub	sp, #12
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 80036c0:	bf00      	nop
 80036c2:	370c      	adds	r7, #12
 80036c4:	46bd      	mov	sp, r7
 80036c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ca:	4770      	bx	lr

080036cc <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b083      	sub	sp, #12
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80036d4:	bf00      	nop
 80036d6:	370c      	adds	r7, #12
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr

080036e0 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b087      	sub	sp, #28
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	60f8      	str	r0, [r7, #12]
 80036e8:	60b9      	str	r1, [r7, #8]
 80036ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 80036ec:	2300      	movs	r3, #0
 80036ee:	617b      	str	r3, [r7, #20]
 80036f0:	2300      	movs	r3, #0
 80036f2:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	795b      	ldrb	r3, [r3, #5]
 80036f8:	2b01      	cmp	r3, #1
 80036fa:	d101      	bne.n	8003700 <HAL_DAC_ConfigChannel+0x20>
 80036fc:	2302      	movs	r3, #2
 80036fe:	e036      	b.n	800376e <HAL_DAC_ConfigChannel+0x8e>
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	2201      	movs	r2, #1
 8003704:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2202      	movs	r2, #2
 800370a:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8003714:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	fa02 f303 	lsl.w	r3, r2, r3
 800371e:	43db      	mvns	r3, r3
 8003720:	697a      	ldr	r2, [r7, #20]
 8003722:	4013      	ands	r3, r2
 8003724:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	4313      	orrs	r3, r2
 8003730:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8003732:	693a      	ldr	r2, [r7, #16]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	fa02 f303 	lsl.w	r3, r2, r3
 800373a:	697a      	ldr	r2, [r7, #20]
 800373c:	4313      	orrs	r3, r2
 800373e:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	697a      	ldr	r2, [r7, #20]
 8003746:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	6819      	ldr	r1, [r3, #0]
 800374e:	22c0      	movs	r2, #192	; 0xc0
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	fa02 f303 	lsl.w	r3, r2, r3
 8003756:	43da      	mvns	r2, r3
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	400a      	ands	r2, r1
 800375e:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2201      	movs	r2, #1
 8003764:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2200      	movs	r2, #0
 800376a:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 800376c:	2300      	movs	r3, #0
}
 800376e:	4618      	mov	r0, r3
 8003770:	371c      	adds	r7, #28
 8003772:	46bd      	mov	sp, r7
 8003774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003778:	4770      	bx	lr

0800377a <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 800377a:	b580      	push	{r7, lr}
 800377c:	b084      	sub	sp, #16
 800377e:	af00      	add	r7, sp, #0
 8003780:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003786:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 8003788:	68f8      	ldr	r0, [r7, #12]
 800378a:	f7ff ff81 	bl	8003690 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
  hdac->State= HAL_DAC_STATE_READY;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2201      	movs	r2, #1
 8003792:	711a      	strb	r2, [r3, #4]
}
 8003794:	bf00      	nop
 8003796:	3710      	adds	r7, #16
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}

0800379c <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b084      	sub	sp, #16
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037a8:	60fb      	str	r3, [r7, #12]
    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 80037aa:	68f8      	ldr	r0, [r7, #12]
 80037ac:	f7ff ff7a 	bl	80036a4 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80037b0:	bf00      	nop
 80037b2:	3710      	adds	r7, #16
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}

080037b8 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b084      	sub	sp, #16
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037c4:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	691b      	ldr	r3, [r3, #16]
 80037ca:	f043 0204 	orr.w	r2, r3, #4
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac); 
 80037d2:	68f8      	ldr	r0, [r7, #12]
 80037d4:	f7ff ff70 	bl	80036b8 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    
  hdac->State= HAL_DAC_STATE_READY;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2201      	movs	r2, #1
 80037dc:	711a      	strb	r2, [r3, #4]
}
 80037de:	bf00      	nop
 80037e0:	3710      	adds	r7, #16
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}

080037e6 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 80037e6:	b480      	push	{r7}
 80037e8:	b083      	sub	sp, #12
 80037ea:	af00      	add	r7, sp, #0
 80037ec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback could be implemented in the user file
   */
}
 80037ee:	bf00      	nop
 80037f0:	370c      	adds	r7, #12
 80037f2:	46bd      	mov	sp, r7
 80037f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f8:	4770      	bx	lr

080037fa <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 80037fa:	b480      	push	{r7}
 80037fc:	b083      	sub	sp, #12
 80037fe:	af00      	add	r7, sp, #0
 8003800:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8003802:	bf00      	nop
 8003804:	370c      	adds	r7, #12
 8003806:	46bd      	mov	sp, r7
 8003808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380c:	4770      	bx	lr

0800380e <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800380e:	b480      	push	{r7}
 8003810:	b083      	sub	sp, #12
 8003812:	af00      	add	r7, sp, #0
 8003814:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallback could be implemented in the user file
   */
}
 8003816:	bf00      	nop
 8003818:	370c      	adds	r7, #12
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr

08003822 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003822:	b480      	push	{r7}
 8003824:	b083      	sub	sp, #12
 8003826:	af00      	add	r7, sp, #0
 8003828:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 800382a:	bf00      	nop
 800382c:	370c      	adds	r7, #12
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr

08003836 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8003836:	b580      	push	{r7, lr}
 8003838:	b084      	sub	sp, #16
 800383a:	af00      	add	r7, sp, #0
 800383c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003842:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac); 
 8003844:	68f8      	ldr	r0, [r7, #12]
 8003846:	f7ff ffce 	bl	80037e6 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
  hdac->State= HAL_DAC_STATE_READY;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2201      	movs	r2, #1
 800384e:	711a      	strb	r2, [r3, #4]
}
 8003850:	bf00      	nop
 8003852:	3710      	adds	r7, #16
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}

08003858 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b084      	sub	sp, #16
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003864:	60fb      	str	r3, [r7, #12]
    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
    HAL_DACEx_ConvHalfCpltCallbackCh2(hdac); 
 8003866:	68f8      	ldr	r0, [r7, #12]
 8003868:	f7ff ffc7 	bl	80037fa <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800386c:	bf00      	nop
 800386e:	3710      	adds	r7, #16
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}

08003874 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)   
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b084      	sub	sp, #16
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003880:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	691b      	ldr	r3, [r3, #16]
 8003886:	f043 0204 	orr.w	r2, r3, #4
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac); 
 800388e:	68f8      	ldr	r0, [r7, #12]
 8003890:	f7ff ffbd 	bl	800380e <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    
  hdac->State= HAL_DAC_STATE_READY;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2201      	movs	r2, #1
 8003898:	711a      	strb	r2, [r3, #4]
}
 800389a:	bf00      	nop
 800389c:	3710      	adds	r7, #16
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
	...

080038a4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b086      	sub	sp, #24
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80038ac:	2300      	movs	r3, #0
 80038ae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80038b0:	f7ff fca8 	bl	8003204 <HAL_GetTick>
 80038b4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d101      	bne.n	80038c0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	e099      	b.n	80039f4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2200      	movs	r2, #0
 80038c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2202      	movs	r2, #2
 80038cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f022 0201 	bic.w	r2, r2, #1
 80038de:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038e0:	e00f      	b.n	8003902 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80038e2:	f7ff fc8f 	bl	8003204 <HAL_GetTick>
 80038e6:	4602      	mov	r2, r0
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	2b05      	cmp	r3, #5
 80038ee:	d908      	bls.n	8003902 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2220      	movs	r2, #32
 80038f4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2203      	movs	r2, #3
 80038fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80038fe:	2303      	movs	r3, #3
 8003900:	e078      	b.n	80039f4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 0301 	and.w	r3, r3, #1
 800390c:	2b00      	cmp	r3, #0
 800390e:	d1e8      	bne.n	80038e2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003918:	697a      	ldr	r2, [r7, #20]
 800391a:	4b38      	ldr	r3, [pc, #224]	; (80039fc <HAL_DMA_Init+0x158>)
 800391c:	4013      	ands	r3, r2
 800391e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	685a      	ldr	r2, [r3, #4]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800392e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	691b      	ldr	r3, [r3, #16]
 8003934:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800393a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	699b      	ldr	r3, [r3, #24]
 8003940:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003946:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6a1b      	ldr	r3, [r3, #32]
 800394c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800394e:	697a      	ldr	r2, [r7, #20]
 8003950:	4313      	orrs	r3, r2
 8003952:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003958:	2b04      	cmp	r3, #4
 800395a:	d107      	bne.n	800396c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003964:	4313      	orrs	r3, r2
 8003966:	697a      	ldr	r2, [r7, #20]
 8003968:	4313      	orrs	r3, r2
 800396a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	697a      	ldr	r2, [r7, #20]
 8003972:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	695b      	ldr	r3, [r3, #20]
 800397a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	f023 0307 	bic.w	r3, r3, #7
 8003982:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003988:	697a      	ldr	r2, [r7, #20]
 800398a:	4313      	orrs	r3, r2
 800398c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003992:	2b04      	cmp	r3, #4
 8003994:	d117      	bne.n	80039c6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800399a:	697a      	ldr	r2, [r7, #20]
 800399c:	4313      	orrs	r3, r2
 800399e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d00e      	beq.n	80039c6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80039a8:	6878      	ldr	r0, [r7, #4]
 80039aa:	f000 fa6f 	bl	8003e8c <DMA_CheckFifoParam>
 80039ae:	4603      	mov	r3, r0
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d008      	beq.n	80039c6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2240      	movs	r2, #64	; 0x40
 80039b8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2201      	movs	r2, #1
 80039be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80039c2:	2301      	movs	r3, #1
 80039c4:	e016      	b.n	80039f4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	697a      	ldr	r2, [r7, #20]
 80039cc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	f000 fa26 	bl	8003e20 <DMA_CalcBaseAndBitshift>
 80039d4:	4603      	mov	r3, r0
 80039d6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039dc:	223f      	movs	r2, #63	; 0x3f
 80039de:	409a      	lsls	r2, r3
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2200      	movs	r2, #0
 80039e8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2201      	movs	r2, #1
 80039ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80039f2:	2300      	movs	r3, #0
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	3718      	adds	r7, #24
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	f010803f 	.word	0xf010803f

08003a00 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b086      	sub	sp, #24
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	60f8      	str	r0, [r7, #12]
 8003a08:	60b9      	str	r1, [r7, #8]
 8003a0a:	607a      	str	r2, [r7, #4]
 8003a0c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a16:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003a1e:	2b01      	cmp	r3, #1
 8003a20:	d101      	bne.n	8003a26 <HAL_DMA_Start_IT+0x26>
 8003a22:	2302      	movs	r3, #2
 8003a24:	e040      	b.n	8003aa8 <HAL_DMA_Start_IT+0xa8>
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2201      	movs	r2, #1
 8003a2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a34:	b2db      	uxtb	r3, r3
 8003a36:	2b01      	cmp	r3, #1
 8003a38:	d12f      	bne.n	8003a9a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	2202      	movs	r2, #2
 8003a3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2200      	movs	r2, #0
 8003a46:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	687a      	ldr	r2, [r7, #4]
 8003a4c:	68b9      	ldr	r1, [r7, #8]
 8003a4e:	68f8      	ldr	r0, [r7, #12]
 8003a50:	f000 f9b8 	bl	8003dc4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a58:	223f      	movs	r2, #63	; 0x3f
 8003a5a:	409a      	lsls	r2, r3
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	681a      	ldr	r2, [r3, #0]
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f042 0216 	orr.w	r2, r2, #22
 8003a6e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d007      	beq.n	8003a88 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f042 0208 	orr.w	r2, r2, #8
 8003a86:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f042 0201 	orr.w	r2, r2, #1
 8003a96:	601a      	str	r2, [r3, #0]
 8003a98:	e005      	b.n	8003aa6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003aa2:	2302      	movs	r3, #2
 8003aa4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003aa6:	7dfb      	ldrb	r3, [r7, #23]
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	3718      	adds	r7, #24
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}

08003ab0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b086      	sub	sp, #24
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003abc:	4b92      	ldr	r3, [pc, #584]	; (8003d08 <HAL_DMA_IRQHandler+0x258>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a92      	ldr	r2, [pc, #584]	; (8003d0c <HAL_DMA_IRQHandler+0x25c>)
 8003ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ac6:	0a9b      	lsrs	r3, r3, #10
 8003ac8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ace:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ada:	2208      	movs	r2, #8
 8003adc:	409a      	lsls	r2, r3
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d01a      	beq.n	8003b1c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f003 0304 	and.w	r3, r3, #4
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d013      	beq.n	8003b1c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f022 0204 	bic.w	r2, r2, #4
 8003b02:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b08:	2208      	movs	r2, #8
 8003b0a:	409a      	lsls	r2, r3
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b14:	f043 0201 	orr.w	r2, r3, #1
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b20:	2201      	movs	r2, #1
 8003b22:	409a      	lsls	r2, r3
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	4013      	ands	r3, r2
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d012      	beq.n	8003b52 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	695b      	ldr	r3, [r3, #20]
 8003b32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d00b      	beq.n	8003b52 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b3e:	2201      	movs	r2, #1
 8003b40:	409a      	lsls	r2, r3
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b4a:	f043 0202 	orr.w	r2, r3, #2
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b56:	2204      	movs	r2, #4
 8003b58:	409a      	lsls	r2, r3
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d012      	beq.n	8003b88 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f003 0302 	and.w	r3, r3, #2
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d00b      	beq.n	8003b88 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b74:	2204      	movs	r2, #4
 8003b76:	409a      	lsls	r2, r3
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b80:	f043 0204 	orr.w	r2, r3, #4
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b8c:	2210      	movs	r2, #16
 8003b8e:	409a      	lsls	r2, r3
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	4013      	ands	r3, r2
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d043      	beq.n	8003c20 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0308 	and.w	r3, r3, #8
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d03c      	beq.n	8003c20 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003baa:	2210      	movs	r2, #16
 8003bac:	409a      	lsls	r2, r3
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d018      	beq.n	8003bf2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d108      	bne.n	8003be0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d024      	beq.n	8003c20 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	4798      	blx	r3
 8003bde:	e01f      	b.n	8003c20 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d01b      	beq.n	8003c20 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	4798      	blx	r3
 8003bf0:	e016      	b.n	8003c20 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d107      	bne.n	8003c10 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f022 0208 	bic.w	r2, r2, #8
 8003c0e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d003      	beq.n	8003c20 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c24:	2220      	movs	r2, #32
 8003c26:	409a      	lsls	r2, r3
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	4013      	ands	r3, r2
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	f000 808e 	beq.w	8003d4e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f003 0310 	and.w	r3, r3, #16
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	f000 8086 	beq.w	8003d4e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c46:	2220      	movs	r2, #32
 8003c48:	409a      	lsls	r2, r3
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	2b05      	cmp	r3, #5
 8003c58:	d136      	bne.n	8003cc8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f022 0216 	bic.w	r2, r2, #22
 8003c68:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	695a      	ldr	r2, [r3, #20]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c78:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d103      	bne.n	8003c8a <HAL_DMA_IRQHandler+0x1da>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d007      	beq.n	8003c9a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f022 0208 	bic.w	r2, r2, #8
 8003c98:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c9e:	223f      	movs	r2, #63	; 0x3f
 8003ca0:	409a      	lsls	r2, r3
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d07d      	beq.n	8003dba <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	4798      	blx	r3
        }
        return;
 8003cc6:	e078      	b.n	8003dba <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d01c      	beq.n	8003d10 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d108      	bne.n	8003cf6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d030      	beq.n	8003d4e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cf0:	6878      	ldr	r0, [r7, #4]
 8003cf2:	4798      	blx	r3
 8003cf4:	e02b      	b.n	8003d4e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d027      	beq.n	8003d4e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	4798      	blx	r3
 8003d06:	e022      	b.n	8003d4e <HAL_DMA_IRQHandler+0x29e>
 8003d08:	20000004 	.word	0x20000004
 8003d0c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d10f      	bne.n	8003d3e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f022 0210 	bic.w	r2, r2, #16
 8003d2c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2200      	movs	r2, #0
 8003d32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2201      	movs	r2, #1
 8003d3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d003      	beq.n	8003d4e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d4a:	6878      	ldr	r0, [r7, #4]
 8003d4c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d032      	beq.n	8003dbc <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d5a:	f003 0301 	and.w	r3, r3, #1
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d022      	beq.n	8003da8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2205      	movs	r2, #5
 8003d66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f022 0201 	bic.w	r2, r2, #1
 8003d78:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	3301      	adds	r3, #1
 8003d7e:	60bb      	str	r3, [r7, #8]
 8003d80:	697a      	ldr	r2, [r7, #20]
 8003d82:	429a      	cmp	r2, r3
 8003d84:	d307      	bcc.n	8003d96 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f003 0301 	and.w	r3, r3, #1
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d1f2      	bne.n	8003d7a <HAL_DMA_IRQHandler+0x2ca>
 8003d94:	e000      	b.n	8003d98 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003d96:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2201      	movs	r2, #1
 8003da4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d005      	beq.n	8003dbc <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003db4:	6878      	ldr	r0, [r7, #4]
 8003db6:	4798      	blx	r3
 8003db8:	e000      	b.n	8003dbc <HAL_DMA_IRQHandler+0x30c>
        return;
 8003dba:	bf00      	nop
    }
  }
}
 8003dbc:	3718      	adds	r7, #24
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}
 8003dc2:	bf00      	nop

08003dc4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b085      	sub	sp, #20
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	60f8      	str	r0, [r7, #12]
 8003dcc:	60b9      	str	r1, [r7, #8]
 8003dce:	607a      	str	r2, [r7, #4]
 8003dd0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003de0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	683a      	ldr	r2, [r7, #0]
 8003de8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	2b40      	cmp	r3, #64	; 0x40
 8003df0:	d108      	bne.n	8003e04 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	687a      	ldr	r2, [r7, #4]
 8003df8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	68ba      	ldr	r2, [r7, #8]
 8003e00:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003e02:	e007      	b.n	8003e14 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	68ba      	ldr	r2, [r7, #8]
 8003e0a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	687a      	ldr	r2, [r7, #4]
 8003e12:	60da      	str	r2, [r3, #12]
}
 8003e14:	bf00      	nop
 8003e16:	3714      	adds	r7, #20
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr

08003e20 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003e20:	b480      	push	{r7}
 8003e22:	b085      	sub	sp, #20
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	3b10      	subs	r3, #16
 8003e30:	4a14      	ldr	r2, [pc, #80]	; (8003e84 <DMA_CalcBaseAndBitshift+0x64>)
 8003e32:	fba2 2303 	umull	r2, r3, r2, r3
 8003e36:	091b      	lsrs	r3, r3, #4
 8003e38:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003e3a:	4a13      	ldr	r2, [pc, #76]	; (8003e88 <DMA_CalcBaseAndBitshift+0x68>)
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	4413      	add	r3, r2
 8003e40:	781b      	ldrb	r3, [r3, #0]
 8003e42:	461a      	mov	r2, r3
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2b03      	cmp	r3, #3
 8003e4c:	d909      	bls.n	8003e62 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003e56:	f023 0303 	bic.w	r3, r3, #3
 8003e5a:	1d1a      	adds	r2, r3, #4
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	659a      	str	r2, [r3, #88]	; 0x58
 8003e60:	e007      	b.n	8003e72 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003e6a:	f023 0303 	bic.w	r3, r3, #3
 8003e6e:	687a      	ldr	r2, [r7, #4]
 8003e70:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3714      	adds	r7, #20
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e80:	4770      	bx	lr
 8003e82:	bf00      	nop
 8003e84:	aaaaaaab 	.word	0xaaaaaaab
 8003e88:	08009f70 	.word	0x08009f70

08003e8c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b085      	sub	sp, #20
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e94:	2300      	movs	r3, #0
 8003e96:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e9c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	699b      	ldr	r3, [r3, #24]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d11f      	bne.n	8003ee6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	2b03      	cmp	r3, #3
 8003eaa:	d855      	bhi.n	8003f58 <DMA_CheckFifoParam+0xcc>
 8003eac:	a201      	add	r2, pc, #4	; (adr r2, 8003eb4 <DMA_CheckFifoParam+0x28>)
 8003eae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eb2:	bf00      	nop
 8003eb4:	08003ec5 	.word	0x08003ec5
 8003eb8:	08003ed7 	.word	0x08003ed7
 8003ebc:	08003ec5 	.word	0x08003ec5
 8003ec0:	08003f59 	.word	0x08003f59
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ec8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d045      	beq.n	8003f5c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ed4:	e042      	b.n	8003f5c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eda:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003ede:	d13f      	bne.n	8003f60 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ee4:	e03c      	b.n	8003f60 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	699b      	ldr	r3, [r3, #24]
 8003eea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003eee:	d121      	bne.n	8003f34 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	2b03      	cmp	r3, #3
 8003ef4:	d836      	bhi.n	8003f64 <DMA_CheckFifoParam+0xd8>
 8003ef6:	a201      	add	r2, pc, #4	; (adr r2, 8003efc <DMA_CheckFifoParam+0x70>)
 8003ef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003efc:	08003f0d 	.word	0x08003f0d
 8003f00:	08003f13 	.word	0x08003f13
 8003f04:	08003f0d 	.word	0x08003f0d
 8003f08:	08003f25 	.word	0x08003f25
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	73fb      	strb	r3, [r7, #15]
      break;
 8003f10:	e02f      	b.n	8003f72 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f16:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d024      	beq.n	8003f68 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f22:	e021      	b.n	8003f68 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f28:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003f2c:	d11e      	bne.n	8003f6c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003f32:	e01b      	b.n	8003f6c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	2b02      	cmp	r3, #2
 8003f38:	d902      	bls.n	8003f40 <DMA_CheckFifoParam+0xb4>
 8003f3a:	2b03      	cmp	r3, #3
 8003f3c:	d003      	beq.n	8003f46 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003f3e:	e018      	b.n	8003f72 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	73fb      	strb	r3, [r7, #15]
      break;
 8003f44:	e015      	b.n	8003f72 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f4a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d00e      	beq.n	8003f70 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	73fb      	strb	r3, [r7, #15]
      break;
 8003f56:	e00b      	b.n	8003f70 <DMA_CheckFifoParam+0xe4>
      break;
 8003f58:	bf00      	nop
 8003f5a:	e00a      	b.n	8003f72 <DMA_CheckFifoParam+0xe6>
      break;
 8003f5c:	bf00      	nop
 8003f5e:	e008      	b.n	8003f72 <DMA_CheckFifoParam+0xe6>
      break;
 8003f60:	bf00      	nop
 8003f62:	e006      	b.n	8003f72 <DMA_CheckFifoParam+0xe6>
      break;
 8003f64:	bf00      	nop
 8003f66:	e004      	b.n	8003f72 <DMA_CheckFifoParam+0xe6>
      break;
 8003f68:	bf00      	nop
 8003f6a:	e002      	b.n	8003f72 <DMA_CheckFifoParam+0xe6>
      break;   
 8003f6c:	bf00      	nop
 8003f6e:	e000      	b.n	8003f72 <DMA_CheckFifoParam+0xe6>
      break;
 8003f70:	bf00      	nop
    }
  } 
  
  return status; 
 8003f72:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f74:	4618      	mov	r0, r3
 8003f76:	3714      	adds	r7, #20
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7e:	4770      	bx	lr

08003f80 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b082      	sub	sp, #8
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d101      	bne.n	8003f92 <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e03b      	b.n	800400a <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d106      	bne.n	8003fac <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f7fe fcd8 	bl	800295c <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2202      	movs	r2, #2
 8003fb0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	685a      	ldr	r2, [r3, #4]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	430a      	orrs	r2, r1
 8003fc8:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fd0:	f023 0107 	bic.w	r1, r3, #7
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	689a      	ldr	r2, [r3, #8]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	430a      	orrs	r2, r1
 8003fde:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003fea:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003fee:	687a      	ldr	r2, [r7, #4]
 8003ff0:	68d1      	ldr	r1, [r2, #12]
 8003ff2:	687a      	ldr	r2, [r7, #4]
 8003ff4:	6812      	ldr	r2, [r2, #0]
 8003ff6:	430b      	orrs	r3, r1
 8003ff8:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8004008:	2300      	movs	r3, #0
}
 800400a:	4618      	mov	r0, r3
 800400c:	3708      	adds	r7, #8
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}

08004012 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8004012:	b580      	push	{r7, lr}
 8004014:	b084      	sub	sp, #16
 8004016:	af00      	add	r7, sp, #0
 8004018:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	f003 0301 	and.w	r3, r3, #1
 8004030:	2b00      	cmp	r3, #0
 8004032:	d026      	beq.n	8004082 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8004034:	68bb      	ldr	r3, [r7, #8]
 8004036:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800403a:	2b00      	cmp	r3, #0
 800403c:	d021      	beq.n	8004082 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800404c:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004052:	f043 0201 	orr.w	r2, r3, #1
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	2201      	movs	r2, #1
 8004060:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2204      	movs	r2, #4
 8004066:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	695b      	ldr	r3, [r3, #20]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d003      	beq.n	8004082 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	695b      	ldr	r3, [r3, #20]
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	f003 0320 	and.w	r3, r3, #32
 8004088:	2b00      	cmp	r3, #0
 800408a:	d026      	beq.n	80040da <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004092:	2b00      	cmp	r3, #0
 8004094:	d021      	beq.n	80040da <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80040a4:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	2220      	movs	r2, #32
 80040ac:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040b2:	f043 0202 	orr.w	r2, r3, #2
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2204      	movs	r2, #4
 80040be:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2200      	movs	r2, #0
 80040c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	695b      	ldr	r3, [r3, #20]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d003      	beq.n	80040da <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	695b      	ldr	r3, [r3, #20]
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	f003 0308 	and.w	r3, r3, #8
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d026      	beq.n	8004132 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d021      	beq.n	8004132 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80040fc:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	2208      	movs	r2, #8
 8004104:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800410a:	f043 0204 	orr.w	r2, r3, #4
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2204      	movs	r2, #4
 8004116:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2200      	movs	r2, #0
 800411e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	695b      	ldr	r3, [r3, #20]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d003      	beq.n	8004132 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	695b      	ldr	r3, [r3, #20]
 800412e:	6878      	ldr	r0, [r7, #4]
 8004130:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	f003 0304 	and.w	r3, r3, #4
 8004138:	2b00      	cmp	r3, #0
 800413a:	d013      	beq.n	8004164 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004142:	2b00      	cmp	r3, #0
 8004144:	d00e      	beq.n	8004164 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004154:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	2204      	movs	r2, #4
 800415c:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f000 f853 	bl	800420a <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	f003 0302 	and.w	r3, r3, #2
 800416a:	2b00      	cmp	r3, #0
 800416c:	d024      	beq.n	80041b8 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004174:	2b00      	cmp	r3, #0
 8004176:	d01f      	beq.n	80041b8 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004186:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	2202      	movs	r2, #2
 800418e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2201      	movs	r2, #1
 800419c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2200      	movs	r2, #0
 80041a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferCpltCallback != NULL)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	691b      	ldr	r3, [r3, #16]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d003      	beq.n	80041b8 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	691b      	ldr	r3, [r3, #16]
 80041b4:	6878      	ldr	r0, [r7, #4]
 80041b6:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	f003 0310 	and.w	r3, r3, #16
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d01f      	beq.n	8004202 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d01a      	beq.n	8004202 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80041da:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	2210      	movs	r2, #16
 80041e2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2201      	movs	r2, #1
 80041f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2200      	movs	r2, #0
 80041f8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 80041fc:	6878      	ldr	r0, [r7, #4]
 80041fe:	f000 f80e 	bl	800421e <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8004202:	bf00      	nop
 8004204:	3710      	adds	r7, #16
 8004206:	46bd      	mov	sp, r7
 8004208:	bd80      	pop	{r7, pc}

0800420a <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 800420a:	b480      	push	{r7}
 800420c:	b083      	sub	sp, #12
 800420e:	af00      	add	r7, sp, #0
 8004210:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8004212:	bf00      	nop
 8004214:	370c      	adds	r7, #12
 8004216:	46bd      	mov	sp, r7
 8004218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421c:	4770      	bx	lr

0800421e <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 800421e:	b480      	push	{r7}
 8004220:	b083      	sub	sp, #12
 8004222:	af00      	add	r7, sp, #0
 8004224:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8004226:	bf00      	nop
 8004228:	370c      	adds	r7, #12
 800422a:	46bd      	mov	sp, r7
 800422c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004230:	4770      	bx	lr
	...

08004234 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8004234:	b480      	push	{r7}
 8004236:	b087      	sub	sp, #28
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800424c:	2b01      	cmp	r3, #1
 800424e:	d101      	bne.n	8004254 <HAL_DMA2D_ConfigLayer+0x20>
 8004250:	2302      	movs	r3, #2
 8004252:	e079      	b.n	8004348 <HAL_DMA2D_ConfigLayer+0x114>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2201      	movs	r2, #1
 8004258:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2202      	movs	r2, #2
 8004260:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	011b      	lsls	r3, r3, #4
 8004268:	3318      	adds	r3, #24
 800426a:	687a      	ldr	r2, [r7, #4]
 800426c:	4413      	add	r3, r2
 800426e:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	685a      	ldr	r2, [r3, #4]
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	041b      	lsls	r3, r3, #16
 800427a:	4313      	orrs	r3, r2
 800427c:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 800427e:	4b35      	ldr	r3, [pc, #212]	; (8004354 <HAL_DMA2D_ConfigLayer+0x120>)
 8004280:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	2b0a      	cmp	r3, #10
 8004288:	d003      	beq.n	8004292 <HAL_DMA2D_ConfigLayer+0x5e>
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	2b09      	cmp	r3, #9
 8004290:	d107      	bne.n	80042a2 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	68db      	ldr	r3, [r3, #12]
 8004296:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800429a:	697a      	ldr	r2, [r7, #20]
 800429c:	4313      	orrs	r3, r2
 800429e:	617b      	str	r3, [r7, #20]
 80042a0:	e005      	b.n	80042ae <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	68db      	ldr	r3, [r3, #12]
 80042a6:	061b      	lsls	r3, r3, #24
 80042a8:	697a      	ldr	r2, [r7, #20]
 80042aa:	4313      	orrs	r3, r2
 80042ac:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d120      	bne.n	80042f6 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	43db      	mvns	r3, r3
 80042be:	ea02 0103 	and.w	r1, r2, r3
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	697a      	ldr	r2, [r7, #20]
 80042c8:	430a      	orrs	r2, r1
 80042ca:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	693a      	ldr	r2, [r7, #16]
 80042d2:	6812      	ldr	r2, [r2, #0]
 80042d4:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	2b0a      	cmp	r3, #10
 80042dc:	d003      	beq.n	80042e6 <HAL_DMA2D_ConfigLayer+0xb2>
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	2b09      	cmp	r3, #9
 80042e4:	d127      	bne.n	8004336 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	68da      	ldr	r2, [r3, #12]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80042f2:	629a      	str	r2, [r3, #40]	; 0x28
 80042f4:	e01f      	b.n	8004336 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	69da      	ldr	r2, [r3, #28]
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	43db      	mvns	r3, r3
 8004300:	ea02 0103 	and.w	r1, r2, r3
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	697a      	ldr	r2, [r7, #20]
 800430a:	430a      	orrs	r2, r1
 800430c:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	693a      	ldr	r2, [r7, #16]
 8004314:	6812      	ldr	r2, [r2, #0]
 8004316:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	2b0a      	cmp	r3, #10
 800431e:	d003      	beq.n	8004328 <HAL_DMA2D_ConfigLayer+0xf4>
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	2b09      	cmp	r3, #9
 8004326:	d106      	bne.n	8004336 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	68da      	ldr	r2, [r3, #12]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004334:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2201      	movs	r2, #1
 800433a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2200      	movs	r2, #0
 8004342:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004346:	2300      	movs	r3, #0
}
 8004348:	4618      	mov	r0, r3
 800434a:	371c      	adds	r7, #28
 800434c:	46bd      	mov	sp, r7
 800434e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004352:	4770      	bx	lr
 8004354:	ff03000f 	.word	0xff03000f

08004358 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004358:	b480      	push	{r7}
 800435a:	b089      	sub	sp, #36	; 0x24
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
 8004360:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004362:	2300      	movs	r3, #0
 8004364:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004366:	2300      	movs	r3, #0
 8004368:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800436a:	2300      	movs	r3, #0
 800436c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800436e:	2300      	movs	r3, #0
 8004370:	61fb      	str	r3, [r7, #28]
 8004372:	e177      	b.n	8004664 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004374:	2201      	movs	r2, #1
 8004376:	69fb      	ldr	r3, [r7, #28]
 8004378:	fa02 f303 	lsl.w	r3, r2, r3
 800437c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	697a      	ldr	r2, [r7, #20]
 8004384:	4013      	ands	r3, r2
 8004386:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004388:	693a      	ldr	r2, [r7, #16]
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	429a      	cmp	r2, r3
 800438e:	f040 8166 	bne.w	800465e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	2b01      	cmp	r3, #1
 8004398:	d00b      	beq.n	80043b2 <HAL_GPIO_Init+0x5a>
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	2b02      	cmp	r3, #2
 80043a0:	d007      	beq.n	80043b2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80043a6:	2b11      	cmp	r3, #17
 80043a8:	d003      	beq.n	80043b2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	2b12      	cmp	r3, #18
 80043b0:	d130      	bne.n	8004414 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80043b8:	69fb      	ldr	r3, [r7, #28]
 80043ba:	005b      	lsls	r3, r3, #1
 80043bc:	2203      	movs	r2, #3
 80043be:	fa02 f303 	lsl.w	r3, r2, r3
 80043c2:	43db      	mvns	r3, r3
 80043c4:	69ba      	ldr	r2, [r7, #24]
 80043c6:	4013      	ands	r3, r2
 80043c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	68da      	ldr	r2, [r3, #12]
 80043ce:	69fb      	ldr	r3, [r7, #28]
 80043d0:	005b      	lsls	r3, r3, #1
 80043d2:	fa02 f303 	lsl.w	r3, r2, r3
 80043d6:	69ba      	ldr	r2, [r7, #24]
 80043d8:	4313      	orrs	r3, r2
 80043da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	69ba      	ldr	r2, [r7, #24]
 80043e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80043e8:	2201      	movs	r2, #1
 80043ea:	69fb      	ldr	r3, [r7, #28]
 80043ec:	fa02 f303 	lsl.w	r3, r2, r3
 80043f0:	43db      	mvns	r3, r3
 80043f2:	69ba      	ldr	r2, [r7, #24]
 80043f4:	4013      	ands	r3, r2
 80043f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	091b      	lsrs	r3, r3, #4
 80043fe:	f003 0201 	and.w	r2, r3, #1
 8004402:	69fb      	ldr	r3, [r7, #28]
 8004404:	fa02 f303 	lsl.w	r3, r2, r3
 8004408:	69ba      	ldr	r2, [r7, #24]
 800440a:	4313      	orrs	r3, r2
 800440c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	69ba      	ldr	r2, [r7, #24]
 8004412:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	68db      	ldr	r3, [r3, #12]
 8004418:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800441a:	69fb      	ldr	r3, [r7, #28]
 800441c:	005b      	lsls	r3, r3, #1
 800441e:	2203      	movs	r2, #3
 8004420:	fa02 f303 	lsl.w	r3, r2, r3
 8004424:	43db      	mvns	r3, r3
 8004426:	69ba      	ldr	r2, [r7, #24]
 8004428:	4013      	ands	r3, r2
 800442a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	689a      	ldr	r2, [r3, #8]
 8004430:	69fb      	ldr	r3, [r7, #28]
 8004432:	005b      	lsls	r3, r3, #1
 8004434:	fa02 f303 	lsl.w	r3, r2, r3
 8004438:	69ba      	ldr	r2, [r7, #24]
 800443a:	4313      	orrs	r3, r2
 800443c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	69ba      	ldr	r2, [r7, #24]
 8004442:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	2b02      	cmp	r3, #2
 800444a:	d003      	beq.n	8004454 <HAL_GPIO_Init+0xfc>
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	2b12      	cmp	r3, #18
 8004452:	d123      	bne.n	800449c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004454:	69fb      	ldr	r3, [r7, #28]
 8004456:	08da      	lsrs	r2, r3, #3
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	3208      	adds	r2, #8
 800445c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004460:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004462:	69fb      	ldr	r3, [r7, #28]
 8004464:	f003 0307 	and.w	r3, r3, #7
 8004468:	009b      	lsls	r3, r3, #2
 800446a:	220f      	movs	r2, #15
 800446c:	fa02 f303 	lsl.w	r3, r2, r3
 8004470:	43db      	mvns	r3, r3
 8004472:	69ba      	ldr	r2, [r7, #24]
 8004474:	4013      	ands	r3, r2
 8004476:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	691a      	ldr	r2, [r3, #16]
 800447c:	69fb      	ldr	r3, [r7, #28]
 800447e:	f003 0307 	and.w	r3, r3, #7
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	fa02 f303 	lsl.w	r3, r2, r3
 8004488:	69ba      	ldr	r2, [r7, #24]
 800448a:	4313      	orrs	r3, r2
 800448c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800448e:	69fb      	ldr	r3, [r7, #28]
 8004490:	08da      	lsrs	r2, r3, #3
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	3208      	adds	r2, #8
 8004496:	69b9      	ldr	r1, [r7, #24]
 8004498:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80044a2:	69fb      	ldr	r3, [r7, #28]
 80044a4:	005b      	lsls	r3, r3, #1
 80044a6:	2203      	movs	r2, #3
 80044a8:	fa02 f303 	lsl.w	r3, r2, r3
 80044ac:	43db      	mvns	r3, r3
 80044ae:	69ba      	ldr	r2, [r7, #24]
 80044b0:	4013      	ands	r3, r2
 80044b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	f003 0203 	and.w	r2, r3, #3
 80044bc:	69fb      	ldr	r3, [r7, #28]
 80044be:	005b      	lsls	r3, r3, #1
 80044c0:	fa02 f303 	lsl.w	r3, r2, r3
 80044c4:	69ba      	ldr	r2, [r7, #24]
 80044c6:	4313      	orrs	r3, r2
 80044c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	69ba      	ldr	r2, [r7, #24]
 80044ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044d8:	2b00      	cmp	r3, #0
 80044da:	f000 80c0 	beq.w	800465e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044de:	2300      	movs	r3, #0
 80044e0:	60fb      	str	r3, [r7, #12]
 80044e2:	4b65      	ldr	r3, [pc, #404]	; (8004678 <HAL_GPIO_Init+0x320>)
 80044e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044e6:	4a64      	ldr	r2, [pc, #400]	; (8004678 <HAL_GPIO_Init+0x320>)
 80044e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80044ec:	6453      	str	r3, [r2, #68]	; 0x44
 80044ee:	4b62      	ldr	r3, [pc, #392]	; (8004678 <HAL_GPIO_Init+0x320>)
 80044f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044f6:	60fb      	str	r3, [r7, #12]
 80044f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80044fa:	4a60      	ldr	r2, [pc, #384]	; (800467c <HAL_GPIO_Init+0x324>)
 80044fc:	69fb      	ldr	r3, [r7, #28]
 80044fe:	089b      	lsrs	r3, r3, #2
 8004500:	3302      	adds	r3, #2
 8004502:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004506:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004508:	69fb      	ldr	r3, [r7, #28]
 800450a:	f003 0303 	and.w	r3, r3, #3
 800450e:	009b      	lsls	r3, r3, #2
 8004510:	220f      	movs	r2, #15
 8004512:	fa02 f303 	lsl.w	r3, r2, r3
 8004516:	43db      	mvns	r3, r3
 8004518:	69ba      	ldr	r2, [r7, #24]
 800451a:	4013      	ands	r3, r2
 800451c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	4a57      	ldr	r2, [pc, #348]	; (8004680 <HAL_GPIO_Init+0x328>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d037      	beq.n	8004596 <HAL_GPIO_Init+0x23e>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	4a56      	ldr	r2, [pc, #344]	; (8004684 <HAL_GPIO_Init+0x32c>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d031      	beq.n	8004592 <HAL_GPIO_Init+0x23a>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	4a55      	ldr	r2, [pc, #340]	; (8004688 <HAL_GPIO_Init+0x330>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d02b      	beq.n	800458e <HAL_GPIO_Init+0x236>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	4a54      	ldr	r2, [pc, #336]	; (800468c <HAL_GPIO_Init+0x334>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d025      	beq.n	800458a <HAL_GPIO_Init+0x232>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	4a53      	ldr	r2, [pc, #332]	; (8004690 <HAL_GPIO_Init+0x338>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d01f      	beq.n	8004586 <HAL_GPIO_Init+0x22e>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	4a52      	ldr	r2, [pc, #328]	; (8004694 <HAL_GPIO_Init+0x33c>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d019      	beq.n	8004582 <HAL_GPIO_Init+0x22a>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	4a51      	ldr	r2, [pc, #324]	; (8004698 <HAL_GPIO_Init+0x340>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d013      	beq.n	800457e <HAL_GPIO_Init+0x226>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	4a50      	ldr	r2, [pc, #320]	; (800469c <HAL_GPIO_Init+0x344>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d00d      	beq.n	800457a <HAL_GPIO_Init+0x222>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	4a4f      	ldr	r2, [pc, #316]	; (80046a0 <HAL_GPIO_Init+0x348>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d007      	beq.n	8004576 <HAL_GPIO_Init+0x21e>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	4a4e      	ldr	r2, [pc, #312]	; (80046a4 <HAL_GPIO_Init+0x34c>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d101      	bne.n	8004572 <HAL_GPIO_Init+0x21a>
 800456e:	2309      	movs	r3, #9
 8004570:	e012      	b.n	8004598 <HAL_GPIO_Init+0x240>
 8004572:	230a      	movs	r3, #10
 8004574:	e010      	b.n	8004598 <HAL_GPIO_Init+0x240>
 8004576:	2308      	movs	r3, #8
 8004578:	e00e      	b.n	8004598 <HAL_GPIO_Init+0x240>
 800457a:	2307      	movs	r3, #7
 800457c:	e00c      	b.n	8004598 <HAL_GPIO_Init+0x240>
 800457e:	2306      	movs	r3, #6
 8004580:	e00a      	b.n	8004598 <HAL_GPIO_Init+0x240>
 8004582:	2305      	movs	r3, #5
 8004584:	e008      	b.n	8004598 <HAL_GPIO_Init+0x240>
 8004586:	2304      	movs	r3, #4
 8004588:	e006      	b.n	8004598 <HAL_GPIO_Init+0x240>
 800458a:	2303      	movs	r3, #3
 800458c:	e004      	b.n	8004598 <HAL_GPIO_Init+0x240>
 800458e:	2302      	movs	r3, #2
 8004590:	e002      	b.n	8004598 <HAL_GPIO_Init+0x240>
 8004592:	2301      	movs	r3, #1
 8004594:	e000      	b.n	8004598 <HAL_GPIO_Init+0x240>
 8004596:	2300      	movs	r3, #0
 8004598:	69fa      	ldr	r2, [r7, #28]
 800459a:	f002 0203 	and.w	r2, r2, #3
 800459e:	0092      	lsls	r2, r2, #2
 80045a0:	4093      	lsls	r3, r2
 80045a2:	69ba      	ldr	r2, [r7, #24]
 80045a4:	4313      	orrs	r3, r2
 80045a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80045a8:	4934      	ldr	r1, [pc, #208]	; (800467c <HAL_GPIO_Init+0x324>)
 80045aa:	69fb      	ldr	r3, [r7, #28]
 80045ac:	089b      	lsrs	r3, r3, #2
 80045ae:	3302      	adds	r3, #2
 80045b0:	69ba      	ldr	r2, [r7, #24]
 80045b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80045b6:	4b3c      	ldr	r3, [pc, #240]	; (80046a8 <HAL_GPIO_Init+0x350>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	43db      	mvns	r3, r3
 80045c0:	69ba      	ldr	r2, [r7, #24]
 80045c2:	4013      	ands	r3, r2
 80045c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d003      	beq.n	80045da <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80045d2:	69ba      	ldr	r2, [r7, #24]
 80045d4:	693b      	ldr	r3, [r7, #16]
 80045d6:	4313      	orrs	r3, r2
 80045d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80045da:	4a33      	ldr	r2, [pc, #204]	; (80046a8 <HAL_GPIO_Init+0x350>)
 80045dc:	69bb      	ldr	r3, [r7, #24]
 80045de:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80045e0:	4b31      	ldr	r3, [pc, #196]	; (80046a8 <HAL_GPIO_Init+0x350>)
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	43db      	mvns	r3, r3
 80045ea:	69ba      	ldr	r2, [r7, #24]
 80045ec:	4013      	ands	r3, r2
 80045ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d003      	beq.n	8004604 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80045fc:	69ba      	ldr	r2, [r7, #24]
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	4313      	orrs	r3, r2
 8004602:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004604:	4a28      	ldr	r2, [pc, #160]	; (80046a8 <HAL_GPIO_Init+0x350>)
 8004606:	69bb      	ldr	r3, [r7, #24]
 8004608:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800460a:	4b27      	ldr	r3, [pc, #156]	; (80046a8 <HAL_GPIO_Init+0x350>)
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	43db      	mvns	r3, r3
 8004614:	69ba      	ldr	r2, [r7, #24]
 8004616:	4013      	ands	r3, r2
 8004618:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004622:	2b00      	cmp	r3, #0
 8004624:	d003      	beq.n	800462e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004626:	69ba      	ldr	r2, [r7, #24]
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	4313      	orrs	r3, r2
 800462c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800462e:	4a1e      	ldr	r2, [pc, #120]	; (80046a8 <HAL_GPIO_Init+0x350>)
 8004630:	69bb      	ldr	r3, [r7, #24]
 8004632:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004634:	4b1c      	ldr	r3, [pc, #112]	; (80046a8 <HAL_GPIO_Init+0x350>)
 8004636:	68db      	ldr	r3, [r3, #12]
 8004638:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	43db      	mvns	r3, r3
 800463e:	69ba      	ldr	r2, [r7, #24]
 8004640:	4013      	ands	r3, r2
 8004642:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800464c:	2b00      	cmp	r3, #0
 800464e:	d003      	beq.n	8004658 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004650:	69ba      	ldr	r2, [r7, #24]
 8004652:	693b      	ldr	r3, [r7, #16]
 8004654:	4313      	orrs	r3, r2
 8004656:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004658:	4a13      	ldr	r2, [pc, #76]	; (80046a8 <HAL_GPIO_Init+0x350>)
 800465a:	69bb      	ldr	r3, [r7, #24]
 800465c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800465e:	69fb      	ldr	r3, [r7, #28]
 8004660:	3301      	adds	r3, #1
 8004662:	61fb      	str	r3, [r7, #28]
 8004664:	69fb      	ldr	r3, [r7, #28]
 8004666:	2b0f      	cmp	r3, #15
 8004668:	f67f ae84 	bls.w	8004374 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800466c:	bf00      	nop
 800466e:	3724      	adds	r7, #36	; 0x24
 8004670:	46bd      	mov	sp, r7
 8004672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004676:	4770      	bx	lr
 8004678:	40023800 	.word	0x40023800
 800467c:	40013800 	.word	0x40013800
 8004680:	40020000 	.word	0x40020000
 8004684:	40020400 	.word	0x40020400
 8004688:	40020800 	.word	0x40020800
 800468c:	40020c00 	.word	0x40020c00
 8004690:	40021000 	.word	0x40021000
 8004694:	40021400 	.word	0x40021400
 8004698:	40021800 	.word	0x40021800
 800469c:	40021c00 	.word	0x40021c00
 80046a0:	40022000 	.word	0x40022000
 80046a4:	40022400 	.word	0x40022400
 80046a8:	40013c00 	.word	0x40013c00

080046ac <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80046ac:	b480      	push	{r7}
 80046ae:	b087      	sub	sp, #28
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
 80046b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80046b6:	2300      	movs	r3, #0
 80046b8:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80046ba:	2300      	movs	r3, #0
 80046bc:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80046be:	2300      	movs	r3, #0
 80046c0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046c2:	2300      	movs	r3, #0
 80046c4:	617b      	str	r3, [r7, #20]
 80046c6:	e0d9      	b.n	800487c <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80046c8:	2201      	movs	r2, #1
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	fa02 f303 	lsl.w	r3, r2, r3
 80046d0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80046d2:	683a      	ldr	r2, [r7, #0]
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	4013      	ands	r3, r2
 80046d8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80046da:	68fa      	ldr	r2, [r7, #12]
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	429a      	cmp	r2, r3
 80046e0:	f040 80c9 	bne.w	8004876 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80046e4:	4a6a      	ldr	r2, [pc, #424]	; (8004890 <HAL_GPIO_DeInit+0x1e4>)
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	089b      	lsrs	r3, r3, #2
 80046ea:	3302      	adds	r3, #2
 80046ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046f0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80046f2:	697b      	ldr	r3, [r7, #20]
 80046f4:	f003 0303 	and.w	r3, r3, #3
 80046f8:	009b      	lsls	r3, r3, #2
 80046fa:	220f      	movs	r2, #15
 80046fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004700:	68ba      	ldr	r2, [r7, #8]
 8004702:	4013      	ands	r3, r2
 8004704:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	4a62      	ldr	r2, [pc, #392]	; (8004894 <HAL_GPIO_DeInit+0x1e8>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d037      	beq.n	800477e <HAL_GPIO_DeInit+0xd2>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	4a61      	ldr	r2, [pc, #388]	; (8004898 <HAL_GPIO_DeInit+0x1ec>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d031      	beq.n	800477a <HAL_GPIO_DeInit+0xce>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	4a60      	ldr	r2, [pc, #384]	; (800489c <HAL_GPIO_DeInit+0x1f0>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d02b      	beq.n	8004776 <HAL_GPIO_DeInit+0xca>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4a5f      	ldr	r2, [pc, #380]	; (80048a0 <HAL_GPIO_DeInit+0x1f4>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d025      	beq.n	8004772 <HAL_GPIO_DeInit+0xc6>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4a5e      	ldr	r2, [pc, #376]	; (80048a4 <HAL_GPIO_DeInit+0x1f8>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d01f      	beq.n	800476e <HAL_GPIO_DeInit+0xc2>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a5d      	ldr	r2, [pc, #372]	; (80048a8 <HAL_GPIO_DeInit+0x1fc>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d019      	beq.n	800476a <HAL_GPIO_DeInit+0xbe>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a5c      	ldr	r2, [pc, #368]	; (80048ac <HAL_GPIO_DeInit+0x200>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d013      	beq.n	8004766 <HAL_GPIO_DeInit+0xba>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4a5b      	ldr	r2, [pc, #364]	; (80048b0 <HAL_GPIO_DeInit+0x204>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d00d      	beq.n	8004762 <HAL_GPIO_DeInit+0xb6>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4a5a      	ldr	r2, [pc, #360]	; (80048b4 <HAL_GPIO_DeInit+0x208>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d007      	beq.n	800475e <HAL_GPIO_DeInit+0xb2>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a59      	ldr	r2, [pc, #356]	; (80048b8 <HAL_GPIO_DeInit+0x20c>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d101      	bne.n	800475a <HAL_GPIO_DeInit+0xae>
 8004756:	2309      	movs	r3, #9
 8004758:	e012      	b.n	8004780 <HAL_GPIO_DeInit+0xd4>
 800475a:	230a      	movs	r3, #10
 800475c:	e010      	b.n	8004780 <HAL_GPIO_DeInit+0xd4>
 800475e:	2308      	movs	r3, #8
 8004760:	e00e      	b.n	8004780 <HAL_GPIO_DeInit+0xd4>
 8004762:	2307      	movs	r3, #7
 8004764:	e00c      	b.n	8004780 <HAL_GPIO_DeInit+0xd4>
 8004766:	2306      	movs	r3, #6
 8004768:	e00a      	b.n	8004780 <HAL_GPIO_DeInit+0xd4>
 800476a:	2305      	movs	r3, #5
 800476c:	e008      	b.n	8004780 <HAL_GPIO_DeInit+0xd4>
 800476e:	2304      	movs	r3, #4
 8004770:	e006      	b.n	8004780 <HAL_GPIO_DeInit+0xd4>
 8004772:	2303      	movs	r3, #3
 8004774:	e004      	b.n	8004780 <HAL_GPIO_DeInit+0xd4>
 8004776:	2302      	movs	r3, #2
 8004778:	e002      	b.n	8004780 <HAL_GPIO_DeInit+0xd4>
 800477a:	2301      	movs	r3, #1
 800477c:	e000      	b.n	8004780 <HAL_GPIO_DeInit+0xd4>
 800477e:	2300      	movs	r3, #0
 8004780:	697a      	ldr	r2, [r7, #20]
 8004782:	f002 0203 	and.w	r2, r2, #3
 8004786:	0092      	lsls	r2, r2, #2
 8004788:	4093      	lsls	r3, r2
 800478a:	68ba      	ldr	r2, [r7, #8]
 800478c:	429a      	cmp	r2, r3
 800478e:	d132      	bne.n	80047f6 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004790:	4b4a      	ldr	r3, [pc, #296]	; (80048bc <HAL_GPIO_DeInit+0x210>)
 8004792:	681a      	ldr	r2, [r3, #0]
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	43db      	mvns	r3, r3
 8004798:	4948      	ldr	r1, [pc, #288]	; (80048bc <HAL_GPIO_DeInit+0x210>)
 800479a:	4013      	ands	r3, r2
 800479c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800479e:	4b47      	ldr	r3, [pc, #284]	; (80048bc <HAL_GPIO_DeInit+0x210>)
 80047a0:	685a      	ldr	r2, [r3, #4]
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	43db      	mvns	r3, r3
 80047a6:	4945      	ldr	r1, [pc, #276]	; (80048bc <HAL_GPIO_DeInit+0x210>)
 80047a8:	4013      	ands	r3, r2
 80047aa:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80047ac:	4b43      	ldr	r3, [pc, #268]	; (80048bc <HAL_GPIO_DeInit+0x210>)
 80047ae:	689a      	ldr	r2, [r3, #8]
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	43db      	mvns	r3, r3
 80047b4:	4941      	ldr	r1, [pc, #260]	; (80048bc <HAL_GPIO_DeInit+0x210>)
 80047b6:	4013      	ands	r3, r2
 80047b8:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80047ba:	4b40      	ldr	r3, [pc, #256]	; (80048bc <HAL_GPIO_DeInit+0x210>)
 80047bc:	68da      	ldr	r2, [r3, #12]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	43db      	mvns	r3, r3
 80047c2:	493e      	ldr	r1, [pc, #248]	; (80048bc <HAL_GPIO_DeInit+0x210>)
 80047c4:	4013      	ands	r3, r2
 80047c6:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	f003 0303 	and.w	r3, r3, #3
 80047ce:	009b      	lsls	r3, r3, #2
 80047d0:	220f      	movs	r2, #15
 80047d2:	fa02 f303 	lsl.w	r3, r2, r3
 80047d6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80047d8:	4a2d      	ldr	r2, [pc, #180]	; (8004890 <HAL_GPIO_DeInit+0x1e4>)
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	089b      	lsrs	r3, r3, #2
 80047de:	3302      	adds	r3, #2
 80047e0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	43da      	mvns	r2, r3
 80047e8:	4829      	ldr	r0, [pc, #164]	; (8004890 <HAL_GPIO_DeInit+0x1e4>)
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	089b      	lsrs	r3, r3, #2
 80047ee:	400a      	ands	r2, r1
 80047f0:	3302      	adds	r3, #2
 80047f2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	697b      	ldr	r3, [r7, #20]
 80047fc:	005b      	lsls	r3, r3, #1
 80047fe:	2103      	movs	r1, #3
 8004800:	fa01 f303 	lsl.w	r3, r1, r3
 8004804:	43db      	mvns	r3, r3
 8004806:	401a      	ands	r2, r3
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800480c:	697b      	ldr	r3, [r7, #20]
 800480e:	08da      	lsrs	r2, r3, #3
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	3208      	adds	r2, #8
 8004814:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004818:	697b      	ldr	r3, [r7, #20]
 800481a:	f003 0307 	and.w	r3, r3, #7
 800481e:	009b      	lsls	r3, r3, #2
 8004820:	220f      	movs	r2, #15
 8004822:	fa02 f303 	lsl.w	r3, r2, r3
 8004826:	43db      	mvns	r3, r3
 8004828:	697a      	ldr	r2, [r7, #20]
 800482a:	08d2      	lsrs	r2, r2, #3
 800482c:	4019      	ands	r1, r3
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	3208      	adds	r2, #8
 8004832:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	68da      	ldr	r2, [r3, #12]
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	005b      	lsls	r3, r3, #1
 800483e:	2103      	movs	r1, #3
 8004840:	fa01 f303 	lsl.w	r3, r1, r3
 8004844:	43db      	mvns	r3, r3
 8004846:	401a      	ands	r2, r3
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	685a      	ldr	r2, [r3, #4]
 8004850:	2101      	movs	r1, #1
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	fa01 f303 	lsl.w	r3, r1, r3
 8004858:	43db      	mvns	r3, r3
 800485a:	401a      	ands	r2, r3
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	689a      	ldr	r2, [r3, #8]
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	005b      	lsls	r3, r3, #1
 8004868:	2103      	movs	r1, #3
 800486a:	fa01 f303 	lsl.w	r3, r1, r3
 800486e:	43db      	mvns	r3, r3
 8004870:	401a      	ands	r2, r3
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	3301      	adds	r3, #1
 800487a:	617b      	str	r3, [r7, #20]
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	2b0f      	cmp	r3, #15
 8004880:	f67f af22 	bls.w	80046c8 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8004884:	bf00      	nop
 8004886:	371c      	adds	r7, #28
 8004888:	46bd      	mov	sp, r7
 800488a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488e:	4770      	bx	lr
 8004890:	40013800 	.word	0x40013800
 8004894:	40020000 	.word	0x40020000
 8004898:	40020400 	.word	0x40020400
 800489c:	40020800 	.word	0x40020800
 80048a0:	40020c00 	.word	0x40020c00
 80048a4:	40021000 	.word	0x40021000
 80048a8:	40021400 	.word	0x40021400
 80048ac:	40021800 	.word	0x40021800
 80048b0:	40021c00 	.word	0x40021c00
 80048b4:	40022000 	.word	0x40022000
 80048b8:	40022400 	.word	0x40022400
 80048bc:	40013c00 	.word	0x40013c00

080048c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b085      	sub	sp, #20
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
 80048c8:	460b      	mov	r3, r1
 80048ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	691a      	ldr	r2, [r3, #16]
 80048d0:	887b      	ldrh	r3, [r7, #2]
 80048d2:	4013      	ands	r3, r2
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d002      	beq.n	80048de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80048d8:	2301      	movs	r3, #1
 80048da:	73fb      	strb	r3, [r7, #15]
 80048dc:	e001      	b.n	80048e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80048de:	2300      	movs	r3, #0
 80048e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80048e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	3714      	adds	r7, #20
 80048e8:	46bd      	mov	sp, r7
 80048ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ee:	4770      	bx	lr

080048f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b083      	sub	sp, #12
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
 80048f8:	460b      	mov	r3, r1
 80048fa:	807b      	strh	r3, [r7, #2]
 80048fc:	4613      	mov	r3, r2
 80048fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004900:	787b      	ldrb	r3, [r7, #1]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d003      	beq.n	800490e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004906:	887a      	ldrh	r2, [r7, #2]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800490c:	e003      	b.n	8004916 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800490e:	887b      	ldrh	r3, [r7, #2]
 8004910:	041a      	lsls	r2, r3, #16
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	619a      	str	r2, [r3, #24]
}
 8004916:	bf00      	nop
 8004918:	370c      	adds	r7, #12
 800491a:	46bd      	mov	sp, r7
 800491c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004920:	4770      	bx	lr
	...

08004924 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b084      	sub	sp, #16
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d101      	bne.n	8004936 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	e11f      	b.n	8004b76 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800493c:	b2db      	uxtb	r3, r3
 800493e:	2b00      	cmp	r3, #0
 8004940:	d106      	bne.n	8004950 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2200      	movs	r2, #0
 8004946:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	f7fe f82e 	bl	80029ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2224      	movs	r2, #36	; 0x24
 8004954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f022 0201 	bic.w	r2, r2, #1
 8004966:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004976:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004986:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004988:	f001 f988 	bl	8005c9c <HAL_RCC_GetPCLK1Freq>
 800498c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	4a7b      	ldr	r2, [pc, #492]	; (8004b80 <HAL_I2C_Init+0x25c>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d807      	bhi.n	80049a8 <HAL_I2C_Init+0x84>
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	4a7a      	ldr	r2, [pc, #488]	; (8004b84 <HAL_I2C_Init+0x260>)
 800499c:	4293      	cmp	r3, r2
 800499e:	bf94      	ite	ls
 80049a0:	2301      	movls	r3, #1
 80049a2:	2300      	movhi	r3, #0
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	e006      	b.n	80049b6 <HAL_I2C_Init+0x92>
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	4a77      	ldr	r2, [pc, #476]	; (8004b88 <HAL_I2C_Init+0x264>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	bf94      	ite	ls
 80049b0:	2301      	movls	r3, #1
 80049b2:	2300      	movhi	r3, #0
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d001      	beq.n	80049be <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e0db      	b.n	8004b76 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	4a72      	ldr	r2, [pc, #456]	; (8004b8c <HAL_I2C_Init+0x268>)
 80049c2:	fba2 2303 	umull	r2, r3, r2, r3
 80049c6:	0c9b      	lsrs	r3, r3, #18
 80049c8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	68ba      	ldr	r2, [r7, #8]
 80049da:	430a      	orrs	r2, r1
 80049dc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	6a1b      	ldr	r3, [r3, #32]
 80049e4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	4a64      	ldr	r2, [pc, #400]	; (8004b80 <HAL_I2C_Init+0x25c>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d802      	bhi.n	80049f8 <HAL_I2C_Init+0xd4>
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	3301      	adds	r3, #1
 80049f6:	e009      	b.n	8004a0c <HAL_I2C_Init+0xe8>
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80049fe:	fb02 f303 	mul.w	r3, r2, r3
 8004a02:	4a63      	ldr	r2, [pc, #396]	; (8004b90 <HAL_I2C_Init+0x26c>)
 8004a04:	fba2 2303 	umull	r2, r3, r2, r3
 8004a08:	099b      	lsrs	r3, r3, #6
 8004a0a:	3301      	adds	r3, #1
 8004a0c:	687a      	ldr	r2, [r7, #4]
 8004a0e:	6812      	ldr	r2, [r2, #0]
 8004a10:	430b      	orrs	r3, r1
 8004a12:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	69db      	ldr	r3, [r3, #28]
 8004a1a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004a1e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	4956      	ldr	r1, [pc, #344]	; (8004b80 <HAL_I2C_Init+0x25c>)
 8004a28:	428b      	cmp	r3, r1
 8004a2a:	d80d      	bhi.n	8004a48 <HAL_I2C_Init+0x124>
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	1e59      	subs	r1, r3, #1
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	005b      	lsls	r3, r3, #1
 8004a36:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a3a:	3301      	adds	r3, #1
 8004a3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a40:	2b04      	cmp	r3, #4
 8004a42:	bf38      	it	cc
 8004a44:	2304      	movcc	r3, #4
 8004a46:	e04f      	b.n	8004ae8 <HAL_I2C_Init+0x1c4>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d111      	bne.n	8004a74 <HAL_I2C_Init+0x150>
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	1e58      	subs	r0, r3, #1
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6859      	ldr	r1, [r3, #4]
 8004a58:	460b      	mov	r3, r1
 8004a5a:	005b      	lsls	r3, r3, #1
 8004a5c:	440b      	add	r3, r1
 8004a5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a62:	3301      	adds	r3, #1
 8004a64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	bf0c      	ite	eq
 8004a6c:	2301      	moveq	r3, #1
 8004a6e:	2300      	movne	r3, #0
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	e012      	b.n	8004a9a <HAL_I2C_Init+0x176>
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	1e58      	subs	r0, r3, #1
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6859      	ldr	r1, [r3, #4]
 8004a7c:	460b      	mov	r3, r1
 8004a7e:	009b      	lsls	r3, r3, #2
 8004a80:	440b      	add	r3, r1
 8004a82:	0099      	lsls	r1, r3, #2
 8004a84:	440b      	add	r3, r1
 8004a86:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a8a:	3301      	adds	r3, #1
 8004a8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	bf0c      	ite	eq
 8004a94:	2301      	moveq	r3, #1
 8004a96:	2300      	movne	r3, #0
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d001      	beq.n	8004aa2 <HAL_I2C_Init+0x17e>
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	e022      	b.n	8004ae8 <HAL_I2C_Init+0x1c4>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d10e      	bne.n	8004ac8 <HAL_I2C_Init+0x1a4>
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	1e58      	subs	r0, r3, #1
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6859      	ldr	r1, [r3, #4]
 8004ab2:	460b      	mov	r3, r1
 8004ab4:	005b      	lsls	r3, r3, #1
 8004ab6:	440b      	add	r3, r1
 8004ab8:	fbb0 f3f3 	udiv	r3, r0, r3
 8004abc:	3301      	adds	r3, #1
 8004abe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ac2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004ac6:	e00f      	b.n	8004ae8 <HAL_I2C_Init+0x1c4>
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	1e58      	subs	r0, r3, #1
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6859      	ldr	r1, [r3, #4]
 8004ad0:	460b      	mov	r3, r1
 8004ad2:	009b      	lsls	r3, r3, #2
 8004ad4:	440b      	add	r3, r1
 8004ad6:	0099      	lsls	r1, r3, #2
 8004ad8:	440b      	add	r3, r1
 8004ada:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ade:	3301      	adds	r3, #1
 8004ae0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ae4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004ae8:	6879      	ldr	r1, [r7, #4]
 8004aea:	6809      	ldr	r1, [r1, #0]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	69da      	ldr	r2, [r3, #28]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6a1b      	ldr	r3, [r3, #32]
 8004b02:	431a      	orrs	r2, r3
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	430a      	orrs	r2, r1
 8004b0a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004b16:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004b1a:	687a      	ldr	r2, [r7, #4]
 8004b1c:	6911      	ldr	r1, [r2, #16]
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	68d2      	ldr	r2, [r2, #12]
 8004b22:	4311      	orrs	r1, r2
 8004b24:	687a      	ldr	r2, [r7, #4]
 8004b26:	6812      	ldr	r2, [r2, #0]
 8004b28:	430b      	orrs	r3, r1
 8004b2a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	68db      	ldr	r3, [r3, #12]
 8004b32:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	695a      	ldr	r2, [r3, #20]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	699b      	ldr	r3, [r3, #24]
 8004b3e:	431a      	orrs	r2, r3
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	430a      	orrs	r2, r1
 8004b46:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f042 0201 	orr.w	r2, r2, #1
 8004b56:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2220      	movs	r2, #32
 8004b62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004b74:	2300      	movs	r3, #0
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3710      	adds	r7, #16
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}
 8004b7e:	bf00      	nop
 8004b80:	000186a0 	.word	0x000186a0
 8004b84:	001e847f 	.word	0x001e847f
 8004b88:	003d08ff 	.word	0x003d08ff
 8004b8c:	431bde83 	.word	0x431bde83
 8004b90:	10624dd3 	.word	0x10624dd3

08004b94 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b083      	sub	sp, #12
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
 8004b9c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ba4:	b2db      	uxtb	r3, r3
 8004ba6:	2b20      	cmp	r3, #32
 8004ba8:	d129      	bne.n	8004bfe <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2224      	movs	r2, #36	; 0x24
 8004bae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f022 0201 	bic.w	r2, r2, #1
 8004bc0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f022 0210 	bic.w	r2, r2, #16
 8004bd0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	683a      	ldr	r2, [r7, #0]
 8004bde:	430a      	orrs	r2, r1
 8004be0:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f042 0201 	orr.w	r2, r2, #1
 8004bf0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2220      	movs	r2, #32
 8004bf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	e000      	b.n	8004c00 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8004bfe:	2302      	movs	r3, #2
  }
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	370c      	adds	r7, #12
 8004c04:	46bd      	mov	sp, r7
 8004c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0a:	4770      	bx	lr

08004c0c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b085      	sub	sp, #20
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
 8004c14:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8004c16:	2300      	movs	r3, #0
 8004c18:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	2b20      	cmp	r3, #32
 8004c24:	d12a      	bne.n	8004c7c <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2224      	movs	r2, #36	; 0x24
 8004c2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	681a      	ldr	r2, [r3, #0]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f022 0201 	bic.w	r2, r2, #1
 8004c3c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c44:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8004c46:	89fb      	ldrh	r3, [r7, #14]
 8004c48:	f023 030f 	bic.w	r3, r3, #15
 8004c4c:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	b29a      	uxth	r2, r3
 8004c52:	89fb      	ldrh	r3, [r7, #14]
 8004c54:	4313      	orrs	r3, r2
 8004c56:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	89fa      	ldrh	r2, [r7, #14]
 8004c5e:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	681a      	ldr	r2, [r3, #0]
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f042 0201 	orr.w	r2, r2, #1
 8004c6e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2220      	movs	r2, #32
 8004c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	e000      	b.n	8004c7e <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8004c7c:	2302      	movs	r3, #2
  }
}
 8004c7e:	4618      	mov	r0, r3
 8004c80:	3714      	adds	r7, #20
 8004c82:	46bd      	mov	sp, r7
 8004c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c88:	4770      	bx	lr
	...

08004c8c <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b084      	sub	sp, #16
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d101      	bne.n	8004c9e <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e0bf      	b.n	8004e1e <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8004ca4:	b2db      	uxtb	r3, r3
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d106      	bne.n	8004cb8 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2200      	movs	r2, #0
 8004cae:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	f7fd fee4 	bl	8002a80 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2202      	movs	r2, #2
 8004cbc:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	699a      	ldr	r2, [r3, #24]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8004cce:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	6999      	ldr	r1, [r3, #24]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	685a      	ldr	r2, [r3, #4]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004ce4:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	691b      	ldr	r3, [r3, #16]
 8004cea:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	430a      	orrs	r2, r1
 8004cf2:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	6899      	ldr	r1, [r3, #8]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681a      	ldr	r2, [r3, #0]
 8004cfe:	4b4a      	ldr	r3, [pc, #296]	; (8004e28 <HAL_LTDC_Init+0x19c>)
 8004d00:	400b      	ands	r3, r1
 8004d02:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	695b      	ldr	r3, [r3, #20]
 8004d08:	041b      	lsls	r3, r3, #16
 8004d0a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	6899      	ldr	r1, [r3, #8]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	699a      	ldr	r2, [r3, #24]
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	431a      	orrs	r2, r3
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	430a      	orrs	r2, r1
 8004d20:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	68d9      	ldr	r1, [r3, #12]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	4b3e      	ldr	r3, [pc, #248]	; (8004e28 <HAL_LTDC_Init+0x19c>)
 8004d2e:	400b      	ands	r3, r1
 8004d30:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	69db      	ldr	r3, [r3, #28]
 8004d36:	041b      	lsls	r3, r3, #16
 8004d38:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	68d9      	ldr	r1, [r3, #12]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6a1a      	ldr	r2, [r3, #32]
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	431a      	orrs	r2, r3
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	430a      	orrs	r2, r1
 8004d4e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	6919      	ldr	r1, [r3, #16]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	4b33      	ldr	r3, [pc, #204]	; (8004e28 <HAL_LTDC_Init+0x19c>)
 8004d5c:	400b      	ands	r3, r1
 8004d5e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d64:	041b      	lsls	r3, r3, #16
 8004d66:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	6919      	ldr	r1, [r3, #16]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	431a      	orrs	r2, r3
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	430a      	orrs	r2, r1
 8004d7c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	6959      	ldr	r1, [r3, #20]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681a      	ldr	r2, [r3, #0]
 8004d88:	4b27      	ldr	r3, [pc, #156]	; (8004e28 <HAL_LTDC_Init+0x19c>)
 8004d8a:	400b      	ands	r3, r1
 8004d8c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d92:	041b      	lsls	r3, r3, #16
 8004d94:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	6959      	ldr	r1, [r3, #20]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	431a      	orrs	r2, r3
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	430a      	orrs	r2, r1
 8004daa:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004db2:	021b      	lsls	r3, r3, #8
 8004db4:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8004dbc:	041b      	lsls	r3, r3, #16
 8004dbe:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8004dce:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004dd6:	68ba      	ldr	r2, [r7, #8]
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	687a      	ldr	r2, [r7, #4]
 8004dde:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8004de2:	431a      	orrs	r2, r3
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	430a      	orrs	r2, r1
 8004dea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f042 0206 	orr.w	r2, r2, #6
 8004dfa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	699a      	ldr	r2, [r3, #24]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f042 0201 	orr.w	r2, r2, #1
 8004e0a:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2201      	movs	r2, #1
 8004e18:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8004e1c:	2300      	movs	r3, #0
}
 8004e1e:	4618      	mov	r0, r3
 8004e20:	3710      	adds	r7, #16
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}
 8004e26:	bf00      	nop
 8004e28:	f000f800 	.word	0xf000f800

08004e2c <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b084      	sub	sp, #16
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e3a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e42:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	f003 0304 	and.w	r3, r3, #4
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d023      	beq.n	8004e96 <HAL_LTDC_IRQHandler+0x6a>
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	f003 0304 	and.w	r3, r3, #4
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d01e      	beq.n	8004e96 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f022 0204 	bic.w	r2, r2, #4
 8004e66:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	2204      	movs	r2, #4
 8004e6e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004e76:	f043 0201 	orr.w	r2, r3, #1
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2204      	movs	r2, #4
 8004e84:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8004e90:	6878      	ldr	r0, [r7, #4]
 8004e92:	f000 f86f 	bl	8004f74 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	f003 0302 	and.w	r3, r3, #2
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d023      	beq.n	8004ee8 <HAL_LTDC_IRQHandler+0xbc>
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	f003 0302 	and.w	r3, r3, #2
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d01e      	beq.n	8004ee8 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f022 0202 	bic.w	r2, r2, #2
 8004eb8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	2202      	movs	r2, #2
 8004ec0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004ec8:	f043 0202 	orr.w	r2, r3, #2
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2204      	movs	r2, #4
 8004ed6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2200      	movs	r2, #0
 8004ede:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8004ee2:	6878      	ldr	r0, [r7, #4]
 8004ee4:	f000 f846 	bl	8004f74 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f003 0301 	and.w	r3, r3, #1
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d01b      	beq.n	8004f2a <HAL_LTDC_IRQHandler+0xfe>
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	f003 0301 	and.w	r3, r3, #1
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d016      	beq.n	8004f2a <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f022 0201 	bic.w	r2, r2, #1
 8004f0a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	2201      	movs	r2, #1
 8004f12:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2201      	movs	r2, #1
 8004f18:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8004f24:	6878      	ldr	r0, [r7, #4]
 8004f26:	f000 f82f 	bl	8004f88 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	f003 0308 	and.w	r3, r3, #8
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d01b      	beq.n	8004f6c <HAL_LTDC_IRQHandler+0x140>
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	f003 0308 	and.w	r3, r3, #8
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d016      	beq.n	8004f6c <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f022 0208 	bic.w	r2, r2, #8
 8004f4c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	2208      	movs	r2, #8
 8004f54:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2201      	movs	r2, #1
 8004f5a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2200      	movs	r2, #0
 8004f62:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	f7fd fa9a 	bl	80024a0 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8004f6c:	bf00      	nop
 8004f6e:	3710      	adds	r7, #16
 8004f70:	46bd      	mov	sp, r7
 8004f72:	bd80      	pop	{r7, pc}

08004f74 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8004f74:	b480      	push	{r7}
 8004f76:	b083      	sub	sp, #12
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8004f7c:	bf00      	nop
 8004f7e:	370c      	adds	r7, #12
 8004f80:	46bd      	mov	sp, r7
 8004f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f86:	4770      	bx	lr

08004f88 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b083      	sub	sp, #12
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8004f90:	bf00      	nop
 8004f92:	370c      	adds	r7, #12
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr

08004f9c <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004f9c:	b5b0      	push	{r4, r5, r7, lr}
 8004f9e:	b084      	sub	sp, #16
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	60f8      	str	r0, [r7, #12]
 8004fa4:	60b9      	str	r1, [r7, #8]
 8004fa6:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8004fae:	2b01      	cmp	r3, #1
 8004fb0:	d101      	bne.n	8004fb6 <HAL_LTDC_ConfigLayer+0x1a>
 8004fb2:	2302      	movs	r3, #2
 8004fb4:	e02c      	b.n	8005010 <HAL_LTDC_ConfigLayer+0x74>
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2201      	movs	r2, #1
 8004fba:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	2202      	movs	r2, #2
 8004fc2:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8004fc6:	68fa      	ldr	r2, [r7, #12]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2134      	movs	r1, #52	; 0x34
 8004fcc:	fb01 f303 	mul.w	r3, r1, r3
 8004fd0:	4413      	add	r3, r2
 8004fd2:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	4614      	mov	r4, r2
 8004fda:	461d      	mov	r5, r3
 8004fdc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004fde:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004fe0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004fe2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004fe4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004fe6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004fe8:	682b      	ldr	r3, [r5, #0]
 8004fea:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8004fec:	687a      	ldr	r2, [r7, #4]
 8004fee:	68b9      	ldr	r1, [r7, #8]
 8004ff0:	68f8      	ldr	r0, [r7, #12]
 8004ff2:	f000 f882 	bl	80050fa <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2201      	movs	r2, #1
 8005002:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2200      	movs	r2, #0
 800500a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800500e:	2300      	movs	r3, #0
}
 8005010:	4618      	mov	r0, r3
 8005012:	3710      	adds	r7, #16
 8005014:	46bd      	mov	sp, r7
 8005016:	bdb0      	pop	{r4, r5, r7, pc}

08005018 <HAL_LTDC_Reload>:
  *                      LTDC_RELOAD_VERTICAL_BLANKING  : Reload in the next Vertical Blanking
  * @note   User application may resort to HAL_LTDC_ReloadEventCallback() at reload interrupt generation.
  * @retval  HAL status
  */
HAL_StatusTypeDef  HAL_LTDC_Reload(LTDC_HandleTypeDef *hltdc, uint32_t ReloadType)
{
 8005018:	b480      	push	{r7}
 800501a:	b083      	sub	sp, #12
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
 8005020:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LTDC_RELOAD(ReloadType));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8005028:	2b01      	cmp	r3, #1
 800502a:	d101      	bne.n	8005030 <HAL_LTDC_Reload+0x18>
 800502c:	2302      	movs	r3, #2
 800502e:	e01c      	b.n	800506a <HAL_LTDC_Reload+0x52>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2201      	movs	r2, #1
 8005034:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2202      	movs	r2, #2
 800503c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable the Reload interrupt */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_RR);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f042 0208 	orr.w	r2, r2, #8
 800504e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Apply Reload type */
  hltdc->Instance->SRCR = ReloadType;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	683a      	ldr	r2, [r7, #0]
 8005056:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2201      	movs	r2, #1
 800505c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2200      	movs	r2, #0
 8005064:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8005068:	2300      	movs	r3, #0
}
 800506a:	4618      	mov	r0, r3
 800506c:	370c      	adds	r7, #12
 800506e:	46bd      	mov	sp, r7
 8005070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005074:	4770      	bx	lr

08005076 <HAL_LTDC_SetWindowPosition_NoReload>:
  *                         This parameter can be one of the following values:
  *                         LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_SetWindowPosition_NoReload(LTDC_HandleTypeDef *hltdc, uint32_t X0, uint32_t Y0, uint32_t LayerIdx)
{
 8005076:	b580      	push	{r7, lr}
 8005078:	b086      	sub	sp, #24
 800507a:	af00      	add	r7, sp, #0
 800507c:	60f8      	str	r0, [r7, #12]
 800507e:	60b9      	str	r1, [r7, #8]
 8005080:	607a      	str	r2, [r7, #4]
 8005082:	603b      	str	r3, [r7, #0]
  assert_param(IS_LTDC_LAYER(LayerIdx));
  assert_param(IS_LTDC_CFBLL(X0));
  assert_param(IS_LTDC_CFBLNBR(Y0));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800508a:	2b01      	cmp	r3, #1
 800508c:	d101      	bne.n	8005092 <HAL_LTDC_SetWindowPosition_NoReload+0x1c>
 800508e:	2302      	movs	r3, #2
 8005090:	e02f      	b.n	80050f2 <HAL_LTDC_SetWindowPosition_NoReload+0x7c>
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2201      	movs	r2, #1
 8005096:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2202      	movs	r2, #2
 800509e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	2234      	movs	r2, #52	; 0x34
 80050a6:	fb02 f303 	mul.w	r3, r2, r3
 80050aa:	3338      	adds	r3, #56	; 0x38
 80050ac:	68fa      	ldr	r2, [r7, #12]
 80050ae:	4413      	add	r3, r2
 80050b0:	617b      	str	r3, [r7, #20]

  /* update horizontal start/stop */
  pLayerCfg->WindowX0 = X0;
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	68ba      	ldr	r2, [r7, #8]
 80050b6:	601a      	str	r2, [r3, #0]
  pLayerCfg->WindowX1 = X0 + pLayerCfg->ImageWidth;
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	441a      	add	r2, r3
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	605a      	str	r2, [r3, #4]

  /* update vertical start/stop */
  pLayerCfg->WindowY0 = Y0;
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	687a      	ldr	r2, [r7, #4]
 80050c8:	609a      	str	r2, [r3, #8]
  pLayerCfg->WindowY1 = Y0 + pLayerCfg->ImageHeight;
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	441a      	add	r2, r3
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	60da      	str	r2, [r3, #12]

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80050d6:	683a      	ldr	r2, [r7, #0]
 80050d8:	6979      	ldr	r1, [r7, #20]
 80050da:	68f8      	ldr	r0, [r7, #12]
 80050dc:	f000 f80d 	bl	80050fa <LTDC_SetConfig>

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	2200      	movs	r2, #0
 80050ec:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80050f0:	2300      	movs	r3, #0
}
 80050f2:	4618      	mov	r0, r3
 80050f4:	3718      	adds	r7, #24
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bd80      	pop	{r7, pc}

080050fa <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80050fa:	b480      	push	{r7}
 80050fc:	b089      	sub	sp, #36	; 0x24
 80050fe:	af00      	add	r7, sp, #0
 8005100:	60f8      	str	r0, [r7, #12]
 8005102:	60b9      	str	r1, [r7, #8]
 8005104:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	685a      	ldr	r2, [r3, #4]
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	0c1b      	lsrs	r3, r3, #16
 8005112:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005116:	4413      	add	r3, r2
 8005118:	041b      	lsls	r3, r3, #16
 800511a:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	461a      	mov	r2, r3
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	01db      	lsls	r3, r3, #7
 8005126:	4413      	add	r3, r2
 8005128:	3384      	adds	r3, #132	; 0x84
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	68fa      	ldr	r2, [r7, #12]
 800512e:	6812      	ldr	r2, [r2, #0]
 8005130:	4611      	mov	r1, r2
 8005132:	687a      	ldr	r2, [r7, #4]
 8005134:	01d2      	lsls	r2, r2, #7
 8005136:	440a      	add	r2, r1
 8005138:	3284      	adds	r2, #132	; 0x84
 800513a:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800513e:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	68db      	ldr	r3, [r3, #12]
 800514a:	0c1b      	lsrs	r3, r3, #16
 800514c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005150:	4413      	add	r3, r2
 8005152:	1c5a      	adds	r2, r3, #1
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4619      	mov	r1, r3
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	01db      	lsls	r3, r3, #7
 800515e:	440b      	add	r3, r1
 8005160:	3384      	adds	r3, #132	; 0x84
 8005162:	4619      	mov	r1, r3
 8005164:	69fb      	ldr	r3, [r7, #28]
 8005166:	4313      	orrs	r3, r2
 8005168:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	68da      	ldr	r2, [r3, #12]
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	68db      	ldr	r3, [r3, #12]
 8005174:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005178:	4413      	add	r3, r2
 800517a:	041b      	lsls	r3, r3, #16
 800517c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	461a      	mov	r2, r3
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	01db      	lsls	r3, r3, #7
 8005188:	4413      	add	r3, r2
 800518a:	3384      	adds	r3, #132	; 0x84
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	68fa      	ldr	r2, [r7, #12]
 8005190:	6812      	ldr	r2, [r2, #0]
 8005192:	4611      	mov	r1, r2
 8005194:	687a      	ldr	r2, [r7, #4]
 8005196:	01d2      	lsls	r2, r2, #7
 8005198:	440a      	add	r2, r1
 800519a:	3284      	adds	r2, #132	; 0x84
 800519c:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80051a0:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	689a      	ldr	r2, [r3, #8]
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	68db      	ldr	r3, [r3, #12]
 80051ac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80051b0:	4413      	add	r3, r2
 80051b2:	1c5a      	adds	r2, r3, #1
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4619      	mov	r1, r3
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	01db      	lsls	r3, r3, #7
 80051be:	440b      	add	r3, r1
 80051c0:	3384      	adds	r3, #132	; 0x84
 80051c2:	4619      	mov	r1, r3
 80051c4:	69fb      	ldr	r3, [r7, #28]
 80051c6:	4313      	orrs	r3, r2
 80051c8:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	461a      	mov	r2, r3
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	01db      	lsls	r3, r3, #7
 80051d4:	4413      	add	r3, r2
 80051d6:	3384      	adds	r3, #132	; 0x84
 80051d8:	691b      	ldr	r3, [r3, #16]
 80051da:	68fa      	ldr	r2, [r7, #12]
 80051dc:	6812      	ldr	r2, [r2, #0]
 80051de:	4611      	mov	r1, r2
 80051e0:	687a      	ldr	r2, [r7, #4]
 80051e2:	01d2      	lsls	r2, r2, #7
 80051e4:	440a      	add	r2, r1
 80051e6:	3284      	adds	r2, #132	; 0x84
 80051e8:	f023 0307 	bic.w	r3, r3, #7
 80051ec:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	461a      	mov	r2, r3
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	01db      	lsls	r3, r3, #7
 80051f8:	4413      	add	r3, r2
 80051fa:	3384      	adds	r3, #132	; 0x84
 80051fc:	461a      	mov	r2, r3
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	691b      	ldr	r3, [r3, #16]
 8005202:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800520a:	021b      	lsls	r3, r3, #8
 800520c:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8005214:	041b      	lsls	r3, r3, #16
 8005216:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	699b      	ldr	r3, [r3, #24]
 800521c:	061b      	lsls	r3, r3, #24
 800521e:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	461a      	mov	r2, r3
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	01db      	lsls	r3, r3, #7
 800522a:	4413      	add	r3, r2
 800522c:	3384      	adds	r3, #132	; 0x84
 800522e:	699b      	ldr	r3, [r3, #24]
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	461a      	mov	r2, r3
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	01db      	lsls	r3, r3, #7
 800523a:	4413      	add	r3, r2
 800523c:	3384      	adds	r3, #132	; 0x84
 800523e:	461a      	mov	r2, r3
 8005240:	2300      	movs	r3, #0
 8005242:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800524a:	461a      	mov	r2, r3
 800524c:	69fb      	ldr	r3, [r7, #28]
 800524e:	431a      	orrs	r2, r3
 8005250:	69bb      	ldr	r3, [r7, #24]
 8005252:	431a      	orrs	r2, r3
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4619      	mov	r1, r3
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	01db      	lsls	r3, r3, #7
 800525e:	440b      	add	r3, r1
 8005260:	3384      	adds	r3, #132	; 0x84
 8005262:	4619      	mov	r1, r3
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	4313      	orrs	r3, r2
 8005268:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	461a      	mov	r2, r3
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	01db      	lsls	r3, r3, #7
 8005274:	4413      	add	r3, r2
 8005276:	3384      	adds	r3, #132	; 0x84
 8005278:	695b      	ldr	r3, [r3, #20]
 800527a:	68fa      	ldr	r2, [r7, #12]
 800527c:	6812      	ldr	r2, [r2, #0]
 800527e:	4611      	mov	r1, r2
 8005280:	687a      	ldr	r2, [r7, #4]
 8005282:	01d2      	lsls	r2, r2, #7
 8005284:	440a      	add	r2, r1
 8005286:	3284      	adds	r2, #132	; 0x84
 8005288:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800528c:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	461a      	mov	r2, r3
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	01db      	lsls	r3, r3, #7
 8005298:	4413      	add	r3, r2
 800529a:	3384      	adds	r3, #132	; 0x84
 800529c:	461a      	mov	r2, r3
 800529e:	68bb      	ldr	r3, [r7, #8]
 80052a0:	695b      	ldr	r3, [r3, #20]
 80052a2:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	461a      	mov	r2, r3
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	01db      	lsls	r3, r3, #7
 80052ae:	4413      	add	r3, r2
 80052b0:	3384      	adds	r3, #132	; 0x84
 80052b2:	69db      	ldr	r3, [r3, #28]
 80052b4:	68fa      	ldr	r2, [r7, #12]
 80052b6:	6812      	ldr	r2, [r2, #0]
 80052b8:	4611      	mov	r1, r2
 80052ba:	687a      	ldr	r2, [r7, #4]
 80052bc:	01d2      	lsls	r2, r2, #7
 80052be:	440a      	add	r2, r1
 80052c0:	3284      	adds	r2, #132	; 0x84
 80052c2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80052c6:	f023 0307 	bic.w	r3, r3, #7
 80052ca:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	69da      	ldr	r2, [r3, #28]
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	6a1b      	ldr	r3, [r3, #32]
 80052d4:	68f9      	ldr	r1, [r7, #12]
 80052d6:	6809      	ldr	r1, [r1, #0]
 80052d8:	4608      	mov	r0, r1
 80052da:	6879      	ldr	r1, [r7, #4]
 80052dc:	01c9      	lsls	r1, r1, #7
 80052de:	4401      	add	r1, r0
 80052e0:	3184      	adds	r1, #132	; 0x84
 80052e2:	4313      	orrs	r3, r2
 80052e4:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	461a      	mov	r2, r3
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	01db      	lsls	r3, r3, #7
 80052f0:	4413      	add	r3, r2
 80052f2:	3384      	adds	r3, #132	; 0x84
 80052f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	461a      	mov	r2, r3
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	01db      	lsls	r3, r3, #7
 8005300:	4413      	add	r3, r2
 8005302:	3384      	adds	r3, #132	; 0x84
 8005304:	461a      	mov	r2, r3
 8005306:	2300      	movs	r3, #0
 8005308:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	461a      	mov	r2, r3
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	01db      	lsls	r3, r3, #7
 8005314:	4413      	add	r3, r2
 8005316:	3384      	adds	r3, #132	; 0x84
 8005318:	461a      	mov	r2, r3
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800531e:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	691b      	ldr	r3, [r3, #16]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d102      	bne.n	800532e <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8005328:	2304      	movs	r3, #4
 800532a:	61fb      	str	r3, [r7, #28]
 800532c:	e01b      	b.n	8005366 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	691b      	ldr	r3, [r3, #16]
 8005332:	2b01      	cmp	r3, #1
 8005334:	d102      	bne.n	800533c <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8005336:	2303      	movs	r3, #3
 8005338:	61fb      	str	r3, [r7, #28]
 800533a:	e014      	b.n	8005366 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	691b      	ldr	r3, [r3, #16]
 8005340:	2b04      	cmp	r3, #4
 8005342:	d00b      	beq.n	800535c <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005348:	2b02      	cmp	r3, #2
 800534a:	d007      	beq.n	800535c <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005350:	2b03      	cmp	r3, #3
 8005352:	d003      	beq.n	800535c <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8005354:	68bb      	ldr	r3, [r7, #8]
 8005356:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005358:	2b07      	cmp	r3, #7
 800535a:	d102      	bne.n	8005362 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 800535c:	2302      	movs	r3, #2
 800535e:	61fb      	str	r3, [r7, #28]
 8005360:	e001      	b.n	8005366 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8005362:	2301      	movs	r3, #1
 8005364:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	461a      	mov	r2, r3
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	01db      	lsls	r3, r3, #7
 8005370:	4413      	add	r3, r2
 8005372:	3384      	adds	r3, #132	; 0x84
 8005374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005376:	68fa      	ldr	r2, [r7, #12]
 8005378:	6812      	ldr	r2, [r2, #0]
 800537a:	4611      	mov	r1, r2
 800537c:	687a      	ldr	r2, [r7, #4]
 800537e:	01d2      	lsls	r2, r2, #7
 8005380:	440a      	add	r2, r1
 8005382:	3284      	adds	r2, #132	; 0x84
 8005384:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8005388:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800538e:	69fa      	ldr	r2, [r7, #28]
 8005390:	fb02 f303 	mul.w	r3, r2, r3
 8005394:	041a      	lsls	r2, r3, #16
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	6859      	ldr	r1, [r3, #4]
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	1acb      	subs	r3, r1, r3
 80053a0:	69f9      	ldr	r1, [r7, #28]
 80053a2:	fb01 f303 	mul.w	r3, r1, r3
 80053a6:	3303      	adds	r3, #3
 80053a8:	68f9      	ldr	r1, [r7, #12]
 80053aa:	6809      	ldr	r1, [r1, #0]
 80053ac:	4608      	mov	r0, r1
 80053ae:	6879      	ldr	r1, [r7, #4]
 80053b0:	01c9      	lsls	r1, r1, #7
 80053b2:	4401      	add	r1, r0
 80053b4:	3184      	adds	r1, #132	; 0x84
 80053b6:	4313      	orrs	r3, r2
 80053b8:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	461a      	mov	r2, r3
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	01db      	lsls	r3, r3, #7
 80053c4:	4413      	add	r3, r2
 80053c6:	3384      	adds	r3, #132	; 0x84
 80053c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053ca:	68fa      	ldr	r2, [r7, #12]
 80053cc:	6812      	ldr	r2, [r2, #0]
 80053ce:	4611      	mov	r1, r2
 80053d0:	687a      	ldr	r2, [r7, #4]
 80053d2:	01d2      	lsls	r2, r2, #7
 80053d4:	440a      	add	r2, r1
 80053d6:	3284      	adds	r2, #132	; 0x84
 80053d8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80053dc:	f023 0307 	bic.w	r3, r3, #7
 80053e0:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	461a      	mov	r2, r3
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	01db      	lsls	r3, r3, #7
 80053ec:	4413      	add	r3, r2
 80053ee:	3384      	adds	r3, #132	; 0x84
 80053f0:	461a      	mov	r2, r3
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053f6:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	461a      	mov	r2, r3
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	01db      	lsls	r3, r3, #7
 8005402:	4413      	add	r3, r2
 8005404:	3384      	adds	r3, #132	; 0x84
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	68fa      	ldr	r2, [r7, #12]
 800540a:	6812      	ldr	r2, [r2, #0]
 800540c:	4611      	mov	r1, r2
 800540e:	687a      	ldr	r2, [r7, #4]
 8005410:	01d2      	lsls	r2, r2, #7
 8005412:	440a      	add	r2, r1
 8005414:	3284      	adds	r2, #132	; 0x84
 8005416:	f043 0301 	orr.w	r3, r3, #1
 800541a:	6013      	str	r3, [r2, #0]
}
 800541c:	bf00      	nop
 800541e:	3724      	adds	r7, #36	; 0x24
 8005420:	46bd      	mov	sp, r7
 8005422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005426:	4770      	bx	lr

08005428 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b086      	sub	sp, #24
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d101      	bne.n	800543a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005436:	2301      	movs	r3, #1
 8005438:	e25b      	b.n	80058f2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f003 0301 	and.w	r3, r3, #1
 8005442:	2b00      	cmp	r3, #0
 8005444:	d075      	beq.n	8005532 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005446:	4ba3      	ldr	r3, [pc, #652]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 8005448:	689b      	ldr	r3, [r3, #8]
 800544a:	f003 030c 	and.w	r3, r3, #12
 800544e:	2b04      	cmp	r3, #4
 8005450:	d00c      	beq.n	800546c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005452:	4ba0      	ldr	r3, [pc, #640]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800545a:	2b08      	cmp	r3, #8
 800545c:	d112      	bne.n	8005484 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800545e:	4b9d      	ldr	r3, [pc, #628]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005466:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800546a:	d10b      	bne.n	8005484 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800546c:	4b99      	ldr	r3, [pc, #612]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005474:	2b00      	cmp	r3, #0
 8005476:	d05b      	beq.n	8005530 <HAL_RCC_OscConfig+0x108>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	685b      	ldr	r3, [r3, #4]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d157      	bne.n	8005530 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	e236      	b.n	80058f2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800548c:	d106      	bne.n	800549c <HAL_RCC_OscConfig+0x74>
 800548e:	4b91      	ldr	r3, [pc, #580]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4a90      	ldr	r2, [pc, #576]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 8005494:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005498:	6013      	str	r3, [r2, #0]
 800549a:	e01d      	b.n	80054d8 <HAL_RCC_OscConfig+0xb0>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80054a4:	d10c      	bne.n	80054c0 <HAL_RCC_OscConfig+0x98>
 80054a6:	4b8b      	ldr	r3, [pc, #556]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	4a8a      	ldr	r2, [pc, #552]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 80054ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80054b0:	6013      	str	r3, [r2, #0]
 80054b2:	4b88      	ldr	r3, [pc, #544]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a87      	ldr	r2, [pc, #540]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 80054b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054bc:	6013      	str	r3, [r2, #0]
 80054be:	e00b      	b.n	80054d8 <HAL_RCC_OscConfig+0xb0>
 80054c0:	4b84      	ldr	r3, [pc, #528]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a83      	ldr	r2, [pc, #524]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 80054c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054ca:	6013      	str	r3, [r2, #0]
 80054cc:	4b81      	ldr	r3, [pc, #516]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a80      	ldr	r2, [pc, #512]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 80054d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80054d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d013      	beq.n	8005508 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054e0:	f7fd fe90 	bl	8003204 <HAL_GetTick>
 80054e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054e6:	e008      	b.n	80054fa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80054e8:	f7fd fe8c 	bl	8003204 <HAL_GetTick>
 80054ec:	4602      	mov	r2, r0
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	1ad3      	subs	r3, r2, r3
 80054f2:	2b64      	cmp	r3, #100	; 0x64
 80054f4:	d901      	bls.n	80054fa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80054f6:	2303      	movs	r3, #3
 80054f8:	e1fb      	b.n	80058f2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054fa:	4b76      	ldr	r3, [pc, #472]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005502:	2b00      	cmp	r3, #0
 8005504:	d0f0      	beq.n	80054e8 <HAL_RCC_OscConfig+0xc0>
 8005506:	e014      	b.n	8005532 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005508:	f7fd fe7c 	bl	8003204 <HAL_GetTick>
 800550c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800550e:	e008      	b.n	8005522 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005510:	f7fd fe78 	bl	8003204 <HAL_GetTick>
 8005514:	4602      	mov	r2, r0
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	1ad3      	subs	r3, r2, r3
 800551a:	2b64      	cmp	r3, #100	; 0x64
 800551c:	d901      	bls.n	8005522 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800551e:	2303      	movs	r3, #3
 8005520:	e1e7      	b.n	80058f2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005522:	4b6c      	ldr	r3, [pc, #432]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800552a:	2b00      	cmp	r3, #0
 800552c:	d1f0      	bne.n	8005510 <HAL_RCC_OscConfig+0xe8>
 800552e:	e000      	b.n	8005532 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005530:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f003 0302 	and.w	r3, r3, #2
 800553a:	2b00      	cmp	r3, #0
 800553c:	d063      	beq.n	8005606 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800553e:	4b65      	ldr	r3, [pc, #404]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 8005540:	689b      	ldr	r3, [r3, #8]
 8005542:	f003 030c 	and.w	r3, r3, #12
 8005546:	2b00      	cmp	r3, #0
 8005548:	d00b      	beq.n	8005562 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800554a:	4b62      	ldr	r3, [pc, #392]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005552:	2b08      	cmp	r3, #8
 8005554:	d11c      	bne.n	8005590 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005556:	4b5f      	ldr	r3, [pc, #380]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800555e:	2b00      	cmp	r3, #0
 8005560:	d116      	bne.n	8005590 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005562:	4b5c      	ldr	r3, [pc, #368]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f003 0302 	and.w	r3, r3, #2
 800556a:	2b00      	cmp	r3, #0
 800556c:	d005      	beq.n	800557a <HAL_RCC_OscConfig+0x152>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	68db      	ldr	r3, [r3, #12]
 8005572:	2b01      	cmp	r3, #1
 8005574:	d001      	beq.n	800557a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005576:	2301      	movs	r3, #1
 8005578:	e1bb      	b.n	80058f2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800557a:	4b56      	ldr	r3, [pc, #344]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	691b      	ldr	r3, [r3, #16]
 8005586:	00db      	lsls	r3, r3, #3
 8005588:	4952      	ldr	r1, [pc, #328]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 800558a:	4313      	orrs	r3, r2
 800558c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800558e:	e03a      	b.n	8005606 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	68db      	ldr	r3, [r3, #12]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d020      	beq.n	80055da <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005598:	4b4f      	ldr	r3, [pc, #316]	; (80056d8 <HAL_RCC_OscConfig+0x2b0>)
 800559a:	2201      	movs	r2, #1
 800559c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800559e:	f7fd fe31 	bl	8003204 <HAL_GetTick>
 80055a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055a4:	e008      	b.n	80055b8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80055a6:	f7fd fe2d 	bl	8003204 <HAL_GetTick>
 80055aa:	4602      	mov	r2, r0
 80055ac:	693b      	ldr	r3, [r7, #16]
 80055ae:	1ad3      	subs	r3, r2, r3
 80055b0:	2b02      	cmp	r3, #2
 80055b2:	d901      	bls.n	80055b8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80055b4:	2303      	movs	r3, #3
 80055b6:	e19c      	b.n	80058f2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055b8:	4b46      	ldr	r3, [pc, #280]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f003 0302 	and.w	r3, r3, #2
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d0f0      	beq.n	80055a6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055c4:	4b43      	ldr	r3, [pc, #268]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	691b      	ldr	r3, [r3, #16]
 80055d0:	00db      	lsls	r3, r3, #3
 80055d2:	4940      	ldr	r1, [pc, #256]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 80055d4:	4313      	orrs	r3, r2
 80055d6:	600b      	str	r3, [r1, #0]
 80055d8:	e015      	b.n	8005606 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80055da:	4b3f      	ldr	r3, [pc, #252]	; (80056d8 <HAL_RCC_OscConfig+0x2b0>)
 80055dc:	2200      	movs	r2, #0
 80055de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055e0:	f7fd fe10 	bl	8003204 <HAL_GetTick>
 80055e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055e6:	e008      	b.n	80055fa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80055e8:	f7fd fe0c 	bl	8003204 <HAL_GetTick>
 80055ec:	4602      	mov	r2, r0
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	1ad3      	subs	r3, r2, r3
 80055f2:	2b02      	cmp	r3, #2
 80055f4:	d901      	bls.n	80055fa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80055f6:	2303      	movs	r3, #3
 80055f8:	e17b      	b.n	80058f2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055fa:	4b36      	ldr	r3, [pc, #216]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f003 0302 	and.w	r3, r3, #2
 8005602:	2b00      	cmp	r3, #0
 8005604:	d1f0      	bne.n	80055e8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f003 0308 	and.w	r3, r3, #8
 800560e:	2b00      	cmp	r3, #0
 8005610:	d030      	beq.n	8005674 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	695b      	ldr	r3, [r3, #20]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d016      	beq.n	8005648 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800561a:	4b30      	ldr	r3, [pc, #192]	; (80056dc <HAL_RCC_OscConfig+0x2b4>)
 800561c:	2201      	movs	r2, #1
 800561e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005620:	f7fd fdf0 	bl	8003204 <HAL_GetTick>
 8005624:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005626:	e008      	b.n	800563a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005628:	f7fd fdec 	bl	8003204 <HAL_GetTick>
 800562c:	4602      	mov	r2, r0
 800562e:	693b      	ldr	r3, [r7, #16]
 8005630:	1ad3      	subs	r3, r2, r3
 8005632:	2b02      	cmp	r3, #2
 8005634:	d901      	bls.n	800563a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005636:	2303      	movs	r3, #3
 8005638:	e15b      	b.n	80058f2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800563a:	4b26      	ldr	r3, [pc, #152]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 800563c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800563e:	f003 0302 	and.w	r3, r3, #2
 8005642:	2b00      	cmp	r3, #0
 8005644:	d0f0      	beq.n	8005628 <HAL_RCC_OscConfig+0x200>
 8005646:	e015      	b.n	8005674 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005648:	4b24      	ldr	r3, [pc, #144]	; (80056dc <HAL_RCC_OscConfig+0x2b4>)
 800564a:	2200      	movs	r2, #0
 800564c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800564e:	f7fd fdd9 	bl	8003204 <HAL_GetTick>
 8005652:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005654:	e008      	b.n	8005668 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005656:	f7fd fdd5 	bl	8003204 <HAL_GetTick>
 800565a:	4602      	mov	r2, r0
 800565c:	693b      	ldr	r3, [r7, #16]
 800565e:	1ad3      	subs	r3, r2, r3
 8005660:	2b02      	cmp	r3, #2
 8005662:	d901      	bls.n	8005668 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005664:	2303      	movs	r3, #3
 8005666:	e144      	b.n	80058f2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005668:	4b1a      	ldr	r3, [pc, #104]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 800566a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800566c:	f003 0302 	and.w	r3, r3, #2
 8005670:	2b00      	cmp	r3, #0
 8005672:	d1f0      	bne.n	8005656 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f003 0304 	and.w	r3, r3, #4
 800567c:	2b00      	cmp	r3, #0
 800567e:	f000 80a0 	beq.w	80057c2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005682:	2300      	movs	r3, #0
 8005684:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005686:	4b13      	ldr	r3, [pc, #76]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 8005688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800568a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800568e:	2b00      	cmp	r3, #0
 8005690:	d10f      	bne.n	80056b2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005692:	2300      	movs	r3, #0
 8005694:	60bb      	str	r3, [r7, #8]
 8005696:	4b0f      	ldr	r3, [pc, #60]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 8005698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800569a:	4a0e      	ldr	r2, [pc, #56]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 800569c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056a0:	6413      	str	r3, [r2, #64]	; 0x40
 80056a2:	4b0c      	ldr	r3, [pc, #48]	; (80056d4 <HAL_RCC_OscConfig+0x2ac>)
 80056a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056aa:	60bb      	str	r3, [r7, #8]
 80056ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056ae:	2301      	movs	r3, #1
 80056b0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056b2:	4b0b      	ldr	r3, [pc, #44]	; (80056e0 <HAL_RCC_OscConfig+0x2b8>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d121      	bne.n	8005702 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80056be:	4b08      	ldr	r3, [pc, #32]	; (80056e0 <HAL_RCC_OscConfig+0x2b8>)
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a07      	ldr	r2, [pc, #28]	; (80056e0 <HAL_RCC_OscConfig+0x2b8>)
 80056c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80056ca:	f7fd fd9b 	bl	8003204 <HAL_GetTick>
 80056ce:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056d0:	e011      	b.n	80056f6 <HAL_RCC_OscConfig+0x2ce>
 80056d2:	bf00      	nop
 80056d4:	40023800 	.word	0x40023800
 80056d8:	42470000 	.word	0x42470000
 80056dc:	42470e80 	.word	0x42470e80
 80056e0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056e4:	f7fd fd8e 	bl	8003204 <HAL_GetTick>
 80056e8:	4602      	mov	r2, r0
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	1ad3      	subs	r3, r2, r3
 80056ee:	2b02      	cmp	r3, #2
 80056f0:	d901      	bls.n	80056f6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80056f2:	2303      	movs	r3, #3
 80056f4:	e0fd      	b.n	80058f2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056f6:	4b81      	ldr	r3, [pc, #516]	; (80058fc <HAL_RCC_OscConfig+0x4d4>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d0f0      	beq.n	80056e4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	689b      	ldr	r3, [r3, #8]
 8005706:	2b01      	cmp	r3, #1
 8005708:	d106      	bne.n	8005718 <HAL_RCC_OscConfig+0x2f0>
 800570a:	4b7d      	ldr	r3, [pc, #500]	; (8005900 <HAL_RCC_OscConfig+0x4d8>)
 800570c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800570e:	4a7c      	ldr	r2, [pc, #496]	; (8005900 <HAL_RCC_OscConfig+0x4d8>)
 8005710:	f043 0301 	orr.w	r3, r3, #1
 8005714:	6713      	str	r3, [r2, #112]	; 0x70
 8005716:	e01c      	b.n	8005752 <HAL_RCC_OscConfig+0x32a>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	2b05      	cmp	r3, #5
 800571e:	d10c      	bne.n	800573a <HAL_RCC_OscConfig+0x312>
 8005720:	4b77      	ldr	r3, [pc, #476]	; (8005900 <HAL_RCC_OscConfig+0x4d8>)
 8005722:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005724:	4a76      	ldr	r2, [pc, #472]	; (8005900 <HAL_RCC_OscConfig+0x4d8>)
 8005726:	f043 0304 	orr.w	r3, r3, #4
 800572a:	6713      	str	r3, [r2, #112]	; 0x70
 800572c:	4b74      	ldr	r3, [pc, #464]	; (8005900 <HAL_RCC_OscConfig+0x4d8>)
 800572e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005730:	4a73      	ldr	r2, [pc, #460]	; (8005900 <HAL_RCC_OscConfig+0x4d8>)
 8005732:	f043 0301 	orr.w	r3, r3, #1
 8005736:	6713      	str	r3, [r2, #112]	; 0x70
 8005738:	e00b      	b.n	8005752 <HAL_RCC_OscConfig+0x32a>
 800573a:	4b71      	ldr	r3, [pc, #452]	; (8005900 <HAL_RCC_OscConfig+0x4d8>)
 800573c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800573e:	4a70      	ldr	r2, [pc, #448]	; (8005900 <HAL_RCC_OscConfig+0x4d8>)
 8005740:	f023 0301 	bic.w	r3, r3, #1
 8005744:	6713      	str	r3, [r2, #112]	; 0x70
 8005746:	4b6e      	ldr	r3, [pc, #440]	; (8005900 <HAL_RCC_OscConfig+0x4d8>)
 8005748:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800574a:	4a6d      	ldr	r2, [pc, #436]	; (8005900 <HAL_RCC_OscConfig+0x4d8>)
 800574c:	f023 0304 	bic.w	r3, r3, #4
 8005750:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	689b      	ldr	r3, [r3, #8]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d015      	beq.n	8005786 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800575a:	f7fd fd53 	bl	8003204 <HAL_GetTick>
 800575e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005760:	e00a      	b.n	8005778 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005762:	f7fd fd4f 	bl	8003204 <HAL_GetTick>
 8005766:	4602      	mov	r2, r0
 8005768:	693b      	ldr	r3, [r7, #16]
 800576a:	1ad3      	subs	r3, r2, r3
 800576c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005770:	4293      	cmp	r3, r2
 8005772:	d901      	bls.n	8005778 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005774:	2303      	movs	r3, #3
 8005776:	e0bc      	b.n	80058f2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005778:	4b61      	ldr	r3, [pc, #388]	; (8005900 <HAL_RCC_OscConfig+0x4d8>)
 800577a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800577c:	f003 0302 	and.w	r3, r3, #2
 8005780:	2b00      	cmp	r3, #0
 8005782:	d0ee      	beq.n	8005762 <HAL_RCC_OscConfig+0x33a>
 8005784:	e014      	b.n	80057b0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005786:	f7fd fd3d 	bl	8003204 <HAL_GetTick>
 800578a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800578c:	e00a      	b.n	80057a4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800578e:	f7fd fd39 	bl	8003204 <HAL_GetTick>
 8005792:	4602      	mov	r2, r0
 8005794:	693b      	ldr	r3, [r7, #16]
 8005796:	1ad3      	subs	r3, r2, r3
 8005798:	f241 3288 	movw	r2, #5000	; 0x1388
 800579c:	4293      	cmp	r3, r2
 800579e:	d901      	bls.n	80057a4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80057a0:	2303      	movs	r3, #3
 80057a2:	e0a6      	b.n	80058f2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057a4:	4b56      	ldr	r3, [pc, #344]	; (8005900 <HAL_RCC_OscConfig+0x4d8>)
 80057a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057a8:	f003 0302 	and.w	r3, r3, #2
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d1ee      	bne.n	800578e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80057b0:	7dfb      	ldrb	r3, [r7, #23]
 80057b2:	2b01      	cmp	r3, #1
 80057b4:	d105      	bne.n	80057c2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057b6:	4b52      	ldr	r3, [pc, #328]	; (8005900 <HAL_RCC_OscConfig+0x4d8>)
 80057b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ba:	4a51      	ldr	r2, [pc, #324]	; (8005900 <HAL_RCC_OscConfig+0x4d8>)
 80057bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80057c0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	699b      	ldr	r3, [r3, #24]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	f000 8092 	beq.w	80058f0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80057cc:	4b4c      	ldr	r3, [pc, #304]	; (8005900 <HAL_RCC_OscConfig+0x4d8>)
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	f003 030c 	and.w	r3, r3, #12
 80057d4:	2b08      	cmp	r3, #8
 80057d6:	d05c      	beq.n	8005892 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	699b      	ldr	r3, [r3, #24]
 80057dc:	2b02      	cmp	r3, #2
 80057de:	d141      	bne.n	8005864 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057e0:	4b48      	ldr	r3, [pc, #288]	; (8005904 <HAL_RCC_OscConfig+0x4dc>)
 80057e2:	2200      	movs	r2, #0
 80057e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057e6:	f7fd fd0d 	bl	8003204 <HAL_GetTick>
 80057ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057ec:	e008      	b.n	8005800 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057ee:	f7fd fd09 	bl	8003204 <HAL_GetTick>
 80057f2:	4602      	mov	r2, r0
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	1ad3      	subs	r3, r2, r3
 80057f8:	2b02      	cmp	r3, #2
 80057fa:	d901      	bls.n	8005800 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80057fc:	2303      	movs	r3, #3
 80057fe:	e078      	b.n	80058f2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005800:	4b3f      	ldr	r3, [pc, #252]	; (8005900 <HAL_RCC_OscConfig+0x4d8>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005808:	2b00      	cmp	r3, #0
 800580a:	d1f0      	bne.n	80057ee <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	69da      	ldr	r2, [r3, #28]
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6a1b      	ldr	r3, [r3, #32]
 8005814:	431a      	orrs	r2, r3
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800581a:	019b      	lsls	r3, r3, #6
 800581c:	431a      	orrs	r2, r3
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005822:	085b      	lsrs	r3, r3, #1
 8005824:	3b01      	subs	r3, #1
 8005826:	041b      	lsls	r3, r3, #16
 8005828:	431a      	orrs	r2, r3
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800582e:	061b      	lsls	r3, r3, #24
 8005830:	4933      	ldr	r1, [pc, #204]	; (8005900 <HAL_RCC_OscConfig+0x4d8>)
 8005832:	4313      	orrs	r3, r2
 8005834:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005836:	4b33      	ldr	r3, [pc, #204]	; (8005904 <HAL_RCC_OscConfig+0x4dc>)
 8005838:	2201      	movs	r2, #1
 800583a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800583c:	f7fd fce2 	bl	8003204 <HAL_GetTick>
 8005840:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005842:	e008      	b.n	8005856 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005844:	f7fd fcde 	bl	8003204 <HAL_GetTick>
 8005848:	4602      	mov	r2, r0
 800584a:	693b      	ldr	r3, [r7, #16]
 800584c:	1ad3      	subs	r3, r2, r3
 800584e:	2b02      	cmp	r3, #2
 8005850:	d901      	bls.n	8005856 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005852:	2303      	movs	r3, #3
 8005854:	e04d      	b.n	80058f2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005856:	4b2a      	ldr	r3, [pc, #168]	; (8005900 <HAL_RCC_OscConfig+0x4d8>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800585e:	2b00      	cmp	r3, #0
 8005860:	d0f0      	beq.n	8005844 <HAL_RCC_OscConfig+0x41c>
 8005862:	e045      	b.n	80058f0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005864:	4b27      	ldr	r3, [pc, #156]	; (8005904 <HAL_RCC_OscConfig+0x4dc>)
 8005866:	2200      	movs	r2, #0
 8005868:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800586a:	f7fd fccb 	bl	8003204 <HAL_GetTick>
 800586e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005870:	e008      	b.n	8005884 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005872:	f7fd fcc7 	bl	8003204 <HAL_GetTick>
 8005876:	4602      	mov	r2, r0
 8005878:	693b      	ldr	r3, [r7, #16]
 800587a:	1ad3      	subs	r3, r2, r3
 800587c:	2b02      	cmp	r3, #2
 800587e:	d901      	bls.n	8005884 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005880:	2303      	movs	r3, #3
 8005882:	e036      	b.n	80058f2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005884:	4b1e      	ldr	r3, [pc, #120]	; (8005900 <HAL_RCC_OscConfig+0x4d8>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800588c:	2b00      	cmp	r3, #0
 800588e:	d1f0      	bne.n	8005872 <HAL_RCC_OscConfig+0x44a>
 8005890:	e02e      	b.n	80058f0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	699b      	ldr	r3, [r3, #24]
 8005896:	2b01      	cmp	r3, #1
 8005898:	d101      	bne.n	800589e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800589a:	2301      	movs	r3, #1
 800589c:	e029      	b.n	80058f2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800589e:	4b18      	ldr	r3, [pc, #96]	; (8005900 <HAL_RCC_OscConfig+0x4d8>)
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	69db      	ldr	r3, [r3, #28]
 80058ae:	429a      	cmp	r2, r3
 80058b0:	d11c      	bne.n	80058ec <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058bc:	429a      	cmp	r2, r3
 80058be:	d115      	bne.n	80058ec <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80058c0:	68fa      	ldr	r2, [r7, #12]
 80058c2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80058c6:	4013      	ands	r3, r2
 80058c8:	687a      	ldr	r2, [r7, #4]
 80058ca:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d10d      	bne.n	80058ec <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80058da:	429a      	cmp	r2, r3
 80058dc:	d106      	bne.n	80058ec <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80058e8:	429a      	cmp	r2, r3
 80058ea:	d001      	beq.n	80058f0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80058ec:	2301      	movs	r3, #1
 80058ee:	e000      	b.n	80058f2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80058f0:	2300      	movs	r3, #0
}
 80058f2:	4618      	mov	r0, r3
 80058f4:	3718      	adds	r7, #24
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bd80      	pop	{r7, pc}
 80058fa:	bf00      	nop
 80058fc:	40007000 	.word	0x40007000
 8005900:	40023800 	.word	0x40023800
 8005904:	42470060 	.word	0x42470060

08005908 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b084      	sub	sp, #16
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
 8005910:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d101      	bne.n	800591c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	e0cc      	b.n	8005ab6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800591c:	4b68      	ldr	r3, [pc, #416]	; (8005ac0 <HAL_RCC_ClockConfig+0x1b8>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f003 030f 	and.w	r3, r3, #15
 8005924:	683a      	ldr	r2, [r7, #0]
 8005926:	429a      	cmp	r2, r3
 8005928:	d90c      	bls.n	8005944 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800592a:	4b65      	ldr	r3, [pc, #404]	; (8005ac0 <HAL_RCC_ClockConfig+0x1b8>)
 800592c:	683a      	ldr	r2, [r7, #0]
 800592e:	b2d2      	uxtb	r2, r2
 8005930:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005932:	4b63      	ldr	r3, [pc, #396]	; (8005ac0 <HAL_RCC_ClockConfig+0x1b8>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f003 030f 	and.w	r3, r3, #15
 800593a:	683a      	ldr	r2, [r7, #0]
 800593c:	429a      	cmp	r2, r3
 800593e:	d001      	beq.n	8005944 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	e0b8      	b.n	8005ab6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f003 0302 	and.w	r3, r3, #2
 800594c:	2b00      	cmp	r3, #0
 800594e:	d020      	beq.n	8005992 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f003 0304 	and.w	r3, r3, #4
 8005958:	2b00      	cmp	r3, #0
 800595a:	d005      	beq.n	8005968 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800595c:	4b59      	ldr	r3, [pc, #356]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 800595e:	689b      	ldr	r3, [r3, #8]
 8005960:	4a58      	ldr	r2, [pc, #352]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 8005962:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005966:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f003 0308 	and.w	r3, r3, #8
 8005970:	2b00      	cmp	r3, #0
 8005972:	d005      	beq.n	8005980 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005974:	4b53      	ldr	r3, [pc, #332]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 8005976:	689b      	ldr	r3, [r3, #8]
 8005978:	4a52      	ldr	r2, [pc, #328]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 800597a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800597e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005980:	4b50      	ldr	r3, [pc, #320]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 8005982:	689b      	ldr	r3, [r3, #8]
 8005984:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	494d      	ldr	r1, [pc, #308]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 800598e:	4313      	orrs	r3, r2
 8005990:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f003 0301 	and.w	r3, r3, #1
 800599a:	2b00      	cmp	r3, #0
 800599c:	d044      	beq.n	8005a28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d107      	bne.n	80059b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059a6:	4b47      	ldr	r3, [pc, #284]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d119      	bne.n	80059e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80059b2:	2301      	movs	r3, #1
 80059b4:	e07f      	b.n	8005ab6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	2b02      	cmp	r3, #2
 80059bc:	d003      	beq.n	80059c6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80059c2:	2b03      	cmp	r3, #3
 80059c4:	d107      	bne.n	80059d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059c6:	4b3f      	ldr	r3, [pc, #252]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d109      	bne.n	80059e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e06f      	b.n	8005ab6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059d6:	4b3b      	ldr	r3, [pc, #236]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f003 0302 	and.w	r3, r3, #2
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d101      	bne.n	80059e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80059e2:	2301      	movs	r3, #1
 80059e4:	e067      	b.n	8005ab6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80059e6:	4b37      	ldr	r3, [pc, #220]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	f023 0203 	bic.w	r2, r3, #3
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	685b      	ldr	r3, [r3, #4]
 80059f2:	4934      	ldr	r1, [pc, #208]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 80059f4:	4313      	orrs	r3, r2
 80059f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80059f8:	f7fd fc04 	bl	8003204 <HAL_GetTick>
 80059fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059fe:	e00a      	b.n	8005a16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a00:	f7fd fc00 	bl	8003204 <HAL_GetTick>
 8005a04:	4602      	mov	r2, r0
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	1ad3      	subs	r3, r2, r3
 8005a0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d901      	bls.n	8005a16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005a12:	2303      	movs	r3, #3
 8005a14:	e04f      	b.n	8005ab6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a16:	4b2b      	ldr	r3, [pc, #172]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	f003 020c 	and.w	r2, r3, #12
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	009b      	lsls	r3, r3, #2
 8005a24:	429a      	cmp	r2, r3
 8005a26:	d1eb      	bne.n	8005a00 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005a28:	4b25      	ldr	r3, [pc, #148]	; (8005ac0 <HAL_RCC_ClockConfig+0x1b8>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f003 030f 	and.w	r3, r3, #15
 8005a30:	683a      	ldr	r2, [r7, #0]
 8005a32:	429a      	cmp	r2, r3
 8005a34:	d20c      	bcs.n	8005a50 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a36:	4b22      	ldr	r3, [pc, #136]	; (8005ac0 <HAL_RCC_ClockConfig+0x1b8>)
 8005a38:	683a      	ldr	r2, [r7, #0]
 8005a3a:	b2d2      	uxtb	r2, r2
 8005a3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a3e:	4b20      	ldr	r3, [pc, #128]	; (8005ac0 <HAL_RCC_ClockConfig+0x1b8>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f003 030f 	and.w	r3, r3, #15
 8005a46:	683a      	ldr	r2, [r7, #0]
 8005a48:	429a      	cmp	r2, r3
 8005a4a:	d001      	beq.n	8005a50 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	e032      	b.n	8005ab6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f003 0304 	and.w	r3, r3, #4
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d008      	beq.n	8005a6e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a5c:	4b19      	ldr	r3, [pc, #100]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	68db      	ldr	r3, [r3, #12]
 8005a68:	4916      	ldr	r1, [pc, #88]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f003 0308 	and.w	r3, r3, #8
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d009      	beq.n	8005a8e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a7a:	4b12      	ldr	r3, [pc, #72]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 8005a7c:	689b      	ldr	r3, [r3, #8]
 8005a7e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	691b      	ldr	r3, [r3, #16]
 8005a86:	00db      	lsls	r3, r3, #3
 8005a88:	490e      	ldr	r1, [pc, #56]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005a8e:	f000 f821 	bl	8005ad4 <HAL_RCC_GetSysClockFreq>
 8005a92:	4601      	mov	r1, r0
 8005a94:	4b0b      	ldr	r3, [pc, #44]	; (8005ac4 <HAL_RCC_ClockConfig+0x1bc>)
 8005a96:	689b      	ldr	r3, [r3, #8]
 8005a98:	091b      	lsrs	r3, r3, #4
 8005a9a:	f003 030f 	and.w	r3, r3, #15
 8005a9e:	4a0a      	ldr	r2, [pc, #40]	; (8005ac8 <HAL_RCC_ClockConfig+0x1c0>)
 8005aa0:	5cd3      	ldrb	r3, [r2, r3]
 8005aa2:	fa21 f303 	lsr.w	r3, r1, r3
 8005aa6:	4a09      	ldr	r2, [pc, #36]	; (8005acc <HAL_RCC_ClockConfig+0x1c4>)
 8005aa8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005aaa:	4b09      	ldr	r3, [pc, #36]	; (8005ad0 <HAL_RCC_ClockConfig+0x1c8>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4618      	mov	r0, r3
 8005ab0:	f7fd fa7c 	bl	8002fac <HAL_InitTick>

  return HAL_OK;
 8005ab4:	2300      	movs	r3, #0
}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	3710      	adds	r7, #16
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}
 8005abe:	bf00      	nop
 8005ac0:	40023c00 	.word	0x40023c00
 8005ac4:	40023800 	.word	0x40023800
 8005ac8:	08009f58 	.word	0x08009f58
 8005acc:	20000004 	.word	0x20000004
 8005ad0:	20000008 	.word	0x20000008

08005ad4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ad4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ad6:	b085      	sub	sp, #20
 8005ad8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005ada:	2300      	movs	r3, #0
 8005adc:	607b      	str	r3, [r7, #4]
 8005ade:	2300      	movs	r3, #0
 8005ae0:	60fb      	str	r3, [r7, #12]
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005aea:	4b63      	ldr	r3, [pc, #396]	; (8005c78 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	f003 030c 	and.w	r3, r3, #12
 8005af2:	2b04      	cmp	r3, #4
 8005af4:	d007      	beq.n	8005b06 <HAL_RCC_GetSysClockFreq+0x32>
 8005af6:	2b08      	cmp	r3, #8
 8005af8:	d008      	beq.n	8005b0c <HAL_RCC_GetSysClockFreq+0x38>
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	f040 80b4 	bne.w	8005c68 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005b00:	4b5e      	ldr	r3, [pc, #376]	; (8005c7c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005b02:	60bb      	str	r3, [r7, #8]
       break;
 8005b04:	e0b3      	b.n	8005c6e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005b06:	4b5e      	ldr	r3, [pc, #376]	; (8005c80 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8005b08:	60bb      	str	r3, [r7, #8]
      break;
 8005b0a:	e0b0      	b.n	8005c6e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005b0c:	4b5a      	ldr	r3, [pc, #360]	; (8005c78 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005b14:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005b16:	4b58      	ldr	r3, [pc, #352]	; (8005c78 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005b18:	685b      	ldr	r3, [r3, #4]
 8005b1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d04a      	beq.n	8005bb8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b22:	4b55      	ldr	r3, [pc, #340]	; (8005c78 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	099b      	lsrs	r3, r3, #6
 8005b28:	f04f 0400 	mov.w	r4, #0
 8005b2c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005b30:	f04f 0200 	mov.w	r2, #0
 8005b34:	ea03 0501 	and.w	r5, r3, r1
 8005b38:	ea04 0602 	and.w	r6, r4, r2
 8005b3c:	4629      	mov	r1, r5
 8005b3e:	4632      	mov	r2, r6
 8005b40:	f04f 0300 	mov.w	r3, #0
 8005b44:	f04f 0400 	mov.w	r4, #0
 8005b48:	0154      	lsls	r4, r2, #5
 8005b4a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005b4e:	014b      	lsls	r3, r1, #5
 8005b50:	4619      	mov	r1, r3
 8005b52:	4622      	mov	r2, r4
 8005b54:	1b49      	subs	r1, r1, r5
 8005b56:	eb62 0206 	sbc.w	r2, r2, r6
 8005b5a:	f04f 0300 	mov.w	r3, #0
 8005b5e:	f04f 0400 	mov.w	r4, #0
 8005b62:	0194      	lsls	r4, r2, #6
 8005b64:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005b68:	018b      	lsls	r3, r1, #6
 8005b6a:	1a5b      	subs	r3, r3, r1
 8005b6c:	eb64 0402 	sbc.w	r4, r4, r2
 8005b70:	f04f 0100 	mov.w	r1, #0
 8005b74:	f04f 0200 	mov.w	r2, #0
 8005b78:	00e2      	lsls	r2, r4, #3
 8005b7a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005b7e:	00d9      	lsls	r1, r3, #3
 8005b80:	460b      	mov	r3, r1
 8005b82:	4614      	mov	r4, r2
 8005b84:	195b      	adds	r3, r3, r5
 8005b86:	eb44 0406 	adc.w	r4, r4, r6
 8005b8a:	f04f 0100 	mov.w	r1, #0
 8005b8e:	f04f 0200 	mov.w	r2, #0
 8005b92:	0262      	lsls	r2, r4, #9
 8005b94:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005b98:	0259      	lsls	r1, r3, #9
 8005b9a:	460b      	mov	r3, r1
 8005b9c:	4614      	mov	r4, r2
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	4621      	mov	r1, r4
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	f04f 0400 	mov.w	r4, #0
 8005ba8:	461a      	mov	r2, r3
 8005baa:	4623      	mov	r3, r4
 8005bac:	f7fa ff3e 	bl	8000a2c <__aeabi_uldivmod>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	460c      	mov	r4, r1
 8005bb4:	60fb      	str	r3, [r7, #12]
 8005bb6:	e049      	b.n	8005c4c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005bb8:	4b2f      	ldr	r3, [pc, #188]	; (8005c78 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	099b      	lsrs	r3, r3, #6
 8005bbe:	f04f 0400 	mov.w	r4, #0
 8005bc2:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005bc6:	f04f 0200 	mov.w	r2, #0
 8005bca:	ea03 0501 	and.w	r5, r3, r1
 8005bce:	ea04 0602 	and.w	r6, r4, r2
 8005bd2:	4629      	mov	r1, r5
 8005bd4:	4632      	mov	r2, r6
 8005bd6:	f04f 0300 	mov.w	r3, #0
 8005bda:	f04f 0400 	mov.w	r4, #0
 8005bde:	0154      	lsls	r4, r2, #5
 8005be0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005be4:	014b      	lsls	r3, r1, #5
 8005be6:	4619      	mov	r1, r3
 8005be8:	4622      	mov	r2, r4
 8005bea:	1b49      	subs	r1, r1, r5
 8005bec:	eb62 0206 	sbc.w	r2, r2, r6
 8005bf0:	f04f 0300 	mov.w	r3, #0
 8005bf4:	f04f 0400 	mov.w	r4, #0
 8005bf8:	0194      	lsls	r4, r2, #6
 8005bfa:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005bfe:	018b      	lsls	r3, r1, #6
 8005c00:	1a5b      	subs	r3, r3, r1
 8005c02:	eb64 0402 	sbc.w	r4, r4, r2
 8005c06:	f04f 0100 	mov.w	r1, #0
 8005c0a:	f04f 0200 	mov.w	r2, #0
 8005c0e:	00e2      	lsls	r2, r4, #3
 8005c10:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005c14:	00d9      	lsls	r1, r3, #3
 8005c16:	460b      	mov	r3, r1
 8005c18:	4614      	mov	r4, r2
 8005c1a:	195b      	adds	r3, r3, r5
 8005c1c:	eb44 0406 	adc.w	r4, r4, r6
 8005c20:	f04f 0100 	mov.w	r1, #0
 8005c24:	f04f 0200 	mov.w	r2, #0
 8005c28:	02a2      	lsls	r2, r4, #10
 8005c2a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005c2e:	0299      	lsls	r1, r3, #10
 8005c30:	460b      	mov	r3, r1
 8005c32:	4614      	mov	r4, r2
 8005c34:	4618      	mov	r0, r3
 8005c36:	4621      	mov	r1, r4
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	f04f 0400 	mov.w	r4, #0
 8005c3e:	461a      	mov	r2, r3
 8005c40:	4623      	mov	r3, r4
 8005c42:	f7fa fef3 	bl	8000a2c <__aeabi_uldivmod>
 8005c46:	4603      	mov	r3, r0
 8005c48:	460c      	mov	r4, r1
 8005c4a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005c4c:	4b0a      	ldr	r3, [pc, #40]	; (8005c78 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005c4e:	685b      	ldr	r3, [r3, #4]
 8005c50:	0c1b      	lsrs	r3, r3, #16
 8005c52:	f003 0303 	and.w	r3, r3, #3
 8005c56:	3301      	adds	r3, #1
 8005c58:	005b      	lsls	r3, r3, #1
 8005c5a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005c5c:	68fa      	ldr	r2, [r7, #12]
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c64:	60bb      	str	r3, [r7, #8]
      break;
 8005c66:	e002      	b.n	8005c6e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005c68:	4b04      	ldr	r3, [pc, #16]	; (8005c7c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005c6a:	60bb      	str	r3, [r7, #8]
      break;
 8005c6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c6e:	68bb      	ldr	r3, [r7, #8]
}
 8005c70:	4618      	mov	r0, r3
 8005c72:	3714      	adds	r7, #20
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c78:	40023800 	.word	0x40023800
 8005c7c:	00f42400 	.word	0x00f42400
 8005c80:	007a1200 	.word	0x007a1200

08005c84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c84:	b480      	push	{r7}
 8005c86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c88:	4b03      	ldr	r3, [pc, #12]	; (8005c98 <HAL_RCC_GetHCLKFreq+0x14>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
}
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c94:	4770      	bx	lr
 8005c96:	bf00      	nop
 8005c98:	20000004 	.word	0x20000004

08005c9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005ca0:	f7ff fff0 	bl	8005c84 <HAL_RCC_GetHCLKFreq>
 8005ca4:	4601      	mov	r1, r0
 8005ca6:	4b05      	ldr	r3, [pc, #20]	; (8005cbc <HAL_RCC_GetPCLK1Freq+0x20>)
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	0a9b      	lsrs	r3, r3, #10
 8005cac:	f003 0307 	and.w	r3, r3, #7
 8005cb0:	4a03      	ldr	r2, [pc, #12]	; (8005cc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005cb2:	5cd3      	ldrb	r3, [r2, r3]
 8005cb4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	bd80      	pop	{r7, pc}
 8005cbc:	40023800 	.word	0x40023800
 8005cc0:	08009f68 	.word	0x08009f68

08005cc4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005cc8:	f7ff ffdc 	bl	8005c84 <HAL_RCC_GetHCLKFreq>
 8005ccc:	4601      	mov	r1, r0
 8005cce:	4b05      	ldr	r3, [pc, #20]	; (8005ce4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	0b5b      	lsrs	r3, r3, #13
 8005cd4:	f003 0307 	and.w	r3, r3, #7
 8005cd8:	4a03      	ldr	r2, [pc, #12]	; (8005ce8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005cda:	5cd3      	ldrb	r3, [r2, r3]
 8005cdc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	bd80      	pop	{r7, pc}
 8005ce4:	40023800 	.word	0x40023800
 8005ce8:	08009f68 	.word	0x08009f68

08005cec <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b083      	sub	sp, #12
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
 8005cf4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	220f      	movs	r2, #15
 8005cfa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005cfc:	4b12      	ldr	r3, [pc, #72]	; (8005d48 <HAL_RCC_GetClockConfig+0x5c>)
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	f003 0203 	and.w	r2, r3, #3
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005d08:	4b0f      	ldr	r3, [pc, #60]	; (8005d48 <HAL_RCC_GetClockConfig+0x5c>)
 8005d0a:	689b      	ldr	r3, [r3, #8]
 8005d0c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005d14:	4b0c      	ldr	r3, [pc, #48]	; (8005d48 <HAL_RCC_GetClockConfig+0x5c>)
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005d20:	4b09      	ldr	r3, [pc, #36]	; (8005d48 <HAL_RCC_GetClockConfig+0x5c>)
 8005d22:	689b      	ldr	r3, [r3, #8]
 8005d24:	08db      	lsrs	r3, r3, #3
 8005d26:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005d2e:	4b07      	ldr	r3, [pc, #28]	; (8005d4c <HAL_RCC_GetClockConfig+0x60>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f003 020f 	and.w	r2, r3, #15
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	601a      	str	r2, [r3, #0]
}
 8005d3a:	bf00      	nop
 8005d3c:	370c      	adds	r7, #12
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d44:	4770      	bx	lr
 8005d46:	bf00      	nop
 8005d48:	40023800 	.word	0x40023800
 8005d4c:	40023c00 	.word	0x40023c00

08005d50 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b086      	sub	sp, #24
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f003 0301 	and.w	r3, r3, #1
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d10b      	bne.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d105      	bne.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d075      	beq.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005d84:	4bad      	ldr	r3, [pc, #692]	; (800603c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8005d86:	2200      	movs	r2, #0
 8005d88:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005d8a:	f7fd fa3b 	bl	8003204 <HAL_GetTick>
 8005d8e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005d90:	e008      	b.n	8005da4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005d92:	f7fd fa37 	bl	8003204 <HAL_GetTick>
 8005d96:	4602      	mov	r2, r0
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	1ad3      	subs	r3, r2, r3
 8005d9c:	2b02      	cmp	r3, #2
 8005d9e:	d901      	bls.n	8005da4 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005da0:	2303      	movs	r3, #3
 8005da2:	e18b      	b.n	80060bc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005da4:	4ba6      	ldr	r3, [pc, #664]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d1f0      	bne.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f003 0301 	and.w	r3, r3, #1
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d009      	beq.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	019a      	lsls	r2, r3, #6
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	689b      	ldr	r3, [r3, #8]
 8005dc6:	071b      	lsls	r3, r3, #28
 8005dc8:	499d      	ldr	r1, [pc, #628]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f003 0302 	and.w	r3, r3, #2
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d01f      	beq.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005ddc:	4b98      	ldr	r3, [pc, #608]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005dde:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005de2:	0f1b      	lsrs	r3, r3, #28
 8005de4:	f003 0307 	and.w	r3, r3, #7
 8005de8:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	019a      	lsls	r2, r3, #6
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	061b      	lsls	r3, r3, #24
 8005df6:	431a      	orrs	r2, r3
 8005df8:	693b      	ldr	r3, [r7, #16]
 8005dfa:	071b      	lsls	r3, r3, #28
 8005dfc:	4990      	ldr	r1, [pc, #576]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005dfe:	4313      	orrs	r3, r2
 8005e00:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005e04:	4b8e      	ldr	r3, [pc, #568]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005e06:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005e0a:	f023 021f 	bic.w	r2, r3, #31
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	69db      	ldr	r3, [r3, #28]
 8005e12:	3b01      	subs	r3, #1
 8005e14:	498a      	ldr	r1, [pc, #552]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005e16:	4313      	orrs	r3, r2
 8005e18:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d00d      	beq.n	8005e44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	685b      	ldr	r3, [r3, #4]
 8005e2c:	019a      	lsls	r2, r3, #6
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	68db      	ldr	r3, [r3, #12]
 8005e32:	061b      	lsls	r3, r3, #24
 8005e34:	431a      	orrs	r2, r3
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	689b      	ldr	r3, [r3, #8]
 8005e3a:	071b      	lsls	r3, r3, #28
 8005e3c:	4980      	ldr	r1, [pc, #512]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005e44:	4b7d      	ldr	r3, [pc, #500]	; (800603c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8005e46:	2201      	movs	r2, #1
 8005e48:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005e4a:	f7fd f9db 	bl	8003204 <HAL_GetTick>
 8005e4e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005e50:	e008      	b.n	8005e64 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005e52:	f7fd f9d7 	bl	8003204 <HAL_GetTick>
 8005e56:	4602      	mov	r2, r0
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	1ad3      	subs	r3, r2, r3
 8005e5c:	2b02      	cmp	r3, #2
 8005e5e:	d901      	bls.n	8005e64 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005e60:	2303      	movs	r3, #3
 8005e62:	e12b      	b.n	80060bc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005e64:	4b76      	ldr	r3, [pc, #472]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d0f0      	beq.n	8005e52 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f003 0304 	and.w	r3, r3, #4
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d105      	bne.n	8005e88 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d079      	beq.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005e88:	4b6e      	ldr	r3, [pc, #440]	; (8006044 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005e8e:	f7fd f9b9 	bl	8003204 <HAL_GetTick>
 8005e92:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005e94:	e008      	b.n	8005ea8 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005e96:	f7fd f9b5 	bl	8003204 <HAL_GetTick>
 8005e9a:	4602      	mov	r2, r0
 8005e9c:	697b      	ldr	r3, [r7, #20]
 8005e9e:	1ad3      	subs	r3, r2, r3
 8005ea0:	2b02      	cmp	r3, #2
 8005ea2:	d901      	bls.n	8005ea8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ea4:	2303      	movs	r3, #3
 8005ea6:	e109      	b.n	80060bc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005ea8:	4b65      	ldr	r3, [pc, #404]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005eb0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005eb4:	d0ef      	beq.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f003 0304 	and.w	r3, r3, #4
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d020      	beq.n	8005f04 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005ec2:	4b5f      	ldr	r3, [pc, #380]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005ec4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ec8:	0f1b      	lsrs	r3, r3, #28
 8005eca:	f003 0307 	and.w	r3, r3, #7
 8005ece:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	691b      	ldr	r3, [r3, #16]
 8005ed4:	019a      	lsls	r2, r3, #6
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	695b      	ldr	r3, [r3, #20]
 8005eda:	061b      	lsls	r3, r3, #24
 8005edc:	431a      	orrs	r2, r3
 8005ede:	693b      	ldr	r3, [r7, #16]
 8005ee0:	071b      	lsls	r3, r3, #28
 8005ee2:	4957      	ldr	r1, [pc, #348]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005eea:	4b55      	ldr	r3, [pc, #340]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005eec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ef0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6a1b      	ldr	r3, [r3, #32]
 8005ef8:	3b01      	subs	r3, #1
 8005efa:	021b      	lsls	r3, r3, #8
 8005efc:	4950      	ldr	r1, [pc, #320]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005efe:	4313      	orrs	r3, r2
 8005f00:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f003 0308 	and.w	r3, r3, #8
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d01e      	beq.n	8005f4e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005f10:	4b4b      	ldr	r3, [pc, #300]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005f12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f16:	0e1b      	lsrs	r3, r3, #24
 8005f18:	f003 030f 	and.w	r3, r3, #15
 8005f1c:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	691b      	ldr	r3, [r3, #16]
 8005f22:	019a      	lsls	r2, r3, #6
 8005f24:	693b      	ldr	r3, [r7, #16]
 8005f26:	061b      	lsls	r3, r3, #24
 8005f28:	431a      	orrs	r2, r3
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	699b      	ldr	r3, [r3, #24]
 8005f2e:	071b      	lsls	r3, r3, #28
 8005f30:	4943      	ldr	r1, [pc, #268]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005f32:	4313      	orrs	r3, r2
 8005f34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005f38:	4b41      	ldr	r3, [pc, #260]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005f3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005f3e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f46:	493e      	ldr	r1, [pc, #248]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005f4e:	4b3d      	ldr	r3, [pc, #244]	; (8006044 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005f50:	2201      	movs	r2, #1
 8005f52:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005f54:	f7fd f956 	bl	8003204 <HAL_GetTick>
 8005f58:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005f5a:	e008      	b.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005f5c:	f7fd f952 	bl	8003204 <HAL_GetTick>
 8005f60:	4602      	mov	r2, r0
 8005f62:	697b      	ldr	r3, [r7, #20]
 8005f64:	1ad3      	subs	r3, r2, r3
 8005f66:	2b02      	cmp	r3, #2
 8005f68:	d901      	bls.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005f6a:	2303      	movs	r3, #3
 8005f6c:	e0a6      	b.n	80060bc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005f6e:	4b34      	ldr	r3, [pc, #208]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005f76:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005f7a:	d1ef      	bne.n	8005f5c <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f003 0320 	and.w	r3, r3, #32
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	f000 808d 	beq.w	80060a4 <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	60fb      	str	r3, [r7, #12]
 8005f8e:	4b2c      	ldr	r3, [pc, #176]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f92:	4a2b      	ldr	r2, [pc, #172]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005f94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f98:	6413      	str	r3, [r2, #64]	; 0x40
 8005f9a:	4b29      	ldr	r3, [pc, #164]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fa2:	60fb      	str	r3, [r7, #12]
 8005fa4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005fa6:	4b28      	ldr	r3, [pc, #160]	; (8006048 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4a27      	ldr	r2, [pc, #156]	; (8006048 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8005fac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005fb0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005fb2:	f7fd f927 	bl	8003204 <HAL_GetTick>
 8005fb6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005fb8:	e008      	b.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005fba:	f7fd f923 	bl	8003204 <HAL_GetTick>
 8005fbe:	4602      	mov	r2, r0
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	1ad3      	subs	r3, r2, r3
 8005fc4:	2b02      	cmp	r3, #2
 8005fc6:	d901      	bls.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 8005fc8:	2303      	movs	r3, #3
 8005fca:	e077      	b.n	80060bc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005fcc:	4b1e      	ldr	r3, [pc, #120]	; (8006048 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d0f0      	beq.n	8005fba <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005fd8:	4b19      	ldr	r3, [pc, #100]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005fda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fdc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005fe0:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005fe2:	693b      	ldr	r3, [r7, #16]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d039      	beq.n	800605c <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ff0:	693a      	ldr	r2, [r7, #16]
 8005ff2:	429a      	cmp	r2, r3
 8005ff4:	d032      	beq.n	800605c <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005ff6:	4b12      	ldr	r3, [pc, #72]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8005ff8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ffa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ffe:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006000:	4b12      	ldr	r3, [pc, #72]	; (800604c <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006002:	2201      	movs	r2, #1
 8006004:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006006:	4b11      	ldr	r3, [pc, #68]	; (800604c <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006008:	2200      	movs	r2, #0
 800600a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800600c:	4a0c      	ldr	r2, [pc, #48]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800600e:	693b      	ldr	r3, [r7, #16]
 8006010:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006012:	4b0b      	ldr	r3, [pc, #44]	; (8006040 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006014:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006016:	f003 0301 	and.w	r3, r3, #1
 800601a:	2b01      	cmp	r3, #1
 800601c:	d11e      	bne.n	800605c <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800601e:	f7fd f8f1 	bl	8003204 <HAL_GetTick>
 8006022:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006024:	e014      	b.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006026:	f7fd f8ed 	bl	8003204 <HAL_GetTick>
 800602a:	4602      	mov	r2, r0
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	1ad3      	subs	r3, r2, r3
 8006030:	f241 3288 	movw	r2, #5000	; 0x1388
 8006034:	4293      	cmp	r3, r2
 8006036:	d90b      	bls.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 8006038:	2303      	movs	r3, #3
 800603a:	e03f      	b.n	80060bc <HAL_RCCEx_PeriphCLKConfig+0x36c>
 800603c:	42470068 	.word	0x42470068
 8006040:	40023800 	.word	0x40023800
 8006044:	42470070 	.word	0x42470070
 8006048:	40007000 	.word	0x40007000
 800604c:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006050:	4b1c      	ldr	r3, [pc, #112]	; (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006052:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006054:	f003 0302 	and.w	r3, r3, #2
 8006058:	2b00      	cmp	r3, #0
 800605a:	d0e4      	beq.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006060:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006064:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006068:	d10d      	bne.n	8006086 <HAL_RCCEx_PeriphCLKConfig+0x336>
 800606a:	4b16      	ldr	r3, [pc, #88]	; (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006076:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800607a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800607e:	4911      	ldr	r1, [pc, #68]	; (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006080:	4313      	orrs	r3, r2
 8006082:	608b      	str	r3, [r1, #8]
 8006084:	e005      	b.n	8006092 <HAL_RCCEx_PeriphCLKConfig+0x342>
 8006086:	4b0f      	ldr	r3, [pc, #60]	; (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	4a0e      	ldr	r2, [pc, #56]	; (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800608c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006090:	6093      	str	r3, [r2, #8]
 8006092:	4b0c      	ldr	r3, [pc, #48]	; (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006094:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800609a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800609e:	4909      	ldr	r1, [pc, #36]	; (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80060a0:	4313      	orrs	r3, r2
 80060a2:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f003 0310 	and.w	r3, r3, #16
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d004      	beq.n	80060ba <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 80060b6:	4b04      	ldr	r3, [pc, #16]	; (80060c8 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80060b8:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80060ba:	2300      	movs	r3, #0
}
 80060bc:	4618      	mov	r0, r3
 80060be:	3718      	adds	r7, #24
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}
 80060c4:	40023800 	.word	0x40023800
 80060c8:	424711e0 	.word	0x424711e0

080060cc <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b082      	sub	sp, #8
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
 80060d4:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d101      	bne.n	80060e0 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80060dc:	2301      	movs	r3, #1
 80060de:	e025      	b.n	800612c <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80060e6:	b2db      	uxtb	r3, r3
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d106      	bne.n	80060fa <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2200      	movs	r2, #0
 80060f0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	f7fc ff4f 	bl	8002f98 <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2202      	movs	r2, #2
 80060fe:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681a      	ldr	r2, [r3, #0]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	3304      	adds	r3, #4
 800610a:	4619      	mov	r1, r3
 800610c:	4610      	mov	r0, r2
 800610e:	f001 fc1b 	bl	8007948 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6818      	ldr	r0, [r3, #0]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	461a      	mov	r2, r3
 800611c:	6839      	ldr	r1, [r7, #0]
 800611e:	f001 fc86 	bl	8007a2e <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2201      	movs	r2, #1
 8006126:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 800612a:	2300      	movs	r3, #0
}
 800612c:	4618      	mov	r0, r3
 800612e:	3708      	adds	r7, #8
 8006130:	46bd      	mov	sp, r7
 8006132:	bd80      	pop	{r7, pc}

08006134 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b082      	sub	sp, #8
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d101      	bne.n	8006146 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006142:	2301      	movs	r3, #1
 8006144:	e056      	b.n	80061f4 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2200      	movs	r2, #0
 800614a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006152:	b2db      	uxtb	r3, r3
 8006154:	2b00      	cmp	r3, #0
 8006156:	d106      	bne.n	8006166 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2200      	movs	r2, #0
 800615c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006160:	6878      	ldr	r0, [r7, #4]
 8006162:	f7fc fda3 	bl	8002cac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2202      	movs	r2, #2
 800616a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	681a      	ldr	r2, [r3, #0]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800617c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	685a      	ldr	r2, [r3, #4]
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	689b      	ldr	r3, [r3, #8]
 8006186:	431a      	orrs	r2, r3
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	68db      	ldr	r3, [r3, #12]
 800618c:	431a      	orrs	r2, r3
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	691b      	ldr	r3, [r3, #16]
 8006192:	431a      	orrs	r2, r3
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	695b      	ldr	r3, [r3, #20]
 8006198:	431a      	orrs	r2, r3
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	699b      	ldr	r3, [r3, #24]
 800619e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80061a2:	431a      	orrs	r2, r3
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	69db      	ldr	r3, [r3, #28]
 80061a8:	431a      	orrs	r2, r3
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6a1b      	ldr	r3, [r3, #32]
 80061ae:	ea42 0103 	orr.w	r1, r2, r3
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	430a      	orrs	r2, r1
 80061bc:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	699b      	ldr	r3, [r3, #24]
 80061c2:	0c1b      	lsrs	r3, r3, #16
 80061c4:	f003 0104 	and.w	r1, r3, #4
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	430a      	orrs	r2, r1
 80061d2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	69da      	ldr	r2, [r3, #28]
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80061e2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2200      	movs	r2, #0
 80061e8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2201      	movs	r2, #1
 80061ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80061f2:	2300      	movs	r3, #0
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3708      	adds	r7, #8
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}

080061fc <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b082      	sub	sp, #8
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d101      	bne.n	800620e <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800620a:	2301      	movs	r3, #1
 800620c:	e01a      	b.n	8006244 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2202      	movs	r2, #2
 8006212:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	681a      	ldr	r2, [r3, #0]
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006224:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8006226:	6878      	ldr	r0, [r7, #4]
 8006228:	f7fc fd88 	bl	8002d3c <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2200      	movs	r2, #0
 8006230:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2200      	movs	r2, #0
 8006236:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2200      	movs	r2, #0
 800623e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8006242:	2300      	movs	r3, #0
}
 8006244:	4618      	mov	r0, r3
 8006246:	3708      	adds	r7, #8
 8006248:	46bd      	mov	sp, r7
 800624a:	bd80      	pop	{r7, pc}

0800624c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b088      	sub	sp, #32
 8006250:	af00      	add	r7, sp, #0
 8006252:	60f8      	str	r0, [r7, #12]
 8006254:	60b9      	str	r1, [r7, #8]
 8006256:	603b      	str	r3, [r7, #0]
 8006258:	4613      	mov	r3, r2
 800625a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800625c:	2300      	movs	r3, #0
 800625e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006266:	2b01      	cmp	r3, #1
 8006268:	d101      	bne.n	800626e <HAL_SPI_Transmit+0x22>
 800626a:	2302      	movs	r3, #2
 800626c:	e11e      	b.n	80064ac <HAL_SPI_Transmit+0x260>
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	2201      	movs	r2, #1
 8006272:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006276:	f7fc ffc5 	bl	8003204 <HAL_GetTick>
 800627a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800627c:	88fb      	ldrh	r3, [r7, #6]
 800627e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006286:	b2db      	uxtb	r3, r3
 8006288:	2b01      	cmp	r3, #1
 800628a:	d002      	beq.n	8006292 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800628c:	2302      	movs	r3, #2
 800628e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006290:	e103      	b.n	800649a <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d002      	beq.n	800629e <HAL_SPI_Transmit+0x52>
 8006298:	88fb      	ldrh	r3, [r7, #6]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d102      	bne.n	80062a4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800629e:	2301      	movs	r3, #1
 80062a0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80062a2:	e0fa      	b.n	800649a <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	2203      	movs	r2, #3
 80062a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	2200      	movs	r2, #0
 80062b0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	68ba      	ldr	r2, [r7, #8]
 80062b6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	88fa      	ldrh	r2, [r7, #6]
 80062bc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	88fa      	ldrh	r2, [r7, #6]
 80062c2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	2200      	movs	r2, #0
 80062c8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	2200      	movs	r2, #0
 80062ce:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2200      	movs	r2, #0
 80062d4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	2200      	movs	r2, #0
 80062da:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	2200      	movs	r2, #0
 80062e0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	689b      	ldr	r3, [r3, #8]
 80062e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80062ea:	d107      	bne.n	80062fc <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	681a      	ldr	r2, [r3, #0]
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80062fa:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006306:	2b40      	cmp	r3, #64	; 0x40
 8006308:	d007      	beq.n	800631a <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	681a      	ldr	r2, [r3, #0]
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006318:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	68db      	ldr	r3, [r3, #12]
 800631e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006322:	d14b      	bne.n	80063bc <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	685b      	ldr	r3, [r3, #4]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d002      	beq.n	8006332 <HAL_SPI_Transmit+0xe6>
 800632c:	8afb      	ldrh	r3, [r7, #22]
 800632e:	2b01      	cmp	r3, #1
 8006330:	d13e      	bne.n	80063b0 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006336:	881a      	ldrh	r2, [r3, #0]
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006342:	1c9a      	adds	r2, r3, #2
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800634c:	b29b      	uxth	r3, r3
 800634e:	3b01      	subs	r3, #1
 8006350:	b29a      	uxth	r2, r3
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006356:	e02b      	b.n	80063b0 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	689b      	ldr	r3, [r3, #8]
 800635e:	f003 0302 	and.w	r3, r3, #2
 8006362:	2b02      	cmp	r3, #2
 8006364:	d112      	bne.n	800638c <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800636a:	881a      	ldrh	r2, [r3, #0]
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006376:	1c9a      	adds	r2, r3, #2
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006380:	b29b      	uxth	r3, r3
 8006382:	3b01      	subs	r3, #1
 8006384:	b29a      	uxth	r2, r3
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	86da      	strh	r2, [r3, #54]	; 0x36
 800638a:	e011      	b.n	80063b0 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800638c:	f7fc ff3a 	bl	8003204 <HAL_GetTick>
 8006390:	4602      	mov	r2, r0
 8006392:	69bb      	ldr	r3, [r7, #24]
 8006394:	1ad3      	subs	r3, r2, r3
 8006396:	683a      	ldr	r2, [r7, #0]
 8006398:	429a      	cmp	r2, r3
 800639a:	d803      	bhi.n	80063a4 <HAL_SPI_Transmit+0x158>
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063a2:	d102      	bne.n	80063aa <HAL_SPI_Transmit+0x15e>
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d102      	bne.n	80063b0 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 80063aa:	2303      	movs	r3, #3
 80063ac:	77fb      	strb	r3, [r7, #31]
          goto error;
 80063ae:	e074      	b.n	800649a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80063b4:	b29b      	uxth	r3, r3
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d1ce      	bne.n	8006358 <HAL_SPI_Transmit+0x10c>
 80063ba:	e04c      	b.n	8006456 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	685b      	ldr	r3, [r3, #4]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d002      	beq.n	80063ca <HAL_SPI_Transmit+0x17e>
 80063c4:	8afb      	ldrh	r3, [r7, #22]
 80063c6:	2b01      	cmp	r3, #1
 80063c8:	d140      	bne.n	800644c <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	330c      	adds	r3, #12
 80063d4:	7812      	ldrb	r2, [r2, #0]
 80063d6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063dc:	1c5a      	adds	r2, r3, #1
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80063e6:	b29b      	uxth	r3, r3
 80063e8:	3b01      	subs	r3, #1
 80063ea:	b29a      	uxth	r2, r3
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80063f0:	e02c      	b.n	800644c <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	689b      	ldr	r3, [r3, #8]
 80063f8:	f003 0302 	and.w	r3, r3, #2
 80063fc:	2b02      	cmp	r3, #2
 80063fe:	d113      	bne.n	8006428 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	330c      	adds	r3, #12
 800640a:	7812      	ldrb	r2, [r2, #0]
 800640c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006412:	1c5a      	adds	r2, r3, #1
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800641c:	b29b      	uxth	r3, r3
 800641e:	3b01      	subs	r3, #1
 8006420:	b29a      	uxth	r2, r3
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	86da      	strh	r2, [r3, #54]	; 0x36
 8006426:	e011      	b.n	800644c <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006428:	f7fc feec 	bl	8003204 <HAL_GetTick>
 800642c:	4602      	mov	r2, r0
 800642e:	69bb      	ldr	r3, [r7, #24]
 8006430:	1ad3      	subs	r3, r2, r3
 8006432:	683a      	ldr	r2, [r7, #0]
 8006434:	429a      	cmp	r2, r3
 8006436:	d803      	bhi.n	8006440 <HAL_SPI_Transmit+0x1f4>
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800643e:	d102      	bne.n	8006446 <HAL_SPI_Transmit+0x1fa>
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d102      	bne.n	800644c <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8006446:	2303      	movs	r3, #3
 8006448:	77fb      	strb	r3, [r7, #31]
          goto error;
 800644a:	e026      	b.n	800649a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006450:	b29b      	uxth	r3, r3
 8006452:	2b00      	cmp	r3, #0
 8006454:	d1cd      	bne.n	80063f2 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006456:	69ba      	ldr	r2, [r7, #24]
 8006458:	6839      	ldr	r1, [r7, #0]
 800645a:	68f8      	ldr	r0, [r7, #12]
 800645c:	f000 fa44 	bl	80068e8 <SPI_EndRxTxTransaction>
 8006460:	4603      	mov	r3, r0
 8006462:	2b00      	cmp	r3, #0
 8006464:	d002      	beq.n	800646c <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	2220      	movs	r2, #32
 800646a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	689b      	ldr	r3, [r3, #8]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d10a      	bne.n	800648a <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006474:	2300      	movs	r3, #0
 8006476:	613b      	str	r3, [r7, #16]
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	68db      	ldr	r3, [r3, #12]
 800647e:	613b      	str	r3, [r7, #16]
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	689b      	ldr	r3, [r3, #8]
 8006486:	613b      	str	r3, [r7, #16]
 8006488:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800648e:	2b00      	cmp	r3, #0
 8006490:	d002      	beq.n	8006498 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8006492:	2301      	movs	r3, #1
 8006494:	77fb      	strb	r3, [r7, #31]
 8006496:	e000      	b.n	800649a <HAL_SPI_Transmit+0x24e>
  }

error:
 8006498:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2201      	movs	r2, #1
 800649e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	2200      	movs	r2, #0
 80064a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80064aa:	7ffb      	ldrb	r3, [r7, #31]
}
 80064ac:	4618      	mov	r0, r3
 80064ae:	3720      	adds	r7, #32
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bd80      	pop	{r7, pc}

080064b4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b08c      	sub	sp, #48	; 0x30
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	60f8      	str	r0, [r7, #12]
 80064bc:	60b9      	str	r1, [r7, #8]
 80064be:	607a      	str	r2, [r7, #4]
 80064c0:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80064c2:	2301      	movs	r3, #1
 80064c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80064c6:	2300      	movs	r3, #0
 80064c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80064d2:	2b01      	cmp	r3, #1
 80064d4:	d101      	bne.n	80064da <HAL_SPI_TransmitReceive+0x26>
 80064d6:	2302      	movs	r3, #2
 80064d8:	e18a      	b.n	80067f0 <HAL_SPI_TransmitReceive+0x33c>
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2201      	movs	r2, #1
 80064de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80064e2:	f7fc fe8f 	bl	8003204 <HAL_GetTick>
 80064e6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80064ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80064f8:	887b      	ldrh	r3, [r7, #2]
 80064fa:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80064fc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006500:	2b01      	cmp	r3, #1
 8006502:	d00f      	beq.n	8006524 <HAL_SPI_TransmitReceive+0x70>
 8006504:	69fb      	ldr	r3, [r7, #28]
 8006506:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800650a:	d107      	bne.n	800651c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	689b      	ldr	r3, [r3, #8]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d103      	bne.n	800651c <HAL_SPI_TransmitReceive+0x68>
 8006514:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006518:	2b04      	cmp	r3, #4
 800651a:	d003      	beq.n	8006524 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800651c:	2302      	movs	r3, #2
 800651e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006522:	e15b      	b.n	80067dc <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d005      	beq.n	8006536 <HAL_SPI_TransmitReceive+0x82>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d002      	beq.n	8006536 <HAL_SPI_TransmitReceive+0x82>
 8006530:	887b      	ldrh	r3, [r7, #2]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d103      	bne.n	800653e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006536:	2301      	movs	r3, #1
 8006538:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800653c:	e14e      	b.n	80067dc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006544:	b2db      	uxtb	r3, r3
 8006546:	2b04      	cmp	r3, #4
 8006548:	d003      	beq.n	8006552 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	2205      	movs	r2, #5
 800654e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2200      	movs	r2, #0
 8006556:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	687a      	ldr	r2, [r7, #4]
 800655c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	887a      	ldrh	r2, [r7, #2]
 8006562:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	887a      	ldrh	r2, [r7, #2]
 8006568:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	68ba      	ldr	r2, [r7, #8]
 800656e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	887a      	ldrh	r2, [r7, #2]
 8006574:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	887a      	ldrh	r2, [r7, #2]
 800657a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2200      	movs	r2, #0
 8006580:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2200      	movs	r2, #0
 8006586:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006592:	2b40      	cmp	r3, #64	; 0x40
 8006594:	d007      	beq.n	80065a6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	681a      	ldr	r2, [r3, #0]
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80065a4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	68db      	ldr	r3, [r3, #12]
 80065aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80065ae:	d178      	bne.n	80066a2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	685b      	ldr	r3, [r3, #4]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d002      	beq.n	80065be <HAL_SPI_TransmitReceive+0x10a>
 80065b8:	8b7b      	ldrh	r3, [r7, #26]
 80065ba:	2b01      	cmp	r3, #1
 80065bc:	d166      	bne.n	800668c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065c2:	881a      	ldrh	r2, [r3, #0]
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065ce:	1c9a      	adds	r2, r3, #2
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80065d8:	b29b      	uxth	r3, r3
 80065da:	3b01      	subs	r3, #1
 80065dc:	b29a      	uxth	r2, r3
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80065e2:	e053      	b.n	800668c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	689b      	ldr	r3, [r3, #8]
 80065ea:	f003 0302 	and.w	r3, r3, #2
 80065ee:	2b02      	cmp	r3, #2
 80065f0:	d11b      	bne.n	800662a <HAL_SPI_TransmitReceive+0x176>
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80065f6:	b29b      	uxth	r3, r3
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d016      	beq.n	800662a <HAL_SPI_TransmitReceive+0x176>
 80065fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065fe:	2b01      	cmp	r3, #1
 8006600:	d113      	bne.n	800662a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006606:	881a      	ldrh	r2, [r3, #0]
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006612:	1c9a      	adds	r2, r3, #2
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800661c:	b29b      	uxth	r3, r3
 800661e:	3b01      	subs	r3, #1
 8006620:	b29a      	uxth	r2, r3
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006626:	2300      	movs	r3, #0
 8006628:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	689b      	ldr	r3, [r3, #8]
 8006630:	f003 0301 	and.w	r3, r3, #1
 8006634:	2b01      	cmp	r3, #1
 8006636:	d119      	bne.n	800666c <HAL_SPI_TransmitReceive+0x1b8>
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800663c:	b29b      	uxth	r3, r3
 800663e:	2b00      	cmp	r3, #0
 8006640:	d014      	beq.n	800666c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	68da      	ldr	r2, [r3, #12]
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800664c:	b292      	uxth	r2, r2
 800664e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006654:	1c9a      	adds	r2, r3, #2
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800665e:	b29b      	uxth	r3, r3
 8006660:	3b01      	subs	r3, #1
 8006662:	b29a      	uxth	r2, r3
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006668:	2301      	movs	r3, #1
 800666a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800666c:	f7fc fdca 	bl	8003204 <HAL_GetTick>
 8006670:	4602      	mov	r2, r0
 8006672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006674:	1ad3      	subs	r3, r2, r3
 8006676:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006678:	429a      	cmp	r2, r3
 800667a:	d807      	bhi.n	800668c <HAL_SPI_TransmitReceive+0x1d8>
 800667c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800667e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006682:	d003      	beq.n	800668c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006684:	2303      	movs	r3, #3
 8006686:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800668a:	e0a7      	b.n	80067dc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006690:	b29b      	uxth	r3, r3
 8006692:	2b00      	cmp	r3, #0
 8006694:	d1a6      	bne.n	80065e4 <HAL_SPI_TransmitReceive+0x130>
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800669a:	b29b      	uxth	r3, r3
 800669c:	2b00      	cmp	r3, #0
 800669e:	d1a1      	bne.n	80065e4 <HAL_SPI_TransmitReceive+0x130>
 80066a0:	e07c      	b.n	800679c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	685b      	ldr	r3, [r3, #4]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d002      	beq.n	80066b0 <HAL_SPI_TransmitReceive+0x1fc>
 80066aa:	8b7b      	ldrh	r3, [r7, #26]
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d16b      	bne.n	8006788 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	330c      	adds	r3, #12
 80066ba:	7812      	ldrb	r2, [r2, #0]
 80066bc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066c2:	1c5a      	adds	r2, r3, #1
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80066cc:	b29b      	uxth	r3, r3
 80066ce:	3b01      	subs	r3, #1
 80066d0:	b29a      	uxth	r2, r3
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80066d6:	e057      	b.n	8006788 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	689b      	ldr	r3, [r3, #8]
 80066de:	f003 0302 	and.w	r3, r3, #2
 80066e2:	2b02      	cmp	r3, #2
 80066e4:	d11c      	bne.n	8006720 <HAL_SPI_TransmitReceive+0x26c>
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80066ea:	b29b      	uxth	r3, r3
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d017      	beq.n	8006720 <HAL_SPI_TransmitReceive+0x26c>
 80066f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066f2:	2b01      	cmp	r3, #1
 80066f4:	d114      	bne.n	8006720 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	330c      	adds	r3, #12
 8006700:	7812      	ldrb	r2, [r2, #0]
 8006702:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006708:	1c5a      	adds	r2, r3, #1
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006712:	b29b      	uxth	r3, r3
 8006714:	3b01      	subs	r3, #1
 8006716:	b29a      	uxth	r2, r3
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800671c:	2300      	movs	r3, #0
 800671e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	689b      	ldr	r3, [r3, #8]
 8006726:	f003 0301 	and.w	r3, r3, #1
 800672a:	2b01      	cmp	r3, #1
 800672c:	d119      	bne.n	8006762 <HAL_SPI_TransmitReceive+0x2ae>
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006732:	b29b      	uxth	r3, r3
 8006734:	2b00      	cmp	r3, #0
 8006736:	d014      	beq.n	8006762 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	68da      	ldr	r2, [r3, #12]
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006742:	b2d2      	uxtb	r2, r2
 8006744:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800674a:	1c5a      	adds	r2, r3, #1
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006754:	b29b      	uxth	r3, r3
 8006756:	3b01      	subs	r3, #1
 8006758:	b29a      	uxth	r2, r3
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800675e:	2301      	movs	r3, #1
 8006760:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006762:	f7fc fd4f 	bl	8003204 <HAL_GetTick>
 8006766:	4602      	mov	r2, r0
 8006768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800676a:	1ad3      	subs	r3, r2, r3
 800676c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800676e:	429a      	cmp	r2, r3
 8006770:	d803      	bhi.n	800677a <HAL_SPI_TransmitReceive+0x2c6>
 8006772:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006778:	d102      	bne.n	8006780 <HAL_SPI_TransmitReceive+0x2cc>
 800677a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800677c:	2b00      	cmp	r3, #0
 800677e:	d103      	bne.n	8006788 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006780:	2303      	movs	r3, #3
 8006782:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006786:	e029      	b.n	80067dc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800678c:	b29b      	uxth	r3, r3
 800678e:	2b00      	cmp	r3, #0
 8006790:	d1a2      	bne.n	80066d8 <HAL_SPI_TransmitReceive+0x224>
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006796:	b29b      	uxth	r3, r3
 8006798:	2b00      	cmp	r3, #0
 800679a:	d19d      	bne.n	80066d8 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800679c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800679e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80067a0:	68f8      	ldr	r0, [r7, #12]
 80067a2:	f000 f8a1 	bl	80068e8 <SPI_EndRxTxTransaction>
 80067a6:	4603      	mov	r3, r0
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d006      	beq.n	80067ba <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80067ac:	2301      	movs	r3, #1
 80067ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2220      	movs	r2, #32
 80067b6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80067b8:	e010      	b.n	80067dc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	689b      	ldr	r3, [r3, #8]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d10b      	bne.n	80067da <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80067c2:	2300      	movs	r3, #0
 80067c4:	617b      	str	r3, [r7, #20]
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	68db      	ldr	r3, [r3, #12]
 80067cc:	617b      	str	r3, [r7, #20]
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	689b      	ldr	r3, [r3, #8]
 80067d4:	617b      	str	r3, [r7, #20]
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	e000      	b.n	80067dc <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80067da:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2201      	movs	r2, #1
 80067e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	2200      	movs	r2, #0
 80067e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80067ec:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80067f0:	4618      	mov	r0, r3
 80067f2:	3730      	adds	r7, #48	; 0x30
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bd80      	pop	{r7, pc}

080067f8 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80067f8:	b480      	push	{r7}
 80067fa:	b083      	sub	sp, #12
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006806:	b2db      	uxtb	r3, r3
}
 8006808:	4618      	mov	r0, r3
 800680a:	370c      	adds	r7, #12
 800680c:	46bd      	mov	sp, r7
 800680e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006812:	4770      	bx	lr

08006814 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b084      	sub	sp, #16
 8006818:	af00      	add	r7, sp, #0
 800681a:	60f8      	str	r0, [r7, #12]
 800681c:	60b9      	str	r1, [r7, #8]
 800681e:	603b      	str	r3, [r7, #0]
 8006820:	4613      	mov	r3, r2
 8006822:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006824:	e04c      	b.n	80068c0 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800682c:	d048      	beq.n	80068c0 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800682e:	f7fc fce9 	bl	8003204 <HAL_GetTick>
 8006832:	4602      	mov	r2, r0
 8006834:	69bb      	ldr	r3, [r7, #24]
 8006836:	1ad3      	subs	r3, r2, r3
 8006838:	683a      	ldr	r2, [r7, #0]
 800683a:	429a      	cmp	r2, r3
 800683c:	d902      	bls.n	8006844 <SPI_WaitFlagStateUntilTimeout+0x30>
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d13d      	bne.n	80068c0 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	685a      	ldr	r2, [r3, #4]
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006852:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	685b      	ldr	r3, [r3, #4]
 8006858:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800685c:	d111      	bne.n	8006882 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	689b      	ldr	r3, [r3, #8]
 8006862:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006866:	d004      	beq.n	8006872 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	689b      	ldr	r3, [r3, #8]
 800686c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006870:	d107      	bne.n	8006882 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	681a      	ldr	r2, [r3, #0]
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006880:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006886:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800688a:	d10f      	bne.n	80068ac <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	681a      	ldr	r2, [r3, #0]
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800689a:	601a      	str	r2, [r3, #0]
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	681a      	ldr	r2, [r3, #0]
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80068aa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	2201      	movs	r2, #1
 80068b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	2200      	movs	r2, #0
 80068b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80068bc:	2303      	movs	r3, #3
 80068be:	e00f      	b.n	80068e0 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	689a      	ldr	r2, [r3, #8]
 80068c6:	68bb      	ldr	r3, [r7, #8]
 80068c8:	4013      	ands	r3, r2
 80068ca:	68ba      	ldr	r2, [r7, #8]
 80068cc:	429a      	cmp	r2, r3
 80068ce:	bf0c      	ite	eq
 80068d0:	2301      	moveq	r3, #1
 80068d2:	2300      	movne	r3, #0
 80068d4:	b2db      	uxtb	r3, r3
 80068d6:	461a      	mov	r2, r3
 80068d8:	79fb      	ldrb	r3, [r7, #7]
 80068da:	429a      	cmp	r2, r3
 80068dc:	d1a3      	bne.n	8006826 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80068de:	2300      	movs	r3, #0
}
 80068e0:	4618      	mov	r0, r3
 80068e2:	3710      	adds	r7, #16
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}

080068e8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b088      	sub	sp, #32
 80068ec:	af02      	add	r7, sp, #8
 80068ee:	60f8      	str	r0, [r7, #12]
 80068f0:	60b9      	str	r1, [r7, #8]
 80068f2:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80068f4:	4b1b      	ldr	r3, [pc, #108]	; (8006964 <SPI_EndRxTxTransaction+0x7c>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a1b      	ldr	r2, [pc, #108]	; (8006968 <SPI_EndRxTxTransaction+0x80>)
 80068fa:	fba2 2303 	umull	r2, r3, r2, r3
 80068fe:	0d5b      	lsrs	r3, r3, #21
 8006900:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006904:	fb02 f303 	mul.w	r3, r2, r3
 8006908:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006912:	d112      	bne.n	800693a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	9300      	str	r3, [sp, #0]
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	2200      	movs	r2, #0
 800691c:	2180      	movs	r1, #128	; 0x80
 800691e:	68f8      	ldr	r0, [r7, #12]
 8006920:	f7ff ff78 	bl	8006814 <SPI_WaitFlagStateUntilTimeout>
 8006924:	4603      	mov	r3, r0
 8006926:	2b00      	cmp	r3, #0
 8006928:	d016      	beq.n	8006958 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800692e:	f043 0220 	orr.w	r2, r3, #32
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006936:	2303      	movs	r3, #3
 8006938:	e00f      	b.n	800695a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800693a:	697b      	ldr	r3, [r7, #20]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d00a      	beq.n	8006956 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006940:	697b      	ldr	r3, [r7, #20]
 8006942:	3b01      	subs	r3, #1
 8006944:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	689b      	ldr	r3, [r3, #8]
 800694c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006950:	2b80      	cmp	r3, #128	; 0x80
 8006952:	d0f2      	beq.n	800693a <SPI_EndRxTxTransaction+0x52>
 8006954:	e000      	b.n	8006958 <SPI_EndRxTxTransaction+0x70>
        break;
 8006956:	bf00      	nop
  }

  return HAL_OK;
 8006958:	2300      	movs	r3, #0
}
 800695a:	4618      	mov	r0, r3
 800695c:	3718      	adds	r7, #24
 800695e:	46bd      	mov	sp, r7
 8006960:	bd80      	pop	{r7, pc}
 8006962:	bf00      	nop
 8006964:	20000004 	.word	0x20000004
 8006968:	165e9f81 	.word	0x165e9f81

0800696c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b082      	sub	sp, #8
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d101      	bne.n	800697e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800697a:	2301      	movs	r3, #1
 800697c:	e01d      	b.n	80069ba <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006984:	b2db      	uxtb	r3, r3
 8006986:	2b00      	cmp	r3, #0
 8006988:	d106      	bne.n	8006998 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2200      	movs	r2, #0
 800698e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006992:	6878      	ldr	r0, [r7, #4]
 8006994:	f7fc f9f0 	bl	8002d78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2202      	movs	r2, #2
 800699c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681a      	ldr	r2, [r3, #0]
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	3304      	adds	r3, #4
 80069a8:	4619      	mov	r1, r3
 80069aa:	4610      	mov	r0, r2
 80069ac:	f000 fa38 	bl	8006e20 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2201      	movs	r2, #1
 80069b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80069b8:	2300      	movs	r3, #0
}
 80069ba:	4618      	mov	r0, r3
 80069bc:	3708      	adds	r7, #8
 80069be:	46bd      	mov	sp, r7
 80069c0:	bd80      	pop	{r7, pc}

080069c2 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80069c2:	b480      	push	{r7}
 80069c4:	b085      	sub	sp, #20
 80069c6:	af00      	add	r7, sp, #0
 80069c8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2202      	movs	r2, #2
 80069ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	689b      	ldr	r3, [r3, #8]
 80069d8:	f003 0307 	and.w	r3, r3, #7
 80069dc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	2b06      	cmp	r3, #6
 80069e2:	d007      	beq.n	80069f4 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	681a      	ldr	r2, [r3, #0]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f042 0201 	orr.w	r2, r2, #1
 80069f2:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2201      	movs	r2, #1
 80069f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80069fc:	2300      	movs	r3, #0
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	3714      	adds	r7, #20
 8006a02:	46bd      	mov	sp, r7
 8006a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a08:	4770      	bx	lr

08006a0a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006a0a:	b480      	push	{r7}
 8006a0c:	b085      	sub	sp, #20
 8006a0e:	af00      	add	r7, sp, #0
 8006a10:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	68da      	ldr	r2, [r3, #12]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f042 0201 	orr.w	r2, r2, #1
 8006a20:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	689b      	ldr	r3, [r3, #8]
 8006a28:	f003 0307 	and.w	r3, r3, #7
 8006a2c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	2b06      	cmp	r3, #6
 8006a32:	d007      	beq.n	8006a44 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	681a      	ldr	r2, [r3, #0]
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f042 0201 	orr.w	r2, r2, #1
 8006a42:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006a44:	2300      	movs	r3, #0
}
 8006a46:	4618      	mov	r0, r3
 8006a48:	3714      	adds	r7, #20
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a50:	4770      	bx	lr

08006a52 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a52:	b580      	push	{r7, lr}
 8006a54:	b082      	sub	sp, #8
 8006a56:	af00      	add	r7, sp, #0
 8006a58:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	691b      	ldr	r3, [r3, #16]
 8006a60:	f003 0302 	and.w	r3, r3, #2
 8006a64:	2b02      	cmp	r3, #2
 8006a66:	d122      	bne.n	8006aae <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	68db      	ldr	r3, [r3, #12]
 8006a6e:	f003 0302 	and.w	r3, r3, #2
 8006a72:	2b02      	cmp	r3, #2
 8006a74:	d11b      	bne.n	8006aae <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f06f 0202 	mvn.w	r2, #2
 8006a7e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2201      	movs	r2, #1
 8006a84:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	699b      	ldr	r3, [r3, #24]
 8006a8c:	f003 0303 	and.w	r3, r3, #3
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d003      	beq.n	8006a9c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006a94:	6878      	ldr	r0, [r7, #4]
 8006a96:	f000 f9a5 	bl	8006de4 <HAL_TIM_IC_CaptureCallback>
 8006a9a:	e005      	b.n	8006aa8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a9c:	6878      	ldr	r0, [r7, #4]
 8006a9e:	f000 f997 	bl	8006dd0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006aa2:	6878      	ldr	r0, [r7, #4]
 8006aa4:	f000 f9a8 	bl	8006df8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	691b      	ldr	r3, [r3, #16]
 8006ab4:	f003 0304 	and.w	r3, r3, #4
 8006ab8:	2b04      	cmp	r3, #4
 8006aba:	d122      	bne.n	8006b02 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	68db      	ldr	r3, [r3, #12]
 8006ac2:	f003 0304 	and.w	r3, r3, #4
 8006ac6:	2b04      	cmp	r3, #4
 8006ac8:	d11b      	bne.n	8006b02 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f06f 0204 	mvn.w	r2, #4
 8006ad2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2202      	movs	r2, #2
 8006ad8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	699b      	ldr	r3, [r3, #24]
 8006ae0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d003      	beq.n	8006af0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ae8:	6878      	ldr	r0, [r7, #4]
 8006aea:	f000 f97b 	bl	8006de4 <HAL_TIM_IC_CaptureCallback>
 8006aee:	e005      	b.n	8006afc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006af0:	6878      	ldr	r0, [r7, #4]
 8006af2:	f000 f96d 	bl	8006dd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f000 f97e 	bl	8006df8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2200      	movs	r2, #0
 8006b00:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	691b      	ldr	r3, [r3, #16]
 8006b08:	f003 0308 	and.w	r3, r3, #8
 8006b0c:	2b08      	cmp	r3, #8
 8006b0e:	d122      	bne.n	8006b56 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	68db      	ldr	r3, [r3, #12]
 8006b16:	f003 0308 	and.w	r3, r3, #8
 8006b1a:	2b08      	cmp	r3, #8
 8006b1c:	d11b      	bne.n	8006b56 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f06f 0208 	mvn.w	r2, #8
 8006b26:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2204      	movs	r2, #4
 8006b2c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	69db      	ldr	r3, [r3, #28]
 8006b34:	f003 0303 	and.w	r3, r3, #3
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d003      	beq.n	8006b44 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b3c:	6878      	ldr	r0, [r7, #4]
 8006b3e:	f000 f951 	bl	8006de4 <HAL_TIM_IC_CaptureCallback>
 8006b42:	e005      	b.n	8006b50 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b44:	6878      	ldr	r0, [r7, #4]
 8006b46:	f000 f943 	bl	8006dd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f000 f954 	bl	8006df8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2200      	movs	r2, #0
 8006b54:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	691b      	ldr	r3, [r3, #16]
 8006b5c:	f003 0310 	and.w	r3, r3, #16
 8006b60:	2b10      	cmp	r3, #16
 8006b62:	d122      	bne.n	8006baa <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	68db      	ldr	r3, [r3, #12]
 8006b6a:	f003 0310 	and.w	r3, r3, #16
 8006b6e:	2b10      	cmp	r3, #16
 8006b70:	d11b      	bne.n	8006baa <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f06f 0210 	mvn.w	r2, #16
 8006b7a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2208      	movs	r2, #8
 8006b80:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	69db      	ldr	r3, [r3, #28]
 8006b88:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d003      	beq.n	8006b98 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b90:	6878      	ldr	r0, [r7, #4]
 8006b92:	f000 f927 	bl	8006de4 <HAL_TIM_IC_CaptureCallback>
 8006b96:	e005      	b.n	8006ba4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b98:	6878      	ldr	r0, [r7, #4]
 8006b9a:	f000 f919 	bl	8006dd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f000 f92a 	bl	8006df8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	691b      	ldr	r3, [r3, #16]
 8006bb0:	f003 0301 	and.w	r3, r3, #1
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	d10e      	bne.n	8006bd6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	68db      	ldr	r3, [r3, #12]
 8006bbe:	f003 0301 	and.w	r3, r3, #1
 8006bc2:	2b01      	cmp	r3, #1
 8006bc4:	d107      	bne.n	8006bd6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f06f 0201 	mvn.w	r2, #1
 8006bce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006bd0:	6878      	ldr	r0, [r7, #4]
 8006bd2:	f7fb fc75 	bl	80024c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	691b      	ldr	r3, [r3, #16]
 8006bdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006be0:	2b80      	cmp	r3, #128	; 0x80
 8006be2:	d10e      	bne.n	8006c02 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	68db      	ldr	r3, [r3, #12]
 8006bea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bee:	2b80      	cmp	r3, #128	; 0x80
 8006bf0:	d107      	bne.n	8006c02 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006bfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	f000 facf 	bl	80071a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	691b      	ldr	r3, [r3, #16]
 8006c08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c0c:	2b40      	cmp	r3, #64	; 0x40
 8006c0e:	d10e      	bne.n	8006c2e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	68db      	ldr	r3, [r3, #12]
 8006c16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c1a:	2b40      	cmp	r3, #64	; 0x40
 8006c1c:	d107      	bne.n	8006c2e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006c26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	f000 f8ef 	bl	8006e0c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	691b      	ldr	r3, [r3, #16]
 8006c34:	f003 0320 	and.w	r3, r3, #32
 8006c38:	2b20      	cmp	r3, #32
 8006c3a:	d10e      	bne.n	8006c5a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	68db      	ldr	r3, [r3, #12]
 8006c42:	f003 0320 	and.w	r3, r3, #32
 8006c46:	2b20      	cmp	r3, #32
 8006c48:	d107      	bne.n	8006c5a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f06f 0220 	mvn.w	r2, #32
 8006c52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006c54:	6878      	ldr	r0, [r7, #4]
 8006c56:	f000 fa99 	bl	800718c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006c5a:	bf00      	nop
 8006c5c:	3708      	adds	r7, #8
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	bd80      	pop	{r7, pc}

08006c62 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006c62:	b580      	push	{r7, lr}
 8006c64:	b084      	sub	sp, #16
 8006c66:	af00      	add	r7, sp, #0
 8006c68:	6078      	str	r0, [r7, #4]
 8006c6a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c72:	2b01      	cmp	r3, #1
 8006c74:	d101      	bne.n	8006c7a <HAL_TIM_ConfigClockSource+0x18>
 8006c76:	2302      	movs	r3, #2
 8006c78:	e0a6      	b.n	8006dc8 <HAL_TIM_ConfigClockSource+0x166>
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2201      	movs	r2, #1
 8006c7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2202      	movs	r2, #2
 8006c86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	689b      	ldr	r3, [r3, #8]
 8006c90:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006c98:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006ca0:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	68fa      	ldr	r2, [r7, #12]
 8006ca8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	2b40      	cmp	r3, #64	; 0x40
 8006cb0:	d067      	beq.n	8006d82 <HAL_TIM_ConfigClockSource+0x120>
 8006cb2:	2b40      	cmp	r3, #64	; 0x40
 8006cb4:	d80b      	bhi.n	8006cce <HAL_TIM_ConfigClockSource+0x6c>
 8006cb6:	2b10      	cmp	r3, #16
 8006cb8:	d073      	beq.n	8006da2 <HAL_TIM_ConfigClockSource+0x140>
 8006cba:	2b10      	cmp	r3, #16
 8006cbc:	d802      	bhi.n	8006cc4 <HAL_TIM_ConfigClockSource+0x62>
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d06f      	beq.n	8006da2 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006cc2:	e078      	b.n	8006db6 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006cc4:	2b20      	cmp	r3, #32
 8006cc6:	d06c      	beq.n	8006da2 <HAL_TIM_ConfigClockSource+0x140>
 8006cc8:	2b30      	cmp	r3, #48	; 0x30
 8006cca:	d06a      	beq.n	8006da2 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8006ccc:	e073      	b.n	8006db6 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006cce:	2b70      	cmp	r3, #112	; 0x70
 8006cd0:	d00d      	beq.n	8006cee <HAL_TIM_ConfigClockSource+0x8c>
 8006cd2:	2b70      	cmp	r3, #112	; 0x70
 8006cd4:	d804      	bhi.n	8006ce0 <HAL_TIM_ConfigClockSource+0x7e>
 8006cd6:	2b50      	cmp	r3, #80	; 0x50
 8006cd8:	d033      	beq.n	8006d42 <HAL_TIM_ConfigClockSource+0xe0>
 8006cda:	2b60      	cmp	r3, #96	; 0x60
 8006cdc:	d041      	beq.n	8006d62 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8006cde:	e06a      	b.n	8006db6 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006ce0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ce4:	d066      	beq.n	8006db4 <HAL_TIM_ConfigClockSource+0x152>
 8006ce6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006cea:	d017      	beq.n	8006d1c <HAL_TIM_ConfigClockSource+0xba>
      break;
 8006cec:	e063      	b.n	8006db6 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6818      	ldr	r0, [r3, #0]
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	6899      	ldr	r1, [r3, #8]
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	685a      	ldr	r2, [r3, #4]
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	68db      	ldr	r3, [r3, #12]
 8006cfe:	f000 f9a9 	bl	8007054 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	689b      	ldr	r3, [r3, #8]
 8006d08:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006d10:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	68fa      	ldr	r2, [r7, #12]
 8006d18:	609a      	str	r2, [r3, #8]
      break;
 8006d1a:	e04c      	b.n	8006db6 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6818      	ldr	r0, [r3, #0]
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	6899      	ldr	r1, [r3, #8]
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	685a      	ldr	r2, [r3, #4]
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	68db      	ldr	r3, [r3, #12]
 8006d2c:	f000 f992 	bl	8007054 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	689a      	ldr	r2, [r3, #8]
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006d3e:	609a      	str	r2, [r3, #8]
      break;
 8006d40:	e039      	b.n	8006db6 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6818      	ldr	r0, [r3, #0]
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	6859      	ldr	r1, [r3, #4]
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	68db      	ldr	r3, [r3, #12]
 8006d4e:	461a      	mov	r2, r3
 8006d50:	f000 f906 	bl	8006f60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	2150      	movs	r1, #80	; 0x50
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	f000 f95f 	bl	800701e <TIM_ITRx_SetConfig>
      break;
 8006d60:	e029      	b.n	8006db6 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6818      	ldr	r0, [r3, #0]
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	6859      	ldr	r1, [r3, #4]
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	68db      	ldr	r3, [r3, #12]
 8006d6e:	461a      	mov	r2, r3
 8006d70:	f000 f925 	bl	8006fbe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	2160      	movs	r1, #96	; 0x60
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	f000 f94f 	bl	800701e <TIM_ITRx_SetConfig>
      break;
 8006d80:	e019      	b.n	8006db6 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6818      	ldr	r0, [r3, #0]
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	6859      	ldr	r1, [r3, #4]
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	68db      	ldr	r3, [r3, #12]
 8006d8e:	461a      	mov	r2, r3
 8006d90:	f000 f8e6 	bl	8006f60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	2140      	movs	r1, #64	; 0x40
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	f000 f93f 	bl	800701e <TIM_ITRx_SetConfig>
      break;
 8006da0:	e009      	b.n	8006db6 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681a      	ldr	r2, [r3, #0]
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	4619      	mov	r1, r3
 8006dac:	4610      	mov	r0, r2
 8006dae:	f000 f936 	bl	800701e <TIM_ITRx_SetConfig>
      break;
 8006db2:	e000      	b.n	8006db6 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8006db4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2201      	movs	r2, #1
 8006dba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006dc6:	2300      	movs	r3, #0
}
 8006dc8:	4618      	mov	r0, r3
 8006dca:	3710      	adds	r7, #16
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	bd80      	pop	{r7, pc}

08006dd0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006dd0:	b480      	push	{r7}
 8006dd2:	b083      	sub	sp, #12
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006dd8:	bf00      	nop
 8006dda:	370c      	adds	r7, #12
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de2:	4770      	bx	lr

08006de4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006de4:	b480      	push	{r7}
 8006de6:	b083      	sub	sp, #12
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006dec:	bf00      	nop
 8006dee:	370c      	adds	r7, #12
 8006df0:	46bd      	mov	sp, r7
 8006df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df6:	4770      	bx	lr

08006df8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006df8:	b480      	push	{r7}
 8006dfa:	b083      	sub	sp, #12
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006e00:	bf00      	nop
 8006e02:	370c      	adds	r7, #12
 8006e04:	46bd      	mov	sp, r7
 8006e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0a:	4770      	bx	lr

08006e0c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b083      	sub	sp, #12
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006e14:	bf00      	nop
 8006e16:	370c      	adds	r7, #12
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1e:	4770      	bx	lr

08006e20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006e20:	b480      	push	{r7}
 8006e22:	b085      	sub	sp, #20
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
 8006e28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	4a40      	ldr	r2, [pc, #256]	; (8006f34 <TIM_Base_SetConfig+0x114>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d013      	beq.n	8006e60 <TIM_Base_SetConfig+0x40>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e3e:	d00f      	beq.n	8006e60 <TIM_Base_SetConfig+0x40>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	4a3d      	ldr	r2, [pc, #244]	; (8006f38 <TIM_Base_SetConfig+0x118>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d00b      	beq.n	8006e60 <TIM_Base_SetConfig+0x40>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	4a3c      	ldr	r2, [pc, #240]	; (8006f3c <TIM_Base_SetConfig+0x11c>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d007      	beq.n	8006e60 <TIM_Base_SetConfig+0x40>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	4a3b      	ldr	r2, [pc, #236]	; (8006f40 <TIM_Base_SetConfig+0x120>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d003      	beq.n	8006e60 <TIM_Base_SetConfig+0x40>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	4a3a      	ldr	r2, [pc, #232]	; (8006f44 <TIM_Base_SetConfig+0x124>)
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d108      	bne.n	8006e72 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	685b      	ldr	r3, [r3, #4]
 8006e6c:	68fa      	ldr	r2, [r7, #12]
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	4a2f      	ldr	r2, [pc, #188]	; (8006f34 <TIM_Base_SetConfig+0x114>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d02b      	beq.n	8006ed2 <TIM_Base_SetConfig+0xb2>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e80:	d027      	beq.n	8006ed2 <TIM_Base_SetConfig+0xb2>
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	4a2c      	ldr	r2, [pc, #176]	; (8006f38 <TIM_Base_SetConfig+0x118>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d023      	beq.n	8006ed2 <TIM_Base_SetConfig+0xb2>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	4a2b      	ldr	r2, [pc, #172]	; (8006f3c <TIM_Base_SetConfig+0x11c>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d01f      	beq.n	8006ed2 <TIM_Base_SetConfig+0xb2>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	4a2a      	ldr	r2, [pc, #168]	; (8006f40 <TIM_Base_SetConfig+0x120>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d01b      	beq.n	8006ed2 <TIM_Base_SetConfig+0xb2>
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	4a29      	ldr	r2, [pc, #164]	; (8006f44 <TIM_Base_SetConfig+0x124>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d017      	beq.n	8006ed2 <TIM_Base_SetConfig+0xb2>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	4a28      	ldr	r2, [pc, #160]	; (8006f48 <TIM_Base_SetConfig+0x128>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d013      	beq.n	8006ed2 <TIM_Base_SetConfig+0xb2>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	4a27      	ldr	r2, [pc, #156]	; (8006f4c <TIM_Base_SetConfig+0x12c>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d00f      	beq.n	8006ed2 <TIM_Base_SetConfig+0xb2>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	4a26      	ldr	r2, [pc, #152]	; (8006f50 <TIM_Base_SetConfig+0x130>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d00b      	beq.n	8006ed2 <TIM_Base_SetConfig+0xb2>
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	4a25      	ldr	r2, [pc, #148]	; (8006f54 <TIM_Base_SetConfig+0x134>)
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d007      	beq.n	8006ed2 <TIM_Base_SetConfig+0xb2>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	4a24      	ldr	r2, [pc, #144]	; (8006f58 <TIM_Base_SetConfig+0x138>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d003      	beq.n	8006ed2 <TIM_Base_SetConfig+0xb2>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	4a23      	ldr	r2, [pc, #140]	; (8006f5c <TIM_Base_SetConfig+0x13c>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d108      	bne.n	8006ee4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ed8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	68db      	ldr	r3, [r3, #12]
 8006ede:	68fa      	ldr	r2, [r7, #12]
 8006ee0:	4313      	orrs	r3, r2
 8006ee2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	695b      	ldr	r3, [r3, #20]
 8006eee:	4313      	orrs	r3, r2
 8006ef0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	68fa      	ldr	r2, [r7, #12]
 8006ef6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ef8:	683b      	ldr	r3, [r7, #0]
 8006efa:	689a      	ldr	r2, [r3, #8]
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	681a      	ldr	r2, [r3, #0]
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	4a0a      	ldr	r2, [pc, #40]	; (8006f34 <TIM_Base_SetConfig+0x114>)
 8006f0c:	4293      	cmp	r3, r2
 8006f0e:	d003      	beq.n	8006f18 <TIM_Base_SetConfig+0xf8>
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	4a0c      	ldr	r2, [pc, #48]	; (8006f44 <TIM_Base_SetConfig+0x124>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d103      	bne.n	8006f20 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	691a      	ldr	r2, [r3, #16]
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2201      	movs	r2, #1
 8006f24:	615a      	str	r2, [r3, #20]
}
 8006f26:	bf00      	nop
 8006f28:	3714      	adds	r7, #20
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f30:	4770      	bx	lr
 8006f32:	bf00      	nop
 8006f34:	40010000 	.word	0x40010000
 8006f38:	40000400 	.word	0x40000400
 8006f3c:	40000800 	.word	0x40000800
 8006f40:	40000c00 	.word	0x40000c00
 8006f44:	40010400 	.word	0x40010400
 8006f48:	40014000 	.word	0x40014000
 8006f4c:	40014400 	.word	0x40014400
 8006f50:	40014800 	.word	0x40014800
 8006f54:	40001800 	.word	0x40001800
 8006f58:	40001c00 	.word	0x40001c00
 8006f5c:	40002000 	.word	0x40002000

08006f60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f60:	b480      	push	{r7}
 8006f62:	b087      	sub	sp, #28
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	60f8      	str	r0, [r7, #12]
 8006f68:	60b9      	str	r1, [r7, #8]
 8006f6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	6a1b      	ldr	r3, [r3, #32]
 8006f70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	6a1b      	ldr	r3, [r3, #32]
 8006f76:	f023 0201 	bic.w	r2, r3, #1
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	699b      	ldr	r3, [r3, #24]
 8006f82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006f84:	693b      	ldr	r3, [r7, #16]
 8006f86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006f8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	011b      	lsls	r3, r3, #4
 8006f90:	693a      	ldr	r2, [r7, #16]
 8006f92:	4313      	orrs	r3, r2
 8006f94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	f023 030a 	bic.w	r3, r3, #10
 8006f9c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006f9e:	697a      	ldr	r2, [r7, #20]
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	4313      	orrs	r3, r2
 8006fa4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	693a      	ldr	r2, [r7, #16]
 8006faa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	697a      	ldr	r2, [r7, #20]
 8006fb0:	621a      	str	r2, [r3, #32]
}
 8006fb2:	bf00      	nop
 8006fb4:	371c      	adds	r7, #28
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbc:	4770      	bx	lr

08006fbe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006fbe:	b480      	push	{r7}
 8006fc0:	b087      	sub	sp, #28
 8006fc2:	af00      	add	r7, sp, #0
 8006fc4:	60f8      	str	r0, [r7, #12]
 8006fc6:	60b9      	str	r1, [r7, #8]
 8006fc8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	6a1b      	ldr	r3, [r3, #32]
 8006fce:	f023 0210 	bic.w	r2, r3, #16
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	699b      	ldr	r3, [r3, #24]
 8006fda:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	6a1b      	ldr	r3, [r3, #32]
 8006fe0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006fe2:	697b      	ldr	r3, [r7, #20]
 8006fe4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006fe8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	031b      	lsls	r3, r3, #12
 8006fee:	697a      	ldr	r2, [r7, #20]
 8006ff0:	4313      	orrs	r3, r2
 8006ff2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006ff4:	693b      	ldr	r3, [r7, #16]
 8006ff6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006ffa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	011b      	lsls	r3, r3, #4
 8007000:	693a      	ldr	r2, [r7, #16]
 8007002:	4313      	orrs	r3, r2
 8007004:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	697a      	ldr	r2, [r7, #20]
 800700a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	693a      	ldr	r2, [r7, #16]
 8007010:	621a      	str	r2, [r3, #32]
}
 8007012:	bf00      	nop
 8007014:	371c      	adds	r7, #28
 8007016:	46bd      	mov	sp, r7
 8007018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701c:	4770      	bx	lr

0800701e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800701e:	b480      	push	{r7}
 8007020:	b085      	sub	sp, #20
 8007022:	af00      	add	r7, sp, #0
 8007024:	6078      	str	r0, [r7, #4]
 8007026:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	689b      	ldr	r3, [r3, #8]
 800702c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007034:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007036:	683a      	ldr	r2, [r7, #0]
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	4313      	orrs	r3, r2
 800703c:	f043 0307 	orr.w	r3, r3, #7
 8007040:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	68fa      	ldr	r2, [r7, #12]
 8007046:	609a      	str	r2, [r3, #8]
}
 8007048:	bf00      	nop
 800704a:	3714      	adds	r7, #20
 800704c:	46bd      	mov	sp, r7
 800704e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007052:	4770      	bx	lr

08007054 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007054:	b480      	push	{r7}
 8007056:	b087      	sub	sp, #28
 8007058:	af00      	add	r7, sp, #0
 800705a:	60f8      	str	r0, [r7, #12]
 800705c:	60b9      	str	r1, [r7, #8]
 800705e:	607a      	str	r2, [r7, #4]
 8007060:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	689b      	ldr	r3, [r3, #8]
 8007066:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007068:	697b      	ldr	r3, [r7, #20]
 800706a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800706e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	021a      	lsls	r2, r3, #8
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	431a      	orrs	r2, r3
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	4313      	orrs	r3, r2
 800707c:	697a      	ldr	r2, [r7, #20]
 800707e:	4313      	orrs	r3, r2
 8007080:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	697a      	ldr	r2, [r7, #20]
 8007086:	609a      	str	r2, [r3, #8]
}
 8007088:	bf00      	nop
 800708a:	371c      	adds	r7, #28
 800708c:	46bd      	mov	sp, r7
 800708e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007092:	4770      	bx	lr

08007094 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007094:	b480      	push	{r7}
 8007096:	b085      	sub	sp, #20
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
 800709c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80070a4:	2b01      	cmp	r3, #1
 80070a6:	d101      	bne.n	80070ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80070a8:	2302      	movs	r3, #2
 80070aa:	e05a      	b.n	8007162 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2201      	movs	r2, #1
 80070b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2202      	movs	r2, #2
 80070b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	685b      	ldr	r3, [r3, #4]
 80070c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	689b      	ldr	r3, [r3, #8]
 80070ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	68fa      	ldr	r2, [r7, #12]
 80070da:	4313      	orrs	r3, r2
 80070dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	68fa      	ldr	r2, [r7, #12]
 80070e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	4a21      	ldr	r2, [pc, #132]	; (8007170 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80070ec:	4293      	cmp	r3, r2
 80070ee:	d022      	beq.n	8007136 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070f8:	d01d      	beq.n	8007136 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4a1d      	ldr	r2, [pc, #116]	; (8007174 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007100:	4293      	cmp	r3, r2
 8007102:	d018      	beq.n	8007136 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4a1b      	ldr	r2, [pc, #108]	; (8007178 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d013      	beq.n	8007136 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4a1a      	ldr	r2, [pc, #104]	; (800717c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d00e      	beq.n	8007136 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4a18      	ldr	r2, [pc, #96]	; (8007180 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d009      	beq.n	8007136 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4a17      	ldr	r2, [pc, #92]	; (8007184 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d004      	beq.n	8007136 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a15      	ldr	r2, [pc, #84]	; (8007188 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d10c      	bne.n	8007150 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800713c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	685b      	ldr	r3, [r3, #4]
 8007142:	68ba      	ldr	r2, [r7, #8]
 8007144:	4313      	orrs	r3, r2
 8007146:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	68ba      	ldr	r2, [r7, #8]
 800714e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2201      	movs	r2, #1
 8007154:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2200      	movs	r2, #0
 800715c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007160:	2300      	movs	r3, #0
}
 8007162:	4618      	mov	r0, r3
 8007164:	3714      	adds	r7, #20
 8007166:	46bd      	mov	sp, r7
 8007168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716c:	4770      	bx	lr
 800716e:	bf00      	nop
 8007170:	40010000 	.word	0x40010000
 8007174:	40000400 	.word	0x40000400
 8007178:	40000800 	.word	0x40000800
 800717c:	40000c00 	.word	0x40000c00
 8007180:	40010400 	.word	0x40010400
 8007184:	40014000 	.word	0x40014000
 8007188:	40001800 	.word	0x40001800

0800718c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800718c:	b480      	push	{r7}
 800718e:	b083      	sub	sp, #12
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007194:	bf00      	nop
 8007196:	370c      	adds	r7, #12
 8007198:	46bd      	mov	sp, r7
 800719a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719e:	4770      	bx	lr

080071a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b083      	sub	sp, #12
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80071a8:	bf00      	nop
 80071aa:	370c      	adds	r7, #12
 80071ac:	46bd      	mov	sp, r7
 80071ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b2:	4770      	bx	lr

080071b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b082      	sub	sp, #8
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d101      	bne.n	80071c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80071c2:	2301      	movs	r3, #1
 80071c4:	e03f      	b.n	8007246 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80071cc:	b2db      	uxtb	r3, r3
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d106      	bne.n	80071e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2200      	movs	r2, #0
 80071d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f7fb fe02 	bl	8002de4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2224      	movs	r2, #36	; 0x24
 80071e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	68da      	ldr	r2, [r3, #12]
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80071f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80071f8:	6878      	ldr	r0, [r7, #4]
 80071fa:	f000 f829 	bl	8007250 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	691a      	ldr	r2, [r3, #16]
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800720c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	695a      	ldr	r2, [r3, #20]
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800721c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	68da      	ldr	r2, [r3, #12]
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800722c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2200      	movs	r2, #0
 8007232:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2220      	movs	r2, #32
 8007238:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2220      	movs	r2, #32
 8007240:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8007244:	2300      	movs	r3, #0
}
 8007246:	4618      	mov	r0, r3
 8007248:	3708      	adds	r7, #8
 800724a:	46bd      	mov	sp, r7
 800724c:	bd80      	pop	{r7, pc}
	...

08007250 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007254:	b085      	sub	sp, #20
 8007256:	af00      	add	r7, sp, #0
 8007258:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	691b      	ldr	r3, [r3, #16]
 8007260:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	68da      	ldr	r2, [r3, #12]
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	430a      	orrs	r2, r1
 800726e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	689a      	ldr	r2, [r3, #8]
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	691b      	ldr	r3, [r3, #16]
 8007278:	431a      	orrs	r2, r3
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	695b      	ldr	r3, [r3, #20]
 800727e:	431a      	orrs	r2, r3
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	69db      	ldr	r3, [r3, #28]
 8007284:	4313      	orrs	r3, r2
 8007286:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	68db      	ldr	r3, [r3, #12]
 800728e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007292:	f023 030c 	bic.w	r3, r3, #12
 8007296:	687a      	ldr	r2, [r7, #4]
 8007298:	6812      	ldr	r2, [r2, #0]
 800729a:	68f9      	ldr	r1, [r7, #12]
 800729c:	430b      	orrs	r3, r1
 800729e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	695b      	ldr	r3, [r3, #20]
 80072a6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	699a      	ldr	r2, [r3, #24]
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	430a      	orrs	r2, r1
 80072b4:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	69db      	ldr	r3, [r3, #28]
 80072ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80072be:	f040 818b 	bne.w	80075d8 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4ac1      	ldr	r2, [pc, #772]	; (80075cc <UART_SetConfig+0x37c>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d005      	beq.n	80072d8 <UART_SetConfig+0x88>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	4abf      	ldr	r2, [pc, #764]	; (80075d0 <UART_SetConfig+0x380>)
 80072d2:	4293      	cmp	r3, r2
 80072d4:	f040 80bd 	bne.w	8007452 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80072d8:	f7fe fcf4 	bl	8005cc4 <HAL_RCC_GetPCLK2Freq>
 80072dc:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	461d      	mov	r5, r3
 80072e2:	f04f 0600 	mov.w	r6, #0
 80072e6:	46a8      	mov	r8, r5
 80072e8:	46b1      	mov	r9, r6
 80072ea:	eb18 0308 	adds.w	r3, r8, r8
 80072ee:	eb49 0409 	adc.w	r4, r9, r9
 80072f2:	4698      	mov	r8, r3
 80072f4:	46a1      	mov	r9, r4
 80072f6:	eb18 0805 	adds.w	r8, r8, r5
 80072fa:	eb49 0906 	adc.w	r9, r9, r6
 80072fe:	f04f 0100 	mov.w	r1, #0
 8007302:	f04f 0200 	mov.w	r2, #0
 8007306:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800730a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800730e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007312:	4688      	mov	r8, r1
 8007314:	4691      	mov	r9, r2
 8007316:	eb18 0005 	adds.w	r0, r8, r5
 800731a:	eb49 0106 	adc.w	r1, r9, r6
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	685b      	ldr	r3, [r3, #4]
 8007322:	461d      	mov	r5, r3
 8007324:	f04f 0600 	mov.w	r6, #0
 8007328:	196b      	adds	r3, r5, r5
 800732a:	eb46 0406 	adc.w	r4, r6, r6
 800732e:	461a      	mov	r2, r3
 8007330:	4623      	mov	r3, r4
 8007332:	f7f9 fb7b 	bl	8000a2c <__aeabi_uldivmod>
 8007336:	4603      	mov	r3, r0
 8007338:	460c      	mov	r4, r1
 800733a:	461a      	mov	r2, r3
 800733c:	4ba5      	ldr	r3, [pc, #660]	; (80075d4 <UART_SetConfig+0x384>)
 800733e:	fba3 2302 	umull	r2, r3, r3, r2
 8007342:	095b      	lsrs	r3, r3, #5
 8007344:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007348:	68bb      	ldr	r3, [r7, #8]
 800734a:	461d      	mov	r5, r3
 800734c:	f04f 0600 	mov.w	r6, #0
 8007350:	46a9      	mov	r9, r5
 8007352:	46b2      	mov	sl, r6
 8007354:	eb19 0309 	adds.w	r3, r9, r9
 8007358:	eb4a 040a 	adc.w	r4, sl, sl
 800735c:	4699      	mov	r9, r3
 800735e:	46a2      	mov	sl, r4
 8007360:	eb19 0905 	adds.w	r9, r9, r5
 8007364:	eb4a 0a06 	adc.w	sl, sl, r6
 8007368:	f04f 0100 	mov.w	r1, #0
 800736c:	f04f 0200 	mov.w	r2, #0
 8007370:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007374:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007378:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800737c:	4689      	mov	r9, r1
 800737e:	4692      	mov	sl, r2
 8007380:	eb19 0005 	adds.w	r0, r9, r5
 8007384:	eb4a 0106 	adc.w	r1, sl, r6
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	685b      	ldr	r3, [r3, #4]
 800738c:	461d      	mov	r5, r3
 800738e:	f04f 0600 	mov.w	r6, #0
 8007392:	196b      	adds	r3, r5, r5
 8007394:	eb46 0406 	adc.w	r4, r6, r6
 8007398:	461a      	mov	r2, r3
 800739a:	4623      	mov	r3, r4
 800739c:	f7f9 fb46 	bl	8000a2c <__aeabi_uldivmod>
 80073a0:	4603      	mov	r3, r0
 80073a2:	460c      	mov	r4, r1
 80073a4:	461a      	mov	r2, r3
 80073a6:	4b8b      	ldr	r3, [pc, #556]	; (80075d4 <UART_SetConfig+0x384>)
 80073a8:	fba3 1302 	umull	r1, r3, r3, r2
 80073ac:	095b      	lsrs	r3, r3, #5
 80073ae:	2164      	movs	r1, #100	; 0x64
 80073b0:	fb01 f303 	mul.w	r3, r1, r3
 80073b4:	1ad3      	subs	r3, r2, r3
 80073b6:	00db      	lsls	r3, r3, #3
 80073b8:	3332      	adds	r3, #50	; 0x32
 80073ba:	4a86      	ldr	r2, [pc, #536]	; (80075d4 <UART_SetConfig+0x384>)
 80073bc:	fba2 2303 	umull	r2, r3, r2, r3
 80073c0:	095b      	lsrs	r3, r3, #5
 80073c2:	005b      	lsls	r3, r3, #1
 80073c4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80073c8:	4498      	add	r8, r3
 80073ca:	68bb      	ldr	r3, [r7, #8]
 80073cc:	461d      	mov	r5, r3
 80073ce:	f04f 0600 	mov.w	r6, #0
 80073d2:	46a9      	mov	r9, r5
 80073d4:	46b2      	mov	sl, r6
 80073d6:	eb19 0309 	adds.w	r3, r9, r9
 80073da:	eb4a 040a 	adc.w	r4, sl, sl
 80073de:	4699      	mov	r9, r3
 80073e0:	46a2      	mov	sl, r4
 80073e2:	eb19 0905 	adds.w	r9, r9, r5
 80073e6:	eb4a 0a06 	adc.w	sl, sl, r6
 80073ea:	f04f 0100 	mov.w	r1, #0
 80073ee:	f04f 0200 	mov.w	r2, #0
 80073f2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80073f6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80073fa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80073fe:	4689      	mov	r9, r1
 8007400:	4692      	mov	sl, r2
 8007402:	eb19 0005 	adds.w	r0, r9, r5
 8007406:	eb4a 0106 	adc.w	r1, sl, r6
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	685b      	ldr	r3, [r3, #4]
 800740e:	461d      	mov	r5, r3
 8007410:	f04f 0600 	mov.w	r6, #0
 8007414:	196b      	adds	r3, r5, r5
 8007416:	eb46 0406 	adc.w	r4, r6, r6
 800741a:	461a      	mov	r2, r3
 800741c:	4623      	mov	r3, r4
 800741e:	f7f9 fb05 	bl	8000a2c <__aeabi_uldivmod>
 8007422:	4603      	mov	r3, r0
 8007424:	460c      	mov	r4, r1
 8007426:	461a      	mov	r2, r3
 8007428:	4b6a      	ldr	r3, [pc, #424]	; (80075d4 <UART_SetConfig+0x384>)
 800742a:	fba3 1302 	umull	r1, r3, r3, r2
 800742e:	095b      	lsrs	r3, r3, #5
 8007430:	2164      	movs	r1, #100	; 0x64
 8007432:	fb01 f303 	mul.w	r3, r1, r3
 8007436:	1ad3      	subs	r3, r2, r3
 8007438:	00db      	lsls	r3, r3, #3
 800743a:	3332      	adds	r3, #50	; 0x32
 800743c:	4a65      	ldr	r2, [pc, #404]	; (80075d4 <UART_SetConfig+0x384>)
 800743e:	fba2 2303 	umull	r2, r3, r2, r3
 8007442:	095b      	lsrs	r3, r3, #5
 8007444:	f003 0207 	and.w	r2, r3, #7
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	4442      	add	r2, r8
 800744e:	609a      	str	r2, [r3, #8]
 8007450:	e26f      	b.n	8007932 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007452:	f7fe fc23 	bl	8005c9c <HAL_RCC_GetPCLK1Freq>
 8007456:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	461d      	mov	r5, r3
 800745c:	f04f 0600 	mov.w	r6, #0
 8007460:	46a8      	mov	r8, r5
 8007462:	46b1      	mov	r9, r6
 8007464:	eb18 0308 	adds.w	r3, r8, r8
 8007468:	eb49 0409 	adc.w	r4, r9, r9
 800746c:	4698      	mov	r8, r3
 800746e:	46a1      	mov	r9, r4
 8007470:	eb18 0805 	adds.w	r8, r8, r5
 8007474:	eb49 0906 	adc.w	r9, r9, r6
 8007478:	f04f 0100 	mov.w	r1, #0
 800747c:	f04f 0200 	mov.w	r2, #0
 8007480:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007484:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007488:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800748c:	4688      	mov	r8, r1
 800748e:	4691      	mov	r9, r2
 8007490:	eb18 0005 	adds.w	r0, r8, r5
 8007494:	eb49 0106 	adc.w	r1, r9, r6
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	685b      	ldr	r3, [r3, #4]
 800749c:	461d      	mov	r5, r3
 800749e:	f04f 0600 	mov.w	r6, #0
 80074a2:	196b      	adds	r3, r5, r5
 80074a4:	eb46 0406 	adc.w	r4, r6, r6
 80074a8:	461a      	mov	r2, r3
 80074aa:	4623      	mov	r3, r4
 80074ac:	f7f9 fabe 	bl	8000a2c <__aeabi_uldivmod>
 80074b0:	4603      	mov	r3, r0
 80074b2:	460c      	mov	r4, r1
 80074b4:	461a      	mov	r2, r3
 80074b6:	4b47      	ldr	r3, [pc, #284]	; (80075d4 <UART_SetConfig+0x384>)
 80074b8:	fba3 2302 	umull	r2, r3, r3, r2
 80074bc:	095b      	lsrs	r3, r3, #5
 80074be:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	461d      	mov	r5, r3
 80074c6:	f04f 0600 	mov.w	r6, #0
 80074ca:	46a9      	mov	r9, r5
 80074cc:	46b2      	mov	sl, r6
 80074ce:	eb19 0309 	adds.w	r3, r9, r9
 80074d2:	eb4a 040a 	adc.w	r4, sl, sl
 80074d6:	4699      	mov	r9, r3
 80074d8:	46a2      	mov	sl, r4
 80074da:	eb19 0905 	adds.w	r9, r9, r5
 80074de:	eb4a 0a06 	adc.w	sl, sl, r6
 80074e2:	f04f 0100 	mov.w	r1, #0
 80074e6:	f04f 0200 	mov.w	r2, #0
 80074ea:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80074ee:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80074f2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80074f6:	4689      	mov	r9, r1
 80074f8:	4692      	mov	sl, r2
 80074fa:	eb19 0005 	adds.w	r0, r9, r5
 80074fe:	eb4a 0106 	adc.w	r1, sl, r6
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	685b      	ldr	r3, [r3, #4]
 8007506:	461d      	mov	r5, r3
 8007508:	f04f 0600 	mov.w	r6, #0
 800750c:	196b      	adds	r3, r5, r5
 800750e:	eb46 0406 	adc.w	r4, r6, r6
 8007512:	461a      	mov	r2, r3
 8007514:	4623      	mov	r3, r4
 8007516:	f7f9 fa89 	bl	8000a2c <__aeabi_uldivmod>
 800751a:	4603      	mov	r3, r0
 800751c:	460c      	mov	r4, r1
 800751e:	461a      	mov	r2, r3
 8007520:	4b2c      	ldr	r3, [pc, #176]	; (80075d4 <UART_SetConfig+0x384>)
 8007522:	fba3 1302 	umull	r1, r3, r3, r2
 8007526:	095b      	lsrs	r3, r3, #5
 8007528:	2164      	movs	r1, #100	; 0x64
 800752a:	fb01 f303 	mul.w	r3, r1, r3
 800752e:	1ad3      	subs	r3, r2, r3
 8007530:	00db      	lsls	r3, r3, #3
 8007532:	3332      	adds	r3, #50	; 0x32
 8007534:	4a27      	ldr	r2, [pc, #156]	; (80075d4 <UART_SetConfig+0x384>)
 8007536:	fba2 2303 	umull	r2, r3, r2, r3
 800753a:	095b      	lsrs	r3, r3, #5
 800753c:	005b      	lsls	r3, r3, #1
 800753e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007542:	4498      	add	r8, r3
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	461d      	mov	r5, r3
 8007548:	f04f 0600 	mov.w	r6, #0
 800754c:	46a9      	mov	r9, r5
 800754e:	46b2      	mov	sl, r6
 8007550:	eb19 0309 	adds.w	r3, r9, r9
 8007554:	eb4a 040a 	adc.w	r4, sl, sl
 8007558:	4699      	mov	r9, r3
 800755a:	46a2      	mov	sl, r4
 800755c:	eb19 0905 	adds.w	r9, r9, r5
 8007560:	eb4a 0a06 	adc.w	sl, sl, r6
 8007564:	f04f 0100 	mov.w	r1, #0
 8007568:	f04f 0200 	mov.w	r2, #0
 800756c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007570:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007574:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007578:	4689      	mov	r9, r1
 800757a:	4692      	mov	sl, r2
 800757c:	eb19 0005 	adds.w	r0, r9, r5
 8007580:	eb4a 0106 	adc.w	r1, sl, r6
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	685b      	ldr	r3, [r3, #4]
 8007588:	461d      	mov	r5, r3
 800758a:	f04f 0600 	mov.w	r6, #0
 800758e:	196b      	adds	r3, r5, r5
 8007590:	eb46 0406 	adc.w	r4, r6, r6
 8007594:	461a      	mov	r2, r3
 8007596:	4623      	mov	r3, r4
 8007598:	f7f9 fa48 	bl	8000a2c <__aeabi_uldivmod>
 800759c:	4603      	mov	r3, r0
 800759e:	460c      	mov	r4, r1
 80075a0:	461a      	mov	r2, r3
 80075a2:	4b0c      	ldr	r3, [pc, #48]	; (80075d4 <UART_SetConfig+0x384>)
 80075a4:	fba3 1302 	umull	r1, r3, r3, r2
 80075a8:	095b      	lsrs	r3, r3, #5
 80075aa:	2164      	movs	r1, #100	; 0x64
 80075ac:	fb01 f303 	mul.w	r3, r1, r3
 80075b0:	1ad3      	subs	r3, r2, r3
 80075b2:	00db      	lsls	r3, r3, #3
 80075b4:	3332      	adds	r3, #50	; 0x32
 80075b6:	4a07      	ldr	r2, [pc, #28]	; (80075d4 <UART_SetConfig+0x384>)
 80075b8:	fba2 2303 	umull	r2, r3, r2, r3
 80075bc:	095b      	lsrs	r3, r3, #5
 80075be:	f003 0207 	and.w	r2, r3, #7
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	4442      	add	r2, r8
 80075c8:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80075ca:	e1b2      	b.n	8007932 <UART_SetConfig+0x6e2>
 80075cc:	40011000 	.word	0x40011000
 80075d0:	40011400 	.word	0x40011400
 80075d4:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4ad7      	ldr	r2, [pc, #860]	; (800793c <UART_SetConfig+0x6ec>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d005      	beq.n	80075ee <UART_SetConfig+0x39e>
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	4ad6      	ldr	r2, [pc, #856]	; (8007940 <UART_SetConfig+0x6f0>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	f040 80d1 	bne.w	8007790 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80075ee:	f7fe fb69 	bl	8005cc4 <HAL_RCC_GetPCLK2Freq>
 80075f2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	469a      	mov	sl, r3
 80075f8:	f04f 0b00 	mov.w	fp, #0
 80075fc:	46d0      	mov	r8, sl
 80075fe:	46d9      	mov	r9, fp
 8007600:	eb18 0308 	adds.w	r3, r8, r8
 8007604:	eb49 0409 	adc.w	r4, r9, r9
 8007608:	4698      	mov	r8, r3
 800760a:	46a1      	mov	r9, r4
 800760c:	eb18 080a 	adds.w	r8, r8, sl
 8007610:	eb49 090b 	adc.w	r9, r9, fp
 8007614:	f04f 0100 	mov.w	r1, #0
 8007618:	f04f 0200 	mov.w	r2, #0
 800761c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007620:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007624:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007628:	4688      	mov	r8, r1
 800762a:	4691      	mov	r9, r2
 800762c:	eb1a 0508 	adds.w	r5, sl, r8
 8007630:	eb4b 0609 	adc.w	r6, fp, r9
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	685b      	ldr	r3, [r3, #4]
 8007638:	4619      	mov	r1, r3
 800763a:	f04f 0200 	mov.w	r2, #0
 800763e:	f04f 0300 	mov.w	r3, #0
 8007642:	f04f 0400 	mov.w	r4, #0
 8007646:	0094      	lsls	r4, r2, #2
 8007648:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800764c:	008b      	lsls	r3, r1, #2
 800764e:	461a      	mov	r2, r3
 8007650:	4623      	mov	r3, r4
 8007652:	4628      	mov	r0, r5
 8007654:	4631      	mov	r1, r6
 8007656:	f7f9 f9e9 	bl	8000a2c <__aeabi_uldivmod>
 800765a:	4603      	mov	r3, r0
 800765c:	460c      	mov	r4, r1
 800765e:	461a      	mov	r2, r3
 8007660:	4bb8      	ldr	r3, [pc, #736]	; (8007944 <UART_SetConfig+0x6f4>)
 8007662:	fba3 2302 	umull	r2, r3, r3, r2
 8007666:	095b      	lsrs	r3, r3, #5
 8007668:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	469b      	mov	fp, r3
 8007670:	f04f 0c00 	mov.w	ip, #0
 8007674:	46d9      	mov	r9, fp
 8007676:	46e2      	mov	sl, ip
 8007678:	eb19 0309 	adds.w	r3, r9, r9
 800767c:	eb4a 040a 	adc.w	r4, sl, sl
 8007680:	4699      	mov	r9, r3
 8007682:	46a2      	mov	sl, r4
 8007684:	eb19 090b 	adds.w	r9, r9, fp
 8007688:	eb4a 0a0c 	adc.w	sl, sl, ip
 800768c:	f04f 0100 	mov.w	r1, #0
 8007690:	f04f 0200 	mov.w	r2, #0
 8007694:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007698:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800769c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80076a0:	4689      	mov	r9, r1
 80076a2:	4692      	mov	sl, r2
 80076a4:	eb1b 0509 	adds.w	r5, fp, r9
 80076a8:	eb4c 060a 	adc.w	r6, ip, sl
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	685b      	ldr	r3, [r3, #4]
 80076b0:	4619      	mov	r1, r3
 80076b2:	f04f 0200 	mov.w	r2, #0
 80076b6:	f04f 0300 	mov.w	r3, #0
 80076ba:	f04f 0400 	mov.w	r4, #0
 80076be:	0094      	lsls	r4, r2, #2
 80076c0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80076c4:	008b      	lsls	r3, r1, #2
 80076c6:	461a      	mov	r2, r3
 80076c8:	4623      	mov	r3, r4
 80076ca:	4628      	mov	r0, r5
 80076cc:	4631      	mov	r1, r6
 80076ce:	f7f9 f9ad 	bl	8000a2c <__aeabi_uldivmod>
 80076d2:	4603      	mov	r3, r0
 80076d4:	460c      	mov	r4, r1
 80076d6:	461a      	mov	r2, r3
 80076d8:	4b9a      	ldr	r3, [pc, #616]	; (8007944 <UART_SetConfig+0x6f4>)
 80076da:	fba3 1302 	umull	r1, r3, r3, r2
 80076de:	095b      	lsrs	r3, r3, #5
 80076e0:	2164      	movs	r1, #100	; 0x64
 80076e2:	fb01 f303 	mul.w	r3, r1, r3
 80076e6:	1ad3      	subs	r3, r2, r3
 80076e8:	011b      	lsls	r3, r3, #4
 80076ea:	3332      	adds	r3, #50	; 0x32
 80076ec:	4a95      	ldr	r2, [pc, #596]	; (8007944 <UART_SetConfig+0x6f4>)
 80076ee:	fba2 2303 	umull	r2, r3, r2, r3
 80076f2:	095b      	lsrs	r3, r3, #5
 80076f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80076f8:	4498      	add	r8, r3
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	469b      	mov	fp, r3
 80076fe:	f04f 0c00 	mov.w	ip, #0
 8007702:	46d9      	mov	r9, fp
 8007704:	46e2      	mov	sl, ip
 8007706:	eb19 0309 	adds.w	r3, r9, r9
 800770a:	eb4a 040a 	adc.w	r4, sl, sl
 800770e:	4699      	mov	r9, r3
 8007710:	46a2      	mov	sl, r4
 8007712:	eb19 090b 	adds.w	r9, r9, fp
 8007716:	eb4a 0a0c 	adc.w	sl, sl, ip
 800771a:	f04f 0100 	mov.w	r1, #0
 800771e:	f04f 0200 	mov.w	r2, #0
 8007722:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007726:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800772a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800772e:	4689      	mov	r9, r1
 8007730:	4692      	mov	sl, r2
 8007732:	eb1b 0509 	adds.w	r5, fp, r9
 8007736:	eb4c 060a 	adc.w	r6, ip, sl
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	685b      	ldr	r3, [r3, #4]
 800773e:	4619      	mov	r1, r3
 8007740:	f04f 0200 	mov.w	r2, #0
 8007744:	f04f 0300 	mov.w	r3, #0
 8007748:	f04f 0400 	mov.w	r4, #0
 800774c:	0094      	lsls	r4, r2, #2
 800774e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007752:	008b      	lsls	r3, r1, #2
 8007754:	461a      	mov	r2, r3
 8007756:	4623      	mov	r3, r4
 8007758:	4628      	mov	r0, r5
 800775a:	4631      	mov	r1, r6
 800775c:	f7f9 f966 	bl	8000a2c <__aeabi_uldivmod>
 8007760:	4603      	mov	r3, r0
 8007762:	460c      	mov	r4, r1
 8007764:	461a      	mov	r2, r3
 8007766:	4b77      	ldr	r3, [pc, #476]	; (8007944 <UART_SetConfig+0x6f4>)
 8007768:	fba3 1302 	umull	r1, r3, r3, r2
 800776c:	095b      	lsrs	r3, r3, #5
 800776e:	2164      	movs	r1, #100	; 0x64
 8007770:	fb01 f303 	mul.w	r3, r1, r3
 8007774:	1ad3      	subs	r3, r2, r3
 8007776:	011b      	lsls	r3, r3, #4
 8007778:	3332      	adds	r3, #50	; 0x32
 800777a:	4a72      	ldr	r2, [pc, #456]	; (8007944 <UART_SetConfig+0x6f4>)
 800777c:	fba2 2303 	umull	r2, r3, r2, r3
 8007780:	095b      	lsrs	r3, r3, #5
 8007782:	f003 020f 	and.w	r2, r3, #15
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	4442      	add	r2, r8
 800778c:	609a      	str	r2, [r3, #8]
 800778e:	e0d0      	b.n	8007932 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8007790:	f7fe fa84 	bl	8005c9c <HAL_RCC_GetPCLK1Freq>
 8007794:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007796:	68bb      	ldr	r3, [r7, #8]
 8007798:	469a      	mov	sl, r3
 800779a:	f04f 0b00 	mov.w	fp, #0
 800779e:	46d0      	mov	r8, sl
 80077a0:	46d9      	mov	r9, fp
 80077a2:	eb18 0308 	adds.w	r3, r8, r8
 80077a6:	eb49 0409 	adc.w	r4, r9, r9
 80077aa:	4698      	mov	r8, r3
 80077ac:	46a1      	mov	r9, r4
 80077ae:	eb18 080a 	adds.w	r8, r8, sl
 80077b2:	eb49 090b 	adc.w	r9, r9, fp
 80077b6:	f04f 0100 	mov.w	r1, #0
 80077ba:	f04f 0200 	mov.w	r2, #0
 80077be:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80077c2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80077c6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80077ca:	4688      	mov	r8, r1
 80077cc:	4691      	mov	r9, r2
 80077ce:	eb1a 0508 	adds.w	r5, sl, r8
 80077d2:	eb4b 0609 	adc.w	r6, fp, r9
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	685b      	ldr	r3, [r3, #4]
 80077da:	4619      	mov	r1, r3
 80077dc:	f04f 0200 	mov.w	r2, #0
 80077e0:	f04f 0300 	mov.w	r3, #0
 80077e4:	f04f 0400 	mov.w	r4, #0
 80077e8:	0094      	lsls	r4, r2, #2
 80077ea:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80077ee:	008b      	lsls	r3, r1, #2
 80077f0:	461a      	mov	r2, r3
 80077f2:	4623      	mov	r3, r4
 80077f4:	4628      	mov	r0, r5
 80077f6:	4631      	mov	r1, r6
 80077f8:	f7f9 f918 	bl	8000a2c <__aeabi_uldivmod>
 80077fc:	4603      	mov	r3, r0
 80077fe:	460c      	mov	r4, r1
 8007800:	461a      	mov	r2, r3
 8007802:	4b50      	ldr	r3, [pc, #320]	; (8007944 <UART_SetConfig+0x6f4>)
 8007804:	fba3 2302 	umull	r2, r3, r3, r2
 8007808:	095b      	lsrs	r3, r3, #5
 800780a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	469b      	mov	fp, r3
 8007812:	f04f 0c00 	mov.w	ip, #0
 8007816:	46d9      	mov	r9, fp
 8007818:	46e2      	mov	sl, ip
 800781a:	eb19 0309 	adds.w	r3, r9, r9
 800781e:	eb4a 040a 	adc.w	r4, sl, sl
 8007822:	4699      	mov	r9, r3
 8007824:	46a2      	mov	sl, r4
 8007826:	eb19 090b 	adds.w	r9, r9, fp
 800782a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800782e:	f04f 0100 	mov.w	r1, #0
 8007832:	f04f 0200 	mov.w	r2, #0
 8007836:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800783a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800783e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007842:	4689      	mov	r9, r1
 8007844:	4692      	mov	sl, r2
 8007846:	eb1b 0509 	adds.w	r5, fp, r9
 800784a:	eb4c 060a 	adc.w	r6, ip, sl
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	685b      	ldr	r3, [r3, #4]
 8007852:	4619      	mov	r1, r3
 8007854:	f04f 0200 	mov.w	r2, #0
 8007858:	f04f 0300 	mov.w	r3, #0
 800785c:	f04f 0400 	mov.w	r4, #0
 8007860:	0094      	lsls	r4, r2, #2
 8007862:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007866:	008b      	lsls	r3, r1, #2
 8007868:	461a      	mov	r2, r3
 800786a:	4623      	mov	r3, r4
 800786c:	4628      	mov	r0, r5
 800786e:	4631      	mov	r1, r6
 8007870:	f7f9 f8dc 	bl	8000a2c <__aeabi_uldivmod>
 8007874:	4603      	mov	r3, r0
 8007876:	460c      	mov	r4, r1
 8007878:	461a      	mov	r2, r3
 800787a:	4b32      	ldr	r3, [pc, #200]	; (8007944 <UART_SetConfig+0x6f4>)
 800787c:	fba3 1302 	umull	r1, r3, r3, r2
 8007880:	095b      	lsrs	r3, r3, #5
 8007882:	2164      	movs	r1, #100	; 0x64
 8007884:	fb01 f303 	mul.w	r3, r1, r3
 8007888:	1ad3      	subs	r3, r2, r3
 800788a:	011b      	lsls	r3, r3, #4
 800788c:	3332      	adds	r3, #50	; 0x32
 800788e:	4a2d      	ldr	r2, [pc, #180]	; (8007944 <UART_SetConfig+0x6f4>)
 8007890:	fba2 2303 	umull	r2, r3, r2, r3
 8007894:	095b      	lsrs	r3, r3, #5
 8007896:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800789a:	4498      	add	r8, r3
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	469b      	mov	fp, r3
 80078a0:	f04f 0c00 	mov.w	ip, #0
 80078a4:	46d9      	mov	r9, fp
 80078a6:	46e2      	mov	sl, ip
 80078a8:	eb19 0309 	adds.w	r3, r9, r9
 80078ac:	eb4a 040a 	adc.w	r4, sl, sl
 80078b0:	4699      	mov	r9, r3
 80078b2:	46a2      	mov	sl, r4
 80078b4:	eb19 090b 	adds.w	r9, r9, fp
 80078b8:	eb4a 0a0c 	adc.w	sl, sl, ip
 80078bc:	f04f 0100 	mov.w	r1, #0
 80078c0:	f04f 0200 	mov.w	r2, #0
 80078c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80078c8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80078cc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80078d0:	4689      	mov	r9, r1
 80078d2:	4692      	mov	sl, r2
 80078d4:	eb1b 0509 	adds.w	r5, fp, r9
 80078d8:	eb4c 060a 	adc.w	r6, ip, sl
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	685b      	ldr	r3, [r3, #4]
 80078e0:	4619      	mov	r1, r3
 80078e2:	f04f 0200 	mov.w	r2, #0
 80078e6:	f04f 0300 	mov.w	r3, #0
 80078ea:	f04f 0400 	mov.w	r4, #0
 80078ee:	0094      	lsls	r4, r2, #2
 80078f0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80078f4:	008b      	lsls	r3, r1, #2
 80078f6:	461a      	mov	r2, r3
 80078f8:	4623      	mov	r3, r4
 80078fa:	4628      	mov	r0, r5
 80078fc:	4631      	mov	r1, r6
 80078fe:	f7f9 f895 	bl	8000a2c <__aeabi_uldivmod>
 8007902:	4603      	mov	r3, r0
 8007904:	460c      	mov	r4, r1
 8007906:	461a      	mov	r2, r3
 8007908:	4b0e      	ldr	r3, [pc, #56]	; (8007944 <UART_SetConfig+0x6f4>)
 800790a:	fba3 1302 	umull	r1, r3, r3, r2
 800790e:	095b      	lsrs	r3, r3, #5
 8007910:	2164      	movs	r1, #100	; 0x64
 8007912:	fb01 f303 	mul.w	r3, r1, r3
 8007916:	1ad3      	subs	r3, r2, r3
 8007918:	011b      	lsls	r3, r3, #4
 800791a:	3332      	adds	r3, #50	; 0x32
 800791c:	4a09      	ldr	r2, [pc, #36]	; (8007944 <UART_SetConfig+0x6f4>)
 800791e:	fba2 2303 	umull	r2, r3, r2, r3
 8007922:	095b      	lsrs	r3, r3, #5
 8007924:	f003 020f 	and.w	r2, r3, #15
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	4442      	add	r2, r8
 800792e:	609a      	str	r2, [r3, #8]
}
 8007930:	e7ff      	b.n	8007932 <UART_SetConfig+0x6e2>
 8007932:	bf00      	nop
 8007934:	3714      	adds	r7, #20
 8007936:	46bd      	mov	sp, r7
 8007938:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800793c:	40011000 	.word	0x40011000
 8007940:	40011400 	.word	0x40011400
 8007944:	51eb851f 	.word	0x51eb851f

08007948 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8007948:	b480      	push	{r7}
 800794a:	b085      	sub	sp, #20
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
 8007950:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0U;
 8007952:	2300      	movs	r3, #0
 8007954:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0U;
 8007956:	2300      	movs	r3, #0
 8007958:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	2b01      	cmp	r3, #1
 8007960:	d029      	beq.n	80079b6 <FMC_SDRAM_Init+0x6e>
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800796e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007972:	60fb      	str	r3, [r7, #12]
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	685a      	ldr	r2, [r3, #4]
                                               Init->RowBitsNumber      |\
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800797c:	431a      	orrs	r2, r3
                                               Init->MemoryDataWidth    |\
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	68db      	ldr	r3, [r3, #12]
                                               Init->RowBitsNumber      |\
 8007982:	431a      	orrs	r2, r3
                                               Init->InternalBankNumber |\
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	691b      	ldr	r3, [r3, #16]
                                               Init->MemoryDataWidth    |\
 8007988:	431a      	orrs	r2, r3
                                               Init->CASLatency         |\
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	695b      	ldr	r3, [r3, #20]
                                               Init->InternalBankNumber |\
 800798e:	431a      	orrs	r2, r3
                                               Init->WriteProtection    |\
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	699b      	ldr	r3, [r3, #24]
                                               Init->CASLatency         |\
 8007994:	431a      	orrs	r2, r3
                                               Init->SDClockPeriod      |\
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	69db      	ldr	r3, [r3, #28]
                                               Init->WriteProtection    |\
 800799a:	431a      	orrs	r2, r3
                                               Init->ReadBurst          |\
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	6a1b      	ldr	r3, [r3, #32]
                                               Init->SDClockPeriod      |\
 80079a0:	431a      	orrs	r2, r3
                                               Init->ReadPipeDelay
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                               Init->ReadBurst          |\
 80079a6:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80079a8:	68fa      	ldr	r2, [r7, #12]
 80079aa:	4313      	orrs	r3, r2
 80079ac:	60fb      	str	r3, [r7, #12]
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	68fa      	ldr	r2, [r7, #12]
 80079b2:	601a      	str	r2, [r3, #0]
 80079b4:	e034      	b.n	8007a20 <FMC_SDRAM_Init+0xd8>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80079c2:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80079cc:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);  
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 80079d2:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80079d4:	68fa      	ldr	r2, [r7, #12]
 80079d6:	4313      	orrs	r3, r2
 80079d8:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	685b      	ldr	r3, [r3, #4]
 80079de:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 80079e0:	68bb      	ldr	r3, [r7, #8]
 80079e2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80079e6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80079ea:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber      |\
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80079f4:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth    |\
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber      |\
 80079fa:	431a      	orrs	r2, r3
                       Init->InternalBankNumber |\
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth    |\
 8007a00:	431a      	orrs	r2, r3
                       Init->CASLatency         |\
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber |\
 8007a06:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency         |\
 8007a0c:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007a0e:	68ba      	ldr	r2, [r7, #8]
 8007a10:	4313      	orrs	r3, r2
 8007a12:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	68fa      	ldr	r2, [r7, #12]
 8007a18:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	68ba      	ldr	r2, [r7, #8]
 8007a1e:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;
 8007a20:	2300      	movs	r3, #0
}
 8007a22:	4618      	mov	r0, r3
 8007a24:	3714      	adds	r7, #20
 8007a26:	46bd      	mov	sp, r7
 8007a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2c:	4770      	bx	lr

08007a2e <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007a2e:	b480      	push	{r7}
 8007a30:	b087      	sub	sp, #28
 8007a32:	af00      	add	r7, sp, #0
 8007a34:	60f8      	str	r0, [r7, #12]
 8007a36:	60b9      	str	r1, [r7, #8]
 8007a38:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0U;
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0U;
 8007a3e:	2300      	movs	r3, #0
 8007a40:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2b01      	cmp	r3, #1
 8007a46:	d02e      	beq.n	8007aa6 <FMC_SDRAM_Timing_Init+0x78>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	689b      	ldr	r3, [r3, #8]
 8007a4c:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8007a4e:	697b      	ldr	r3, [r7, #20]
 8007a50:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007a54:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8007a56:	68bb      	ldr	r3, [r7, #8]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8007a5c:	68bb      	ldr	r3, [r7, #8]
 8007a5e:	685b      	ldr	r3, [r3, #4]
 8007a60:	3b01      	subs	r3, #1
 8007a62:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8007a64:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	689b      	ldr	r3, [r3, #8]
 8007a6a:	3b01      	subs	r3, #1
 8007a6c:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8007a6e:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8007a70:	68bb      	ldr	r3, [r7, #8]
 8007a72:	68db      	ldr	r3, [r3, #12]
 8007a74:	3b01      	subs	r3, #1
 8007a76:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8007a78:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	691b      	ldr	r3, [r3, #16]
 8007a7e:	3b01      	subs	r3, #1
 8007a80:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8007a82:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1U) << 20U)             |\
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	695b      	ldr	r3, [r3, #20]
 8007a88:	3b01      	subs	r3, #1
 8007a8a:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8007a8c:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U));
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	699b      	ldr	r3, [r3, #24]
 8007a92:	3b01      	subs	r3, #1
 8007a94:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8007a96:	4313      	orrs	r3, r2
 8007a98:	697a      	ldr	r2, [r7, #20]
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	697a      	ldr	r2, [r7, #20]
 8007aa2:	609a      	str	r2, [r3, #8]
 8007aa4:	e03b      	b.n	8007b1e <FMC_SDRAM_Timing_Init+0xf0>
  }
   else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	689b      	ldr	r3, [r3, #8]
 8007aaa:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8007aac:	697b      	ldr	r3, [r7, #20]
 8007aae:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007ab2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007ab6:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	68db      	ldr	r3, [r3, #12]
 8007abc:	3b01      	subs	r3, #1
 8007abe:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 8007ac0:	68bb      	ldr	r3, [r7, #8]
 8007ac2:	695b      	ldr	r3, [r3, #20]
 8007ac4:	3b01      	subs	r3, #1
 8007ac6:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8007ac8:	4313      	orrs	r3, r2
 8007aca:	697a      	ldr	r2, [r7, #20]
 8007acc:	4313      	orrs	r3, r2
 8007ace:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	68db      	ldr	r3, [r3, #12]
 8007ad4:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8007ad6:	693b      	ldr	r3, [r7, #16]
 8007ad8:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007adc:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8007ade:	68bb      	ldr	r3, [r7, #8]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 8007ae4:	68bb      	ldr	r3, [r7, #8]
 8007ae6:	685b      	ldr	r3, [r3, #4]
 8007ae8:	3b01      	subs	r3, #1
 8007aea:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8007aec:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	689b      	ldr	r3, [r3, #8]
 8007af2:	3b01      	subs	r3, #1
 8007af4:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 8007af6:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	691b      	ldr	r3, [r3, #16]
 8007afc:	3b01      	subs	r3, #1
 8007afe:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 8007b00:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U)));   
 8007b02:	68bb      	ldr	r3, [r7, #8]
 8007b04:	699b      	ldr	r3, [r3, #24]
 8007b06:	3b01      	subs	r3, #1
 8007b08:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8007b0a:	4313      	orrs	r3, r2
 8007b0c:	693a      	ldr	r2, [r7, #16]
 8007b0e:	4313      	orrs	r3, r2
 8007b10:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	697a      	ldr	r2, [r7, #20]
 8007b16:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	693a      	ldr	r2, [r7, #16]
 8007b1c:	60da      	str	r2, [r3, #12]
  }
  return HAL_OK;
 8007b1e:	2300      	movs	r3, #0
}
 8007b20:	4618      	mov	r0, r3
 8007b22:	371c      	adds	r7, #28
 8007b24:	46bd      	mov	sp, r7
 8007b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2a:	4770      	bx	lr

08007b2c <__libc_init_array>:
 8007b2c:	b570      	push	{r4, r5, r6, lr}
 8007b2e:	4e0d      	ldr	r6, [pc, #52]	; (8007b64 <__libc_init_array+0x38>)
 8007b30:	4c0d      	ldr	r4, [pc, #52]	; (8007b68 <__libc_init_array+0x3c>)
 8007b32:	1ba4      	subs	r4, r4, r6
 8007b34:	10a4      	asrs	r4, r4, #2
 8007b36:	2500      	movs	r5, #0
 8007b38:	42a5      	cmp	r5, r4
 8007b3a:	d109      	bne.n	8007b50 <__libc_init_array+0x24>
 8007b3c:	4e0b      	ldr	r6, [pc, #44]	; (8007b6c <__libc_init_array+0x40>)
 8007b3e:	4c0c      	ldr	r4, [pc, #48]	; (8007b70 <__libc_init_array+0x44>)
 8007b40:	f000 fd6c 	bl	800861c <_init>
 8007b44:	1ba4      	subs	r4, r4, r6
 8007b46:	10a4      	asrs	r4, r4, #2
 8007b48:	2500      	movs	r5, #0
 8007b4a:	42a5      	cmp	r5, r4
 8007b4c:	d105      	bne.n	8007b5a <__libc_init_array+0x2e>
 8007b4e:	bd70      	pop	{r4, r5, r6, pc}
 8007b50:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007b54:	4798      	blx	r3
 8007b56:	3501      	adds	r5, #1
 8007b58:	e7ee      	b.n	8007b38 <__libc_init_array+0xc>
 8007b5a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007b5e:	4798      	blx	r3
 8007b60:	3501      	adds	r5, #1
 8007b62:	e7f2      	b.n	8007b4a <__libc_init_array+0x1e>
 8007b64:	0800a350 	.word	0x0800a350
 8007b68:	0800a350 	.word	0x0800a350
 8007b6c:	0800a350 	.word	0x0800a350
 8007b70:	0800a354 	.word	0x0800a354

08007b74 <memset>:
 8007b74:	4402      	add	r2, r0
 8007b76:	4603      	mov	r3, r0
 8007b78:	4293      	cmp	r3, r2
 8007b7a:	d100      	bne.n	8007b7e <memset+0xa>
 8007b7c:	4770      	bx	lr
 8007b7e:	f803 1b01 	strb.w	r1, [r3], #1
 8007b82:	e7f9      	b.n	8007b78 <memset+0x4>

08007b84 <sinf>:
 8007b84:	ee10 3a10 	vmov	r3, s0
 8007b88:	b507      	push	{r0, r1, r2, lr}
 8007b8a:	4a1d      	ldr	r2, [pc, #116]	; (8007c00 <sinf+0x7c>)
 8007b8c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007b90:	4293      	cmp	r3, r2
 8007b92:	dc05      	bgt.n	8007ba0 <sinf+0x1c>
 8007b94:	eddf 0a1b 	vldr	s1, [pc, #108]	; 8007c04 <sinf+0x80>
 8007b98:	2000      	movs	r0, #0
 8007b9a:	f000 fc41 	bl	8008420 <__kernel_sinf>
 8007b9e:	e004      	b.n	8007baa <sinf+0x26>
 8007ba0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8007ba4:	db04      	blt.n	8007bb0 <sinf+0x2c>
 8007ba6:	ee30 0a40 	vsub.f32	s0, s0, s0
 8007baa:	b003      	add	sp, #12
 8007bac:	f85d fb04 	ldr.w	pc, [sp], #4
 8007bb0:	4668      	mov	r0, sp
 8007bb2:	f000 f829 	bl	8007c08 <__ieee754_rem_pio2f>
 8007bb6:	f000 0003 	and.w	r0, r0, #3
 8007bba:	2801      	cmp	r0, #1
 8007bbc:	d008      	beq.n	8007bd0 <sinf+0x4c>
 8007bbe:	2802      	cmp	r0, #2
 8007bc0:	d00d      	beq.n	8007bde <sinf+0x5a>
 8007bc2:	b9b0      	cbnz	r0, 8007bf2 <sinf+0x6e>
 8007bc4:	2001      	movs	r0, #1
 8007bc6:	eddd 0a01 	vldr	s1, [sp, #4]
 8007bca:	ed9d 0a00 	vldr	s0, [sp]
 8007bce:	e7e4      	b.n	8007b9a <sinf+0x16>
 8007bd0:	eddd 0a01 	vldr	s1, [sp, #4]
 8007bd4:	ed9d 0a00 	vldr	s0, [sp]
 8007bd8:	f000 f942 	bl	8007e60 <__kernel_cosf>
 8007bdc:	e7e5      	b.n	8007baa <sinf+0x26>
 8007bde:	2001      	movs	r0, #1
 8007be0:	eddd 0a01 	vldr	s1, [sp, #4]
 8007be4:	ed9d 0a00 	vldr	s0, [sp]
 8007be8:	f000 fc1a 	bl	8008420 <__kernel_sinf>
 8007bec:	eeb1 0a40 	vneg.f32	s0, s0
 8007bf0:	e7db      	b.n	8007baa <sinf+0x26>
 8007bf2:	eddd 0a01 	vldr	s1, [sp, #4]
 8007bf6:	ed9d 0a00 	vldr	s0, [sp]
 8007bfa:	f000 f931 	bl	8007e60 <__kernel_cosf>
 8007bfe:	e7f5      	b.n	8007bec <sinf+0x68>
 8007c00:	3f490fd8 	.word	0x3f490fd8
 8007c04:	00000000 	.word	0x00000000

08007c08 <__ieee754_rem_pio2f>:
 8007c08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c0a:	ee10 6a10 	vmov	r6, s0
 8007c0e:	4b86      	ldr	r3, [pc, #536]	; (8007e28 <__ieee754_rem_pio2f+0x220>)
 8007c10:	f026 4400 	bic.w	r4, r6, #2147483648	; 0x80000000
 8007c14:	429c      	cmp	r4, r3
 8007c16:	b087      	sub	sp, #28
 8007c18:	4605      	mov	r5, r0
 8007c1a:	dc05      	bgt.n	8007c28 <__ieee754_rem_pio2f+0x20>
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	ed85 0a00 	vstr	s0, [r5]
 8007c22:	6043      	str	r3, [r0, #4]
 8007c24:	2000      	movs	r0, #0
 8007c26:	e020      	b.n	8007c6a <__ieee754_rem_pio2f+0x62>
 8007c28:	4b80      	ldr	r3, [pc, #512]	; (8007e2c <__ieee754_rem_pio2f+0x224>)
 8007c2a:	429c      	cmp	r4, r3
 8007c2c:	dc38      	bgt.n	8007ca0 <__ieee754_rem_pio2f+0x98>
 8007c2e:	2e00      	cmp	r6, #0
 8007c30:	f024 040f 	bic.w	r4, r4, #15
 8007c34:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 8007e30 <__ieee754_rem_pio2f+0x228>
 8007c38:	4b7e      	ldr	r3, [pc, #504]	; (8007e34 <__ieee754_rem_pio2f+0x22c>)
 8007c3a:	dd18      	ble.n	8007c6e <__ieee754_rem_pio2f+0x66>
 8007c3c:	429c      	cmp	r4, r3
 8007c3e:	ee70 7a47 	vsub.f32	s15, s0, s14
 8007c42:	bf09      	itett	eq
 8007c44:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 8007e38 <__ieee754_rem_pio2f+0x230>
 8007c48:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 8007e3c <__ieee754_rem_pio2f+0x234>
 8007c4c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8007c50:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 8007e40 <__ieee754_rem_pio2f+0x238>
 8007c54:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8007c58:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007c5c:	edc0 6a00 	vstr	s13, [r0]
 8007c60:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007c64:	edc0 7a01 	vstr	s15, [r0, #4]
 8007c68:	2001      	movs	r0, #1
 8007c6a:	b007      	add	sp, #28
 8007c6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c6e:	429c      	cmp	r4, r3
 8007c70:	ee70 7a07 	vadd.f32	s15, s0, s14
 8007c74:	bf09      	itett	eq
 8007c76:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 8007e38 <__ieee754_rem_pio2f+0x230>
 8007c7a:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 8007e3c <__ieee754_rem_pio2f+0x234>
 8007c7e:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8007c82:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 8007e40 <__ieee754_rem_pio2f+0x238>
 8007c86:	ee77 6a87 	vadd.f32	s13, s15, s14
 8007c8a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007c8e:	edc0 6a00 	vstr	s13, [r0]
 8007c92:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007c96:	edc0 7a01 	vstr	s15, [r0, #4]
 8007c9a:	f04f 30ff 	mov.w	r0, #4294967295
 8007c9e:	e7e4      	b.n	8007c6a <__ieee754_rem_pio2f+0x62>
 8007ca0:	4b68      	ldr	r3, [pc, #416]	; (8007e44 <__ieee754_rem_pio2f+0x23c>)
 8007ca2:	429c      	cmp	r4, r3
 8007ca4:	dc71      	bgt.n	8007d8a <__ieee754_rem_pio2f+0x182>
 8007ca6:	f000 fc03 	bl	80084b0 <fabsf>
 8007caa:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8007e48 <__ieee754_rem_pio2f+0x240>
 8007cae:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8007cb2:	eee0 7a07 	vfma.f32	s15, s0, s14
 8007cb6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007cba:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8007cbe:	ee17 0a90 	vmov	r0, s15
 8007cc2:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8007e30 <__ieee754_rem_pio2f+0x228>
 8007cc6:	eeb1 7a46 	vneg.f32	s14, s12
 8007cca:	eea7 0a27 	vfma.f32	s0, s14, s15
 8007cce:	281f      	cmp	r0, #31
 8007cd0:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8007e3c <__ieee754_rem_pio2f+0x234>
 8007cd4:	ee66 7a27 	vmul.f32	s15, s12, s15
 8007cd8:	ee70 6a67 	vsub.f32	s13, s0, s15
 8007cdc:	ee16 3a90 	vmov	r3, s13
 8007ce0:	dc1c      	bgt.n	8007d1c <__ieee754_rem_pio2f+0x114>
 8007ce2:	1e47      	subs	r7, r0, #1
 8007ce4:	4959      	ldr	r1, [pc, #356]	; (8007e4c <__ieee754_rem_pio2f+0x244>)
 8007ce6:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 8007cea:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 8007cee:	428a      	cmp	r2, r1
 8007cf0:	d014      	beq.n	8007d1c <__ieee754_rem_pio2f+0x114>
 8007cf2:	602b      	str	r3, [r5, #0]
 8007cf4:	ed95 7a00 	vldr	s14, [r5]
 8007cf8:	ee30 0a47 	vsub.f32	s0, s0, s14
 8007cfc:	2e00      	cmp	r6, #0
 8007cfe:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007d02:	ed85 0a01 	vstr	s0, [r5, #4]
 8007d06:	dab0      	bge.n	8007c6a <__ieee754_rem_pio2f+0x62>
 8007d08:	eeb1 7a47 	vneg.f32	s14, s14
 8007d0c:	eeb1 0a40 	vneg.f32	s0, s0
 8007d10:	ed85 7a00 	vstr	s14, [r5]
 8007d14:	ed85 0a01 	vstr	s0, [r5, #4]
 8007d18:	4240      	negs	r0, r0
 8007d1a:	e7a6      	b.n	8007c6a <__ieee754_rem_pio2f+0x62>
 8007d1c:	15e4      	asrs	r4, r4, #23
 8007d1e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007d22:	1aa2      	subs	r2, r4, r2
 8007d24:	2a08      	cmp	r2, #8
 8007d26:	dde4      	ble.n	8007cf2 <__ieee754_rem_pio2f+0xea>
 8007d28:	eddf 7a43 	vldr	s15, [pc, #268]	; 8007e38 <__ieee754_rem_pio2f+0x230>
 8007d2c:	eef0 6a40 	vmov.f32	s13, s0
 8007d30:	eee7 6a27 	vfma.f32	s13, s14, s15
 8007d34:	ee30 0a66 	vsub.f32	s0, s0, s13
 8007d38:	eea7 0a27 	vfma.f32	s0, s14, s15
 8007d3c:	eddf 7a40 	vldr	s15, [pc, #256]	; 8007e40 <__ieee754_rem_pio2f+0x238>
 8007d40:	ee96 0a27 	vfnms.f32	s0, s12, s15
 8007d44:	ee76 5ac0 	vsub.f32	s11, s13, s0
 8007d48:	eef0 7a40 	vmov.f32	s15, s0
 8007d4c:	ee15 3a90 	vmov	r3, s11
 8007d50:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007d54:	1aa4      	subs	r4, r4, r2
 8007d56:	2c19      	cmp	r4, #25
 8007d58:	dc04      	bgt.n	8007d64 <__ieee754_rem_pio2f+0x15c>
 8007d5a:	edc5 5a00 	vstr	s11, [r5]
 8007d5e:	eeb0 0a66 	vmov.f32	s0, s13
 8007d62:	e7c7      	b.n	8007cf4 <__ieee754_rem_pio2f+0xec>
 8007d64:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8007e50 <__ieee754_rem_pio2f+0x248>
 8007d68:	eeb0 0a66 	vmov.f32	s0, s13
 8007d6c:	eea7 0a25 	vfma.f32	s0, s14, s11
 8007d70:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8007d74:	eee7 7a25 	vfma.f32	s15, s14, s11
 8007d78:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8007e54 <__ieee754_rem_pio2f+0x24c>
 8007d7c:	eed6 7a07 	vfnms.f32	s15, s12, s14
 8007d80:	ee30 7a67 	vsub.f32	s14, s0, s15
 8007d84:	ed85 7a00 	vstr	s14, [r5]
 8007d88:	e7b4      	b.n	8007cf4 <__ieee754_rem_pio2f+0xec>
 8007d8a:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8007d8e:	db06      	blt.n	8007d9e <__ieee754_rem_pio2f+0x196>
 8007d90:	ee70 7a40 	vsub.f32	s15, s0, s0
 8007d94:	edc0 7a01 	vstr	s15, [r0, #4]
 8007d98:	edc0 7a00 	vstr	s15, [r0]
 8007d9c:	e742      	b.n	8007c24 <__ieee754_rem_pio2f+0x1c>
 8007d9e:	15e2      	asrs	r2, r4, #23
 8007da0:	3a86      	subs	r2, #134	; 0x86
 8007da2:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 8007da6:	ee07 3a90 	vmov	s15, r3
 8007daa:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8007dae:	eddf 6a2a 	vldr	s13, [pc, #168]	; 8007e58 <__ieee754_rem_pio2f+0x250>
 8007db2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007db6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007dba:	ed8d 7a03 	vstr	s14, [sp, #12]
 8007dbe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8007dc2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8007dc6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007dca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007dce:	ed8d 7a04 	vstr	s14, [sp, #16]
 8007dd2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8007dd6:	eef5 7a40 	vcmp.f32	s15, #0.0
 8007dda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007dde:	edcd 7a05 	vstr	s15, [sp, #20]
 8007de2:	d11e      	bne.n	8007e22 <__ieee754_rem_pio2f+0x21a>
 8007de4:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8007de8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007dec:	bf0c      	ite	eq
 8007dee:	2301      	moveq	r3, #1
 8007df0:	2302      	movne	r3, #2
 8007df2:	491a      	ldr	r1, [pc, #104]	; (8007e5c <__ieee754_rem_pio2f+0x254>)
 8007df4:	9101      	str	r1, [sp, #4]
 8007df6:	2102      	movs	r1, #2
 8007df8:	9100      	str	r1, [sp, #0]
 8007dfa:	a803      	add	r0, sp, #12
 8007dfc:	4629      	mov	r1, r5
 8007dfe:	f000 f88d 	bl	8007f1c <__kernel_rem_pio2f>
 8007e02:	2e00      	cmp	r6, #0
 8007e04:	f6bf af31 	bge.w	8007c6a <__ieee754_rem_pio2f+0x62>
 8007e08:	edd5 7a00 	vldr	s15, [r5]
 8007e0c:	eef1 7a67 	vneg.f32	s15, s15
 8007e10:	edc5 7a00 	vstr	s15, [r5]
 8007e14:	edd5 7a01 	vldr	s15, [r5, #4]
 8007e18:	eef1 7a67 	vneg.f32	s15, s15
 8007e1c:	edc5 7a01 	vstr	s15, [r5, #4]
 8007e20:	e77a      	b.n	8007d18 <__ieee754_rem_pio2f+0x110>
 8007e22:	2303      	movs	r3, #3
 8007e24:	e7e5      	b.n	8007df2 <__ieee754_rem_pio2f+0x1ea>
 8007e26:	bf00      	nop
 8007e28:	3f490fd8 	.word	0x3f490fd8
 8007e2c:	4016cbe3 	.word	0x4016cbe3
 8007e30:	3fc90f80 	.word	0x3fc90f80
 8007e34:	3fc90fd0 	.word	0x3fc90fd0
 8007e38:	37354400 	.word	0x37354400
 8007e3c:	37354443 	.word	0x37354443
 8007e40:	2e85a308 	.word	0x2e85a308
 8007e44:	43490f80 	.word	0x43490f80
 8007e48:	3f22f984 	.word	0x3f22f984
 8007e4c:	08009f78 	.word	0x08009f78
 8007e50:	2e85a300 	.word	0x2e85a300
 8007e54:	248d3132 	.word	0x248d3132
 8007e58:	43800000 	.word	0x43800000
 8007e5c:	08009ff8 	.word	0x08009ff8

08007e60 <__kernel_cosf>:
 8007e60:	ee10 3a10 	vmov	r3, s0
 8007e64:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007e68:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8007e6c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007e70:	da05      	bge.n	8007e7e <__kernel_cosf+0x1e>
 8007e72:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8007e76:	ee17 2a90 	vmov	r2, s15
 8007e7a:	2a00      	cmp	r2, #0
 8007e7c:	d03b      	beq.n	8007ef6 <__kernel_cosf+0x96>
 8007e7e:	ee20 6a00 	vmul.f32	s12, s0, s0
 8007e82:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8007e86:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8007efc <__kernel_cosf+0x9c>
 8007e8a:	4a1d      	ldr	r2, [pc, #116]	; (8007f00 <__kernel_cosf+0xa0>)
 8007e8c:	ee66 7a07 	vmul.f32	s15, s12, s14
 8007e90:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8007f04 <__kernel_cosf+0xa4>
 8007e94:	eea6 7a25 	vfma.f32	s14, s12, s11
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	eddf 5a1b 	vldr	s11, [pc, #108]	; 8007f08 <__kernel_cosf+0xa8>
 8007e9e:	eee7 5a06 	vfma.f32	s11, s14, s12
 8007ea2:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8007f0c <__kernel_cosf+0xac>
 8007ea6:	eea5 7a86 	vfma.f32	s14, s11, s12
 8007eaa:	eddf 5a19 	vldr	s11, [pc, #100]	; 8007f10 <__kernel_cosf+0xb0>
 8007eae:	eee7 5a06 	vfma.f32	s11, s14, s12
 8007eb2:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8007f14 <__kernel_cosf+0xb4>
 8007eb6:	eea5 7a86 	vfma.f32	s14, s11, s12
 8007eba:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 8007ebe:	ee27 7a06 	vmul.f32	s14, s14, s12
 8007ec2:	eee6 0a07 	vfma.f32	s1, s12, s14
 8007ec6:	dc04      	bgt.n	8007ed2 <__kernel_cosf+0x72>
 8007ec8:	ee77 0ae0 	vsub.f32	s1, s15, s1
 8007ecc:	ee36 0ae0 	vsub.f32	s0, s13, s1
 8007ed0:	4770      	bx	lr
 8007ed2:	4a11      	ldr	r2, [pc, #68]	; (8007f18 <__kernel_cosf+0xb8>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	bfda      	itte	le
 8007ed8:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 8007edc:	ee07 3a10 	vmovle	s14, r3
 8007ee0:	eeb5 7a02 	vmovgt.f32	s14, #82	; 0x3e900000  0.2812500
 8007ee4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007ee8:	ee36 0ac7 	vsub.f32	s0, s13, s14
 8007eec:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8007ef0:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007ef4:	4770      	bx	lr
 8007ef6:	eeb0 0a66 	vmov.f32	s0, s13
 8007efa:	4770      	bx	lr
 8007efc:	ad47d74e 	.word	0xad47d74e
 8007f00:	3e999999 	.word	0x3e999999
 8007f04:	310f74f6 	.word	0x310f74f6
 8007f08:	b493f27c 	.word	0xb493f27c
 8007f0c:	37d00d01 	.word	0x37d00d01
 8007f10:	bab60b61 	.word	0xbab60b61
 8007f14:	3d2aaaab 	.word	0x3d2aaaab
 8007f18:	3f480000 	.word	0x3f480000

08007f1c <__kernel_rem_pio2f>:
 8007f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f20:	ed2d 8b04 	vpush	{d8-d9}
 8007f24:	b0d7      	sub	sp, #348	; 0x15c
 8007f26:	469b      	mov	fp, r3
 8007f28:	460e      	mov	r6, r1
 8007f2a:	4bbe      	ldr	r3, [pc, #760]	; (8008224 <__kernel_rem_pio2f+0x308>)
 8007f2c:	9964      	ldr	r1, [sp, #400]	; 0x190
 8007f2e:	9002      	str	r0, [sp, #8]
 8007f30:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 8007f34:	9865      	ldr	r0, [sp, #404]	; 0x194
 8007f36:	ed9f 7abf 	vldr	s14, [pc, #764]	; 8008234 <__kernel_rem_pio2f+0x318>
 8007f3a:	1ed1      	subs	r1, r2, #3
 8007f3c:	2308      	movs	r3, #8
 8007f3e:	fb91 f1f3 	sdiv	r1, r1, r3
 8007f42:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 8007f46:	f10b 3aff 	add.w	sl, fp, #4294967295
 8007f4a:	1c4c      	adds	r4, r1, #1
 8007f4c:	eba2 04c4 	sub.w	r4, r2, r4, lsl #3
 8007f50:	eba1 050a 	sub.w	r5, r1, sl
 8007f54:	aa1a      	add	r2, sp, #104	; 0x68
 8007f56:	eb09 070a 	add.w	r7, r9, sl
 8007f5a:	eb00 0c85 	add.w	ip, r0, r5, lsl #2
 8007f5e:	4696      	mov	lr, r2
 8007f60:	2300      	movs	r3, #0
 8007f62:	42bb      	cmp	r3, r7
 8007f64:	dd0f      	ble.n	8007f86 <__kernel_rem_pio2f+0x6a>
 8007f66:	af42      	add	r7, sp, #264	; 0x108
 8007f68:	2200      	movs	r2, #0
 8007f6a:	454a      	cmp	r2, r9
 8007f6c:	dc27      	bgt.n	8007fbe <__kernel_rem_pio2f+0xa2>
 8007f6e:	f10d 0c68 	add.w	ip, sp, #104	; 0x68
 8007f72:	eb0b 0302 	add.w	r3, fp, r2
 8007f76:	eb0c 0383 	add.w	r3, ip, r3, lsl #2
 8007f7a:	9d02      	ldr	r5, [sp, #8]
 8007f7c:	eddf 7aad 	vldr	s15, [pc, #692]	; 8008234 <__kernel_rem_pio2f+0x318>
 8007f80:	f04f 0c00 	mov.w	ip, #0
 8007f84:	e015      	b.n	8007fb2 <__kernel_rem_pio2f+0x96>
 8007f86:	42dd      	cmn	r5, r3
 8007f88:	bf5d      	ittte	pl
 8007f8a:	f85c 2023 	ldrpl.w	r2, [ip, r3, lsl #2]
 8007f8e:	ee07 2a90 	vmovpl	s15, r2
 8007f92:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8007f96:	eef0 7a47 	vmovmi.f32	s15, s14
 8007f9a:	ecee 7a01 	vstmia	lr!, {s15}
 8007f9e:	3301      	adds	r3, #1
 8007fa0:	e7df      	b.n	8007f62 <__kernel_rem_pio2f+0x46>
 8007fa2:	ecf5 6a01 	vldmia	r5!, {s13}
 8007fa6:	ed33 7a01 	vldmdb	r3!, {s14}
 8007faa:	eee6 7a87 	vfma.f32	s15, s13, s14
 8007fae:	f10c 0c01 	add.w	ip, ip, #1
 8007fb2:	45d4      	cmp	ip, sl
 8007fb4:	ddf5      	ble.n	8007fa2 <__kernel_rem_pio2f+0x86>
 8007fb6:	ece7 7a01 	vstmia	r7!, {s15}
 8007fba:	3201      	adds	r2, #1
 8007fbc:	e7d5      	b.n	8007f6a <__kernel_rem_pio2f+0x4e>
 8007fbe:	ab06      	add	r3, sp, #24
 8007fc0:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 8007fc4:	9304      	str	r3, [sp, #16]
 8007fc6:	eddf 8a9a 	vldr	s17, [pc, #616]	; 8008230 <__kernel_rem_pio2f+0x314>
 8007fca:	ed9f 9a98 	vldr	s18, [pc, #608]	; 800822c <__kernel_rem_pio2f+0x310>
 8007fce:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 8007fd2:	9303      	str	r3, [sp, #12]
 8007fd4:	464d      	mov	r5, r9
 8007fd6:	ab56      	add	r3, sp, #344	; 0x158
 8007fd8:	f105 4780 	add.w	r7, r5, #1073741824	; 0x40000000
 8007fdc:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8007fe0:	3f01      	subs	r7, #1
 8007fe2:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 8007fe6:	00bf      	lsls	r7, r7, #2
 8007fe8:	ab56      	add	r3, sp, #344	; 0x158
 8007fea:	19da      	adds	r2, r3, r7
 8007fec:	3a4c      	subs	r2, #76	; 0x4c
 8007fee:	2300      	movs	r3, #0
 8007ff0:	1ae9      	subs	r1, r5, r3
 8007ff2:	2900      	cmp	r1, #0
 8007ff4:	dc4c      	bgt.n	8008090 <__kernel_rem_pio2f+0x174>
 8007ff6:	4620      	mov	r0, r4
 8007ff8:	f000 faa4 	bl	8008544 <scalbnf>
 8007ffc:	eeb0 8a40 	vmov.f32	s16, s0
 8008000:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8008004:	ee28 0a00 	vmul.f32	s0, s16, s0
 8008008:	f000 fa5a 	bl	80084c0 <floorf>
 800800c:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8008010:	eea0 8a67 	vfms.f32	s16, s0, s15
 8008014:	2c00      	cmp	r4, #0
 8008016:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800801a:	edcd 7a01 	vstr	s15, [sp, #4]
 800801e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008022:	ee38 8a67 	vsub.f32	s16, s16, s15
 8008026:	dd48      	ble.n	80080ba <__kernel_rem_pio2f+0x19e>
 8008028:	1e69      	subs	r1, r5, #1
 800802a:	ab06      	add	r3, sp, #24
 800802c:	f1c4 0008 	rsb	r0, r4, #8
 8008030:	f853 c021 	ldr.w	ip, [r3, r1, lsl #2]
 8008034:	9a01      	ldr	r2, [sp, #4]
 8008036:	fa4c f300 	asr.w	r3, ip, r0
 800803a:	441a      	add	r2, r3
 800803c:	4083      	lsls	r3, r0
 800803e:	9201      	str	r2, [sp, #4]
 8008040:	ebac 0203 	sub.w	r2, ip, r3
 8008044:	ab06      	add	r3, sp, #24
 8008046:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 800804a:	f1c4 0307 	rsb	r3, r4, #7
 800804e:	fa42 f803 	asr.w	r8, r2, r3
 8008052:	f1b8 0f00 	cmp.w	r8, #0
 8008056:	dd41      	ble.n	80080dc <__kernel_rem_pio2f+0x1c0>
 8008058:	9b01      	ldr	r3, [sp, #4]
 800805a:	2000      	movs	r0, #0
 800805c:	3301      	adds	r3, #1
 800805e:	9301      	str	r3, [sp, #4]
 8008060:	4601      	mov	r1, r0
 8008062:	4285      	cmp	r5, r0
 8008064:	dc6d      	bgt.n	8008142 <__kernel_rem_pio2f+0x226>
 8008066:	2c00      	cmp	r4, #0
 8008068:	dd04      	ble.n	8008074 <__kernel_rem_pio2f+0x158>
 800806a:	2c01      	cmp	r4, #1
 800806c:	d07e      	beq.n	800816c <__kernel_rem_pio2f+0x250>
 800806e:	2c02      	cmp	r4, #2
 8008070:	f000 8086 	beq.w	8008180 <__kernel_rem_pio2f+0x264>
 8008074:	f1b8 0f02 	cmp.w	r8, #2
 8008078:	d130      	bne.n	80080dc <__kernel_rem_pio2f+0x1c0>
 800807a:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800807e:	ee30 8a48 	vsub.f32	s16, s0, s16
 8008082:	b359      	cbz	r1, 80080dc <__kernel_rem_pio2f+0x1c0>
 8008084:	4620      	mov	r0, r4
 8008086:	f000 fa5d 	bl	8008544 <scalbnf>
 800808a:	ee38 8a40 	vsub.f32	s16, s16, s0
 800808e:	e025      	b.n	80080dc <__kernel_rem_pio2f+0x1c0>
 8008090:	ee60 7a28 	vmul.f32	s15, s0, s17
 8008094:	a806      	add	r0, sp, #24
 8008096:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800809a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800809e:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80080a2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80080a6:	ee10 1a10 	vmov	r1, s0
 80080aa:	ed32 0a01 	vldmdb	r2!, {s0}
 80080ae:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 80080b2:	ee37 0a80 	vadd.f32	s0, s15, s0
 80080b6:	3301      	adds	r3, #1
 80080b8:	e79a      	b.n	8007ff0 <__kernel_rem_pio2f+0xd4>
 80080ba:	d106      	bne.n	80080ca <__kernel_rem_pio2f+0x1ae>
 80080bc:	1e6b      	subs	r3, r5, #1
 80080be:	aa06      	add	r2, sp, #24
 80080c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80080c4:	ea4f 2822 	mov.w	r8, r2, asr #8
 80080c8:	e7c3      	b.n	8008052 <__kernel_rem_pio2f+0x136>
 80080ca:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80080ce:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80080d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080d6:	da31      	bge.n	800813c <__kernel_rem_pio2f+0x220>
 80080d8:	f04f 0800 	mov.w	r8, #0
 80080dc:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80080e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080e4:	f040 80a8 	bne.w	8008238 <__kernel_rem_pio2f+0x31c>
 80080e8:	1e6b      	subs	r3, r5, #1
 80080ea:	4618      	mov	r0, r3
 80080ec:	2200      	movs	r2, #0
 80080ee:	4548      	cmp	r0, r9
 80080f0:	da4d      	bge.n	800818e <__kernel_rem_pio2f+0x272>
 80080f2:	2a00      	cmp	r2, #0
 80080f4:	f000 8087 	beq.w	8008206 <__kernel_rem_pio2f+0x2ea>
 80080f8:	aa06      	add	r2, sp, #24
 80080fa:	3c08      	subs	r4, #8
 80080fc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8008100:	2900      	cmp	r1, #0
 8008102:	f000 808d 	beq.w	8008220 <__kernel_rem_pio2f+0x304>
 8008106:	4620      	mov	r0, r4
 8008108:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800810c:	9302      	str	r3, [sp, #8]
 800810e:	f000 fa19 	bl	8008544 <scalbnf>
 8008112:	9b02      	ldr	r3, [sp, #8]
 8008114:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8008230 <__kernel_rem_pio2f+0x314>
 8008118:	0099      	lsls	r1, r3, #2
 800811a:	aa42      	add	r2, sp, #264	; 0x108
 800811c:	1850      	adds	r0, r2, r1
 800811e:	1d05      	adds	r5, r0, #4
 8008120:	461c      	mov	r4, r3
 8008122:	2c00      	cmp	r4, #0
 8008124:	f280 80b8 	bge.w	8008298 <__kernel_rem_pio2f+0x37c>
 8008128:	2500      	movs	r5, #0
 800812a:	1b5c      	subs	r4, r3, r5
 800812c:	2c00      	cmp	r4, #0
 800812e:	f2c0 80d8 	blt.w	80082e2 <__kernel_rem_pio2f+0x3c6>
 8008132:	4f3d      	ldr	r7, [pc, #244]	; (8008228 <__kernel_rem_pio2f+0x30c>)
 8008134:	eddf 7a3f 	vldr	s15, [pc, #252]	; 8008234 <__kernel_rem_pio2f+0x318>
 8008138:	2400      	movs	r4, #0
 800813a:	e0c6      	b.n	80082ca <__kernel_rem_pio2f+0x3ae>
 800813c:	f04f 0802 	mov.w	r8, #2
 8008140:	e78a      	b.n	8008058 <__kernel_rem_pio2f+0x13c>
 8008142:	ab06      	add	r3, sp, #24
 8008144:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8008148:	b949      	cbnz	r1, 800815e <__kernel_rem_pio2f+0x242>
 800814a:	b12b      	cbz	r3, 8008158 <__kernel_rem_pio2f+0x23c>
 800814c:	aa06      	add	r2, sp, #24
 800814e:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8008152:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8008156:	2301      	movs	r3, #1
 8008158:	3001      	adds	r0, #1
 800815a:	4619      	mov	r1, r3
 800815c:	e781      	b.n	8008062 <__kernel_rem_pio2f+0x146>
 800815e:	aa06      	add	r2, sp, #24
 8008160:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8008164:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8008168:	460b      	mov	r3, r1
 800816a:	e7f5      	b.n	8008158 <__kernel_rem_pio2f+0x23c>
 800816c:	1e68      	subs	r0, r5, #1
 800816e:	ab06      	add	r3, sp, #24
 8008170:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8008174:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008178:	aa06      	add	r2, sp, #24
 800817a:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800817e:	e779      	b.n	8008074 <__kernel_rem_pio2f+0x158>
 8008180:	1e68      	subs	r0, r5, #1
 8008182:	ab06      	add	r3, sp, #24
 8008184:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8008188:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800818c:	e7f4      	b.n	8008178 <__kernel_rem_pio2f+0x25c>
 800818e:	a906      	add	r1, sp, #24
 8008190:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8008194:	3801      	subs	r0, #1
 8008196:	430a      	orrs	r2, r1
 8008198:	e7a9      	b.n	80080ee <__kernel_rem_pio2f+0x1d2>
 800819a:	f10c 0c01 	add.w	ip, ip, #1
 800819e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80081a2:	2a00      	cmp	r2, #0
 80081a4:	d0f9      	beq.n	800819a <__kernel_rem_pio2f+0x27e>
 80081a6:	eb0b 0305 	add.w	r3, fp, r5
 80081aa:	aa1a      	add	r2, sp, #104	; 0x68
 80081ac:	009b      	lsls	r3, r3, #2
 80081ae:	1898      	adds	r0, r3, r2
 80081b0:	3004      	adds	r0, #4
 80081b2:	1c69      	adds	r1, r5, #1
 80081b4:	3704      	adds	r7, #4
 80081b6:	2200      	movs	r2, #0
 80081b8:	4465      	add	r5, ip
 80081ba:	9005      	str	r0, [sp, #20]
 80081bc:	428d      	cmp	r5, r1
 80081be:	f6ff af0a 	blt.w	8007fd6 <__kernel_rem_pio2f+0xba>
 80081c2:	a81a      	add	r0, sp, #104	; 0x68
 80081c4:	eb02 0c03 	add.w	ip, r2, r3
 80081c8:	4484      	add	ip, r0
 80081ca:	9803      	ldr	r0, [sp, #12]
 80081cc:	f8dd e008 	ldr.w	lr, [sp, #8]
 80081d0:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 80081d4:	9001      	str	r0, [sp, #4]
 80081d6:	ee07 0a90 	vmov	s15, r0
 80081da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80081de:	9805      	ldr	r0, [sp, #20]
 80081e0:	edcc 7a00 	vstr	s15, [ip]
 80081e4:	eddf 7a13 	vldr	s15, [pc, #76]	; 8008234 <__kernel_rem_pio2f+0x318>
 80081e8:	eb00 0802 	add.w	r8, r0, r2
 80081ec:	f04f 0c00 	mov.w	ip, #0
 80081f0:	45d4      	cmp	ip, sl
 80081f2:	dd0c      	ble.n	800820e <__kernel_rem_pio2f+0x2f2>
 80081f4:	eb02 0c07 	add.w	ip, r2, r7
 80081f8:	a842      	add	r0, sp, #264	; 0x108
 80081fa:	4484      	add	ip, r0
 80081fc:	edcc 7a01 	vstr	s15, [ip, #4]
 8008200:	3101      	adds	r1, #1
 8008202:	3204      	adds	r2, #4
 8008204:	e7da      	b.n	80081bc <__kernel_rem_pio2f+0x2a0>
 8008206:	9b04      	ldr	r3, [sp, #16]
 8008208:	f04f 0c01 	mov.w	ip, #1
 800820c:	e7c7      	b.n	800819e <__kernel_rem_pio2f+0x282>
 800820e:	ecfe 6a01 	vldmia	lr!, {s13}
 8008212:	ed38 7a01 	vldmdb	r8!, {s14}
 8008216:	f10c 0c01 	add.w	ip, ip, #1
 800821a:	eee6 7a87 	vfma.f32	s15, s13, s14
 800821e:	e7e7      	b.n	80081f0 <__kernel_rem_pio2f+0x2d4>
 8008220:	3b01      	subs	r3, #1
 8008222:	e769      	b.n	80080f8 <__kernel_rem_pio2f+0x1dc>
 8008224:	0800a33c 	.word	0x0800a33c
 8008228:	0800a310 	.word	0x0800a310
 800822c:	43800000 	.word	0x43800000
 8008230:	3b800000 	.word	0x3b800000
 8008234:	00000000 	.word	0x00000000
 8008238:	4260      	negs	r0, r4
 800823a:	eeb0 0a48 	vmov.f32	s0, s16
 800823e:	f000 f981 	bl	8008544 <scalbnf>
 8008242:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 800822c <__kernel_rem_pio2f+0x310>
 8008246:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800824a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800824e:	db1a      	blt.n	8008286 <__kernel_rem_pio2f+0x36a>
 8008250:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 8008230 <__kernel_rem_pio2f+0x314>
 8008254:	ee60 7a27 	vmul.f32	s15, s0, s15
 8008258:	aa06      	add	r2, sp, #24
 800825a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800825e:	a906      	add	r1, sp, #24
 8008260:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008264:	3408      	adds	r4, #8
 8008266:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800826a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800826e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8008272:	ee10 3a10 	vmov	r3, s0
 8008276:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800827a:	1c6b      	adds	r3, r5, #1
 800827c:	ee17 2a90 	vmov	r2, s15
 8008280:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8008284:	e73f      	b.n	8008106 <__kernel_rem_pio2f+0x1ea>
 8008286:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800828a:	aa06      	add	r2, sp, #24
 800828c:	ee10 3a10 	vmov	r3, s0
 8008290:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 8008294:	462b      	mov	r3, r5
 8008296:	e736      	b.n	8008106 <__kernel_rem_pio2f+0x1ea>
 8008298:	aa06      	add	r2, sp, #24
 800829a:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 800829e:	9202      	str	r2, [sp, #8]
 80082a0:	ee07 2a90 	vmov	s15, r2
 80082a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80082a8:	3c01      	subs	r4, #1
 80082aa:	ee67 7a80 	vmul.f32	s15, s15, s0
 80082ae:	ee20 0a07 	vmul.f32	s0, s0, s14
 80082b2:	ed65 7a01 	vstmdb	r5!, {s15}
 80082b6:	e734      	b.n	8008122 <__kernel_rem_pio2f+0x206>
 80082b8:	eb00 0c84 	add.w	ip, r0, r4, lsl #2
 80082bc:	ecf7 6a01 	vldmia	r7!, {s13}
 80082c0:	ed9c 7a00 	vldr	s14, [ip]
 80082c4:	eee6 7a87 	vfma.f32	s15, s13, s14
 80082c8:	3401      	adds	r4, #1
 80082ca:	454c      	cmp	r4, r9
 80082cc:	dc01      	bgt.n	80082d2 <__kernel_rem_pio2f+0x3b6>
 80082ce:	42a5      	cmp	r5, r4
 80082d0:	daf2      	bge.n	80082b8 <__kernel_rem_pio2f+0x39c>
 80082d2:	aa56      	add	r2, sp, #344	; 0x158
 80082d4:	eb02 0485 	add.w	r4, r2, r5, lsl #2
 80082d8:	ed44 7a28 	vstr	s15, [r4, #-160]	; 0xffffff60
 80082dc:	3501      	adds	r5, #1
 80082de:	3804      	subs	r0, #4
 80082e0:	e723      	b.n	800812a <__kernel_rem_pio2f+0x20e>
 80082e2:	9a64      	ldr	r2, [sp, #400]	; 0x190
 80082e4:	2a03      	cmp	r2, #3
 80082e6:	d84d      	bhi.n	8008384 <__kernel_rem_pio2f+0x468>
 80082e8:	e8df f002 	tbb	[pc, r2]
 80082ec:	021f1f3e 	.word	0x021f1f3e
 80082f0:	aa56      	add	r2, sp, #344	; 0x158
 80082f2:	4411      	add	r1, r2
 80082f4:	399c      	subs	r1, #156	; 0x9c
 80082f6:	4608      	mov	r0, r1
 80082f8:	461c      	mov	r4, r3
 80082fa:	2c00      	cmp	r4, #0
 80082fc:	dc5f      	bgt.n	80083be <__kernel_rem_pio2f+0x4a2>
 80082fe:	4608      	mov	r0, r1
 8008300:	461c      	mov	r4, r3
 8008302:	2c01      	cmp	r4, #1
 8008304:	dc6b      	bgt.n	80083de <__kernel_rem_pio2f+0x4c2>
 8008306:	ed5f 7a35 	vldr	s15, [pc, #-212]	; 8008234 <__kernel_rem_pio2f+0x318>
 800830a:	2b01      	cmp	r3, #1
 800830c:	dc77      	bgt.n	80083fe <__kernel_rem_pio2f+0x4e2>
 800830e:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 8008312:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 8008316:	f1b8 0f00 	cmp.w	r8, #0
 800831a:	d176      	bne.n	800840a <__kernel_rem_pio2f+0x4ee>
 800831c:	edc6 6a00 	vstr	s13, [r6]
 8008320:	ed86 7a01 	vstr	s14, [r6, #4]
 8008324:	edc6 7a02 	vstr	s15, [r6, #8]
 8008328:	e02c      	b.n	8008384 <__kernel_rem_pio2f+0x468>
 800832a:	aa56      	add	r2, sp, #344	; 0x158
 800832c:	4411      	add	r1, r2
 800832e:	ed1f 7a3f 	vldr	s14, [pc, #-252]	; 8008234 <__kernel_rem_pio2f+0x318>
 8008332:	399c      	subs	r1, #156	; 0x9c
 8008334:	4618      	mov	r0, r3
 8008336:	2800      	cmp	r0, #0
 8008338:	da32      	bge.n	80083a0 <__kernel_rem_pio2f+0x484>
 800833a:	f1b8 0f00 	cmp.w	r8, #0
 800833e:	d035      	beq.n	80083ac <__kernel_rem_pio2f+0x490>
 8008340:	eef1 7a47 	vneg.f32	s15, s14
 8008344:	edc6 7a00 	vstr	s15, [r6]
 8008348:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 800834c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008350:	a82f      	add	r0, sp, #188	; 0xbc
 8008352:	2101      	movs	r1, #1
 8008354:	428b      	cmp	r3, r1
 8008356:	da2c      	bge.n	80083b2 <__kernel_rem_pio2f+0x496>
 8008358:	f1b8 0f00 	cmp.w	r8, #0
 800835c:	d001      	beq.n	8008362 <__kernel_rem_pio2f+0x446>
 800835e:	eef1 7a67 	vneg.f32	s15, s15
 8008362:	edc6 7a01 	vstr	s15, [r6, #4]
 8008366:	e00d      	b.n	8008384 <__kernel_rem_pio2f+0x468>
 8008368:	aa56      	add	r2, sp, #344	; 0x158
 800836a:	4411      	add	r1, r2
 800836c:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 8008234 <__kernel_rem_pio2f+0x318>
 8008370:	399c      	subs	r1, #156	; 0x9c
 8008372:	2b00      	cmp	r3, #0
 8008374:	da0e      	bge.n	8008394 <__kernel_rem_pio2f+0x478>
 8008376:	f1b8 0f00 	cmp.w	r8, #0
 800837a:	d001      	beq.n	8008380 <__kernel_rem_pio2f+0x464>
 800837c:	eef1 7a67 	vneg.f32	s15, s15
 8008380:	edc6 7a00 	vstr	s15, [r6]
 8008384:	9b01      	ldr	r3, [sp, #4]
 8008386:	f003 0007 	and.w	r0, r3, #7
 800838a:	b057      	add	sp, #348	; 0x15c
 800838c:	ecbd 8b04 	vpop	{d8-d9}
 8008390:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008394:	ed31 7a01 	vldmdb	r1!, {s14}
 8008398:	3b01      	subs	r3, #1
 800839a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800839e:	e7e8      	b.n	8008372 <__kernel_rem_pio2f+0x456>
 80083a0:	ed71 7a01 	vldmdb	r1!, {s15}
 80083a4:	3801      	subs	r0, #1
 80083a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80083aa:	e7c4      	b.n	8008336 <__kernel_rem_pio2f+0x41a>
 80083ac:	eef0 7a47 	vmov.f32	s15, s14
 80083b0:	e7c8      	b.n	8008344 <__kernel_rem_pio2f+0x428>
 80083b2:	ecb0 7a01 	vldmia	r0!, {s14}
 80083b6:	3101      	adds	r1, #1
 80083b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80083bc:	e7ca      	b.n	8008354 <__kernel_rem_pio2f+0x438>
 80083be:	ed50 7a02 	vldr	s15, [r0, #-8]
 80083c2:	ed70 6a01 	vldmdb	r0!, {s13}
 80083c6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80083ca:	3c01      	subs	r4, #1
 80083cc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80083d0:	ed00 7a01 	vstr	s14, [r0, #-4]
 80083d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80083d8:	edc0 7a00 	vstr	s15, [r0]
 80083dc:	e78d      	b.n	80082fa <__kernel_rem_pio2f+0x3de>
 80083de:	ed50 7a02 	vldr	s15, [r0, #-8]
 80083e2:	ed70 6a01 	vldmdb	r0!, {s13}
 80083e6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80083ea:	3c01      	subs	r4, #1
 80083ec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80083f0:	ed00 7a01 	vstr	s14, [r0, #-4]
 80083f4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80083f8:	edc0 7a00 	vstr	s15, [r0]
 80083fc:	e781      	b.n	8008302 <__kernel_rem_pio2f+0x3e6>
 80083fe:	ed31 7a01 	vldmdb	r1!, {s14}
 8008402:	3b01      	subs	r3, #1
 8008404:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008408:	e77f      	b.n	800830a <__kernel_rem_pio2f+0x3ee>
 800840a:	eef1 6a66 	vneg.f32	s13, s13
 800840e:	eeb1 7a47 	vneg.f32	s14, s14
 8008412:	edc6 6a00 	vstr	s13, [r6]
 8008416:	ed86 7a01 	vstr	s14, [r6, #4]
 800841a:	eef1 7a67 	vneg.f32	s15, s15
 800841e:	e781      	b.n	8008324 <__kernel_rem_pio2f+0x408>

08008420 <__kernel_sinf>:
 8008420:	ee10 3a10 	vmov	r3, s0
 8008424:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008428:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800842c:	da04      	bge.n	8008438 <__kernel_sinf+0x18>
 800842e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8008432:	ee17 3a90 	vmov	r3, s15
 8008436:	b35b      	cbz	r3, 8008490 <__kernel_sinf+0x70>
 8008438:	ee20 7a00 	vmul.f32	s14, s0, s0
 800843c:	eddf 7a15 	vldr	s15, [pc, #84]	; 8008494 <__kernel_sinf+0x74>
 8008440:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8008498 <__kernel_sinf+0x78>
 8008444:	eea7 6a27 	vfma.f32	s12, s14, s15
 8008448:	eddf 7a14 	vldr	s15, [pc, #80]	; 800849c <__kernel_sinf+0x7c>
 800844c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008450:	ed9f 6a13 	vldr	s12, [pc, #76]	; 80084a0 <__kernel_sinf+0x80>
 8008454:	eea7 6a87 	vfma.f32	s12, s15, s14
 8008458:	eddf 7a12 	vldr	s15, [pc, #72]	; 80084a4 <__kernel_sinf+0x84>
 800845c:	ee60 6a07 	vmul.f32	s13, s0, s14
 8008460:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008464:	b930      	cbnz	r0, 8008474 <__kernel_sinf+0x54>
 8008466:	ed9f 6a10 	vldr	s12, [pc, #64]	; 80084a8 <__kernel_sinf+0x88>
 800846a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800846e:	eea6 0a26 	vfma.f32	s0, s12, s13
 8008472:	4770      	bx	lr
 8008474:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8008478:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800847c:	eee0 7a86 	vfma.f32	s15, s1, s12
 8008480:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8008484:	eddf 7a09 	vldr	s15, [pc, #36]	; 80084ac <__kernel_sinf+0x8c>
 8008488:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800848c:	ee30 0a60 	vsub.f32	s0, s0, s1
 8008490:	4770      	bx	lr
 8008492:	bf00      	nop
 8008494:	2f2ec9d3 	.word	0x2f2ec9d3
 8008498:	b2d72f34 	.word	0xb2d72f34
 800849c:	3638ef1b 	.word	0x3638ef1b
 80084a0:	b9500d01 	.word	0xb9500d01
 80084a4:	3c088889 	.word	0x3c088889
 80084a8:	be2aaaab 	.word	0xbe2aaaab
 80084ac:	3e2aaaab 	.word	0x3e2aaaab

080084b0 <fabsf>:
 80084b0:	ee10 3a10 	vmov	r3, s0
 80084b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80084b8:	ee00 3a10 	vmov	s0, r3
 80084bc:	4770      	bx	lr
	...

080084c0 <floorf>:
 80084c0:	ee10 3a10 	vmov	r3, s0
 80084c4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80084c8:	0dca      	lsrs	r2, r1, #23
 80084ca:	3a7f      	subs	r2, #127	; 0x7f
 80084cc:	2a16      	cmp	r2, #22
 80084ce:	dc2a      	bgt.n	8008526 <floorf+0x66>
 80084d0:	2a00      	cmp	r2, #0
 80084d2:	da11      	bge.n	80084f8 <floorf+0x38>
 80084d4:	eddf 7a18 	vldr	s15, [pc, #96]	; 8008538 <floorf+0x78>
 80084d8:	ee30 0a27 	vadd.f32	s0, s0, s15
 80084dc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80084e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084e4:	dd05      	ble.n	80084f2 <floorf+0x32>
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	da23      	bge.n	8008532 <floorf+0x72>
 80084ea:	4a14      	ldr	r2, [pc, #80]	; (800853c <floorf+0x7c>)
 80084ec:	2900      	cmp	r1, #0
 80084ee:	bf18      	it	ne
 80084f0:	4613      	movne	r3, r2
 80084f2:	ee00 3a10 	vmov	s0, r3
 80084f6:	4770      	bx	lr
 80084f8:	4911      	ldr	r1, [pc, #68]	; (8008540 <floorf+0x80>)
 80084fa:	4111      	asrs	r1, r2
 80084fc:	420b      	tst	r3, r1
 80084fe:	d0fa      	beq.n	80084f6 <floorf+0x36>
 8008500:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8008538 <floorf+0x78>
 8008504:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008508:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800850c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008510:	ddef      	ble.n	80084f2 <floorf+0x32>
 8008512:	2b00      	cmp	r3, #0
 8008514:	bfbe      	ittt	lt
 8008516:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800851a:	fa40 f202 	asrlt.w	r2, r0, r2
 800851e:	189b      	addlt	r3, r3, r2
 8008520:	ea23 0301 	bic.w	r3, r3, r1
 8008524:	e7e5      	b.n	80084f2 <floorf+0x32>
 8008526:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800852a:	d3e4      	bcc.n	80084f6 <floorf+0x36>
 800852c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008530:	4770      	bx	lr
 8008532:	2300      	movs	r3, #0
 8008534:	e7dd      	b.n	80084f2 <floorf+0x32>
 8008536:	bf00      	nop
 8008538:	7149f2ca 	.word	0x7149f2ca
 800853c:	bf800000 	.word	0xbf800000
 8008540:	007fffff 	.word	0x007fffff

08008544 <scalbnf>:
 8008544:	b508      	push	{r3, lr}
 8008546:	ee10 2a10 	vmov	r2, s0
 800854a:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 800854e:	ed2d 8b02 	vpush	{d8}
 8008552:	eef0 0a40 	vmov.f32	s1, s0
 8008556:	d004      	beq.n	8008562 <scalbnf+0x1e>
 8008558:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800855c:	d306      	bcc.n	800856c <scalbnf+0x28>
 800855e:	ee70 0a00 	vadd.f32	s1, s0, s0
 8008562:	ecbd 8b02 	vpop	{d8}
 8008566:	eeb0 0a60 	vmov.f32	s0, s1
 800856a:	bd08      	pop	{r3, pc}
 800856c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008570:	d21c      	bcs.n	80085ac <scalbnf+0x68>
 8008572:	4b1f      	ldr	r3, [pc, #124]	; (80085f0 <scalbnf+0xac>)
 8008574:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80085f4 <scalbnf+0xb0>
 8008578:	4298      	cmp	r0, r3
 800857a:	ee60 0a27 	vmul.f32	s1, s0, s15
 800857e:	db10      	blt.n	80085a2 <scalbnf+0x5e>
 8008580:	ee10 2a90 	vmov	r2, s1
 8008584:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 8008588:	3b19      	subs	r3, #25
 800858a:	4403      	add	r3, r0
 800858c:	2bfe      	cmp	r3, #254	; 0xfe
 800858e:	dd0f      	ble.n	80085b0 <scalbnf+0x6c>
 8008590:	ed9f 8a19 	vldr	s16, [pc, #100]	; 80085f8 <scalbnf+0xb4>
 8008594:	eeb0 0a48 	vmov.f32	s0, s16
 8008598:	f000 f834 	bl	8008604 <copysignf>
 800859c:	ee60 0a08 	vmul.f32	s1, s0, s16
 80085a0:	e7df      	b.n	8008562 <scalbnf+0x1e>
 80085a2:	eddf 7a16 	vldr	s15, [pc, #88]	; 80085fc <scalbnf+0xb8>
 80085a6:	ee60 0aa7 	vmul.f32	s1, s1, s15
 80085aa:	e7da      	b.n	8008562 <scalbnf+0x1e>
 80085ac:	0ddb      	lsrs	r3, r3, #23
 80085ae:	e7ec      	b.n	800858a <scalbnf+0x46>
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	dd06      	ble.n	80085c2 <scalbnf+0x7e>
 80085b4:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 80085b8:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 80085bc:	ee00 3a90 	vmov	s1, r3
 80085c0:	e7cf      	b.n	8008562 <scalbnf+0x1e>
 80085c2:	f113 0f16 	cmn.w	r3, #22
 80085c6:	da06      	bge.n	80085d6 <scalbnf+0x92>
 80085c8:	f24c 3350 	movw	r3, #50000	; 0xc350
 80085cc:	4298      	cmp	r0, r3
 80085ce:	dcdf      	bgt.n	8008590 <scalbnf+0x4c>
 80085d0:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 80085fc <scalbnf+0xb8>
 80085d4:	e7de      	b.n	8008594 <scalbnf+0x50>
 80085d6:	3319      	adds	r3, #25
 80085d8:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 80085dc:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 80085e0:	eddf 7a07 	vldr	s15, [pc, #28]	; 8008600 <scalbnf+0xbc>
 80085e4:	ee07 3a10 	vmov	s14, r3
 80085e8:	ee67 0a27 	vmul.f32	s1, s14, s15
 80085ec:	e7b9      	b.n	8008562 <scalbnf+0x1e>
 80085ee:	bf00      	nop
 80085f0:	ffff3cb0 	.word	0xffff3cb0
 80085f4:	4c000000 	.word	0x4c000000
 80085f8:	7149f2ca 	.word	0x7149f2ca
 80085fc:	0da24260 	.word	0x0da24260
 8008600:	33000000 	.word	0x33000000

08008604 <copysignf>:
 8008604:	ee10 3a10 	vmov	r3, s0
 8008608:	ee10 2a90 	vmov	r2, s1
 800860c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008610:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8008614:	4313      	orrs	r3, r2
 8008616:	ee00 3a10 	vmov	s0, r3
 800861a:	4770      	bx	lr

0800861c <_init>:
 800861c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800861e:	bf00      	nop
 8008620:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008622:	bc08      	pop	{r3}
 8008624:	469e      	mov	lr, r3
 8008626:	4770      	bx	lr

08008628 <_fini>:
 8008628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800862a:	bf00      	nop
 800862c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800862e:	bc08      	pop	{r3}
 8008630:	469e      	mov	lr, r3
 8008632:	4770      	bx	lr
