

================================================================
== Vitis HLS Report for 'neural_network'
================================================================
* Date:           Sun Sep 15 03:31:49 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_activities
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.980 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1428|     1428|  14.280 us|  14.280 us|  1429|  1429|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                    |                                                         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                              Instance                              |                          Module                         |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408  |neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3  |      146|      146|   1.460 us|   1.460 us|  146|  146|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433                  |neural_network_Pipeline_VITIS_LOOP_70_4                  |       29|       29|   0.290 us|   0.290 us|   29|   29|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480  |neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8  |       42|       42|   0.420 us|   0.420 us|   42|   42|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491                  |neural_network_Pipeline_VITIS_LOOP_92_9                  |       25|       25|   0.250 us|   0.250 us|   25|   25|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513                  |neural_network_Pipeline_VITIS_LOOP_21_1                  |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523                  |neural_network_Pipeline_VITIS_LOOP_26_2                  |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550                  |neural_network_Pipeline_VITIS_LOOP_32_3                  |      152|      152|   1.520 us|   1.520 us|  152|  152|       no|
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_1  |      895|      895|       179|          -|          -|     5|        no|
        |- VITIS_LOOP_82_6  |      355|      355|        71|          -|          -|     5|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 10 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tile = alloca i32 1"   --->   Operation 16 'alloca' 'tile' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sum_2_loc = alloca i64 1"   --->   Operation 17 'alloca' 'sum_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%max_val_loc = alloca i64 1"   --->   Operation 18 'alloca' 'max_val_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%spectopmodule_ln38 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_32" [nn.cpp:38]   --->   Operation 19 'spectopmodule' 'spectopmodule_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_0"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_0, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_29, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_1"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_1, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_1, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_2"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_2, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_5, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_2, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_3"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_3, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_3, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_4"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_4, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_7, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_4, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_5"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_5, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_5, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_6"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_6, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_9, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_6, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_7"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_7, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_10, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_7, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_8"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_8, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_11, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_8, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_9"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_9, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_23, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_9, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_10"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_10, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_24, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_10, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_11"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_11, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_15, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_11, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_12"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_12, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_16, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_12, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_13"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_13, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_17, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_13, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_14"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_14, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_18, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_14, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_15"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_15, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_19, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_15, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_16"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_16, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_22, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_16, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_17"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_17, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_21, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_17, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_0"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_0, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_12, void @empty_29, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_1"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_1, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_12, void @empty_5, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_1, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_2"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_2, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_12, void @empty_7, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_2, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_3"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_3, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_12, void @empty_9, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_3, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_4"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_4, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_12, void @empty_11, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_4, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_30, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (2.15ns)   --->   "%layer1_output = alloca i64 1" [nn.cpp:44]   --->   Operation 90 'alloca' 'layer1_output' <Predicate = true> <Delay = 2.15>
ST_1 : Operation 91 [1/1] (2.15ns)   --->   "%layer1_output_1 = alloca i64 1" [nn.cpp:44]   --->   Operation 91 'alloca' 'layer1_output_1' <Predicate = true> <Delay = 2.15>
ST_1 : Operation 92 [1/1] (2.15ns)   --->   "%layer1_output_2 = alloca i64 1" [nn.cpp:44]   --->   Operation 92 'alloca' 'layer1_output_2' <Predicate = true> <Delay = 2.15>
ST_1 : Operation 93 [1/1] (2.15ns)   --->   "%layer1_output_3 = alloca i64 1" [nn.cpp:44]   --->   Operation 93 'alloca' 'layer1_output_3' <Predicate = true> <Delay = 2.15>
ST_1 : Operation 94 [1/1] (2.15ns)   --->   "%layer1_weight_tile = alloca i64 1" [nn.cpp:53]   --->   Operation 94 'alloca' 'layer1_weight_tile' <Predicate = true> <Delay = 2.15>
ST_1 : Operation 95 [1/1] (2.15ns)   --->   "%layer1_weight_tile_1 = alloca i64 1" [nn.cpp:53]   --->   Operation 95 'alloca' 'layer1_weight_tile_1' <Predicate = true> <Delay = 2.15>
ST_1 : Operation 96 [1/1] (2.15ns)   --->   "%layer1_weight_tile_2 = alloca i64 1" [nn.cpp:53]   --->   Operation 96 'alloca' 'layer1_weight_tile_2' <Predicate = true> <Delay = 2.15>
ST_1 : Operation 97 [1/1] (2.15ns)   --->   "%layer1_weight_tile_3 = alloca i64 1" [nn.cpp:53]   --->   Operation 97 'alloca' 'layer1_weight_tile_3' <Predicate = true> <Delay = 2.15>
ST_1 : Operation 98 [1/1] (2.15ns)   --->   "%layer1_weight_tile_4 = alloca i64 1" [nn.cpp:53]   --->   Operation 98 'alloca' 'layer1_weight_tile_4' <Predicate = true> <Delay = 2.15>
ST_1 : Operation 99 [1/1] (2.15ns)   --->   "%layer1_weight_tile_5 = alloca i64 1" [nn.cpp:53]   --->   Operation 99 'alloca' 'layer1_weight_tile_5' <Predicate = true> <Delay = 2.15>
ST_1 : Operation 100 [1/1] (2.15ns)   --->   "%layer1_weight_tile_6 = alloca i64 1" [nn.cpp:53]   --->   Operation 100 'alloca' 'layer1_weight_tile_6' <Predicate = true> <Delay = 2.15>
ST_1 : Operation 101 [1/1] (2.15ns)   --->   "%layer1_weight_tile_7 = alloca i64 1" [nn.cpp:53]   --->   Operation 101 'alloca' 'layer1_weight_tile_7' <Predicate = true> <Delay = 2.15>
ST_1 : Operation 102 [1/1] (2.15ns)   --->   "%layer1_weight_tile_8 = alloca i64 1" [nn.cpp:53]   --->   Operation 102 'alloca' 'layer1_weight_tile_8' <Predicate = true> <Delay = 2.15>
ST_1 : Operation 103 [1/1] (2.15ns)   --->   "%layer1_weight_tile_9 = alloca i64 1" [nn.cpp:53]   --->   Operation 103 'alloca' 'layer1_weight_tile_9' <Predicate = true> <Delay = 2.15>
ST_1 : Operation 104 [1/1] (2.15ns)   --->   "%layer1_weight_tile_10 = alloca i64 1" [nn.cpp:53]   --->   Operation 104 'alloca' 'layer1_weight_tile_10' <Predicate = true> <Delay = 2.15>
ST_1 : Operation 105 [1/1] (2.15ns)   --->   "%layer1_weight_tile_11 = alloca i64 1" [nn.cpp:53]   --->   Operation 105 'alloca' 'layer1_weight_tile_11' <Predicate = true> <Delay = 2.15>
ST_1 : Operation 106 [1/1] (2.15ns)   --->   "%layer1_weight_tile_12 = alloca i64 1" [nn.cpp:53]   --->   Operation 106 'alloca' 'layer1_weight_tile_12' <Predicate = true> <Delay = 2.15>
ST_1 : Operation 107 [1/1] (2.15ns)   --->   "%layer1_weight_tile_13 = alloca i64 1" [nn.cpp:53]   --->   Operation 107 'alloca' 'layer1_weight_tile_13' <Predicate = true> <Delay = 2.15>
ST_1 : Operation 108 [1/1] (2.15ns)   --->   "%layer1_weight_tile_14 = alloca i64 1" [nn.cpp:53]   --->   Operation 108 'alloca' 'layer1_weight_tile_14' <Predicate = true> <Delay = 2.15>
ST_1 : Operation 109 [1/1] (2.15ns)   --->   "%layer1_weight_tile_15 = alloca i64 1" [nn.cpp:53]   --->   Operation 109 'alloca' 'layer1_weight_tile_15' <Predicate = true> <Delay = 2.15>
ST_1 : Operation 110 [1/1] (2.15ns)   --->   "%layer1_weight_tile_16 = alloca i64 1" [nn.cpp:53]   --->   Operation 110 'alloca' 'layer1_weight_tile_16' <Predicate = true> <Delay = 2.15>
ST_1 : Operation 111 [1/1] (2.15ns)   --->   "%layer1_weight_tile_17 = alloca i64 1" [nn.cpp:53]   --->   Operation 111 'alloca' 'layer1_weight_tile_17' <Predicate = true> <Delay = 2.15>
ST_1 : Operation 112 [1/1] (2.15ns)   --->   "%layer2_weight_tile = alloca i64 1" [nn.cpp:54]   --->   Operation 112 'alloca' 'layer2_weight_tile' <Predicate = true> <Delay = 2.15>
ST_1 : Operation 113 [1/1] (2.15ns)   --->   "%layer2_weight_tile_1 = alloca i64 1" [nn.cpp:54]   --->   Operation 113 'alloca' 'layer2_weight_tile_1' <Predicate = true> <Delay = 2.15>
ST_1 : Operation 114 [1/1] (2.15ns)   --->   "%layer2_weight_tile_2 = alloca i64 1" [nn.cpp:54]   --->   Operation 114 'alloca' 'layer2_weight_tile_2' <Predicate = true> <Delay = 2.15>
ST_1 : Operation 115 [1/1] (2.15ns)   --->   "%layer2_weight_tile_3 = alloca i64 1" [nn.cpp:54]   --->   Operation 115 'alloca' 'layer2_weight_tile_3' <Predicate = true> <Delay = 2.15>
ST_1 : Operation 116 [1/1] (1.00ns)   --->   "%input_0_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_0"   --->   Operation 116 'read' 'input_0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 117 [1/1] (1.00ns)   --->   "%input_1_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_1"   --->   Operation 117 'read' 'input_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 118 [1/1] (1.00ns)   --->   "%input_2_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_2"   --->   Operation 118 'read' 'input_2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 119 [1/1] (1.00ns)   --->   "%input_3_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_3"   --->   Operation 119 'read' 'input_3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 120 [1/1] (1.00ns)   --->   "%input_4_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_4"   --->   Operation 120 'read' 'input_4_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 121 [1/1] (1.00ns)   --->   "%input_5_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_5"   --->   Operation 121 'read' 'input_5_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 122 [1/1] (1.00ns)   --->   "%input_6_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_6"   --->   Operation 122 'read' 'input_6_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 123 [1/1] (1.00ns)   --->   "%input_7_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_7"   --->   Operation 123 'read' 'input_7_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 124 [1/1] (1.00ns)   --->   "%input_8_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_8"   --->   Operation 124 'read' 'input_8_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 125 [1/1] (1.00ns)   --->   "%input_9_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_9"   --->   Operation 125 'read' 'input_9_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 126 [1/1] (1.00ns)   --->   "%input_10_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_10"   --->   Operation 126 'read' 'input_10_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 127 [1/1] (1.00ns)   --->   "%input_11_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_11"   --->   Operation 127 'read' 'input_11_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 128 [1/1] (1.00ns)   --->   "%input_12_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_12"   --->   Operation 128 'read' 'input_12_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 129 [1/1] (1.00ns)   --->   "%input_13_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_13"   --->   Operation 129 'read' 'input_13_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 130 [1/1] (1.00ns)   --->   "%input_14_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_14"   --->   Operation 130 'read' 'input_14_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 131 [1/1] (1.00ns)   --->   "%input_15_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_15"   --->   Operation 131 'read' 'input_15_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 132 [1/1] (1.00ns)   --->   "%input_16_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_16"   --->   Operation 132 'read' 'input_16_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 133 [1/1] (1.00ns)   --->   "%input_17_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_17"   --->   Operation 133 'read' 'input_17_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 134 [1/1] (1.61ns)   --->   "%store_ln60 = store i5 0, i5 %tile" [nn.cpp:60]   --->   Operation 134 'store' 'store_ln60' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln60 = br void %VITIS_LOOP_62_2" [nn.cpp:60]   --->   Operation 135 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%tile_2 = load i5 %tile" [nn.cpp:60]   --->   Operation 136 'load' 'tile_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (1.86ns)   --->   "%icmp_ln60 = icmp_ult  i5 %tile_2, i5 20" [nn.cpp:60]   --->   Operation 137 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %VITIS_LOOP_84_7.preheader, void %VITIS_LOOP_62_2.split" [nn.cpp:60]   --->   Operation 138 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [2/2] (0.00ns)   --->   "%call_ln60 = call void @neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3, i12 %layer1_weight_tile, i5 %tile_2, i12 %layer1_weight_tile_17, i12 %layer1_weight_tile_16, i12 %layer1_weight_tile_15, i12 %layer1_weight_tile_14, i12 %layer1_weight_tile_13, i12 %layer1_weight_tile_12, i12 %layer1_weight_tile_11, i12 %layer1_weight_tile_10, i12 %layer1_weight_tile_9, i12 %layer1_weight_tile_8, i12 %layer1_weight_tile_7, i12 %layer1_weight_tile_6, i12 %layer1_weight_tile_5, i12 %layer1_weight_tile_4, i12 %layer1_weight_tile_3, i12 %layer1_weight_tile_2, i12 %layer1_weight_tile_1, i12 %layer1_weights" [nn.cpp:60]   --->   Operation 139 'call' 'call_ln60' <Predicate = (icmp_ln60)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 140 [1/1] (1.86ns)   --->   "%add_ln60 = add i5 %tile_2, i5 4" [nn.cpp:60]   --->   Operation 140 'add' 'add_ln60' <Predicate = (icmp_ln60)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (1.61ns)   --->   "%store_ln60 = store i5 %add_ln60, i5 %tile" [nn.cpp:60]   --->   Operation 141 'store' 'store_ln60' <Predicate = (icmp_ln60)> <Delay = 1.61>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%tile_1 = alloca i32 1"   --->   Operation 142 'alloca' 'tile_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%p_0_0_0114_i1 = alloca i32 1"   --->   Operation 143 'alloca' 'p_0_0_0114_i1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%conv_i_i_le10_lcssa21 = alloca i32 1"   --->   Operation 144 'alloca' 'conv_i_i_le10_lcssa21' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%conv_i_i_le12_lcssa23 = alloca i32 1"   --->   Operation 145 'alloca' 'conv_i_i_le12_lcssa23' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%conv_i_i_le14_lcssa25 = alloca i32 1"   --->   Operation 146 'alloca' 'conv_i_i_le14_lcssa25' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%conv_i_i_le16_lcssa27 = alloca i32 1"   --->   Operation 147 'alloca' 'conv_i_i_le16_lcssa27' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%conv_i_i_le18_lcssa29 = alloca i32 1"   --->   Operation 148 'alloca' 'conv_i_i_le18_lcssa29' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (1.61ns)   --->   "%store_ln82 = store i5 0, i5 %tile_1" [nn.cpp:82]   --->   Operation 149 'store' 'store_ln82' <Predicate = (!icmp_ln60)> <Delay = 1.61>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln82 = br void %VITIS_LOOP_84_7" [nn.cpp:82]   --->   Operation 150 'br' 'br_ln82' <Predicate = (!icmp_ln60)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 151 [1/2] (0.00ns)   --->   "%call_ln60 = call void @neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3, i12 %layer1_weight_tile, i5 %tile_2, i12 %layer1_weight_tile_17, i12 %layer1_weight_tile_16, i12 %layer1_weight_tile_15, i12 %layer1_weight_tile_14, i12 %layer1_weight_tile_13, i12 %layer1_weight_tile_12, i12 %layer1_weight_tile_11, i12 %layer1_weight_tile_10, i12 %layer1_weight_tile_9, i12 %layer1_weight_tile_8, i12 %layer1_weight_tile_7, i12 %layer1_weight_tile_6, i12 %layer1_weight_tile_5, i12 %layer1_weight_tile_4, i12 %layer1_weight_tile_3, i12 %layer1_weight_tile_2, i12 %layer1_weight_tile_1, i12 %layer1_weights" [nn.cpp:60]   --->   Operation 151 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 152 [2/2] (0.00ns)   --->   "%call_ln60 = call void @neural_network_Pipeline_VITIS_LOOP_70_4, i15 %layer1_output_3, i15 %layer1_output_2, i15 %layer1_output_1, i15 %layer1_output, i5 %tile_2, i12 %layer1_weight_tile, i16 %input_0_read, i12 %layer1_weight_tile_1, i16 %input_1_read, i12 %layer1_weight_tile_2, i16 %input_2_read, i12 %layer1_weight_tile_3, i16 %input_3_read, i12 %layer1_weight_tile_4, i16 %input_4_read, i12 %layer1_weight_tile_5, i16 %input_5_read, i12 %layer1_weight_tile_6, i16 %input_6_read, i12 %layer1_weight_tile_7, i16 %input_7_read, i12 %layer1_weight_tile_8, i16 %input_8_read, i12 %layer1_weight_tile_9, i16 %input_9_read, i12 %layer1_weight_tile_10, i16 %input_10_read, i12 %layer1_weight_tile_11, i16 %input_11_read, i12 %layer1_weight_tile_12, i16 %input_12_read, i12 %layer1_weight_tile_13, i16 %input_13_read, i12 %layer1_weight_tile_14, i16 %input_14_read, i12 %layer1_weight_tile_15, i16 %input_15_read, i12 %layer1_weight_tile_16, i16 %input_16_read, i12 %layer1_weight_tile_17, i16 %input_17_read, i10 %layer1_bias" [nn.cpp:60]   --->   Operation 152 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%speclooptripcount_ln60 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [nn.cpp:60]   --->   Operation 153 'speclooptripcount' 'speclooptripcount_ln60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [nn.cpp:60]   --->   Operation 154 'specloopname' 'specloopname_ln60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/2] (0.00ns)   --->   "%call_ln60 = call void @neural_network_Pipeline_VITIS_LOOP_70_4, i15 %layer1_output_3, i15 %layer1_output_2, i15 %layer1_output_1, i15 %layer1_output, i5 %tile_2, i12 %layer1_weight_tile, i16 %input_0_read, i12 %layer1_weight_tile_1, i16 %input_1_read, i12 %layer1_weight_tile_2, i16 %input_2_read, i12 %layer1_weight_tile_3, i16 %input_3_read, i12 %layer1_weight_tile_4, i16 %input_4_read, i12 %layer1_weight_tile_5, i16 %input_5_read, i12 %layer1_weight_tile_6, i16 %input_6_read, i12 %layer1_weight_tile_7, i16 %input_7_read, i12 %layer1_weight_tile_8, i16 %input_8_read, i12 %layer1_weight_tile_9, i16 %input_9_read, i12 %layer1_weight_tile_10, i16 %input_10_read, i12 %layer1_weight_tile_11, i16 %input_11_read, i12 %layer1_weight_tile_12, i16 %input_12_read, i12 %layer1_weight_tile_13, i16 %input_13_read, i12 %layer1_weight_tile_14, i16 %input_14_read, i12 %layer1_weight_tile_15, i16 %input_15_read, i12 %layer1_weight_tile_16, i16 %input_16_read, i12 %layer1_weight_tile_17, i16 %input_17_read, i10 %layer1_bias" [nn.cpp:60]   --->   Operation 155 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln60 = br void %VITIS_LOOP_62_2" [nn.cpp:60]   --->   Operation 156 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 3.47>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%tile_3 = load i5 %tile_1" [nn.cpp:82]   --->   Operation 157 'load' 'tile_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (1.86ns)   --->   "%icmp_ln82 = icmp_ult  i5 %tile_3, i5 20" [nn.cpp:82]   --->   Operation 158 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %for.body.i.preheader, void %VITIS_LOOP_84_7.split" [nn.cpp:82]   --->   Operation 159 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [2/2] (0.00ns)   --->   "%call_ln82 = call void @neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8, i12 %layer2_weight_tile, i5 %tile_3, i12 %layer2_weight_tile_1, i12 %layer2_weight_tile_2, i12 %layer2_weight_tile_3, i12 %layer2_weights" [nn.cpp:82]   --->   Operation 160 'call' 'call_ln82' <Predicate = (icmp_ln82)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 161 [1/1] (1.86ns)   --->   "%add_ln82 = add i5 %tile_3, i5 4" [nn.cpp:82]   --->   Operation 161 'add' 'add_ln82' <Predicate = (icmp_ln82)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (1.61ns)   --->   "%store_ln82 = store i5 %add_ln82, i5 %tile_1" [nn.cpp:82]   --->   Operation 162 'store' 'store_ln82' <Predicate = (icmp_ln82)> <Delay = 1.61>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 163 [1/2] (0.00ns)   --->   "%call_ln82 = call void @neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8, i12 %layer2_weight_tile, i5 %tile_3, i12 %layer2_weight_tile_1, i12 %layer2_weight_tile_2, i12 %layer2_weight_tile_3, i12 %layer2_weights" [nn.cpp:82]   --->   Operation 163 'call' 'call_ln82' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 4.01>
ST_8 : Operation 164 [1/1] (1.86ns)   --->   "%cmp131 = icmp_eq  i5 %tile_3, i5 0" [nn.cpp:82]   --->   Operation 164 'icmp' 'cmp131' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [2/2] (2.15ns)   --->   "%call_ln82 = call void @neural_network_Pipeline_VITIS_LOOP_92_9, i1 %cmp131, i12 %layer2_weight_tile, i12 %layer2_weight_tile_1, i12 %layer2_weight_tile_2, i12 %layer2_weight_tile_3, i5 %tile_3, i15 %layer1_output, i15 %layer1_output_1, i15 %layer1_output_2, i15 %layer1_output_3, i16 %conv_i_i_le18_lcssa29, i16 %conv_i_i_le16_lcssa27, i16 %conv_i_i_le14_lcssa25, i16 %conv_i_i_le12_lcssa23, i16 %conv_i_i_le10_lcssa21, i16 %p_0_0_0114_i1, i9 %layer2_bias" [nn.cpp:82]   --->   Operation 165 'call' 'call_ln82' <Predicate = true> <Delay = 2.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%speclooptripcount_ln82 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [nn.cpp:82]   --->   Operation 166 'speclooptripcount' 'speclooptripcount_ln82' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [nn.cpp:82]   --->   Operation 167 'specloopname' 'specloopname_ln82' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/2] (0.00ns)   --->   "%call_ln82 = call void @neural_network_Pipeline_VITIS_LOOP_92_9, i1 %cmp131, i12 %layer2_weight_tile, i12 %layer2_weight_tile_1, i12 %layer2_weight_tile_2, i12 %layer2_weight_tile_3, i5 %tile_3, i15 %layer1_output, i15 %layer1_output_1, i15 %layer1_output_2, i15 %layer1_output_3, i16 %conv_i_i_le18_lcssa29, i16 %conv_i_i_le16_lcssa27, i16 %conv_i_i_le14_lcssa25, i16 %conv_i_i_le12_lcssa23, i16 %conv_i_i_le10_lcssa21, i16 %p_0_0_0114_i1, i9 %layer2_bias" [nn.cpp:82]   --->   Operation 168 'call' 'call_ln82' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln82 = br void %VITIS_LOOP_84_7" [nn.cpp:82]   --->   Operation 169 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 6.75>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%p_0_0_0114_i1_load = load i16 %p_0_0_0114_i1"   --->   Operation 170 'load' 'p_0_0_0114_i1_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%conv_i_i_le12_lcssa23_load = load i16 %conv_i_i_le12_lcssa23"   --->   Operation 171 'load' 'conv_i_i_le12_lcssa23_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%conv_i_i_le14_lcssa25_load = load i16 %conv_i_i_le14_lcssa25"   --->   Operation 172 'load' 'conv_i_i_le14_lcssa25_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%conv_i_i_le16_lcssa27_load = load i16 %conv_i_i_le16_lcssa27"   --->   Operation 173 'load' 'conv_i_i_le16_lcssa27_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%conv_i_i_le18_lcssa29_load = load i16 %conv_i_i_le18_lcssa29"   --->   Operation 174 'load' 'conv_i_i_le18_lcssa29_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [2/2] (6.75ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_21_1, i16 %p_0_0_0114_i1_load, i16 %conv_i_i_le12_lcssa23_load, i16 %conv_i_i_le14_lcssa25_load, i16 %conv_i_i_le16_lcssa27_load, i16 %conv_i_i_le18_lcssa29_load, i16 %max_val_loc"   --->   Operation 175 'call' 'call_ln0' <Predicate = true> <Delay = 6.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 4> <Delay = 3.29>
ST_11 : Operation 176 [1/2] (3.29ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_21_1, i16 %p_0_0_0114_i1_load, i16 %conv_i_i_le12_lcssa23_load, i16 %conv_i_i_le14_lcssa25_load, i16 %conv_i_i_le16_lcssa27_load, i16 %conv_i_i_le18_lcssa29_load, i16 %max_val_loc"   --->   Operation 176 'call' 'call_ln0' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 5> <Delay = 6.95>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%conv_i_i_le10_lcssa21_load = load i16 %conv_i_i_le10_lcssa21"   --->   Operation 177 'load' 'conv_i_i_le10_lcssa21_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%max_val_loc_load = load i16 %max_val_loc"   --->   Operation 178 'load' 'max_val_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [2/2] (6.95ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_26_2, i16 %output_0, i16 %output_4, i16 %output_3, i16 %output_2, i16 %output_1, i16 %conv_i_i_le10_lcssa21_load, i16 %conv_i_i_le12_lcssa23_load, i16 %conv_i_i_le14_lcssa25_load, i16 %conv_i_i_le16_lcssa27_load, i16 %conv_i_i_le18_lcssa29_load, i16 %max_val_loc_load, i16 %sum_2_loc, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table"   --->   Operation 179 'call' 'call_ln0' <Predicate = true> <Delay = 6.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 6> <Delay = 6.45>
ST_13 : Operation 180 [1/2] (6.45ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_26_2, i16 %output_0, i16 %output_4, i16 %output_3, i16 %output_2, i16 %output_1, i16 %conv_i_i_le10_lcssa21_load, i16 %conv_i_i_le12_lcssa23_load, i16 %conv_i_i_le14_lcssa25_load, i16 %conv_i_i_le16_lcssa27_load, i16 %conv_i_i_le18_lcssa29_load, i16 %max_val_loc_load, i16 %sum_2_loc, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table"   --->   Operation 180 'call' 'call_ln0' <Predicate = true> <Delay = 6.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 7> <Delay = 5.63>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%sum_2_loc_load = load i16 %sum_2_loc"   --->   Operation 181 'load' 'sum_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 182 [2/2] (5.63ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_32_3, i16 %output_0, i16 %output_4, i16 %output_3, i16 %output_2, i16 %output_1, i16 %sum_2_loc_load"   --->   Operation 182 'call' 'call_ln0' <Predicate = true> <Delay = 5.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 8> <Delay = 6.39>
ST_15 : Operation 183 [1/2] (6.39ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_32_3, i16 %output_0, i16 %output_4, i16 %output_3, i16 %output_2, i16 %output_1, i16 %sum_2_loc_load"   --->   Operation 183 'call' 'call_ln0' <Predicate = true> <Delay = 6.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%ret_ln104 = ret" [nn.cpp:104]   --->   Operation 184 'ret' 'ret_ln104' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ output_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ output_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ output_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ output_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ layer1_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer1_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_lsb_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_2_m_1_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer2_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tile                       (alloca           ) [ 0111110000000000]
sum_2_loc                  (alloca           ) [ 0011111111111110]
max_val_loc                (alloca           ) [ 0011111111111000]
spectopmodule_ln38         (spectopmodule    ) [ 0000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000]
layer1_output              (alloca           ) [ 0011111111000000]
layer1_output_1            (alloca           ) [ 0011111111000000]
layer1_output_2            (alloca           ) [ 0011111111000000]
layer1_output_3            (alloca           ) [ 0011111111000000]
layer1_weight_tile         (alloca           ) [ 0011110000000000]
layer1_weight_tile_1       (alloca           ) [ 0011110000000000]
layer1_weight_tile_2       (alloca           ) [ 0011110000000000]
layer1_weight_tile_3       (alloca           ) [ 0011110000000000]
layer1_weight_tile_4       (alloca           ) [ 0011110000000000]
layer1_weight_tile_5       (alloca           ) [ 0011110000000000]
layer1_weight_tile_6       (alloca           ) [ 0011110000000000]
layer1_weight_tile_7       (alloca           ) [ 0011110000000000]
layer1_weight_tile_8       (alloca           ) [ 0011110000000000]
layer1_weight_tile_9       (alloca           ) [ 0011110000000000]
layer1_weight_tile_10      (alloca           ) [ 0011110000000000]
layer1_weight_tile_11      (alloca           ) [ 0011110000000000]
layer1_weight_tile_12      (alloca           ) [ 0011110000000000]
layer1_weight_tile_13      (alloca           ) [ 0011110000000000]
layer1_weight_tile_14      (alloca           ) [ 0011110000000000]
layer1_weight_tile_15      (alloca           ) [ 0011110000000000]
layer1_weight_tile_16      (alloca           ) [ 0011110000000000]
layer1_weight_tile_17      (alloca           ) [ 0011110000000000]
layer2_weight_tile         (alloca           ) [ 0011111111000000]
layer2_weight_tile_1       (alloca           ) [ 0011111111000000]
layer2_weight_tile_2       (alloca           ) [ 0011111111000000]
layer2_weight_tile_3       (alloca           ) [ 0011111111000000]
input_0_read               (read             ) [ 0011110000000000]
input_1_read               (read             ) [ 0011110000000000]
input_2_read               (read             ) [ 0011110000000000]
input_3_read               (read             ) [ 0011110000000000]
input_4_read               (read             ) [ 0011110000000000]
input_5_read               (read             ) [ 0011110000000000]
input_6_read               (read             ) [ 0011110000000000]
input_7_read               (read             ) [ 0011110000000000]
input_8_read               (read             ) [ 0011110000000000]
input_9_read               (read             ) [ 0011110000000000]
input_10_read              (read             ) [ 0011110000000000]
input_11_read              (read             ) [ 0011110000000000]
input_12_read              (read             ) [ 0011110000000000]
input_13_read              (read             ) [ 0011110000000000]
input_14_read              (read             ) [ 0011110000000000]
input_15_read              (read             ) [ 0011110000000000]
input_16_read              (read             ) [ 0011110000000000]
input_17_read              (read             ) [ 0011110000000000]
store_ln60                 (store            ) [ 0000000000000000]
br_ln60                    (br               ) [ 0000000000000000]
tile_2                     (load             ) [ 0001110000000000]
icmp_ln60                  (icmp             ) [ 0011110000000000]
br_ln60                    (br               ) [ 0000000000000000]
add_ln60                   (add              ) [ 0000000000000000]
store_ln60                 (store            ) [ 0000000000000000]
tile_1                     (alloca           ) [ 0011111111000000]
p_0_0_0114_i1              (alloca           ) [ 0000001111100000]
conv_i_i_le10_lcssa21      (alloca           ) [ 0000001111111000]
conv_i_i_le12_lcssa23      (alloca           ) [ 0000001111100000]
conv_i_i_le14_lcssa25      (alloca           ) [ 0000001111100000]
conv_i_i_le16_lcssa27      (alloca           ) [ 0000001111100000]
conv_i_i_le18_lcssa29      (alloca           ) [ 0000001111100000]
store_ln82                 (store            ) [ 0000000000000000]
br_ln82                    (br               ) [ 0000000000000000]
call_ln60                  (call             ) [ 0000000000000000]
speclooptripcount_ln60     (speclooptripcount) [ 0000000000000000]
specloopname_ln60          (specloopname     ) [ 0000000000000000]
call_ln60                  (call             ) [ 0000000000000000]
br_ln60                    (br               ) [ 0000000000000000]
tile_3                     (load             ) [ 0000000111000000]
icmp_ln82                  (icmp             ) [ 0000001111000000]
br_ln82                    (br               ) [ 0000000000000000]
add_ln82                   (add              ) [ 0000000000000000]
store_ln82                 (store            ) [ 0000000000000000]
call_ln82                  (call             ) [ 0000000000000000]
cmp131                     (icmp             ) [ 0000000001000000]
speclooptripcount_ln82     (speclooptripcount) [ 0000000000000000]
specloopname_ln82          (specloopname     ) [ 0000000000000000]
call_ln82                  (call             ) [ 0000000000000000]
br_ln82                    (br               ) [ 0000000000000000]
p_0_0_0114_i1_load         (load             ) [ 0000000000010000]
conv_i_i_le12_lcssa23_load (load             ) [ 0000000000011100]
conv_i_i_le14_lcssa25_load (load             ) [ 0000000000011100]
conv_i_i_le16_lcssa27_load (load             ) [ 0000000000011100]
conv_i_i_le18_lcssa29_load (load             ) [ 0000000000011100]
call_ln0                   (call             ) [ 0000000000000000]
conv_i_i_le10_lcssa21_load (load             ) [ 0000000000000100]
max_val_loc_load           (load             ) [ 0000000000000100]
call_ln0                   (call             ) [ 0000000000000000]
sum_2_loc_load             (load             ) [ 0000000000000001]
call_ln0                   (call             ) [ 0000000000000000]
ret_ln104                  (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="input_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="input_16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="input_17">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="output_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="output_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="output_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="output_3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="output_4">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="layer1_weights">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="layer1_bias">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="f_x_lsb_table">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="exp_x_msb_2_m_1_table">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="exp_x_msb_1_table">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="layer2_weights">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="layer2_bias">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_70_4"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_92_9"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_21_1"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_26_2"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neural_network_Pipeline_VITIS_LOOP_32_3"/></StgValue>
</bind>
</comp>

<comp id="156" class="1004" name="tile_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="sum_2_loc_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_2_loc/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="max_val_loc_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val_loc/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="layer1_output_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="layer1_output_1_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="layer1_output_2_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_2/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="layer1_output_3_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_output_3/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="layer1_weight_tile_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_weight_tile/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="layer1_weight_tile_1_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_weight_tile_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="layer1_weight_tile_2_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_weight_tile_2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="layer1_weight_tile_3_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_weight_tile_3/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="layer1_weight_tile_4_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_weight_tile_4/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="layer1_weight_tile_5_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_weight_tile_5/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="layer1_weight_tile_6_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_weight_tile_6/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="layer1_weight_tile_7_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_weight_tile_7/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="layer1_weight_tile_8_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_weight_tile_8/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="layer1_weight_tile_9_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_weight_tile_9/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="layer1_weight_tile_10_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_weight_tile_10/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="layer1_weight_tile_11_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_weight_tile_11/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="layer1_weight_tile_12_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_weight_tile_12/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="layer1_weight_tile_13_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_weight_tile_13/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="layer1_weight_tile_14_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_weight_tile_14/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="layer1_weight_tile_15_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_weight_tile_15/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="layer1_weight_tile_16_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_weight_tile_16/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="layer1_weight_tile_17_alloca_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_weight_tile_17/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="layer2_weight_tile_alloca_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_weight_tile/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="layer2_weight_tile_1_alloca_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_weight_tile_1/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="layer2_weight_tile_2_alloca_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_weight_tile_2/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="layer2_weight_tile_3_alloca_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_weight_tile_3/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tile_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_1/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_0_0_0114_i1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0114_i1/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="conv_i_i_le10_lcssa21_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_i_i_le10_lcssa21/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="conv_i_i_le12_lcssa23_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_i_i_le12_lcssa23/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="conv_i_i_le14_lcssa25_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_i_i_le14_lcssa25/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="conv_i_i_le16_lcssa27_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_i_i_le16_lcssa27/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="conv_i_i_le18_lcssa29_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_i_i_le18_lcssa29/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="input_0_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="0"/>
<pin id="303" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_0_read/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="input_1_read_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="0"/>
<pin id="308" dir="0" index="1" bw="16" slack="0"/>
<pin id="309" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_1_read/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="input_2_read_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_2_read/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="input_3_read_read_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="0"/>
<pin id="321" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_3_read/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="input_4_read_read_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_4_read/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="input_5_read_read_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_5_read/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="input_6_read_read_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="0"/>
<pin id="339" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_6_read/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="input_7_read_read_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="0" index="1" bw="16" slack="0"/>
<pin id="345" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_7_read/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="input_8_read_read_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="0"/>
<pin id="351" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_8_read/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="input_9_read_read_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="0" index="1" bw="16" slack="0"/>
<pin id="357" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_9_read/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="input_10_read_read_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="0"/>
<pin id="362" dir="0" index="1" bw="16" slack="0"/>
<pin id="363" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_10_read/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="input_11_read_read_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="0" index="1" bw="16" slack="0"/>
<pin id="369" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_11_read/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="input_12_read_read_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="0"/>
<pin id="375" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_12_read/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="input_13_read_read_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="0" index="1" bw="16" slack="0"/>
<pin id="381" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_13_read/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="input_14_read_read_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="0" index="1" bw="16" slack="0"/>
<pin id="387" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_14_read/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="input_15_read_read_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="0"/>
<pin id="393" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_15_read/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="input_16_read_read_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="0"/>
<pin id="398" dir="0" index="1" bw="16" slack="0"/>
<pin id="399" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_16_read/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="input_17_read_read_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="0" index="1" bw="16" slack="0"/>
<pin id="405" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_17_read/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="0" slack="0"/>
<pin id="410" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="5" slack="0"/>
<pin id="412" dir="0" index="3" bw="12" slack="2147483647"/>
<pin id="413" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="414" dir="0" index="5" bw="12" slack="2147483647"/>
<pin id="415" dir="0" index="6" bw="12" slack="2147483647"/>
<pin id="416" dir="0" index="7" bw="12" slack="2147483647"/>
<pin id="417" dir="0" index="8" bw="12" slack="2147483647"/>
<pin id="418" dir="0" index="9" bw="12" slack="2147483647"/>
<pin id="419" dir="0" index="10" bw="12" slack="2147483647"/>
<pin id="420" dir="0" index="11" bw="12" slack="2147483647"/>
<pin id="421" dir="0" index="12" bw="12" slack="2147483647"/>
<pin id="422" dir="0" index="13" bw="12" slack="2147483647"/>
<pin id="423" dir="0" index="14" bw="12" slack="2147483647"/>
<pin id="424" dir="0" index="15" bw="12" slack="2147483647"/>
<pin id="425" dir="0" index="16" bw="12" slack="2147483647"/>
<pin id="426" dir="0" index="17" bw="12" slack="2147483647"/>
<pin id="427" dir="0" index="18" bw="12" slack="2147483647"/>
<pin id="428" dir="0" index="19" bw="12" slack="2147483647"/>
<pin id="429" dir="0" index="20" bw="12" slack="0"/>
<pin id="430" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln60/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="0" slack="0"/>
<pin id="435" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="436" dir="0" index="2" bw="15" slack="2147483647"/>
<pin id="437" dir="0" index="3" bw="15" slack="2147483647"/>
<pin id="438" dir="0" index="4" bw="15" slack="2147483647"/>
<pin id="439" dir="0" index="5" bw="5" slack="2"/>
<pin id="440" dir="0" index="6" bw="12" slack="2147483647"/>
<pin id="441" dir="0" index="7" bw="16" slack="3"/>
<pin id="442" dir="0" index="8" bw="12" slack="2147483647"/>
<pin id="443" dir="0" index="9" bw="16" slack="3"/>
<pin id="444" dir="0" index="10" bw="12" slack="2147483647"/>
<pin id="445" dir="0" index="11" bw="16" slack="3"/>
<pin id="446" dir="0" index="12" bw="12" slack="2147483647"/>
<pin id="447" dir="0" index="13" bw="16" slack="3"/>
<pin id="448" dir="0" index="14" bw="12" slack="2147483647"/>
<pin id="449" dir="0" index="15" bw="16" slack="3"/>
<pin id="450" dir="0" index="16" bw="12" slack="2147483647"/>
<pin id="451" dir="0" index="17" bw="16" slack="3"/>
<pin id="452" dir="0" index="18" bw="12" slack="2147483647"/>
<pin id="453" dir="0" index="19" bw="16" slack="3"/>
<pin id="454" dir="0" index="20" bw="12" slack="2147483647"/>
<pin id="455" dir="0" index="21" bw="16" slack="3"/>
<pin id="456" dir="0" index="22" bw="12" slack="2147483647"/>
<pin id="457" dir="0" index="23" bw="16" slack="3"/>
<pin id="458" dir="0" index="24" bw="12" slack="2147483647"/>
<pin id="459" dir="0" index="25" bw="16" slack="3"/>
<pin id="460" dir="0" index="26" bw="12" slack="2147483647"/>
<pin id="461" dir="0" index="27" bw="16" slack="3"/>
<pin id="462" dir="0" index="28" bw="12" slack="2147483647"/>
<pin id="463" dir="0" index="29" bw="16" slack="3"/>
<pin id="464" dir="0" index="30" bw="12" slack="2147483647"/>
<pin id="465" dir="0" index="31" bw="16" slack="3"/>
<pin id="466" dir="0" index="32" bw="12" slack="2147483647"/>
<pin id="467" dir="0" index="33" bw="16" slack="3"/>
<pin id="468" dir="0" index="34" bw="12" slack="2147483647"/>
<pin id="469" dir="0" index="35" bw="16" slack="3"/>
<pin id="470" dir="0" index="36" bw="12" slack="2147483647"/>
<pin id="471" dir="0" index="37" bw="16" slack="3"/>
<pin id="472" dir="0" index="38" bw="12" slack="2147483647"/>
<pin id="473" dir="0" index="39" bw="16" slack="3"/>
<pin id="474" dir="0" index="40" bw="12" slack="2147483647"/>
<pin id="475" dir="0" index="41" bw="16" slack="3"/>
<pin id="476" dir="0" index="42" bw="10" slack="0"/>
<pin id="477" dir="1" index="43" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln60/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="0" slack="0"/>
<pin id="482" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="483" dir="0" index="2" bw="5" slack="0"/>
<pin id="484" dir="0" index="3" bw="12" slack="2147483647"/>
<pin id="485" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="486" dir="0" index="5" bw="12" slack="2147483647"/>
<pin id="487" dir="0" index="6" bw="12" slack="0"/>
<pin id="488" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln82/6 "/>
</bind>
</comp>

<comp id="491" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="0" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="0" index="2" bw="12" slack="2147483647"/>
<pin id="495" dir="0" index="3" bw="12" slack="2147483647"/>
<pin id="496" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="497" dir="0" index="5" bw="12" slack="2147483647"/>
<pin id="498" dir="0" index="6" bw="5" slack="2"/>
<pin id="499" dir="0" index="7" bw="15" slack="2147483647"/>
<pin id="500" dir="0" index="8" bw="15" slack="2147483647"/>
<pin id="501" dir="0" index="9" bw="15" slack="2147483647"/>
<pin id="502" dir="0" index="10" bw="15" slack="2147483647"/>
<pin id="503" dir="0" index="11" bw="16" slack="3"/>
<pin id="504" dir="0" index="12" bw="16" slack="3"/>
<pin id="505" dir="0" index="13" bw="16" slack="3"/>
<pin id="506" dir="0" index="14" bw="16" slack="3"/>
<pin id="507" dir="0" index="15" bw="16" slack="3"/>
<pin id="508" dir="0" index="16" bw="16" slack="3"/>
<pin id="509" dir="0" index="17" bw="9" slack="0"/>
<pin id="510" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln82/8 "/>
</bind>
</comp>

<comp id="513" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="0" slack="0"/>
<pin id="515" dir="0" index="1" bw="16" slack="0"/>
<pin id="516" dir="0" index="2" bw="16" slack="0"/>
<pin id="517" dir="0" index="3" bw="16" slack="0"/>
<pin id="518" dir="0" index="4" bw="16" slack="0"/>
<pin id="519" dir="0" index="5" bw="16" slack="0"/>
<pin id="520" dir="0" index="6" bw="16" slack="3"/>
<pin id="521" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/10 "/>
</bind>
</comp>

<comp id="523" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="0" slack="0"/>
<pin id="525" dir="0" index="1" bw="16" slack="0"/>
<pin id="526" dir="0" index="2" bw="16" slack="0"/>
<pin id="527" dir="0" index="3" bw="16" slack="0"/>
<pin id="528" dir="0" index="4" bw="16" slack="0"/>
<pin id="529" dir="0" index="5" bw="16" slack="0"/>
<pin id="530" dir="0" index="6" bw="16" slack="0"/>
<pin id="531" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="532" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="533" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="534" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="535" dir="0" index="11" bw="16" slack="0"/>
<pin id="536" dir="0" index="12" bw="16" slack="5"/>
<pin id="537" dir="0" index="13" bw="11" slack="0"/>
<pin id="538" dir="0" index="14" bw="25" slack="0"/>
<pin id="539" dir="0" index="15" bw="25" slack="0"/>
<pin id="540" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/12 "/>
</bind>
</comp>

<comp id="550" class="1004" name="grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="0" slack="0"/>
<pin id="552" dir="0" index="1" bw="16" slack="0"/>
<pin id="553" dir="0" index="2" bw="16" slack="0"/>
<pin id="554" dir="0" index="3" bw="16" slack="0"/>
<pin id="555" dir="0" index="4" bw="16" slack="0"/>
<pin id="556" dir="0" index="5" bw="16" slack="0"/>
<pin id="557" dir="0" index="6" bw="16" slack="0"/>
<pin id="558" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/14 "/>
</bind>
</comp>

<comp id="565" class="1004" name="store_ln60_store_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="5" slack="0"/>
<pin id="568" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tile_2_load_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="1"/>
<pin id="572" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_2/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="icmp_ln60_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="5" slack="0"/>
<pin id="576" dir="0" index="1" bw="5" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="add_ln60_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="5" slack="0"/>
<pin id="582" dir="0" index="1" bw="4" slack="0"/>
<pin id="583" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="store_ln60_store_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="5" slack="0"/>
<pin id="588" dir="0" index="1" bw="5" slack="1"/>
<pin id="589" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="store_ln82_store_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="5" slack="0"/>
<pin id="594" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tile_3_load_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="5" slack="1"/>
<pin id="598" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_3/6 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln82_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="5" slack="0"/>
<pin id="602" dir="0" index="1" bw="5" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/6 "/>
</bind>
</comp>

<comp id="606" class="1004" name="add_ln82_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="5" slack="0"/>
<pin id="608" dir="0" index="1" bw="4" slack="0"/>
<pin id="609" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/6 "/>
</bind>
</comp>

<comp id="612" class="1004" name="store_ln82_store_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="5" slack="0"/>
<pin id="614" dir="0" index="1" bw="5" slack="1"/>
<pin id="615" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/6 "/>
</bind>
</comp>

<comp id="617" class="1004" name="cmp131_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="5" slack="2"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp131/8 "/>
</bind>
</comp>

<comp id="623" class="1004" name="p_0_0_0114_i1_load_load_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="16" slack="2"/>
<pin id="625" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0114_i1_load/10 "/>
</bind>
</comp>

<comp id="627" class="1004" name="conv_i_i_le12_lcssa23_load_load_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="16" slack="2"/>
<pin id="629" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_i_i_le12_lcssa23_load/10 "/>
</bind>
</comp>

<comp id="631" class="1004" name="conv_i_i_le14_lcssa25_load_load_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="2"/>
<pin id="633" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_i_i_le14_lcssa25_load/10 "/>
</bind>
</comp>

<comp id="635" class="1004" name="conv_i_i_le16_lcssa27_load_load_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="16" slack="2"/>
<pin id="637" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_i_i_le16_lcssa27_load/10 "/>
</bind>
</comp>

<comp id="639" class="1004" name="conv_i_i_le18_lcssa29_load_load_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="16" slack="2"/>
<pin id="641" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_i_i_le18_lcssa29_load/10 "/>
</bind>
</comp>

<comp id="643" class="1004" name="conv_i_i_le10_lcssa21_load_load_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="4"/>
<pin id="645" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_i_i_le10_lcssa21_load/12 "/>
</bind>
</comp>

<comp id="647" class="1004" name="max_val_loc_load_load_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="16" slack="5"/>
<pin id="649" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_loc_load/12 "/>
</bind>
</comp>

<comp id="651" class="1004" name="sum_2_loc_load_load_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="16" slack="7"/>
<pin id="653" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_2_loc_load/14 "/>
</bind>
</comp>

<comp id="655" class="1005" name="tile_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="5" slack="0"/>
<pin id="657" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tile "/>
</bind>
</comp>

<comp id="662" class="1005" name="sum_2_loc_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="16" slack="5"/>
<pin id="664" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="sum_2_loc "/>
</bind>
</comp>

<comp id="668" class="1005" name="max_val_loc_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="16" slack="3"/>
<pin id="670" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="max_val_loc "/>
</bind>
</comp>

<comp id="674" class="1005" name="input_0_read_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="16" slack="3"/>
<pin id="676" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_0_read "/>
</bind>
</comp>

<comp id="679" class="1005" name="input_1_read_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="16" slack="3"/>
<pin id="681" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_1_read "/>
</bind>
</comp>

<comp id="684" class="1005" name="input_2_read_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="16" slack="3"/>
<pin id="686" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_2_read "/>
</bind>
</comp>

<comp id="689" class="1005" name="input_3_read_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="16" slack="3"/>
<pin id="691" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_3_read "/>
</bind>
</comp>

<comp id="694" class="1005" name="input_4_read_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="16" slack="3"/>
<pin id="696" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_4_read "/>
</bind>
</comp>

<comp id="699" class="1005" name="input_5_read_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="16" slack="3"/>
<pin id="701" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_5_read "/>
</bind>
</comp>

<comp id="704" class="1005" name="input_6_read_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="16" slack="3"/>
<pin id="706" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_6_read "/>
</bind>
</comp>

<comp id="709" class="1005" name="input_7_read_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="16" slack="3"/>
<pin id="711" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_7_read "/>
</bind>
</comp>

<comp id="714" class="1005" name="input_8_read_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="16" slack="3"/>
<pin id="716" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_8_read "/>
</bind>
</comp>

<comp id="719" class="1005" name="input_9_read_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="16" slack="3"/>
<pin id="721" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_9_read "/>
</bind>
</comp>

<comp id="724" class="1005" name="input_10_read_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="16" slack="3"/>
<pin id="726" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_10_read "/>
</bind>
</comp>

<comp id="729" class="1005" name="input_11_read_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="16" slack="3"/>
<pin id="731" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_11_read "/>
</bind>
</comp>

<comp id="734" class="1005" name="input_12_read_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="16" slack="3"/>
<pin id="736" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_12_read "/>
</bind>
</comp>

<comp id="739" class="1005" name="input_13_read_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="16" slack="3"/>
<pin id="741" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_13_read "/>
</bind>
</comp>

<comp id="744" class="1005" name="input_14_read_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="16" slack="3"/>
<pin id="746" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_14_read "/>
</bind>
</comp>

<comp id="749" class="1005" name="input_15_read_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="16" slack="3"/>
<pin id="751" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_15_read "/>
</bind>
</comp>

<comp id="754" class="1005" name="input_16_read_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="16" slack="3"/>
<pin id="756" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_16_read "/>
</bind>
</comp>

<comp id="759" class="1005" name="input_17_read_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="16" slack="3"/>
<pin id="761" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_17_read "/>
</bind>
</comp>

<comp id="764" class="1005" name="tile_2_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="5" slack="1"/>
<pin id="766" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tile_2 "/>
</bind>
</comp>

<comp id="773" class="1005" name="tile_1_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="5" slack="0"/>
<pin id="775" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tile_1 "/>
</bind>
</comp>

<comp id="780" class="1005" name="p_0_0_0114_i1_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="16" slack="2"/>
<pin id="782" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_0114_i1 "/>
</bind>
</comp>

<comp id="786" class="1005" name="conv_i_i_le10_lcssa21_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="16" slack="3"/>
<pin id="788" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="conv_i_i_le10_lcssa21 "/>
</bind>
</comp>

<comp id="792" class="1005" name="conv_i_i_le12_lcssa23_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="16" slack="2"/>
<pin id="794" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="conv_i_i_le12_lcssa23 "/>
</bind>
</comp>

<comp id="798" class="1005" name="conv_i_i_le14_lcssa25_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="16" slack="2"/>
<pin id="800" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="conv_i_i_le14_lcssa25 "/>
</bind>
</comp>

<comp id="804" class="1005" name="conv_i_i_le16_lcssa27_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="16" slack="2"/>
<pin id="806" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="conv_i_i_le16_lcssa27 "/>
</bind>
</comp>

<comp id="810" class="1005" name="conv_i_i_le18_lcssa29_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="16" slack="2"/>
<pin id="812" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="conv_i_i_le18_lcssa29 "/>
</bind>
</comp>

<comp id="816" class="1005" name="tile_3_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="5" slack="1"/>
<pin id="818" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tile_3 "/>
</bind>
</comp>

<comp id="826" class="1005" name="cmp131_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="1"/>
<pin id="828" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp131 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="159"><net_src comp="60" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="62" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="62" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="62" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="62" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="62" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="62" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="62" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="62" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="62" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="62" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="62" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="62" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="62" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="62" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="62" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="62" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="62" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="62" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="62" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="62" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="62" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="62" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="62" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="62" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="62" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="62" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="62" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="62" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="60" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="60" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="60" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="60" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="60" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="60" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="60" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="124" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="0" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="124" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="2" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="124" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="4" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="124" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="6" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="124" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="8" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="124" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="10" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="124" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="12" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="124" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="14" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="124" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="16" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="124" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="18" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="124" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="20" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="124" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="22" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="124" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="24" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="124" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="26" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="124" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="28" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="124" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="30" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="124" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="32" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="124" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="34" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="431"><net_src comp="130" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="432"><net_src comp="46" pin="0"/><net_sink comp="408" pin=20"/></net>

<net id="478"><net_src comp="134" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="479"><net_src comp="48" pin="0"/><net_sink comp="433" pin=42"/></net>

<net id="489"><net_src comp="144" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="490"><net_src comp="56" pin="0"/><net_sink comp="480" pin=6"/></net>

<net id="511"><net_src comp="146" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="512"><net_src comp="58" pin="0"/><net_sink comp="491" pin=17"/></net>

<net id="522"><net_src comp="150" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="541"><net_src comp="152" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="542"><net_src comp="36" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="543"><net_src comp="44" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="544"><net_src comp="42" pin="0"/><net_sink comp="523" pin=3"/></net>

<net id="545"><net_src comp="40" pin="0"/><net_sink comp="523" pin=4"/></net>

<net id="546"><net_src comp="38" pin="0"/><net_sink comp="523" pin=5"/></net>

<net id="547"><net_src comp="50" pin="0"/><net_sink comp="523" pin=13"/></net>

<net id="548"><net_src comp="52" pin="0"/><net_sink comp="523" pin=14"/></net>

<net id="549"><net_src comp="54" pin="0"/><net_sink comp="523" pin=15"/></net>

<net id="559"><net_src comp="154" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="560"><net_src comp="36" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="561"><net_src comp="44" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="562"><net_src comp="42" pin="0"/><net_sink comp="550" pin=3"/></net>

<net id="563"><net_src comp="40" pin="0"/><net_sink comp="550" pin=4"/></net>

<net id="564"><net_src comp="38" pin="0"/><net_sink comp="550" pin=5"/></net>

<net id="569"><net_src comp="126" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="570" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="578"><net_src comp="570" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="128" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="570" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="132" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="580" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="595"><net_src comp="126" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="596" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="604"><net_src comp="596" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="128" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="596" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="132" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="606" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="621"><net_src comp="126" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="622"><net_src comp="617" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="626"><net_src comp="623" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="630"><net_src comp="627" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="634"><net_src comp="631" pin="1"/><net_sink comp="513" pin=3"/></net>

<net id="638"><net_src comp="635" pin="1"/><net_sink comp="513" pin=4"/></net>

<net id="642"><net_src comp="639" pin="1"/><net_sink comp="513" pin=5"/></net>

<net id="646"><net_src comp="643" pin="1"/><net_sink comp="523" pin=6"/></net>

<net id="650"><net_src comp="647" pin="1"/><net_sink comp="523" pin=11"/></net>

<net id="654"><net_src comp="651" pin="1"/><net_sink comp="550" pin=6"/></net>

<net id="658"><net_src comp="156" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="661"><net_src comp="655" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="665"><net_src comp="160" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="523" pin=12"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="671"><net_src comp="164" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="513" pin=6"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="677"><net_src comp="300" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="433" pin=7"/></net>

<net id="682"><net_src comp="306" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="433" pin=9"/></net>

<net id="687"><net_src comp="312" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="433" pin=11"/></net>

<net id="692"><net_src comp="318" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="433" pin=13"/></net>

<net id="697"><net_src comp="324" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="433" pin=15"/></net>

<net id="702"><net_src comp="330" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="433" pin=17"/></net>

<net id="707"><net_src comp="336" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="433" pin=19"/></net>

<net id="712"><net_src comp="342" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="433" pin=21"/></net>

<net id="717"><net_src comp="348" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="433" pin=23"/></net>

<net id="722"><net_src comp="354" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="433" pin=25"/></net>

<net id="727"><net_src comp="360" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="433" pin=27"/></net>

<net id="732"><net_src comp="366" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="433" pin=29"/></net>

<net id="737"><net_src comp="372" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="433" pin=31"/></net>

<net id="742"><net_src comp="378" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="433" pin=33"/></net>

<net id="747"><net_src comp="384" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="433" pin=35"/></net>

<net id="752"><net_src comp="390" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="433" pin=37"/></net>

<net id="757"><net_src comp="396" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="433" pin=39"/></net>

<net id="762"><net_src comp="402" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="433" pin=41"/></net>

<net id="767"><net_src comp="570" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="433" pin=5"/></net>

<net id="776"><net_src comp="272" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="778"><net_src comp="773" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="779"><net_src comp="773" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="783"><net_src comp="276" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="491" pin=16"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="789"><net_src comp="280" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="491" pin=15"/></net>

<net id="791"><net_src comp="786" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="795"><net_src comp="284" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="491" pin=14"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="801"><net_src comp="288" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="491" pin=13"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="807"><net_src comp="292" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="491" pin=12"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="813"><net_src comp="296" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="491" pin=11"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="819"><net_src comp="596" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="822"><net_src comp="816" pin="1"/><net_sink comp="491" pin=6"/></net>

<net id="829"><net_src comp="617" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="491" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0 | {12 13 14 15 }
	Port: output_1 | {12 13 14 15 }
	Port: output_2 | {12 13 14 15 }
	Port: output_3 | {12 13 14 15 }
	Port: output_4 | {12 13 14 15 }
 - Input state : 
	Port: neural_network : input_0 | {1 }
	Port: neural_network : input_1 | {1 }
	Port: neural_network : input_2 | {1 }
	Port: neural_network : input_3 | {1 }
	Port: neural_network : input_4 | {1 }
	Port: neural_network : input_5 | {1 }
	Port: neural_network : input_6 | {1 }
	Port: neural_network : input_7 | {1 }
	Port: neural_network : input_8 | {1 }
	Port: neural_network : input_9 | {1 }
	Port: neural_network : input_10 | {1 }
	Port: neural_network : input_11 | {1 }
	Port: neural_network : input_12 | {1 }
	Port: neural_network : input_13 | {1 }
	Port: neural_network : input_14 | {1 }
	Port: neural_network : input_15 | {1 }
	Port: neural_network : input_16 | {1 }
	Port: neural_network : input_17 | {1 }
	Port: neural_network : output_0 | {14 15 }
	Port: neural_network : output_1 | {14 15 }
	Port: neural_network : output_2 | {14 15 }
	Port: neural_network : output_3 | {14 15 }
	Port: neural_network : output_4 | {14 15 }
	Port: neural_network : layer1_weights | {2 3 }
	Port: neural_network : layer1_bias | {4 5 }
	Port: neural_network : f_x_lsb_table | {12 13 }
	Port: neural_network : exp_x_msb_2_m_1_table | {12 13 }
	Port: neural_network : exp_x_msb_1_table | {12 13 }
	Port: neural_network : layer2_weights | {6 7 }
	Port: neural_network : layer2_bias | {8 9 }
  - Chain level:
	State 1
		store_ln60 : 1
	State 2
		icmp_ln60 : 1
		br_ln60 : 2
		call_ln60 : 1
		add_ln60 : 1
		store_ln60 : 2
		store_ln82 : 1
	State 3
	State 4
	State 5
	State 6
		icmp_ln82 : 1
		br_ln82 : 2
		call_ln82 : 1
		add_ln82 : 1
		store_ln82 : 2
	State 7
	State 8
		call_ln82 : 1
	State 9
	State 10
		call_ln0 : 1
	State 11
	State 12
		call_ln0 : 1
	State 13
	State 14
		call_ln0 : 1
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                           Functional Unit                          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408 |    0    |   1.61  |   172   |   234   |
|          |         grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433         |    18   | 58.5113 |   1520  |   516   |
|          | grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480 |    0    |   1.61  |   170   |   283   |
|   call   |         grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491         |    4    | 27.4997 |   493   |   390   |
|          |         grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513         |    0    |    0    |    19   |    82   |
|          |         grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523         |    3    |   4.83  |   192   |   409   |
|          |         grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550         |    0    |   9.66  |   1581  |   1269  |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          icmp_ln60_fu_574                          |    0    |    0    |    0    |    13   |
|   icmp   |                          icmp_ln82_fu_600                          |    0    |    0    |    0    |    13   |
|          |                            cmp131_fu_617                           |    0    |    0    |    0    |    13   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                           add_ln60_fu_580                          |    0    |    0    |    0    |    13   |
|          |                           add_ln82_fu_606                          |    0    |    0    |    0    |    13   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                      input_0_read_read_fu_300                      |    0    |    0    |    0    |    0    |
|          |                      input_1_read_read_fu_306                      |    0    |    0    |    0    |    0    |
|          |                      input_2_read_read_fu_312                      |    0    |    0    |    0    |    0    |
|          |                      input_3_read_read_fu_318                      |    0    |    0    |    0    |    0    |
|          |                      input_4_read_read_fu_324                      |    0    |    0    |    0    |    0    |
|          |                      input_5_read_read_fu_330                      |    0    |    0    |    0    |    0    |
|          |                      input_6_read_read_fu_336                      |    0    |    0    |    0    |    0    |
|          |                      input_7_read_read_fu_342                      |    0    |    0    |    0    |    0    |
|   read   |                      input_8_read_read_fu_348                      |    0    |    0    |    0    |    0    |
|          |                      input_9_read_read_fu_354                      |    0    |    0    |    0    |    0    |
|          |                      input_10_read_read_fu_360                     |    0    |    0    |    0    |    0    |
|          |                      input_11_read_read_fu_366                     |    0    |    0    |    0    |    0    |
|          |                      input_12_read_read_fu_372                     |    0    |    0    |    0    |    0    |
|          |                      input_13_read_read_fu_378                     |    0    |    0    |    0    |    0    |
|          |                      input_14_read_read_fu_384                     |    0    |    0    |    0    |    0    |
|          |                      input_15_read_read_fu_390                     |    0    |    0    |    0    |    0    |
|          |                      input_16_read_read_fu_396                     |    0    |    0    |    0    |    0    |
|          |                      input_17_read_read_fu_402                     |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                    |    25   | 103.721 |   4147  |   3248  |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------+--------+--------+--------+--------+
|  exp_x_msb_1_table  |    0   |   25   |   13   |    -   |
|exp_x_msb_2_m_1_table|    0   |   25   |   13   |    -   |
|    f_x_lsb_table    |    0   |   11   |    6   |    -   |
|     layer1_bias     |    0   |   10   |    4   |    -   |
|    layer1_output    |    0   |   15   |    2   |    0   |
|   layer1_output_1   |    0   |   15   |    2   |    0   |
|   layer1_output_2   |    0   |   15   |    2   |    0   |
|   layer1_output_3   |    0   |   15   |    2   |    0   |
|  layer1_weight_tile |    0   |   12   |    1   |    0   |
| layer1_weight_tile_1|    0   |   12   |    1   |    0   |
|layer1_weight_tile_10|    0   |   12   |    1   |    0   |
|layer1_weight_tile_11|    0   |   12   |    1   |    0   |
|layer1_weight_tile_12|    0   |   12   |    1   |    0   |
|layer1_weight_tile_13|    0   |   12   |    1   |    0   |
|layer1_weight_tile_14|    0   |   12   |    1   |    0   |
|layer1_weight_tile_15|    0   |   12   |    1   |    0   |
|layer1_weight_tile_16|    0   |   12   |    1   |    0   |
|layer1_weight_tile_17|    0   |   12   |    1   |    0   |
| layer1_weight_tile_2|    0   |   12   |    1   |    0   |
| layer1_weight_tile_3|    0   |   12   |    1   |    0   |
| layer1_weight_tile_4|    0   |   12   |    1   |    0   |
| layer1_weight_tile_5|    0   |   12   |    1   |    0   |
| layer1_weight_tile_6|    0   |   12   |    1   |    0   |
| layer1_weight_tile_7|    0   |   12   |    1   |    0   |
| layer1_weight_tile_8|    0   |   12   |    1   |    0   |
| layer1_weight_tile_9|    0   |   12   |    1   |    0   |
|    layer1_weights   |    1   |    0   |    0   |    -   |
|     layer2_bias     |    0   |    9   |    1   |    -   |
|  layer2_weight_tile |    0   |   12   |    1   |    0   |
| layer2_weight_tile_1|    0   |   12   |    1   |    0   |
| layer2_weight_tile_2|    0   |   12   |    1   |    0   |
| layer2_weight_tile_3|    0   |   12   |    1   |    0   |
|    layer2_weights   |    1   |    0   |    0   |    -   |
+---------------------+--------+--------+--------+--------+
|        Total        |    2   |   404  |   67   |    0   |
+---------------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        cmp131_reg_826       |    1   |
|conv_i_i_le10_lcssa21_reg_786|   16   |
|conv_i_i_le12_lcssa23_reg_792|   16   |
|conv_i_i_le14_lcssa25_reg_798|   16   |
|conv_i_i_le16_lcssa27_reg_804|   16   |
|conv_i_i_le18_lcssa29_reg_810|   16   |
|     input_0_read_reg_674    |   16   |
|    input_10_read_reg_724    |   16   |
|    input_11_read_reg_729    |   16   |
|    input_12_read_reg_734    |   16   |
|    input_13_read_reg_739    |   16   |
|    input_14_read_reg_744    |   16   |
|    input_15_read_reg_749    |   16   |
|    input_16_read_reg_754    |   16   |
|    input_17_read_reg_759    |   16   |
|     input_1_read_reg_679    |   16   |
|     input_2_read_reg_684    |   16   |
|     input_3_read_reg_689    |   16   |
|     input_4_read_reg_694    |   16   |
|     input_5_read_reg_699    |   16   |
|     input_6_read_reg_704    |   16   |
|     input_7_read_reg_709    |   16   |
|     input_8_read_reg_714    |   16   |
|     input_9_read_reg_719    |   16   |
|     max_val_loc_reg_668     |   16   |
|    p_0_0_0114_i1_reg_780    |   16   |
|      sum_2_loc_reg_662      |   16   |
|        tile_1_reg_773       |    5   |
|        tile_2_reg_764       |    5   |
|        tile_3_reg_816       |    5   |
|         tile_reg_655        |    5   |
+-----------------------------+--------+
|            Total            |   437  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                Comp                                |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408 |  p2  |   2  |   5  |   10   ||    9    |
| grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480 |  p2  |   2  |   5  |   10   ||    9    |
|         grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491         |  p1  |   2  |   1  |    2   ||    9    |
|--------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                Total                               |      |      |      |   22   ||   4.83  ||    27   |
|--------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   25   |   103  |  4147  |  3248  |    -   |
|   Memory  |    2   |    -   |    -   |   404  |   67   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   437  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |   25   |   108  |  4988  |  3342  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
