# METHODOLOGY

![Project Workflow](assets/project.svg)

* CONTROL
  - certification
  - doc
  - quality
  - requirements

* DEVELOP
  - bench
  - model
  - osvvm/uvm
  - rtl
  - software
  - src

* OPERATION
  - sim
  - compilation/synthesis

## Requirements

![UML Diagrams Overview](../../requirements/uml_diagrams_overview.svg)

### Structural UML diagrams

#### Class diagram
#### Component diagram
#### Composite diagram
#### Deployment diagram
#### Object diagram
#### Package diagram
#### Profile diagram

### Behavioral UML diagrams

#### Activity diagram
#### Communication diagram
#### Interaction diagram
#### Sequence diagram
#### State diagram
#### Timing diagram
#### Use diagram

## Software

### Matlab Language
### Rust Language

## Source

### Ada Language
### C Language

## Model

### VHDL Language
### Verilog Language

## Validation

### VHDL Language
### Verilog Language

## Design

### VHDL Language
### Verilog Language

## Verification

### OSVVM-VHDL

#### OSVVM Checker
#### OSVVM Stimulus
#### OSVVM Testbench

### UVM-Verilog

![UVM Diagram Overview](../../bench/uvm-testbench.png)

#### UVM Agent
#### UVM Driver
#### UVM Enviroment
#### UVM Monitor
#### UVM Scoreboard
#### UVM Sequence
#### UVM Sequencer
#### UVM Subscriber
#### UVM Test
#### UVM Testbench
#### UVM Transaction

## Quality
## Certification
## Documentation
