Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Wed Oct 11 07:18:08 2023
| Host         : Naboo running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/rv32i_npp_ip_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                       Path #1                                                      |
+---------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                             |
| Path Delay                | 10.402                                                                                                             |
| Logic Delay               | 2.321(23%)                                                                                                         |
| Net Delay                 | 8.081(77%)                                                                                                         |
| Clock Skew                | -0.049                                                                                                             |
| Slack                     | -0.727                                                                                                             |
| Clock Uncertainty         | 0.035                                                                                                              |
| Clock Relationship        | Safely Timed                                                                                                       |
| Clock Delay Group         | Same Clock                                                                                                         |
| Logic Levels              | 8                                                                                                                  |
| Routes                    | 9                                                                                                                  |
| Logical Path              | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT3-(3)-LUT5-(36)-LUT4-(1)-LUT5-(2)-LUT5-(23)-LUT6-(7)-LUT5-(2)-RAMB36E1/DIBDI[0] |
| Start Point Clock         | ap_clk                                                                                                             |
| End Point Clock           | ap_clk                                                                                                             |
| DSP Block                 | None                                                                                                               |
| RAM Registers             | DO_REG(0)-None                                                                                                     |
| IO Crossings              | 0                                                                                                                  |
| Config Crossings          | 0                                                                                                                  |
| SLR Crossings             | 0                                                                                                                  |
| PBlocks                   | 0                                                                                                                  |
| High Fanout               | 36                                                                                                                 |
| Dont Touch                | 0                                                                                                                  |
| Mark Debug                | 0                                                                                                                  |
| Start Point Pin Primitive | RAMB36E1/CLKBWRCLK                                                                                                 |
| End Point Pin Primitive   | RAMB36E1/DIBDI[0]                                                                                                  |
| Start Point Pin           | mem_reg_1_0_4/CLKBWRCLK                                                                                            |
| End Point Pin             | mem_reg_3_1_5/DIBDI[0]                                                                                             |
+---------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+-----+-----+----+---+----+----+
| End Point Clock | Requirement |  4 |  5  |  6  |  7  |  8 | 9 | 10 | 12 |
+-----------------+-------------+----+-----+-----+-----+----+---+----+----+
| ap_clk          | 10.000ns    | 54 | 598 | 137 | 112 | 94 | 2 |  1 |  2 |
+-----------------+-------------+----+-----+-----+-----+----+---+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


