

================================================================
== Vitis HLS Report for 'softmax_7_Pipeline_VITIS_LOOP_79_1'
================================================================
* Date:           Thu Aug 29 18:14:01 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.957 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_79_1  |       20|       20|         2|          1|          1|    20|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     46|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      24|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      24|     91|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln79_fu_81_p2   |         +|   0|  0|  12|           5|           1|
    |sum_V_1_fu_100_p2   |         +|   0|  0|  23|          16|          16|
    |icmp_ln79_fu_75_p2  |      icmp|   0|  0|   9|           5|           5|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  46|          27|          24|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    5|         10|
    |i_fu_38                  |   9|          2|    5|         10|
    |sum_V_fu_34              |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   28|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_38                  |   5|   0|    5|          0|
    |sum_V_fu_34              |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  24|   0|   24|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  softmax_7_Pipeline_VITIS_LOOP_79_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  softmax_7_Pipeline_VITIS_LOOP_79_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  softmax_7_Pipeline_VITIS_LOOP_79_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  softmax_7_Pipeline_VITIS_LOOP_79_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  softmax_7_Pipeline_VITIS_LOOP_79_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  softmax_7_Pipeline_VITIS_LOOP_79_1|  return value|
|input_r_address0  |  out|    5|   ap_memory|                             input_r|         array|
|input_r_ce0       |  out|    1|   ap_memory|                             input_r|         array|
|input_r_q0        |   in|   16|   ap_memory|                             input_r|         array|
|sum_V_out         |  out|   16|      ap_vld|                           sum_V_out|       pointer|
|sum_V_out_ap_vld  |  out|    1|      ap_vld|                           sum_V_out|       pointer|
+------------------+-----+-----+------------+------------------------------------+--------------+

