 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CONV
Version: T-2022.03
Date   : Wed Mar  6 14:51:08 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: idata[5] (input port clocked by clk)
  Endpoint: c_conv_data0_reg[35]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CONV               tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    5.00       5.50 r
  idata[5] (in)                                           0.02       5.52 r
  U1668/Y (AND2X8)                                        0.13       5.65 r
  mult_40/b[5] (CONV_DW_mult_tc_2)                        0.00       5.65 r
  mult_40/U1284/Y (BUFX20)                                0.16       5.80 r
  mult_40/U1115/Y (INVX4)                                 0.08       5.88 f
  mult_40/U1111/Y (NAND2X8)                               0.08       5.96 r
  mult_40/U1113/Y (NAND2X8)                               0.07       6.03 f
  mult_40/U1233/Y (OAI22X4)                               0.14       6.18 r
  mult_40/U1929/S (ADDFHX4)                               0.45       6.63 r
  mult_40/U2061/S (ADDFHX4)                               0.34       6.97 f
  mult_40/U1090/Y (XNOR2X4)                               0.19       7.16 r
  mult_40/U1050/Y (NAND2X6)                               0.10       7.26 f
  mult_40/U1763/Y (NAND2X8)                               0.09       7.35 r
  mult_40/U2083/S (ADDFHX4)                               0.29       7.64 f
  mult_40/U1912/Y (NOR2X8)                                0.12       7.75 r
  mult_40/U1527/Y (OAI21X4)                               0.12       7.87 f
  mult_40/U1515/Y (AOI21X4)                               0.15       8.02 r
  mult_40/U1094/Y (NOR2X6)                                0.07       8.09 f
  mult_40/U1512/Y (OR2X8)                                 0.16       8.25 f
  mult_40/U218/Y (AOI21X4)                                0.14       8.39 r
  mult_40/U1397/Y (BUFX20)                                0.15       8.54 r
  mult_40/U1036/Y (INVX12)                                0.05       8.59 f
  mult_40/U173/Y (AOI21X4)                                0.12       8.71 r
  mult_40/U1562/Y (XOR2X4)                                0.17       8.88 f
  mult_40/product[29] (CONV_DW_mult_tc_2)                 0.00       8.88 f
  r516/B[29] (CONV_DW01_add_13)                           0.00       8.88 f
  r516/U537/Y (OR2X8)                                     0.21       9.09 f
  r516/U540/Y (AOI21X4)                                   0.14       9.23 r
  r516/U549/Y (OAI21X4)                                   0.10       9.33 f
  r516/U548/Y (AOI21X4)                                   0.13       9.47 r
  r516/U547/Y (OAI21X4)                                   0.11       9.58 f
  r516/U546/Y (BUFX20)                                    0.15       9.73 f
  r516/U667/Y (AOI21X4)                                   0.13       9.86 r
  r516/U689/Y (XOR2X4)                                    0.15      10.01 r
  r516/SUM[35] (CONV_DW01_add_13)                         0.00      10.01 r
  U939/Y (NAND2X6)                                        0.08      10.09 f
  U935/Y (OAI211X2)                                       0.11      10.21 r
  c_conv_data0_reg[35]/D (DFFRX2)                         0.00      10.21 r
  data arrival time                                                 10.21

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.50      10.50
  clock uncertainty                                      -0.10      10.40
  c_conv_data0_reg[35]/CK (DFFRX2)                        0.00      10.40 r
  library setup time                                     -0.19      10.21
  data required time                                                10.21
  --------------------------------------------------------------------------
  data required time                                                10.21
  data arrival time                                                -10.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
