digraph "CFG for '_Z24PreProcessVectorFieldDevP15HIP_vector_typeIfLj3EEffff' function" {
	label="CFG for '_Z24PreProcessVectorFieldDevP15HIP_vector_typeIfLj3EEffff' function";

	Node0x47a2340 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr inbounds i8, i8 addrspace(4)* %7, i64 12\l  %9 = bitcast i8 addrspace(4)* %8 to i32 addrspace(4)*\l  %10 = load i32, i32 addrspace(4)* %9, align 4, !tbaa !5\l  %11 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !14, !invariant.load\l... !15\l  %14 = zext i16 %13 to i32\l  %15 = udiv i32 %10, %14\l  %16 = mul i32 %15, %14\l  %17 = icmp ugt i32 %10, %16\l  %18 = zext i1 %17 to i32\l  %19 = add i32 %15, %18\l  %20 = mul i32 %19, %6\l  %21 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %22 = add i32 %20, %21\l  %23 = shl i32 %22, 1\l  %24 = zext i32 %23 to i64\l  %25 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %24, i32 0, i32 0, i32 0, i32\l... 0, i64 0\l  %26 = load float, float addrspace(1)* %25, align 4, !amdgpu.noclobber !15\l  %27 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %24, i32 0, i32 0, i32 0, i32\l... 0, i64 1\l  %28 = load float, float addrspace(1)* %27, align 4, !amdgpu.noclobber !15\l  %29 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %24, i32 0, i32 0, i32 0, i32\l... 0, i64 2\l  %30 = add nuw nsw i32 %23, 1\l  %31 = zext i32 %30 to i64\l  %32 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %31, i32 0, i32 0, i32 0, i32\l... 0, i64 0\l  %33 = load float, float addrspace(1)* %32, align 4, !amdgpu.noclobber !15\l  %34 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %31, i32 0, i32 0, i32 0, i32\l... 0, i64 1\l  %35 = load float, float addrspace(1)* %34, align 4, !amdgpu.noclobber !15\l  %36 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %31, i32 0, i32 0, i32 0, i32\l... 0, i64 2\l  %37 = fsub contract float %26, %3\l  %38 = fsub contract float %28, %4\l  %39 = fdiv contract float %37, %1\l  %40 = fdiv contract float %38, %2\l  %41 = fsub contract float %33, %3\l  %42 = fsub contract float %35, %4\l  %43 = fdiv contract float %41, %1\l  %44 = fdiv contract float %42, %2\l  store float %39, float addrspace(1)* %25, align 4\l  store float %40, float addrspace(1)* %27, align 4\l  store float 0.000000e+00, float addrspace(1)* %29, align 4\l  store float %43, float addrspace(1)* %32, align 4\l  store float %44, float addrspace(1)* %34, align 4\l  store float 0.000000e+00, float addrspace(1)* %36, align 4\l  ret void\l}"];
}
