\hypertarget{gpioint__17xx__40xx_8h}{}\section{gpioint\+\_\+17xx\+\_\+40xx.\+h File Reference}
\label{gpioint__17xx__40xx_8h}\index{gpioint\+\_\+17xx\+\_\+40xx.\+h@{gpioint\+\_\+17xx\+\_\+40xx.\+h}}
This graph shows which files directly or indirectly include this file\+:
% FIG 0
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structGPIOINT__PORT__T}{G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T}
\begin{DoxyCompactList}\small\item\em G\+P\+IO Interupt registers for Portn. \end{DoxyCompactList}\item 
struct \hyperlink{structLPC__GPIOINT__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T}
\begin{DoxyCompactList}\small\item\em G\+P\+IO Interrupt register block structure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{group__GPIOINT__17XX__40XX_ga41631ac5e33fde341c0afe680ded9fee}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T} \{ \hyperlink{group__GPIOINT__17XX__40XX_gga41631ac5e33fde341c0afe680ded9feea976b0fb82055c52332950506a6621bba}{G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T0}, 
\hyperlink{group__GPIOINT__17XX__40XX_gga41631ac5e33fde341c0afe680ded9feeafd8afad46d3e74afccbdd0c806bc3aae}{G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T2} = 2
 \}\begin{DoxyCompactList}\small\item\em G\+P\+IO interrupt capable ports. \end{DoxyCompactList}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIOINT__17XX__40XX_ga900d1ac0c053f80c19fc01ae7fc5d981}{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Clear\+Int\+Status} (\hyperlink{structLPC__GPIOINT__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+I\+NT, \hyperlink{group__GPIOINT__17XX__40XX_ga41631ac5e33fde341c0afe680ded9fee}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T} port, uint32\+\_\+t pins)
\begin{DoxyCompactList}\small\item\em Clear the falling and rising edge interrupt for given {\itshape pins}. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIOINT__17XX__40XX_ga469286ac9a7cf6065584e9f29dda2293}{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+De\+Init} (\hyperlink{structLPC__GPIOINT__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+I\+NT)
\begin{DoxyCompactList}\small\item\em De-\/\+Initialize G\+P\+IO Interrupt block. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group__GPIOINT__17XX__40XX_ga151aaa1239b3f8b23be4c7c4238c7370}{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Int\+Falling} (\hyperlink{structLPC__GPIOINT__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+I\+NT, \hyperlink{group__GPIOINT__17XX__40XX_ga41631ac5e33fde341c0afe680ded9fee}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T} port)
\begin{DoxyCompactList}\small\item\em Get the pins that has falling edge interrupt enabled. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group__GPIOINT__17XX__40XX_ga087f70143b825e771bf9acb2d21794bf}{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Int\+Rising} (\hyperlink{structLPC__GPIOINT__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+I\+NT, \hyperlink{group__GPIOINT__17XX__40XX_ga41631ac5e33fde341c0afe680ded9fee}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T} port)
\begin{DoxyCompactList}\small\item\em Get pins that has rising edge interrupt enabled. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group__GPIOINT__17XX__40XX_gaa70fc03d17d6dd929249e435dcfb777b}{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Status\+Falling} (\hyperlink{structLPC__GPIOINT__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+I\+NT, \hyperlink{group__GPIOINT__17XX__40XX_ga41631ac5e33fde341c0afe680ded9fee}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T} port)
\begin{DoxyCompactList}\small\item\em Get status of the pins for falling edge. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group__GPIOINT__17XX__40XX_gad12bd25757ab3f58843afdb178548ef6}{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Get\+Status\+Rising} (\hyperlink{structLPC__GPIOINT__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+I\+NT, \hyperlink{group__GPIOINT__17XX__40XX_ga41631ac5e33fde341c0afe680ded9fee}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T} port)
\begin{DoxyCompactList}\small\item\em Get status of the pins for rising edge. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIOINT__17XX__40XX_gaa35c955336ff3dc2f850f7e6cf9feee0}{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Init} (\hyperlink{structLPC__GPIOINT__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+I\+NT)
\begin{DoxyCompactList}\small\item\em Initialize G\+P\+IO interrupt block. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} bool \hyperlink{group__GPIOINT__17XX__40XX_gafd07acaafc8dda672add325845939fa3}{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Is\+Int\+Pending} (\hyperlink{structLPC__GPIOINT__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+I\+NT, \hyperlink{group__GPIOINT__17XX__40XX_ga41631ac5e33fde341c0afe680ded9fee}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T} port)
\begin{DoxyCompactList}\small\item\em Checks if an interrupt is pending on a given port. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIOINT__17XX__40XX_ga59d69f2c748bc4816268a7b4714f8058}{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Set\+Int\+Falling} (\hyperlink{structLPC__GPIOINT__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+I\+NT, \hyperlink{group__GPIOINT__17XX__40XX_ga41631ac5e33fde341c0afe680ded9fee}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T} port, uint32\+\_\+t pins)
\begin{DoxyCompactList}\small\item\em Enable interrupts on falling edge of given {\itshape pins}. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIOINT__17XX__40XX_ga50cbadb361acd7190dc8edf5ffb9208c}{Chip\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+Set\+Int\+Rising} (\hyperlink{structLPC__GPIOINT__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+I\+NT, \hyperlink{group__GPIOINT__17XX__40XX_ga41631ac5e33fde341c0afe680ded9fee}{L\+P\+C\+\_\+\+G\+P\+I\+O\+I\+N\+T\+\_\+\+P\+O\+R\+T\+\_\+T} port, uint32\+\_\+t pins)
\begin{DoxyCompactList}\small\item\em Enable interrupts on rising edge of given {\itshape pins}. \end{DoxyCompactList}\end{DoxyCompactItemize}
