$date
	Sun Oct 23 00:17:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#454045
b10000 !
1"
#454046
b10000 &
b10000 %
1$
#454047
0"
#454050
b1000 &
b1000 %
#454054
b100 &
b100 %
#454058
b10 &
b10 %
#454062
b1 &
1#
b1 %
#454066
b0 &
b0 %
0#
0$
#1508215
b10 !
1"
#1508218
b10 &
b10 %
1$
#1508219
0"
#1508222
b1 &
1#
b1 %
#1508226
b0 &
b0 %
0#
0$
#2476065
b10101 !
1"
#2476066
b10101 &
b10101 %
1$
#2476067
0"
#2476070
b1000000 &
b1000000 %
#2476074
b100000 &
b100000 %
#2476078
b10000 &
b10000 %
#2476082
b1000 &
b1000 %
#2476086
b100 &
b100 %
#2476090
b10 &
b10 %
#2476094
b1 &
1#
b1 %
#2476098
b0 &
b0 %
0#
0$
#4500012
