# ğŸ§  RISC-VIM 64-bit Processor

A custom-designed **RISC-VIM 64-bit pipelined processor**, developed to explore the functionality of RISC-V architecture using **Verilog/SystemVerilog**, with simulation and visualization tools.

---

## ğŸ“¸ Project Overview

![Processor Block Diagram](images/block_diagram.png)

This project simulates a 64-bit RISC-V processor with:

- âœ… 5-Stage Pipeline (IF, ID, EX, MEM, WB)
- âœ… ALU for arithmetic/logical operations
- âœ… Forwarding Unit & Hazard Detection
- âœ… Modular Verilog design
- âœ… RV64I Instruction support

---

## ğŸ§© Core Modules

| Module Name        | Description                                   |
|--------------------|-----------------------------------------------|
| `IF_Stage`         | Instruction Fetch                             |
| `ID_Stage`         | Instruction Decode & Register Fetch           |
| `EX_Stage`         | ALU Execution and Branch Decision             |
| `MEM_Stage`        | Memory Read/Write                             |
| `WB_Stage`         | Write Back to Register File                   |
| `Hazard_Unit`      | Detects and handles data/control hazards      |
| `Forwarding_Unit`  | Enables data forwarding to avoid stalls       |

---

## ğŸ› ï¸ Tools & Software Used

- **Verilog/SystemVerilog** â€“ Core hardware design  
- **Cadence Xcelium / Virtuoso** â€“ Simulation & Schematic design  
- **QuestaSim** â€“ RTL Simulation  
- **RARS** â€“ Assembly code writing & ISA testing  
- **Ripes** â€“ Visual pipeline simulation and instruction walkthrough  
- **GTKWave** â€“ View waveform outputs  
- **RISC-V GNU Toolchain** â€“ Assembler and Hex generation  

---

## ğŸ“ Architecture Visualization

![Pipeline GIF](images/pipeline.gif)

---

## ğŸ’¡ Learning Support

- Used **RARS** to write and verify **RISC-V64 assembly**
- Used **Ripes** to understand pipeline behavior visually before RTL design
- Ran simulations on **Cadence tools** for waveform-level analysis

---

## ğŸ“¦ Getting Started

```bash
# Clone repository
git clone https://github.com/yourname/riscvim-64bit.git
cd riscvim-64bit

# Run Simulation (example using
