#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7fce22a04290 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fce22a04430 .scope module, "com_tb" "com_tb" 3 4;
 .timescale -9 -12;
v0x7fce22a18420_0 .var "clk_in", 0 0;
v0x7fce22a184c0_0 .var "rst_in", 0 0;
v0x7fce22a18560_0 .var "tabulate_in", 0 0;
v0x7fce22a185f0_0 .var "valid_in", 0 0;
v0x7fce22a186a0_0 .net "valid_out", 0 0, v0x7fce22a17f70_0;  1 drivers
v0x7fce22a18770_0 .var "x_in", 10 0;
v0x7fce22a18820_0 .net "x_out", 10 0, v0x7fce22a181b0_0;  1 drivers
v0x7fce22a188d0_0 .var "y_in", 9 0;
v0x7fce22a18980_0 .net "y_out", 9 0, v0x7fce22a182d0_0;  1 drivers
S_0x7fce22a045b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 46, 3 46 0, S_0x7fce22a04430;
 .timescale -9 -12;
v0x7fce22a04770_0 .var/2s "i", 31 0;
S_0x7fce22a14820 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 67, 3 67 0, S_0x7fce22a04430;
 .timescale -9 -12;
v0x7fce22a149f0_0 .var/2s "i", 31 0;
S_0x7fce22a14a80 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 94, 3 94 0, S_0x7fce22a04430;
 .timescale -9 -12;
v0x7fce22a14c60_0 .var/2s "i", 31 0;
S_0x7fce22a14d10 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 116, 3 116 0, S_0x7fce22a04430;
 .timescale -9 -12;
v0x7fce22a14ed0_0 .var/2s "i", 31 0;
S_0x7fce22a14f90 .scope module, "uut" "center_of_mass" 3 17, 4 4 0, S_0x7fce22a04430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 11 "x_in";
    .port_info 3 /INPUT 10 "y_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /INPUT 1 "tabulate_in";
    .port_info 6 /OUTPUT 11 "x_out";
    .port_info 7 /OUTPUT 10 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x7fce22a15190 .param/l "total_pixels" 1 4 17, +C4<0000000000000000000000000000000000000000000011000000000000000000>;
enum0x7fce22b04c20 .enum2/s (32)
   "SUMMING" 0,
   "VALID_NUMBERS" 1,
   "START_DIVISION" 2,
   "WAIT_DIVISION" 3,
   "OUTPUT_DIVISION" 4,
   "RESET" 5
 ;
v0x7fce22a17290_0 .net "busy_x", 0 0, v0x7fce22a15940_0;  1 drivers
v0x7fce22a17350_0 .net "busy_y", 0 0, v0x7fce22a16890_0;  1 drivers
v0x7fce22a173e0_0 .net "clk_in", 0 0, v0x7fce22a18420_0;  1 drivers
v0x7fce22a174b0_0 .net "error_x", 0 0, v0x7fce22a15e60_0;  1 drivers
v0x7fce22a17540_0 .net "error_y", 0 0, v0x7fce22a16d80_0;  1 drivers
v0x7fce22a17610_0 .net "quotient_x", 31 0, v0x7fce22a16010_0;  1 drivers
v0x7fce22a176c0_0 .net "quotient_y", 31 0, v0x7fce22a16f40_0;  1 drivers
v0x7fce22a17770_0 .net "remainder_x", 31 0, v0x7fce22a160c0_0;  1 drivers
v0x7fce22a17820_0 .net "remainder_y", 31 0, v0x7fce22a16ff0_0;  1 drivers
v0x7fce22a17950_0 .net "rst_in", 0 0, v0x7fce22a184c0_0;  1 drivers
v0x7fce22a179e0_0 .var/2s "state", 31 0;
v0x7fce22a17a70_0 .var "sum_of_x_pixels", 31 0;
v0x7fce22a17b00_0 .var "sum_of_y_pixels", 31 0;
v0x7fce22a17bb0_0 .net "tabulate_in", 0 0, v0x7fce22a18560_0;  1 drivers
v0x7fce22a17c40_0 .var "tally_of_pixels", 31 0;
v0x7fce22a17d10_0 .var "valid_division", 0 0;
v0x7fce22a17de0_0 .net "valid_in", 0 0, v0x7fce22a185f0_0;  1 drivers
v0x7fce22a17f70_0 .var "valid_out", 0 0;
v0x7fce22a18000_0 .net "valid_out_x", 0 0, v0x7fce22a15b20_0;  1 drivers
v0x7fce22a18090_0 .net "valid_out_y", 0 0, v0x7fce22a16a50_0;  1 drivers
v0x7fce22a18120_0 .net "x_in", 10 0, v0x7fce22a18770_0;  1 drivers
v0x7fce22a181b0_0 .var "x_out", 10 0;
v0x7fce22a18240_0 .net "y_in", 9 0, v0x7fce22a188d0_0;  1 drivers
v0x7fce22a182d0_0 .var "y_out", 9 0;
S_0x7fce22a15430 .scope module, "mydividerx" "divider" 4 39, 5 4 0, S_0x7fce22a14f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "dividend_in";
    .port_info 3 /INPUT 32 "divisor_in";
    .port_info 4 /INPUT 1 "data_valid_in";
    .port_info 5 /OUTPUT 32 "quotient_out";
    .port_info 6 /OUTPUT 32 "remainder_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_0x7fce22a155a0 .param/l "DIVIDING" 1 5 15, +C4<00000000000000000000000000000001>;
P_0x7fce22a155e0 .param/l "RESTING" 1 5 14, +C4<00000000000000000000000000000000>;
P_0x7fce22a15620 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000100000>;
v0x7fce22a15940_0 .var "busy_out", 0 0;
v0x7fce22a159f0_0 .net "clk_in", 0 0, v0x7fce22a18420_0;  alias, 1 drivers
v0x7fce22a15a90_0 .net "data_valid_in", 0 0, v0x7fce22a17d10_0;  1 drivers
v0x7fce22a15b20_0 .var "data_valid_out", 0 0;
v0x7fce22a15bb0_0 .var "dividend", 31 0;
v0x7fce22a15c50_0 .net "dividend_in", 31 0, v0x7fce22a17a70_0;  1 drivers
v0x7fce22a15d00_0 .var "divisor", 31 0;
v0x7fce22a15db0_0 .net "divisor_in", 31 0, v0x7fce22a17c40_0;  1 drivers
v0x7fce22a15e60_0 .var "error_out", 0 0;
v0x7fce22a15f70_0 .var "quotient", 31 0;
v0x7fce22a16010_0 .var "quotient_out", 31 0;
v0x7fce22a160c0_0 .var "remainder_out", 31 0;
v0x7fce22a16170_0 .net "rst_in", 0 0, v0x7fce22a184c0_0;  alias, 1 drivers
v0x7fce22a16210_0 .var "state", 0 0;
E_0x7fce22a158e0 .event posedge, v0x7fce22a159f0_0;
S_0x7fce22a163a0 .scope module, "mydividery" "divider" 4 50, 5 4 0, S_0x7fce22a14f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "dividend_in";
    .port_info 3 /INPUT 32 "divisor_in";
    .port_info 4 /INPUT 1 "data_valid_in";
    .port_info 5 /OUTPUT 32 "quotient_out";
    .port_info 6 /OUTPUT 32 "remainder_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_0x7fce22a16510 .param/l "DIVIDING" 1 5 15, +C4<00000000000000000000000000000001>;
P_0x7fce22a16550 .param/l "RESTING" 1 5 14, +C4<00000000000000000000000000000000>;
P_0x7fce22a16590 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000100000>;
v0x7fce22a16890_0 .var "busy_out", 0 0;
v0x7fce22a16920_0 .net "clk_in", 0 0, v0x7fce22a18420_0;  alias, 1 drivers
v0x7fce22a169c0_0 .net "data_valid_in", 0 0, v0x7fce22a17d10_0;  alias, 1 drivers
v0x7fce22a16a50_0 .var "data_valid_out", 0 0;
v0x7fce22a16ae0_0 .var "dividend", 31 0;
v0x7fce22a16bb0_0 .net "dividend_in", 31 0, v0x7fce22a17b00_0;  1 drivers
v0x7fce22a16c40_0 .var "divisor", 31 0;
v0x7fce22a16ce0_0 .net "divisor_in", 31 0, v0x7fce22a17c40_0;  alias, 1 drivers
v0x7fce22a16d80_0 .var "error_out", 0 0;
v0x7fce22a16e90_0 .var "quotient", 31 0;
v0x7fce22a16f40_0 .var "quotient_out", 31 0;
v0x7fce22a16ff0_0 .var "remainder_out", 31 0;
v0x7fce22a170a0_0 .net "rst_in", 0 0, v0x7fce22a184c0_0;  alias, 1 drivers
v0x7fce22a17150_0 .var "state", 0 0;
    .scope S_0x7fce22a15430;
T_0 ;
    %wait E_0x7fce22a158e0;
    %load/vec4 v0x7fce22a16170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fce22a15f70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fce22a15bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fce22a15d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fce22a160c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a15940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a15e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a16210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a15b20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fce22a16210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x7fce22a15a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fce22a16210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fce22a15f70_0, 0;
    %load/vec4 v0x7fce22a15c50_0;
    %assign/vec4 v0x7fce22a15bb0_0, 0;
    %load/vec4 v0x7fce22a15db0_0;
    %assign/vec4 v0x7fce22a15d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fce22a15940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a15e60_0, 0;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a15b20_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x7fce22a15bb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.7, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a16210_0, 0;
    %load/vec4 v0x7fce22a15bb0_0;
    %assign/vec4 v0x7fce22a160c0_0, 0;
    %load/vec4 v0x7fce22a15f70_0;
    %assign/vec4 v0x7fce22a16010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a15940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a15e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fce22a15b20_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x7fce22a15d00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a16210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fce22a160c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fce22a16010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a15940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fce22a15e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fce22a15b20_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v0x7fce22a15bb0_0;
    %load/vec4 v0x7fce22a15d00_0;
    %cmp/u;
    %jmp/0xz  T_0.11, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a16210_0, 0;
    %load/vec4 v0x7fce22a15bb0_0;
    %assign/vec4 v0x7fce22a160c0_0, 0;
    %load/vec4 v0x7fce22a15f70_0;
    %assign/vec4 v0x7fce22a16010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a15940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a15e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fce22a15b20_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fce22a16210_0, 0;
    %load/vec4 v0x7fce22a15f70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fce22a15f70_0, 0;
    %load/vec4 v0x7fce22a15bb0_0;
    %load/vec4 v0x7fce22a15d00_0;
    %sub;
    %assign/vec4 v0x7fce22a15bb0_0, 0;
T_0.12 ;
T_0.10 ;
T_0.8 ;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fce22a163a0;
T_1 ;
    %wait E_0x7fce22a158e0;
    %load/vec4 v0x7fce22a170a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fce22a16e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fce22a16ae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fce22a16c40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fce22a16ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a16890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a16d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a17150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a16a50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fce22a17150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x7fce22a169c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fce22a17150_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fce22a16e90_0, 0;
    %load/vec4 v0x7fce22a16bb0_0;
    %assign/vec4 v0x7fce22a16ae0_0, 0;
    %load/vec4 v0x7fce22a16ce0_0;
    %assign/vec4 v0x7fce22a16c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fce22a16890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a16d80_0, 0;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a16a50_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x7fce22a16ae0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_1.7, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a17150_0, 0;
    %load/vec4 v0x7fce22a16ae0_0;
    %assign/vec4 v0x7fce22a16ff0_0, 0;
    %load/vec4 v0x7fce22a16e90_0;
    %assign/vec4 v0x7fce22a16f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a16890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a16d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fce22a16a50_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0x7fce22a16c40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a17150_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fce22a16ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fce22a16f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a16890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fce22a16d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fce22a16a50_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v0x7fce22a16ae0_0;
    %load/vec4 v0x7fce22a16c40_0;
    %cmp/u;
    %jmp/0xz  T_1.11, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a17150_0, 0;
    %load/vec4 v0x7fce22a16ae0_0;
    %assign/vec4 v0x7fce22a16ff0_0, 0;
    %load/vec4 v0x7fce22a16e90_0;
    %assign/vec4 v0x7fce22a16f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a16890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a16d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fce22a16a50_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fce22a17150_0, 0;
    %load/vec4 v0x7fce22a16e90_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fce22a16e90_0, 0;
    %load/vec4 v0x7fce22a16ae0_0;
    %load/vec4 v0x7fce22a16c40_0;
    %sub;
    %assign/vec4 v0x7fce22a16ae0_0, 0;
T_1.12 ;
T_1.10 ;
T_1.8 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fce22a14f90;
T_2 ;
    %wait E_0x7fce22a158e0;
    %load/vec4 v0x7fce22a17950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x7fce22a181b0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fce22a182d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fce22a17a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fce22a17b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fce22a17c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a17d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a17f70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fce22a179e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.2 ;
    %load/vec4 v0x7fce22a17de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %load/vec4 v0x7fce22a17a70_0;
    %load/vec4 v0x7fce22a18120_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x7fce22a17a70_0, 0;
    %load/vec4 v0x7fce22a17b00_0;
    %load/vec4 v0x7fce22a18240_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x7fce22a17b00_0, 0;
    %load/vec4 v0x7fce22a17c40_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fce22a17c40_0, 0;
T_2.9 ;
    %load/vec4 v0x7fce22a17bb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.12, 8;
T_2.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.12, 8;
 ; End of false expr.
    %blend;
T_2.12;
    %cast2;
    %assign/vec4 v0x7fce22a179e0_0, 0;
    %jmp T_2.8;
T_2.3 ;
    %load/vec4 v0x7fce22a17c40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.13, 4;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x7fce22a179e0_0, 0;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x7fce22a179e0_0, 0;
T_2.14 ;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fce22a17d10_0, 0;
    %load/vec4 v0x7fce22a17350_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/1 T_2.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x7fce22a17290_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_2.17;
    %flag_mov 8, 4;
    %jmp/0 T_2.15, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_2.16, 8;
T_2.15 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_2.16, 8;
 ; End of false expr.
    %blend;
T_2.16;
    %cast2;
    %assign/vec4 v0x7fce22a179e0_0, 0;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a17d10_0, 0;
    %load/vec4 v0x7fce22a18000_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.18, 8;
    %load/vec4 v0x7fce22a17610_0;
    %parti/s 11, 0, 2;
    %jmp/1 T_2.19, 8;
T_2.18 ; End of true expr.
    %load/vec4 v0x7fce22a181b0_0;
    %jmp/0 T_2.19, 8;
 ; End of false expr.
    %blend;
T_2.19;
    %assign/vec4 v0x7fce22a181b0_0, 0;
    %load/vec4 v0x7fce22a18090_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.20, 8;
    %load/vec4 v0x7fce22a176c0_0;
    %parti/s 10, 0, 2;
    %jmp/1 T_2.21, 8;
T_2.20 ; End of true expr.
    %load/vec4 v0x7fce22a182d0_0;
    %jmp/0 T_2.21, 8;
 ; End of false expr.
    %blend;
T_2.21;
    %assign/vec4 v0x7fce22a182d0_0, 0;
    %load/vec4 v0x7fce22a17350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.24, 4;
    %load/vec4 v0x7fce22a17290_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.24;
    %flag_set/vec4 8;
    %jmp/0 T_2.22, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_2.23, 8;
T_2.22 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_2.23, 8;
 ; End of false expr.
    %blend;
T_2.23;
    %cast2;
    %assign/vec4 v0x7fce22a179e0_0, 0;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v0x7fce22a18000_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.25, 8;
    %load/vec4 v0x7fce22a17610_0;
    %parti/s 11, 0, 2;
    %jmp/1 T_2.26, 8;
T_2.25 ; End of true expr.
    %load/vec4 v0x7fce22a181b0_0;
    %jmp/0 T_2.26, 8;
 ; End of false expr.
    %blend;
T_2.26;
    %assign/vec4 v0x7fce22a181b0_0, 0;
    %load/vec4 v0x7fce22a18090_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.27, 8;
    %load/vec4 v0x7fce22a176c0_0;
    %parti/s 10, 0, 2;
    %jmp/1 T_2.28, 8;
T_2.27 ; End of true expr.
    %load/vec4 v0x7fce22a182d0_0;
    %jmp/0 T_2.28, 8;
 ; End of false expr.
    %blend;
T_2.28;
    %assign/vec4 v0x7fce22a182d0_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x7fce22a179e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fce22a17f70_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fce22a179e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fce22a17a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fce22a17b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fce22a17c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce22a17f70_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fce22a04430;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0x7fce22a18420_0;
    %nor/r;
    %store/vec4 v0x7fce22a18420_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fce22a04430;
T_4 ;
    %vpi_call/w 3 32 "$dumpfile", "com.vcd" {0 0 0};
    %vpi_call/w 3 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fce22a04430 {0 0 0};
    %vpi_call/w 3 34 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce22a18420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce22a184c0_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x7fce22a18770_0, 0, 11;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fce22a188d0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce22a185f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce22a18560_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fce22a184c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce22a184c0_0, 0, 1;
    %delay 10000, 0;
    %fork t_1, S_0x7fce22a045b0;
    %jmp t_0;
    .scope S_0x7fce22a045b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fce22a04770_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x7fce22a04770_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x7fce22a04770_0;
    %pad/s 11;
    %store/vec4 v0x7fce22a18770_0, 0, 11;
    %load/vec4 v0x7fce22a04770_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %pad/s 10;
    %store/vec4 v0x7fce22a188d0_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fce22a185f0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x7fce22a04770_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7fce22a04770_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_0x7fce22a04430;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce22a185f0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fce22a18560_0, 0, 1;
    %delay 10000000, 0;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x7fce22a18770_0, 0, 11;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fce22a188d0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce22a185f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce22a18560_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fce22a184c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce22a184c0_0, 0, 1;
    %delay 10000, 0;
    %fork t_3, S_0x7fce22a14820;
    %jmp t_2;
    .scope S_0x7fce22a14820;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fce22a149f0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fce22a149f0_0;
    %cmpi/s 700, 0, 32;
    %jmp/0xz T_4.3, 5;
    %load/vec4 v0x7fce22a149f0_0;
    %pad/s 11;
    %store/vec4 v0x7fce22a18770_0, 0, 11;
    %load/vec4 v0x7fce22a149f0_0;
    %pad/s 10;
    %store/vec4 v0x7fce22a188d0_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fce22a185f0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x7fce22a149f0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7fce22a149f0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .scope S_0x7fce22a04430;
t_2 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce22a185f0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fce22a18560_0, 0, 1;
    %delay 10000000, 0;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x7fce22a18770_0, 0, 11;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fce22a188d0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce22a185f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce22a18560_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fce22a184c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce22a184c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 10;
    %store/vec4 v0x7fce22a188d0_0, 0, 10;
    %fork t_5, S_0x7fce22a14a80;
    %jmp t_4;
    .scope S_0x7fce22a14a80;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fce22a14c60_0, 0, 32;
T_4.4 ;
    %load/vec4 v0x7fce22a14c60_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_4.5, 5;
    %load/vec4 v0x7fce22a14c60_0;
    %pad/s 11;
    %store/vec4 v0x7fce22a18770_0, 0, 11;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fce22a185f0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x7fce22a14c60_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7fce22a14c60_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %end;
    .scope S_0x7fce22a04430;
t_4 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce22a185f0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fce22a18560_0, 0, 1;
    %delay 10000000, 0;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x7fce22a18770_0, 0, 11;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fce22a188d0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce22a185f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce22a18560_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fce22a184c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce22a184c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 10;
    %store/vec4 v0x7fce22a188d0_0, 0, 10;
    %fork t_7, S_0x7fce22a14d10;
    %jmp t_6;
    .scope S_0x7fce22a14d10;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fce22a14ed0_0, 0, 32;
T_4.6 ;
    %load/vec4 v0x7fce22a14ed0_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_4.7, 5;
    %load/vec4 v0x7fce22a14ed0_0;
    %pad/s 11;
    %store/vec4 v0x7fce22a18770_0, 0, 11;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce22a185f0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x7fce22a14ed0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7fce22a14ed0_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %end;
    .scope S_0x7fce22a04430;
t_6 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce22a185f0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fce22a18560_0, 0, 1;
    %delay 10000000, 0;
    %vpi_call/w 3 128 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 129 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/com_tb.sv";
    "hdl/center_of_mass.sv";
    "hdl/divider.sv";
