[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generate"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Full_Adder|Full_Adder>io_out_c",
    "sources":[
      "~Full_Adder|Full_Adder>io_in_c",
      "~Full_Adder|Full_Adder>io_in_a",
      "~Full_Adder|Full_Adder>io_in_b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Full_Adder|Full_Adder>io_out_s",
    "sources":[
      "~Full_Adder|Full_Adder>io_in_c",
      "~Full_Adder|Full_Adder>io_in_a",
      "~Full_Adder|Full_Adder>io_in_b"
    ]
  }
]