#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Dec  3 17:39:03 2018
# Process ID: 26976
# Current directory: C:/TEMP/3610_4/1490679_1771119/lab4_vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27544 C:\TEMP\3610_4\1490679_1771119\lab4_vivado\lab4_vivado.xpr
# Log file: C:/TEMP/3610_4/1490679_1771119/lab4_vivado/vivado.log
# Journal file: C:/TEMP/3610_4/1490679_1771119/lab4_vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.xpr
INFO: [Project 1-313] Project file moved from 'C:/TEMP/HDMI_3610/3610_4/1490679_1771119/lab4_vivado' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/3610_4/1490679_1771119/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/3610_4/1490679_1771119/sobellab4'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Logiciels/Xilinx/Vivado/2018.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_sobel_filter_0_0

open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 907.617 ; gain = 211.473
update_compile_order -fileset sources_1
open_bd_design {C:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:axi_iic:2.0 - zed_hdmi_iic_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_76M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc_1
Adding cell -- polymtl.ca:hls:sobel_filter:1.0 - sobel_filter_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - gnd
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- polymtl.ca:hls:CrappyButFreeChromaResampler:1.0 - v_cresample_0
Adding cell -- xilinx.com:ip:v_rgb2ycrcb:7.1 - v_rgb2ycrcb_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - vcc
Adding cell -- avnet:zedboard:zed_hdmi_out:2.0 - zed_hdmi_out_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/TEMP/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1009.680 ; gain = 89.355
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  3 17:50:02 2018...
