Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f02c689dcd4c48ffa62d48e570885b11 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MCU_SIM_behav xil_defaultlib.MCU_SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port PS2DATA [D:/Documents/DigitalDesign/CPE233/RAT/RAT.srcs/sim_1/imports/new/MCU SIM.sv:29]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 10 for port di [D:/Documents/DigitalDesign/CPE233/RAT/RAT.srcs/sources_1/imports/new/RAT_MCU.sv:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux4
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.ProgRom
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.Mux4(WIDTH=8)
Compiling module xil_defaultlib.Mux2(WIDTH=8)
Compiling module xil_defaultlib.Mux2(WIDTH=10)
Compiling module xil_defaultlib.SCR_ADDR_MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.C
Compiling module xil_defaultlib.Z
Compiling module xil_defaultlib.SHAD_C
Compiling module xil_defaultlib.SHAD_Z
Compiling module xil_defaultlib.Mux2
Compiling module xil_defaultlib.Flags
Compiling module xil_defaultlib.SCRATCH_RAM
Compiling module xil_defaultlib.StackPointer
Compiling module xil_defaultlib.I
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.RAT_MCU
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.ps2_rx
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.KeyboardDriver
Compiling module xil_defaultlib.Frequency_Decoder
Compiling module xil_defaultlib.clockdivider
Compiling module xil_defaultlib.SpeakerTop
Compiling module xil_defaultlib.RAT_WRAPPER
Compiling module xil_defaultlib.MCU_SIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot MCU_SIM_behav
