
         Lattice Mapping Report File for Design Module 'UART_wrapper'


Design Information
------------------

Command line:   map -a LatticeXP2 -p LFXP2-5E -t TQFP144 -s 5 -oc Commercial
     Counter_impl1.ngd -o Counter_impl1_map.ncd -pr Counter_impl1.prf -mp
     Counter_impl1.mrp -lpf C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/d
     nair_practicals/Counter/impl1/Counter_impl1_synplify.lpf -lpf
     C:/Users/Dayalan
     Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Counter.lpf -gui
     -msgset C:/Users/Dayalan
     Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/promote.xml 
Target Vendor:  LATTICE
Target Device:  LFXP2-5ETQFP144
Target Performance:   5
Mapper:  mg5a00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  05/12/22  09:04:44

Design Summary
--------------

   Number of registers:    286 out of  3864 (7%)
      PFU registers:          284 out of  3564 (8%)
      PIO registers:            2 out of   300 (1%)
   Number of SLICEs:       240 out of  2376 (10%)
      SLICEs as Logic/ROM:    240 out of  2376 (10%)
      SLICEs as RAM:            0 out of   405 (0%)
      SLICEs as Carry:         52 out of  2376 (2%)
   Number of LUT4s:        317 out of  4752 (7%)
      Number used as logic LUTs:        213
      Number used as distributed RAM:     0
      Number used as ripple logic:      104
      Number used as shift registers:     0
   Number of PIO sites used: 16 out of 100 (16%)
   Number of PIO FIXEDDELAY:    0
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of block RAMs:  0 out of 9 (0%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

        Number Of Mapped DSP Components:
   --------------------------------
   MULT36X36B          0
   MULT18X18B          0
   MULT18X18MACB       0
   MULT18X18ADDSUBB    0
   MULT18X18ADDSUBSUMB 0
   MULT9X9B            0
   MULT9X9ADDSUBB      0

                                    Page 1




Design:  UART_wrapper                                  Date:  05/12/22  09:04:44

Design Summary (cont)
---------------------
   MULT9X9ADDSUBSUMB   0
   --------------------------------
   Number of Used DSP Sites:  0 out of 24 (0 %)
   Number of clocks:  1
     Net ipClk_c: 165 loads, 165 rising, 0 falling (Driver: PIO ipClk )
   Number of Clock Enables:  22
     Net un1_clk_cnt_0_sqmuxa_i_i: 1 loads, 0 LSLICEs
     Net control.rst: 3 loads, 3 LSLICEs
     Net register/N_109: 4 loads, 4 LSLICEs
     Net control/opAddress_0_sqmuxa: 4 loads, 4 LSLICEs
     Net control/N_20_i: 12 loads, 12 LSLICEs
     Net control/N_54_i: 16 loads, 16 LSLICEs
     Net control/state_0_sqmuxa: 4 loads, 4 LSLICEs
     Net control/N_21: 4 loads, 4 LSLICEs
     Net packetiser/un1_ipReset_4_i: 8 loads, 8 LSLICEs
     Net packetiser/opTxReady_0_sqmuxa_i: 1 loads, 1 LSLICEs
     Net packetiser/UART_Inst/un1_rst_2_i: 4 loads, 4 LSLICEs
     Net packetiser/UART_Inst/opRxValid_RNO: 1 loads, 1 LSLICEs
     Net packetiser/UART_Inst/un1_rst_4_0_a2_0dup: 4 loads, 4 LSLICEs
     Net packetiser/UART_Inst/opTxBusy_en_0: 1 loads, 1 LSLICEs
     Net packetiser/UART_Inst/N_57_i: 5 loads, 5 LSLICEs
     Net ipnReset_c: 2 loads, 2 LSLICEs
     Net packetiser/Data_1_sqmuxa_2: 4 loads, 4 LSLICEs
     Net packetiser/rx_packet_4_sqmuxa: 2 loads, 2 LSLICEs
     Net packetiser/tx_byte_lengthe: 5 loads, 5 LSLICEs
     Net packetiser/rx_packet_3_sqmuxa: 4 loads, 4 LSLICEs
     Net packetiser/rx_packet_2_sqmuxa: 4 loads, 4 LSLICEs
     Net packetiser/tx_packet_0_sqmuxa_1: 4 loads, 4 LSLICEs
   Number of LSRs:  11
     Net control.rst: 19 loads, 18 LSLICEs
     Net register/un1_ipAddress_inv_i: 12 loads, 12 LSLICEs
     Net control/state_RNIPPPG[1]: 3 loads, 3 LSLICEs
     Net control/state_0_sqmuxa_0_o2_RNIBF0S: 3 loads, 3 LSLICEs
     Net control/wr_byte_cnt_7[2]: 1 loads, 1 LSLICEs
     Net packetiser/tx_state_RNIRONQ[0]: 4 loads, 4 LSLICEs
     Net packetiser/UART_Inst/un1_rst_4_0_a2_0_a3_0dup: 2 loads, 2 LSLICEs
     Net packetiser/UART_Inst/un1_tx_cnt_6_s_3_0_S0: 1 loads, 1 LSLICEs
     Net packetiser/UART_Inst/rx_state_0_sqmuxa: 11 loads, 11 LSLICEs
     Net ipnReset_c: 18 loads, 18 LSLICEs
     Net packetiser/rx_len_0_sqmuxa: 5 loads, 5 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net control.rst: 58 loads
     Net ipnReset_c: 35 loads
     Net VCC: 32 loads
     Net packetiser/UART_Inst/VCC: 27 loads
     Net packetiser/tx_state[0]: 24 loads
     Net control/rd_byte_cnt[0]: 22 loads
     Net control/state[0]: 20 loads
     Net packetiser/UART_Inst/tx_state[0]: 20 loads
     Net packetiser/rx_packet_4_sqmuxa: 19 loads
     Net control/N_54_i: 16 loads





                                    Page 2




Design:  UART_wrapper                                  Date:  05/12/22  09:04:44




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+------------+
| IO Name             | Direction | Levelmode | IO         | FIXEDDELAY |
|                     |           |  IO_TYPE  | Register   |            |
+---------------------+-----------+-----------+------------+------------+
| opUART_Tx           | OUTPUT    | LVCMOS33  | OUT        |            |
+---------------------+-----------+-----------+------------+------------+
| ipClk               | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[7]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[6]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[5]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[4]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[3]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[2]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[1]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| opLED[0]            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ipButtons[3]        | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ipButtons[2]        | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ipButtons[1]        | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ipButtons[0]        | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| ipUART_Rx           | INPUT     | LVCMOS33  | IN         |            |
+---------------------+-----------+-----------+------------+------------+
| ipnReset            | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Block register/GND undriven or does not drive anything - clipped.
Block register/VCC undriven or does not drive anything - clipped.

                                    Page 3




Design:  UART_wrapper                                  Date:  05/12/22  09:04:44

Removed logic (cont)
--------------------
Signal control/rst_i was merged into signal control.rst
Signal un3_clk_cnt_s_31_0_S1 undriven or does not drive anything - clipped.
Signal un3_clk_cnt_s_31_0_COUT undriven or does not drive anything - clipped.
Signal packetiser/rx_len_8_cry_0_0_S1 undriven or does not drive anything -
     clipped.
Signal packetiser/rx_len_8_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal packetiser/N_1 undriven or does not drive anything - clipped.
Signal packetiser/rx_len_8_s_7_0_S1 undriven or does not drive anything -
     clipped.
Signal packetiser/rx_len_8_s_7_0_COUT undriven or does not drive anything -
     clipped.
Signal packetiser/tx_byte_length_cry_0_S0[0] undriven or does not drive anything
     - clipped.
Signal packetiser/N_2 undriven or does not drive anything - clipped.
Signal packetiser/tx_byte_length_s_0_S1[7] undriven or does not drive anything -
     clipped.
Signal packetiser/tx_byte_length_s_0_COUT[7] undriven or does not drive anything
     - clipped.
Signal packetiser/UART_Inst/un1_tx_cnt_6_cry_0dup_0_S1 undriven or does not
     drive anything - clipped.
Signal packetiser/UART_Inst/un1_tx_cnt_6_cry_0dup_0_S0 undriven or does not
     drive anything - clipped.
Signal packetiser/UART_Inst/N_1 undriven or does not drive anything - clipped.
Signal packetiser/UART_Inst/un1_tx_cnt_6_cry_1dup_0_COUT undriven or does not
     drive anything - clipped.
Signal packetiser/UART_Inst/clk_cnt_cry_0_S0[0] undriven or does not drive
     anything - clipped.
Signal packetiser/UART_Inst/N_2 undriven or does not drive anything - clipped.
Signal packetiser/UART_Inst/clk_cnt_cry_0_COUT[7] undriven or does not drive
     anything - clipped.
Signal packetiser/UART_Inst/un1_clk_cnt2_11_cry_0_0_S1 undriven or does not
     drive anything - clipped.
Signal packetiser/UART_Inst/un1_clk_cnt2_11_cry_0_0_S0 undriven or does not
     drive anything - clipped.
Signal packetiser/UART_Inst/N_3 undriven or does not drive anything - clipped.
Signal packetiser/UART_Inst/un1_clk_cnt2_11_s_9_0_S1 undriven or does not drive
     anything - clipped.
Signal packetiser/UART_Inst/un1_clk_cnt2_11_s_9_0_COUT undriven or does not
     drive anything - clipped.
Signal packetiser/UART_Inst/un1_tx_cnt_6_cry_0_0_S1 undriven or does not drive
     anything - clipped.
Signal packetiser/UART_Inst/un1_tx_cnt_6_cry_0_0_S0 undriven or does not drive
     anything - clipped.
Signal packetiser/UART_Inst/N_4 undriven or does not drive anything - clipped.
Signal packetiser/UART_Inst/un1_tx_cnt_6_cry_1_0_S1 undriven or does not drive
     anything - clipped.
Signal packetiser/UART_Inst/un1_tx_cnt_6_cry_1_0_S0 undriven or does not drive
     anything - clipped.
Signal packetiser/UART_Inst/un1_tx_cnt_6_s_3_0_S1 undriven or does not drive
     anything - clipped.
Signal packetiser/UART_Inst/un1_tx_cnt_6_s_3_0_COUT undriven or does not drive
     anything - clipped.
Signal packetiser/UART_Inst/un1_rx_cnt_6_cry_0_0_S1 undriven or does not drive
     anything - clipped.
Signal packetiser/UART_Inst/un1_rx_cnt_6_cry_0_0_S0 undriven or does not drive

                                    Page 4




Design:  UART_wrapper                                  Date:  05/12/22  09:04:44

Removed logic (cont)
--------------------
     anything - clipped.
Signal packetiser/UART_Inst/N_5 undriven or does not drive anything - clipped.
Signal packetiser/UART_Inst/un1_rx_cnt_6_s_3_0_S1 undriven or does not drive
     anything - clipped.
Signal packetiser/UART_Inst/un1_rx_cnt_6_s_3_0_COUT undriven or does not drive
     anything - clipped.
Signal control/un1_wr_byte_cnt_2_cry_0_0_S1 undriven or does not drive anything
     - clipped.
Signal control/un1_wr_byte_cnt_2_cry_0_0_S0 undriven or does not drive anything
     - clipped.
Signal control/N_1 undriven or does not drive anything - clipped.
Signal control/un1_wr_byte_cnt_2_s_3_0_S1 undriven or does not drive anything -
     clipped.
Signal control/un1_wr_byte_cnt_2_s_3_0_COUT undriven or does not drive anything
     - clipped.
Signal control/un1_rd_byte_cnt_4_cry_0_0_S1 undriven or does not drive anything
     - clipped.
Signal control/un1_rd_byte_cnt_4_cry_0_0_S0 undriven or does not drive anything
     - clipped.
Signal control/N_2 undriven or does not drive anything - clipped.
Signal control/un1_rd_byte_cnt_4_s_3_0_S1 undriven or does not drive anything -
     clipped.
Signal control/un1_rd_byte_cnt_4_s_3_0_COUT undriven or does not drive anything
     - clipped.
Signal un3_clk_cnt_cry_0_0_S1 undriven or does not drive anything - clipped.
Signal un3_clk_cnt_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal N_1 undriven or does not drive anything - clipped.
Block control/rst_RNI8DEA was optimized away.

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 61 MB
        





















                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
