$date
	Fri May 29 22:59:34 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! item $end
$var wire 7 " change [6:0] $end
$var reg 1 # clk $end
$var reg 1 $ coin_10 $end
$var reg 1 % coin_50 $end
$var reg 1 & rst $end
$scope module x $end
$var wire 1 # clk $end
$var wire 1 $ coin_10 $end
$var wire 1 % coin_50 $end
$var wire 1 & rst $end
$var reg 7 ' change [6:0] $end
$var reg 1 ! item $end
$var reg 7 ( nextstate [6:0] $end
$var reg 7 ) state [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b0 '
1&
0%
0$
1#
b0 "
0!
$end
#1
b1010 )
b10100 (
1#
1$
0&
#2
b11110 (
b10100 )
1#
#3
1!
b10100 "
b10100 '
b1000110 )
b0 (
1#
1%
0$
#4
b0 )
b0 (
1#
0%
#5
1#
