****************************************
Report : timing
	-path_type full_clock
	-delay_type min
	-slack_lesser_than 1000000.000
	-max_paths 30
	-group core_clk
	-transition_time
	-sort_by slack
Design : bp_softcore
Version: K-2015.12-SP3-2
Date   : Mon Mar 16 09:15:19 2020
****************************************

Report timing status: Started...
Report timing status: Processing group core_clk

  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_55_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B4I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                         0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                         0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                        0.040      0.031 &    0.098 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                        0.055      0.063 &    0.161 r
  core/CTSINVX16_G1B2I14/ZN (INVX8)                                   0.065      0.050 &    0.211 f
  core/be/CTSINVX16_G1B1I188/ZN (INVX8)                               0.146      0.080 &    0.291 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/CLK (DFFX1)     0.147      0.003 &    0.294 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/Q (DFFX1)       0.034      0.202 &    0.495 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/D (DFFX1)      0.034      0.000 &    0.495 f
  data arrival time                                                                         0.495

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                         0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                         0.075      0.059 &    0.089 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                        0.058      0.041 &    0.130 f
  core/CTSINVX8_G1B3I1/ZN (INVX4)                                     0.139      0.105 &    0.235 r
  core/be/CTSINVX16_G1B2I26/ZN (INVX8)                                0.106      0.073 &    0.308 f
  core/be/CTSINVX16_G1B1I22/ZN (INVX8)                                0.198      0.114 &    0.422 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)    0.199      0.004 &    0.426 r
  clock reconvergence pessimism                                                 -0.031      0.395
  library hold time                                                              0.019      0.413
  data required time                                                                        0.413
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.413
  data arrival time                                                                        -0.495
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.082


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_80_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B4I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                         0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                         0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                        0.040      0.031 &    0.098 f
  core/CTSINVX8_G1B3I1/ZN (INVX4)                                     0.099      0.074 &    0.173 r
  core/CTSINVX8_G1B2I5/ZN (INVX8)                                     0.068      0.051 &    0.224 f
  core/CTSINVX16_G1B1I100/ZN (INVX8)                                  0.127      0.070 &    0.294 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/CLK (DFFX1)     0.127      0.002 &    0.296 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/Q (DFFX1)       0.030      0.197 &    0.492 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/D (DFFX1)      0.030      0.000 &    0.492 f
  data arrival time                                                                         0.492

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                         0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                         0.075      0.059 &    0.089 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                        0.058      0.041 &    0.130 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                        0.087      0.089 &    0.218 r
  core/CTSINVX16_G1B2I11/ZN (INVX8)                                   0.092      0.069 &    0.288 f
  core/CTSINVX16_G1B1I67/ZN (INVX8)                                   0.184      0.104 &    0.392 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)    0.184      0.003 &    0.396 r
  clock reconvergence pessimism                                                 -0.031      0.364
  library hold time                                                              0.018      0.383
  data required time                                                                        0.383
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.383
  data arrival time                                                                        -0.492
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.110


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_216_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B4I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                         0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                         0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                        0.040      0.031 &    0.098 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                        0.055      0.063 &    0.161 r
  core/CTSINVX16_G1B2I14/ZN (INVX8)                                   0.065      0.050 &    0.211 f
  core/be/CTSINVX16_G1B1I188/ZN (INVX8)                               0.146      0.080 &    0.291 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)    0.147      0.003 &    0.294 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/Q (DFFX1)      0.074      0.229 &    0.523 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/D (DFFX1)      0.074      0.000 &    0.523 f
  data arrival time                                                                         0.523

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                         0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                         0.075      0.059 &    0.089 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                        0.058      0.041 &    0.130 f
  core/CTSINVX8_G1B3I1/ZN (INVX4)                                     0.139      0.105 &    0.235 r
  core/be/CTSINVX16_G1B2I26/ZN (INVX8)                                0.106      0.073 &    0.308 f
  core/be/CTSINVX16_G1B1I5/ZN (INVX8)                                 0.201      0.110 &    0.418 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/CLK (DFFX1)    0.202      0.004 &    0.422 r
  clock reconvergence pessimism                                                 -0.031      0.391
  library hold time                                                              0.010      0.401
  data required time                                                                        0.401
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.401
  data arrival time                                                                        -0.523
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.122


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_223_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B4I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                         0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                         0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                        0.040      0.031 &    0.098 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                        0.055      0.063 &    0.161 r
  core/CTSINVX16_G1B2I14/ZN (INVX8)                                   0.065      0.050 &    0.211 f
  core/be/CTSINVX16_G1B1I188/ZN (INVX8)                               0.146      0.080 &    0.291 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)    0.147      0.002 &    0.293 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/Q (DFFX1)      0.077      0.231 &    0.525 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/D (DFFX1)      0.077     -0.000 &    0.524 f
  data arrival time                                                                         0.524

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                         0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                         0.075      0.059 &    0.089 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                        0.058      0.041 &    0.130 f
  core/CTSINVX8_G1B3I1/ZN (INVX4)                                     0.139      0.105 &    0.235 r
  core/be/CTSINVX16_G1B2I26/ZN (INVX8)                                0.106      0.073 &    0.308 f
  core/be/CTSINVX16_G1B1I5/ZN (INVX8)                                 0.201      0.110 &    0.418 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/CLK (DFFX1)    0.202      0.004 &    0.422 r
  clock reconvergence pessimism                                                 -0.031      0.390
  library hold time                                                              0.010      0.400
  data required time                                                                        0.400
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.400
  data arrival time                                                                        -0.524
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.124


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_225_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B4I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                         0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                         0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                        0.040      0.031 &    0.098 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                        0.055      0.063 &    0.161 r
  core/CTSINVX16_G1B2I14/ZN (INVX8)                                   0.065      0.050 &    0.211 f
  core/be/CTSINVX16_G1B1I188/ZN (INVX8)                               0.146      0.080 &    0.291 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)    0.147      0.002 &    0.293 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/Q (DFFX1)      0.078      0.232 &    0.525 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_225_/D (DFFX1)      0.078     -0.001 &    0.524 f
  data arrival time                                                                         0.524

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                         0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                         0.075      0.059 &    0.089 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                        0.058      0.041 &    0.130 f
  core/CTSINVX8_G1B3I1/ZN (INVX4)                                     0.139      0.105 &    0.235 r
  core/be/CTSINVX16_G1B2I26/ZN (INVX8)                                0.106      0.073 &    0.308 f
  core/be/CTSINVX16_G1B1I5/ZN (INVX8)                                 0.201      0.110 &    0.418 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_225_/CLK (DFFX1)    0.202      0.004 &    0.422 r
  clock reconvergence pessimism                                                 -0.031      0.391
  library hold time                                                              0.009      0.400
  data required time                                                                        0.400
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.400
  data arrival time                                                                        -0.524
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.124


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I32/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                              Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.040      0.031 &    0.098 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.055      0.063 &    0.161 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.067      0.046 &    0.207 f
  core/be/CTSINVX16_G1B1I166/ZN (INVX8)                                              0.131      0.071 &    0.278 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)                   0.131      0.004 &    0.282 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)                     0.048      0.190 &    0.472 r
  core/be/icc_place50/Z (NBUFFX16)                                                   0.044      0.077 &    0.549 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[52] (saed90_64x32_2P)    0.044     -0.009 &    0.540 r
  data arrival time                                                                                        0.540

  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.075      0.059 &    0.089 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.058      0.041 &    0.130 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.087      0.089 &    0.218 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.089      0.062 &    0.280 f
  CTS_CTS_core_clk_CTO_delay22/Z (NBUFFX8)                                           0.070      0.113 &    0.393 f
  core/be/CTSINVX8_G1B1I116/ZN (INVX32)                                              0.062      0.033 &    0.426 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)       0.049      0.009 &    0.435 r
  clock reconvergence pessimism                                                                -0.073      0.362
  library hold time                                                                             0.050      0.412
  data required time                                                                                       0.412
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                       0.412
  data arrival time                                                                                       -0.540
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              0.128


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_7_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B4I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                   Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                              0.000      0.000      0.000
  clock source latency                                                               0.000      0.000
  clk_i (in)                                                              0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                             0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                             0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                            0.040      0.031 &    0.098 f
  core/CTSINVX8_G1B3I1/ZN (INVX4)                                         0.099      0.074 &    0.173 r
  core/be/CTSINVX16_G1B2I26/ZN (INVX8)                                    0.080      0.055 &    0.227 f
  core/be/CTSINVX16_G1B1I5/ZN (INVX8)                                     0.165      0.087 &    0.315 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/CLK (DFFX1)    0.165      0.003 &    0.318 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/Q (DFFX1)      0.093      0.242 &    0.560 f
  core/be/be_calculator/reservation_reg/data_r_reg_7_/D (DFFX1)           0.093     -0.013 &    0.547 f
  data arrival time                                                                             0.547

  clock core_clk (rise edge)                                              0.000      0.000      0.000
  clock source latency                                                               0.000      0.000
  clk_i (in)                                                              0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                             0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                             0.075      0.059 &    0.089 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                            0.058      0.041 &    0.130 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                            0.087      0.089 &    0.218 r
  core/CTSINVX16_G1B2I14/ZN (INVX8)                                       0.086      0.066 &    0.284 f
  core/be/CTSINVX16_G1B1I187/ZN (INVX4)                                   0.289      0.151 &    0.435 r
  core/be/be_calculator/reservation_reg/data_r_reg_7_/CLK (DFFX1)         0.290      0.003 &    0.438 r
  clock reconvergence pessimism                                                     -0.031      0.407
  library hold time                                                                  0.011      0.418
  data required time                                                                            0.418
  ------------------------------------------------------------------------------------------------------
  data required time                                                                            0.418
  data arrival time                                                                            -0.547
  ------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.128


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I32/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                              Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.040      0.031 &    0.098 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.055      0.063 &    0.161 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.067      0.046 &    0.207 f
  core/be/CTSINVX16_G1B1I166/ZN (INVX8)                                              0.131      0.071 &    0.278 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)                   0.131      0.004 &    0.282 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)                     0.050      0.191 &    0.474 r
  core/be/icc_place45/Z (NBUFFX8)                                                    0.046      0.080 &    0.554 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[47] (saed90_64x32_2P)    0.033     -0.013 &    0.541 r
  data arrival time                                                                                        0.541

  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.075      0.059 &    0.089 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.058      0.041 &    0.130 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.087      0.089 &    0.218 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.089      0.062 &    0.280 f
  CTS_CTS_core_clk_CTO_delay22/Z (NBUFFX8)                                           0.070      0.113 &    0.393 f
  core/be/CTSINVX8_G1B1I116/ZN (INVX32)                                              0.062      0.033 &    0.426 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)       0.049      0.009 &    0.435 r
  clock reconvergence pessimism                                                                -0.073      0.362
  library hold time                                                                             0.050      0.412
  data required time                                                                                       0.412
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                       0.412
  data arrival time                                                                                       -0.541
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              0.129


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I32/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                              Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.040      0.031 &    0.098 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.055      0.063 &    0.161 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.067      0.046 &    0.207 f
  core/be/CTSINVX16_G1B1I166/ZN (INVX8)                                              0.131      0.071 &    0.278 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)                   0.131      0.004 &    0.282 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)                     0.048      0.190 &    0.472 r
  core/be/icc_place50/Z (NBUFFX16)                                                   0.044      0.077 &    0.549 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[52] (saed90_64x32_2P)    0.044     -0.009 &    0.540 r
  data arrival time                                                                                        0.540

  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.075      0.059 &    0.089 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.058      0.041 &    0.130 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.087      0.089 &    0.218 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.089      0.062 &    0.280 f
  CTS_CTS_core_clk_CTO_delay22/Z (NBUFFX8)                                           0.070      0.113 &    0.393 f
  core/be/CTSINVX8_G1B1I116/ZN (INVX32)                                              0.062      0.033 &    0.426 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)       0.049      0.008 &    0.433 r
  clock reconvergence pessimism                                                                -0.073      0.360
  library hold time                                                                             0.050      0.410
  data required time                                                                                       0.410
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                       0.410
  data arrival time                                                                                       -0.540
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              0.129


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I32/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                              Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.040      0.031 &    0.098 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.055      0.063 &    0.161 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.067      0.046 &    0.207 f
  core/be/CTSINVX16_G1B1I166/ZN (INVX8)                                              0.131      0.071 &    0.278 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)                   0.131      0.004 &    0.282 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)                     0.050      0.191 &    0.474 r
  core/be/icc_place45/Z (NBUFFX8)                                                    0.046      0.080 &    0.554 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[47] (saed90_64x32_2P)    0.033     -0.013 &    0.540 r
  data arrival time                                                                                        0.540

  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.075      0.059 &    0.089 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.058      0.041 &    0.130 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.087      0.089 &    0.218 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.089      0.062 &    0.280 f
  CTS_CTS_core_clk_CTO_delay22/Z (NBUFFX8)                                           0.070      0.113 &    0.393 f
  core/be/CTSINVX8_G1B1I116/ZN (INVX32)                                              0.062      0.033 &    0.426 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)       0.049      0.008 &    0.433 r
  clock reconvergence pessimism                                                                -0.073      0.360
  library hold time                                                                             0.050      0.410
  data required time                                                                                       0.410
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                       0.410
  data arrival time                                                                                       -0.540
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              0.130


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_8_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B4I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                   Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                              0.000      0.000      0.000
  clock source latency                                                               0.000      0.000
  clk_i (in)                                                              0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                             0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                             0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                            0.040      0.031 &    0.098 f
  core/CTSINVX8_G1B3I1/ZN (INVX4)                                         0.099      0.074 &    0.173 r
  core/be/CTSINVX16_G1B2I26/ZN (INVX8)                                    0.080      0.055 &    0.227 f
  core/be/CTSINVX16_G1B1I5/ZN (INVX8)                                     0.165      0.087 &    0.315 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_/CLK (DFFX1)    0.165      0.003 &    0.317 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_/Q (DFFX1)      0.085      0.237 &    0.555 f
  core/be/be_calculator/reservation_reg/data_r_reg_8_/D (DFFX1)           0.085     -0.000 &    0.555 f
  data arrival time                                                                             0.555

  clock core_clk (rise edge)                                              0.000      0.000      0.000
  clock source latency                                                               0.000      0.000
  clk_i (in)                                                              0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                             0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                             0.075      0.059 &    0.089 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                            0.058      0.041 &    0.130 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                            0.087      0.089 &    0.218 r
  core/CTSINVX16_G1B2I14/ZN (INVX8)                                       0.086      0.066 &    0.284 f
  core/be/CTSINVX16_G1B1I187/ZN (INVX4)                                   0.289      0.151 &    0.435 r
  core/be/be_calculator/reservation_reg/data_r_reg_8_/CLK (DFFX1)         0.290      0.003 &    0.438 r
  clock reconvergence pessimism                                                     -0.031      0.407
  library hold time                                                                  0.013      0.420
  data required time                                                                            0.420
  ------------------------------------------------------------------------------------------------------
  data required time                                                                            0.420
  data arrival time                                                                            -0.555
  ------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.135


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I32/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                              Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.040      0.031 &    0.098 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.055      0.063 &    0.161 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.067      0.046 &    0.207 f
  core/be/CTSINVX16_G1B1I166/ZN (INVX8)                                              0.131      0.071 &    0.278 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)                   0.131      0.004 &    0.282 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)                     0.051      0.192 &    0.474 r
  core/be/icc_place118/Z (NBUFFX8)                                                   0.050      0.083 &    0.557 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[59] (saed90_64x32_2P)    0.050     -0.010 &    0.547 r
  data arrival time                                                                                        0.547

  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.075      0.059 &    0.089 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.058      0.041 &    0.130 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.087      0.089 &    0.218 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.089      0.062 &    0.280 f
  CTS_CTS_core_clk_CTO_delay22/Z (NBUFFX8)                                           0.070      0.113 &    0.393 f
  core/be/CTSINVX8_G1B1I116/ZN (INVX32)                                              0.062      0.033 &    0.426 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)       0.049      0.009 &    0.435 r
  clock reconvergence pessimism                                                                -0.073      0.362
  library hold time                                                                             0.050      0.412
  data required time                                                                                       0.412
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                       0.412
  data arrival time                                                                                       -0.547
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              0.135


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I32/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                              Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.040      0.031 &    0.098 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.055      0.063 &    0.161 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.067      0.046 &    0.207 f
  core/be/CTSINVX16_G1B1I166/ZN (INVX8)                                              0.131      0.071 &    0.278 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)                   0.131      0.004 &    0.282 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)                     0.052      0.193 &    0.475 r
  core/be/icc_place140/Z (NBUFFX8)                                                   0.048      0.081 &    0.556 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[58] (saed90_64x32_2P)    0.035     -0.009 &    0.547 r
  data arrival time                                                                                        0.547

  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.075      0.059 &    0.089 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.058      0.041 &    0.130 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.087      0.089 &    0.218 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.089      0.062 &    0.280 f
  CTS_CTS_core_clk_CTO_delay22/Z (NBUFFX8)                                           0.070      0.113 &    0.393 f
  core/be/CTSINVX8_G1B1I116/ZN (INVX32)                                              0.062      0.033 &    0.426 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)       0.049      0.009 &    0.435 r
  clock reconvergence pessimism                                                                -0.073      0.362
  library hold time                                                                             0.050      0.412
  data required time                                                                                       0.412
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                       0.412
  data arrival time                                                                                       -0.547
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              0.135


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I32/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                              Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.040      0.031 &    0.098 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.055      0.063 &    0.161 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.067      0.046 &    0.207 f
  core/be/CTSINVX16_G1B1I166/ZN (INVX8)                                              0.131      0.071 &    0.278 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)                   0.131      0.004 &    0.282 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)                     0.051      0.192 &    0.474 r
  core/be/icc_place118/Z (NBUFFX8)                                                   0.050      0.083 &    0.557 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[59] (saed90_64x32_2P)    0.050     -0.011 &    0.546 r
  data arrival time                                                                                        0.546

  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.075      0.059 &    0.089 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.058      0.041 &    0.130 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.087      0.089 &    0.218 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.089      0.062 &    0.280 f
  CTS_CTS_core_clk_CTO_delay22/Z (NBUFFX8)                                           0.070      0.113 &    0.393 f
  core/be/CTSINVX8_G1B1I116/ZN (INVX32)                                              0.062      0.033 &    0.426 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)       0.049      0.008 &    0.433 r
  clock reconvergence pessimism                                                                -0.073      0.360
  library hold time                                                                             0.050      0.410
  data required time                                                                                       0.410
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                       0.410
  data arrival time                                                                                       -0.546
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              0.136


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_243_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B4I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                         0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                         0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                        0.040      0.031 &    0.098 f
  core/CTSINVX8_G1B3I1/ZN (INVX4)                                     0.099      0.074 &    0.173 r
  core/CTSINVX8_G1B2I5/ZN (INVX8)                                     0.068      0.051 &    0.224 f
  core/CTSINVX16_G1B1I100/ZN (INVX8)                                  0.127      0.070 &    0.294 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)    0.127      0.002 &    0.296 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/Q (DFFX1)      0.056      0.216 &    0.512 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/D (DFFX1)      0.056      0.000 &    0.512 f
  data arrival time                                                                         0.512

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                         0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                         0.075      0.059 &    0.089 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                        0.058      0.041 &    0.130 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                        0.087      0.089 &    0.218 r
  core/CTSINVX16_G1B2I11/ZN (INVX8)                                   0.092      0.069 &    0.288 f
  core/CTSINVX16_G1B1I67/ZN (INVX8)                                   0.184      0.104 &    0.392 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/CLK (DFFX1)    0.185      0.003 &    0.395 r
  clock reconvergence pessimism                                                 -0.031      0.364
  library hold time                                                              0.012      0.376
  data required time                                                                        0.376
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.376
  data arrival time                                                                        -0.512
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.136


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I32/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                              Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.040      0.031 &    0.098 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.055      0.063 &    0.161 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.067      0.046 &    0.207 f
  core/be/CTSINVX16_G1B1I166/ZN (INVX8)                                              0.131      0.071 &    0.278 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)                   0.131      0.004 &    0.282 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)                     0.052      0.193 &    0.475 r
  core/be/icc_place140/Z (NBUFFX8)                                                   0.048      0.081 &    0.556 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[58] (saed90_64x32_2P)    0.035     -0.009 &    0.546 r
  data arrival time                                                                                        0.546

  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.075      0.059 &    0.089 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.058      0.041 &    0.130 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.087      0.089 &    0.218 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.089      0.062 &    0.280 f
  CTS_CTS_core_clk_CTO_delay22/Z (NBUFFX8)                                           0.070      0.113 &    0.393 f
  core/be/CTSINVX8_G1B1I116/ZN (INVX32)                                              0.062      0.033 &    0.426 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)       0.049      0.008 &    0.433 r
  clock reconvergence pessimism                                                                -0.073      0.360
  library hold time                                                                             0.050      0.410
  data required time                                                                                       0.410
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                       0.410
  data arrival time                                                                                       -0.546
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              0.136


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I32/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                              Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.040      0.031 &    0.098 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.055      0.063 &    0.161 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.067      0.046 &    0.207 f
  core/be/CTSINVX16_G1B1I166/ZN (INVX8)                                              0.131      0.071 &    0.278 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)                   0.131      0.004 &    0.282 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)                     0.050      0.192 &    0.473 r
  core/be/icc_place138/Z (NBUFFX8)                                                   0.045      0.080 &    0.553 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[54] (saed90_64x32_2P)    0.033     -0.005 &    0.548 r
  data arrival time                                                                                        0.548

  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.075      0.059 &    0.089 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.058      0.041 &    0.130 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.087      0.089 &    0.218 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.089      0.062 &    0.280 f
  CTS_CTS_core_clk_CTO_delay22/Z (NBUFFX8)                                           0.070      0.113 &    0.393 f
  core/be/CTSINVX8_G1B1I116/ZN (INVX32)                                              0.062      0.033 &    0.426 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)       0.049      0.009 &    0.435 r
  clock reconvergence pessimism                                                                -0.073      0.362
  library hold time                                                                             0.050      0.412
  data required time                                                                                       0.412
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                       0.412
  data arrival time                                                                                       -0.548
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              0.136


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I32/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                              Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.040      0.031 &    0.098 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.055      0.063 &    0.161 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.067      0.046 &    0.207 f
  core/be/CTSINVX16_G1B1I166/ZN (INVX8)                                              0.131      0.071 &    0.278 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)                   0.131      0.004 &    0.282 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)                     0.050      0.192 &    0.473 r
  core/be/icc_place138/Z (NBUFFX8)                                                   0.045      0.080 &    0.553 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[54] (saed90_64x32_2P)    0.033     -0.005 &    0.548 r
  data arrival time                                                                                        0.548

  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.075      0.059 &    0.089 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.058      0.041 &    0.130 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.087      0.089 &    0.218 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.089      0.062 &    0.280 f
  CTS_CTS_core_clk_CTO_delay22/Z (NBUFFX8)                                           0.070      0.113 &    0.393 f
  core/be/CTSINVX8_G1B1I116/ZN (INVX32)                                              0.062      0.033 &    0.426 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)       0.049      0.008 &    0.433 r
  clock reconvergence pessimism                                                                -0.073      0.360
  library hold time                                                                             0.050      0.410
  data required time                                                                                       0.410
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                       0.410
  data arrival time                                                                                       -0.548
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              0.138


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I32/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                              Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.040      0.031 &    0.098 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.055      0.063 &    0.161 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.067      0.046 &    0.207 f
  core/be/CTSINVX16_G1B1I166/ZN (INVX8)                                              0.131      0.071 &    0.278 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)                   0.131      0.004 &    0.282 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)                     0.057      0.195 &    0.477 r
  core/be/icc_place152/Z (NBUFFX8)                                                   0.051      0.085 &    0.562 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[48] (saed90_64x32_2P)    0.051     -0.011 &    0.551 r
  data arrival time                                                                                        0.551

  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.075      0.059 &    0.089 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.058      0.041 &    0.130 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.087      0.089 &    0.218 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.089      0.062 &    0.280 f
  CTS_CTS_core_clk_CTO_delay22/Z (NBUFFX8)                                           0.070      0.113 &    0.393 f
  core/be/CTSINVX8_G1B1I116/ZN (INVX32)                                              0.062      0.033 &    0.426 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)       0.049      0.009 &    0.435 r
  clock reconvergence pessimism                                                                -0.073      0.362
  library hold time                                                                             0.050      0.412
  data required time                                                                                       0.412
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                       0.412
  data arrival time                                                                                       -0.551
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              0.139


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I32/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                              Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.040      0.031 &    0.098 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.055      0.063 &    0.161 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.067      0.046 &    0.207 f
  core/be/CTSINVX16_G1B1I166/ZN (INVX8)                                              0.131      0.071 &    0.278 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)                   0.131      0.004 &    0.282 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)                     0.054      0.194 &    0.476 r
  core/be/icc_place119/Z (NBUFFX8)                                                   0.047      0.082 &    0.558 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[55] (saed90_64x32_2P)    0.034     -0.007 &    0.551 r
  data arrival time                                                                                        0.551

  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.075      0.059 &    0.089 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.058      0.041 &    0.130 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.087      0.089 &    0.218 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.089      0.062 &    0.280 f
  CTS_CTS_core_clk_CTO_delay22/Z (NBUFFX8)                                           0.070      0.113 &    0.393 f
  core/be/CTSINVX8_G1B1I116/ZN (INVX32)                                              0.062      0.033 &    0.426 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)       0.049      0.009 &    0.435 r
  clock reconvergence pessimism                                                                -0.073      0.362
  library hold time                                                                             0.050      0.412
  data required time                                                                                       0.412
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                       0.412
  data arrival time                                                                                       -0.551
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              0.139


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_6_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B4I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                   Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                              0.000      0.000      0.000
  clock source latency                                                               0.000      0.000
  clk_i (in)                                                              0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                             0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                             0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                            0.040      0.031 &    0.098 f
  core/CTSINVX8_G1B3I1/ZN (INVX4)                                         0.099      0.074 &    0.173 r
  core/be/CTSINVX16_G1B2I26/ZN (INVX8)                                    0.080      0.055 &    0.227 f
  core/be/CTSINVX16_G1B1I5/ZN (INVX8)                                     0.165      0.087 &    0.315 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/CLK (DFFX1)    0.166      0.003 &    0.318 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/Q (DFFX1)      0.096      0.244 &    0.562 f
  core/be/be_calculator/reservation_reg/data_r_reg_6_/D (DFFX1)           0.096     -0.005 &    0.557 f
  data arrival time                                                                             0.557

  clock core_clk (rise edge)                                              0.000      0.000      0.000
  clock source latency                                                               0.000      0.000
  clk_i (in)                                                              0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                             0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                             0.075      0.059 &    0.089 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                            0.058      0.041 &    0.130 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                            0.087      0.089 &    0.218 r
  core/CTSINVX16_G1B2I14/ZN (INVX8)                                       0.086      0.066 &    0.284 f
  core/be/CTSINVX16_G1B1I187/ZN (INVX4)                                   0.289      0.151 &    0.435 r
  core/be/be_calculator/reservation_reg/data_r_reg_6_/CLK (DFFX1)         0.290      0.003 &    0.438 r
  clock reconvergence pessimism                                                     -0.031      0.407
  library hold time                                                                  0.011      0.418
  data required time                                                                            0.418
  ------------------------------------------------------------------------------------------------------
  data required time                                                                            0.418
  data arrival time                                                                            -0.557
  ------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.139


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I32/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                              Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.040      0.031 &    0.098 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.055      0.063 &    0.161 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.067      0.046 &    0.207 f
  core/be/CTSINVX16_G1B1I166/ZN (INVX8)                                              0.131      0.071 &    0.278 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)                   0.131      0.004 &    0.282 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)                     0.057      0.195 &    0.477 r
  core/be/icc_place152/Z (NBUFFX8)                                                   0.051      0.085 &    0.562 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[48] (saed90_64x32_2P)    0.051     -0.012 &    0.550 r
  data arrival time                                                                                        0.550

  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.075      0.059 &    0.089 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.058      0.041 &    0.130 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.087      0.089 &    0.218 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.089      0.062 &    0.280 f
  CTS_CTS_core_clk_CTO_delay22/Z (NBUFFX8)                                           0.070      0.113 &    0.393 f
  core/be/CTSINVX8_G1B1I116/ZN (INVX32)                                              0.062      0.033 &    0.426 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)       0.049      0.008 &    0.433 r
  clock reconvergence pessimism                                                                -0.073      0.360
  library hold time                                                                             0.050      0.410
  data required time                                                                                       0.410
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                       0.410
  data arrival time                                                                                       -0.550
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              0.139


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I32/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                              Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.040      0.031 &    0.098 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.055      0.063 &    0.161 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.067      0.046 &    0.207 f
  core/be/CTSINVX16_G1B1I166/ZN (INVX8)                                              0.131      0.071 &    0.278 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)                   0.131      0.004 &    0.282 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)                     0.061      0.198 &    0.480 r
  core/be/icc_place151/Z (NBUFFX16)                                                  0.045      0.080 &    0.560 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[50] (saed90_64x32_2P)    0.045     -0.008 &    0.551 r
  data arrival time                                                                                        0.551

  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.075      0.059 &    0.089 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.058      0.041 &    0.130 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.087      0.089 &    0.218 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.089      0.062 &    0.280 f
  CTS_CTS_core_clk_CTO_delay22/Z (NBUFFX8)                                           0.070      0.113 &    0.393 f
  core/be/CTSINVX8_G1B1I116/ZN (INVX32)                                              0.062      0.033 &    0.426 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)       0.049      0.009 &    0.435 r
  clock reconvergence pessimism                                                                -0.073      0.362
  library hold time                                                                             0.050      0.412
  data required time                                                                                       0.412
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                       0.412
  data arrival time                                                                                       -0.551
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              0.139


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_258_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/be/CTSINVX16_G1B2I26/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                         0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                         0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                        0.040      0.031 &    0.098 f
  core/CTSINVX8_G1B3I1/ZN (INVX4)                                     0.099      0.074 &    0.173 r
  core/be/CTSINVX16_G1B2I26/ZN (INVX8)                                0.080      0.055 &    0.227 f
  core/be/CTSINVX16_G1B1I185/ZN (INVX8)                               0.124      0.068 &    0.296 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)    0.124      0.001 &    0.297 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/Q (DFFX1)      0.038      0.203 &    0.499 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_258_/D (DFFX1)      0.038      0.000 &    0.499 f
  data arrival time                                                                         0.499

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                         0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                         0.075      0.059 &    0.089 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                        0.058      0.041 &    0.130 f
  core/CTSINVX8_G1B3I1/ZN (INVX4)                                     0.139      0.105 &    0.235 r
  core/be/CTSINVX16_G1B2I26/ZN (INVX8)                                0.106      0.073 &    0.308 f
  core/be/CTSINVX16_G1B1I5/ZN (INVX8)                                 0.201      0.110 &    0.418 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_258_/CLK (DFFX1)    0.202      0.005 &    0.422 r
  clock reconvergence pessimism                                                 -0.080      0.342
  library hold time                                                              0.018      0.360
  data required time                                                                        0.360
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.360
  data arrival time                                                                        -0.499
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.140


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I32/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                              Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.040      0.031 &    0.098 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.055      0.063 &    0.161 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.067      0.046 &    0.207 f
  core/be/CTSINVX16_G1B1I166/ZN (INVX8)                                              0.131      0.071 &    0.278 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)                   0.131      0.004 &    0.282 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)                     0.049      0.191 &    0.473 r
  core/be/icc_place147/Z (NBUFFX8)                                                   0.048      0.081 &    0.554 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[49] (saed90_64x32_2P)    0.035     -0.002 &    0.552 r
  data arrival time                                                                                        0.552

  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.075      0.059 &    0.089 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.058      0.041 &    0.130 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.087      0.089 &    0.218 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.089      0.062 &    0.280 f
  CTS_CTS_core_clk_CTO_delay22/Z (NBUFFX8)                                           0.070      0.113 &    0.393 f
  core/be/CTSINVX8_G1B1I116/ZN (INVX32)                                              0.062      0.033 &    0.426 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)       0.049      0.009 &    0.435 r
  clock reconvergence pessimism                                                                -0.073      0.362
  library hold time                                                                             0.050      0.412
  data required time                                                                                       0.412
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                       0.412
  data arrival time                                                                                       -0.552
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              0.140


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I32/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                              Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.040      0.031 &    0.098 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.055      0.063 &    0.161 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.067      0.046 &    0.207 f
  core/be/CTSINVX16_G1B1I166/ZN (INVX8)                                              0.131      0.071 &    0.278 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)                   0.131      0.004 &    0.282 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)                     0.054      0.194 &    0.476 r
  core/be/icc_place119/Z (NBUFFX8)                                                   0.047      0.082 &    0.558 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[55] (saed90_64x32_2P)    0.034     -0.007 &    0.551 r
  data arrival time                                                                                        0.551

  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.075      0.059 &    0.089 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.058      0.041 &    0.130 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.087      0.089 &    0.218 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.089      0.062 &    0.280 f
  CTS_CTS_core_clk_CTO_delay22/Z (NBUFFX8)                                           0.070      0.113 &    0.393 f
  core/be/CTSINVX8_G1B1I116/ZN (INVX32)                                              0.062      0.033 &    0.426 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)       0.049      0.008 &    0.433 r
  clock reconvergence pessimism                                                                -0.073      0.360
  library hold time                                                                             0.050      0.410
  data required time                                                                                       0.410
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                       0.410
  data arrival time                                                                                       -0.551
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              0.140


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I32/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                              Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.040      0.031 &    0.098 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.055      0.063 &    0.161 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.067      0.046 &    0.207 f
  core/be/CTSINVX16_G1B1I166/ZN (INVX8)                                              0.131      0.071 &    0.278 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)                   0.131      0.004 &    0.282 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)                     0.061      0.198 &    0.480 r
  core/be/icc_place151/Z (NBUFFX16)                                                  0.045      0.080 &    0.560 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[50] (saed90_64x32_2P)    0.045     -0.009 &    0.551 r
  data arrival time                                                                                        0.551

  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.075      0.059 &    0.089 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.058      0.041 &    0.130 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.087      0.089 &    0.218 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.089      0.062 &    0.280 f
  CTS_CTS_core_clk_CTO_delay22/Z (NBUFFX8)                                           0.070      0.113 &    0.393 f
  core/be/CTSINVX8_G1B1I116/ZN (INVX32)                                              0.062      0.033 &    0.426 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)       0.049      0.008 &    0.433 r
  clock reconvergence pessimism                                                                -0.073      0.360
  library hold time                                                                             0.050      0.410
  data required time                                                                                       0.410
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                       0.410
  data arrival time                                                                                       -0.551
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              0.140


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_211_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B4I3/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                         0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                         0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                        0.040      0.031 &    0.098 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                        0.055      0.063 &    0.161 r
  core/CTSINVX16_G1B2I11/ZN (INVX8)                                   0.069      0.052 &    0.214 f
  core/CTSINVX16_G1B1I67/ZN (INVX8)                                   0.151      0.083 &    0.297 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)    0.152      0.003 &    0.300 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/Q (DFFX1)      0.089      0.238 &    0.538 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_211_/D (DFFX1)      0.089      0.000 &    0.539 f
  data arrival time                                                                         0.539

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                         0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                         0.075      0.059 &    0.089 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                        0.058      0.041 &    0.130 f
  core/CTSINVX8_G1B3I1/ZN (INVX4)                                     0.139      0.105 &    0.235 r
  core/be/CTSINVX16_G1B2I26/ZN (INVX8)                                0.106      0.073 &    0.308 f
  core/be/CTSINVX16_G1B1I5/ZN (INVX8)                                 0.201      0.110 &    0.418 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_211_/CLK (DFFX1)    0.202      0.004 &    0.422 r
  clock reconvergence pessimism                                                 -0.031      0.390
  library hold time                                                              0.008      0.398
  data required time                                                                        0.398
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.398
  data arrival time                                                                        -0.539
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.141


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I32/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                              Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.040      0.031 &    0.098 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.055      0.063 &    0.161 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.067      0.046 &    0.207 f
  core/be/CTSINVX16_G1B1I166/ZN (INVX8)                                              0.131      0.071 &    0.278 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)                   0.131      0.004 &    0.282 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)                     0.049      0.191 &    0.473 r
  core/be/icc_place147/Z (NBUFFX8)                                                   0.048      0.081 &    0.554 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[49] (saed90_64x32_2P)    0.035     -0.002 &    0.552 r
  data arrival time                                                                                        0.552

  clock core_clk (rise edge)                                                         0.000      0.000      0.000
  clock source latency                                                                          0.000      0.000
  clk_i (in)                                                                         0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                                                        0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                                                        0.075      0.059 &    0.089 r
  CTSINVX16_G1B4I3/ZN (INVX32)                                                       0.058      0.041 &    0.130 f
  CTSINVX16_G1B3I9/ZN (INVX16)                                                       0.087      0.089 &    0.218 r
  CTSINVX16_G1B2I32/ZN (INVX8)                                                       0.089      0.062 &    0.280 f
  CTS_CTS_core_clk_CTO_delay22/Z (NBUFFX8)                                           0.070      0.113 &    0.393 f
  core/be/CTSINVX8_G1B1I116/ZN (INVX32)                                              0.062      0.033 &    0.426 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)       0.049      0.008 &    0.433 r
  clock reconvergence pessimism                                                                -0.073      0.360
  library hold time                                                                             0.050      0.410
  data required time                                                                                       0.410
  -----------------------------------------------------------------------------------------------------------------
  data required time                                                                                       0.410
  data arrival time                                                                                       -0.552
  -----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                              0.141


  Startpoint: core/be/be_mem/dcache/double_op_tl_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/double_op_tv_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B5I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                   Trans       Incr       Path
  --------------------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.000      0.000      0.000
  clock source latency                                               0.000      0.000
  clk_i (in)                                              0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                             0.040      0.025 &    0.025 f
  CTSINVX8_G1B5I2/ZN (INVX32)                             0.049      0.042 &    0.067 r
  CTSINVX16_G1B4I3/ZN (INVX32)                            0.040      0.031 &    0.098 f
  CTSINVX16_G1B3I9/ZN (INVX16)                            0.055      0.063 &    0.161 r
  CTSINVX16_G1B2I32/ZN (INVX8)                            0.067      0.046 &    0.207 f
  CTSINVX16_G1B1I165/ZN (INVX8)                           0.140      0.076 &    0.283 r
  core/be/be_mem/dcache/double_op_tl_r_reg/CLK (DFFX1)    0.140      0.001 &    0.285 r
  core/be/be_mem/dcache/double_op_tl_r_reg/Q (DFFX1)      0.053      0.216 &    0.500 f
  core/be/be_mem/dcache/U1155/Q (AO22X1)                  0.034      0.069 &    0.570 f
  core/be/be_mem/dcache/double_op_tv_r_reg/D (DFFX1)      0.034      0.000 &    0.570 f
  data arrival time                                                             0.570

  clock core_clk (rise edge)                              0.000      0.000      0.000
  clock source latency                                               0.000      0.000
  clk_i (in)                                              0.000      0.000 &    0.000 r
  CTSINVX8_G1B6I1/ZN (INVX16)                             0.047      0.030 &    0.030 f
  CTSINVX8_G1B5I2/ZN (INVX32)                             0.075      0.059 &    0.089 r
  CTSINVX8_G1B4I1/ZN (INVX8)                              0.096      0.073 &    0.162 f
  CTSINVX8_G1B3I2/ZN (INVX8)                              0.117      0.054 &    0.216 r
  CTSINVX16_G1B2I31/ZN (INVX8)                            0.105      0.092 &    0.308 f
  CTSINVX16_G1B1I167/ZN (INVX8)                           0.203      0.118 &    0.427 r
  core/be/be_mem/dcache/double_op_tv_r_reg/CLK (DFFX1)    0.204      0.004 &    0.430 r
  clock reconvergence pessimism                                     -0.022      0.409
  library hold time                                                  0.019      0.427
  data required time                                                            0.427
  --------------------------------------------------------------------------------------
  data required time                                                            0.427
  data arrival time                                                            -0.570
  --------------------------------------------------------------------------------------
  slack (MET)                                                                   0.142

Report timing status: Processing group core_clk (total endpoints 30633)...10% done.
Report timing status: Processing group core_clk (total endpoints 30633)...20% done.
Report timing status: Processing group core_clk (total endpoints 30633)...30% done.
Report timing status: Processing group core_clk (total endpoints 30633)...40% done.
Report timing status: Processing group core_clk (total endpoints 30633)...50% done.
Report timing status: Processing group core_clk (total endpoints 30633)...60% done.
Report timing status: Processing group core_clk (total endpoints 30633)...70% done.
Report timing status: Processing group core_clk (total endpoints 30633)...80% done.
Report timing status: Processing group core_clk (total endpoints 30633)...90% done.
Warning: report_timing has satisfied the max_paths criteria. There are 30603 further endpoints which have paths of interest with slack less than 1000000.000 that were not considered when generating this report. (UITE-502)

Report timing status: Completed...
1
