
*** Running vivado
    with args -log System_Cordic_ip_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System_Cordic_ip_0_1.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source System_Cordic_ip_0_1.tcl -notrace
Command: synth_design -top System_Cordic_ip_0_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13304 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 374.773 ; gain = 100.012
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'System_Cordic_ip_0_1' [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ip/System_Cordic_ip_0_1/synth/System_Cordic_ip_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'Cordic_ip_v1_0' [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/hdl/Cordic_ip_v1_0.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Cordic_ip_v1_0_S_AXI' [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/hdl/Cordic_ip_v1_0_S_AXI.v:3]
	Parameter c_parameter bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cordic_rotator' [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:3]
	Parameter c_parameter bound to: 16 - type: integer 
	Parameter STG bound to: 16 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element XYZ[14].Z_reg[15] was removed.  [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:100]
INFO: [Synth 8-6155] done synthesizing module 'cordic_rotator' (1#1) [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'Xin' does not match port width (16) of module 'cordic_rotator' [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/hdl/Cordic_ip_v1_0_S_AXI.v:418]
WARNING: [Synth 8-689] width (32) of port connection 'Yin' does not match port width (16) of module 'cordic_rotator' [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/hdl/Cordic_ip_v1_0_S_AXI.v:419]
WARNING: [Synth 8-689] width (18) of port connection 'Xout' does not match port width (17) of module 'cordic_rotator' [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/hdl/Cordic_ip_v1_0_S_AXI.v:420]
WARNING: [Synth 8-689] width (18) of port connection 'Yout' does not match port width (17) of module 'cordic_rotator' [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/hdl/Cordic_ip_v1_0_S_AXI.v:421]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/hdl/Cordic_ip_v1_0_S_AXI.v:230]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/hdl/Cordic_ip_v1_0_S_AXI.v:231]
INFO: [Synth 8-6155] done synthesizing module 'Cordic_ip_v1_0_S_AXI' (2#1) [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/hdl/Cordic_ip_v1_0_S_AXI.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Cordic_ip_v1_0' (3#1) [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/hdl/Cordic_ip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'System_Cordic_ip_0_1' (4#1) [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ip/System_Cordic_ip_0_1/synth/System_Cordic_ip_0_1.v:57]
WARNING: [Synth 8-3331] design Cordic_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Cordic_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Cordic_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Cordic_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Cordic_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Cordic_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 429.410 ; gain = 154.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 429.410 ; gain = 154.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 429.410 ; gain = 154.648
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 753.676 ; gain = 0.539
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 753.676 ; gain = 478.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 753.676 ; gain = 478.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 753.676 ; gain = 478.914
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:64]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:106]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:106]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:106]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:106]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:106]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:106]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:106]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:106]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:106]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:106]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:106]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:106]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:106]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.srcs/sources_1/bd/System/ipshared/df97/src/cordic_rotator.v:106]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 753.676 ; gain = 478.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 15    
	   3 Input     16 Bit       Adders := 30    
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 19    
	               16 Bit    Registers := 32    
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 30    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cordic_rotator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 15    
	   3 Input     16 Bit       Adders := 30    
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 15    
	               16 Bit    Registers := 32    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 30    
Module Cordic_ip_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design System_Cordic_ip_0_1 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design System_Cordic_ip_0_1 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design System_Cordic_ip_0_1 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design System_Cordic_ip_0_1 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design System_Cordic_ip_0_1 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design System_Cordic_ip_0_1 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/Cordic_ip_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/Cordic_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Cordic_ip_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/Cordic_ip_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/Cordic_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Cordic_ip_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][30]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][29]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][28]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][27]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][26]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][25]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][24]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][23]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][22]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][21]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][20]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][19]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][18]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][17]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][16]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][15]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][14]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][13]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][12]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][11]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][10]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][9]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][8]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][7]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][6]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][5]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][4]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][3]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][2]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][1]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/XYZ[13].Z_reg[14][0]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module System_Cordic_ip_0_1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/Z_reg[0][31] )
INFO: [Synth 8-3332] Sequential element (inst/Cordic_ip_v1_0_S_AXI_inst/cordic_inst/Z_reg[0][31]) is unused and will be removed from module System_Cordic_ip_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 753.676 ; gain = 478.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 758.777 ; gain = 484.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 760.441 ; gain = 485.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 774.316 ; gain = 499.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 774.316 ; gain = 499.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 774.316 ; gain = 499.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 774.316 ; gain = 499.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 774.316 ; gain = 499.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 774.316 ; gain = 499.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 774.316 ; gain = 499.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   233|
|2     |LUT1   |    91|
|3     |LUT2   |   426|
|4     |LUT3   |   519|
|5     |LUT4   |   101|
|6     |LUT5   |    29|
|7     |LUT6   |    37|
|8     |FDRE   |  1099|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |  2536|
|2     |  inst                        |Cordic_ip_v1_0       |  2536|
|3     |    Cordic_ip_v1_0_S_AXI_inst |Cordic_ip_v1_0_S_AXI |  2536|
|4     |      cordic_inst             |cordic_rotator       |  2354|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 774.316 ; gain = 499.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 774.316 ; gain = 175.289
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 774.316 ; gain = 499.555
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 233 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'System_Cordic_ip_0_1' is not ideal for floorplanning, since the cellview 'cordic_rotator' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
105 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:35 . Memory (MB): peak = 781.211 ; gain = 517.934
INFO: [Common 17-1381] The checkpoint 'C:/Users/ktzam/Downloads/CIRCUITOS LOGICO/20042024/IP_CORE/IP_CORE.runs/System_Cordic_ip_0_1_synth_1/System_Cordic_ip_0_1.dcp' has been generated.
