# UART

This is the UART module. 

Imported from https://github.com/alexforencich/verilog-uart
