INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Desktop/lab06_project/lab06_project.srcs/sources_1/new/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Desktop/lab06_project/lab06_project.srcs/sim_2/new/sseg_decoder_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MEYERSM/Desktop/lab06_project/lab06_project.sim/sim_2/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
