<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8">
<link rel="stylesheet" type="text/css" href="mkdown.css" />
<title>DPB</title></head>
<body class="markdown-body">
<h1>DPB</h1>
<h2>Information</h2>
<p><strong>Type:</strong>  DPB<br />
<strong>Vendor:</strong>  GOWIN Semiconductor</p>
<h2>Summary</h2>
<p>B-SRAM can be configured as Dual-port Block SRAM(DPB). In this mode, the design support  different data widths. Both port A and port B can read or write. It can be initialized by a memory initialization file. And also, it supports five working modes including two read modes (bypass and pipeline), and three write modes (normal, write-through, and read-before-write). </p>
<p>In DPB mode, the primitives DPB and DPX9B can be used. The primitives support multiple data widths and address depth (Depth x Width): DPB--16Kx1, 8Kx2, 4Kx4, 2Kx8, 1Kx16; DPX9B--2Kx9, 1Kx18.</p>
<p>NOTE: The value of Depth*Width of port A must be the same as that of port B.</p>
<h2>Reference</h2>
<ul>
<li><a href="http://cdn.gowinsemi.com.cn/UG300.pdf">UG300</a> - Gowin Memory User Guide(CN)</li>
<li><a href="http://cdn.gowinsemi.com.cn/UG300E.pdf">UG300E</a> - Gowin Memory User Guide(EN)</li>
</ul>
</body>
</html>
