Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Nov 13 18:35:35 2022
| Host         : LAPTOP-UHL51CUR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_seg_control_sets_placed.rpt
| Design       : top_seg
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              26 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------+------------------------------------+------------------+----------------+
|     Clock Signal    | Enable Signal |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+---------------------+---------------+------------------------------------+------------------+----------------+
|  u_seg7x16/seg7_clk |               | u_seg7x16/i_data_store[18]_i_1_n_0 |                1 |              3 |
|  clk_IBUF_BUFG      |               | u_seg7x16/i_data_store[18]_i_1_n_0 |                6 |             23 |
+---------------------+---------------+------------------------------------+------------------+----------------+


