
---------- Begin Simulation Statistics ----------
final_tick                               180056925000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 412154                       # Simulator instruction rate (inst/s)
host_mem_usage                                 681912                       # Number of bytes of host memory used
host_op_rate                                   412963                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   242.63                       # Real time elapsed on the host
host_tick_rate                              742112098                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.180057                       # Number of seconds simulated
sim_ticks                                180056925000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.615219                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095700                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103795                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81387                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728009                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1000                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              708                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478190                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65372                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.800569                       # CPI: cycles per instruction
system.cpu.discardedOps                        190997                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610827                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403703                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001798                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        46681066                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.555380                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        180056925                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       133375859                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       304989                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        612317                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1194                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1222053                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          652                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2444506                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            652                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 180056925000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             135786                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       246801                       # Transaction distribution
system.membus.trans_dist::CleanEvict            58145                       # Transaction distribution
system.membus.trans_dist::ReadExReq            171585                       # Transaction distribution
system.membus.trans_dist::ReadExResp           171584                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        135786                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       919687                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 919687                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     70933888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                70933888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            307371                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  307371    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              307371                       # Request fanout histogram
system.membus.respLayer1.occupancy         2909395500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          2586725000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 180056925000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            747460                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1381492                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          115                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          146014                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           474993                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          474992                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           450                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       747010                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1015                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3665943                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3666958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        72320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    301656704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              301729024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          305568                       # Total snoops (count)
system.tol2bus.snoopTraffic                  31590528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1528021                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001208                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034737                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1526175     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1846      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1528021                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6983730000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6110014995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2250000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 180056925000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   44                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               915033                       # number of demand (read+write) hits
system.l2.demand_hits::total                   915077                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  44                       # number of overall hits
system.l2.overall_hits::.cpu.data              915033                       # number of overall hits
system.l2.overall_hits::total                  915077                       # number of overall hits
system.l2.demand_misses::.cpu.inst                406                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             306970                       # number of demand (read+write) misses
system.l2.demand_misses::total                 307376                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               406                       # number of overall misses
system.l2.overall_misses::.cpu.data            306970                       # number of overall misses
system.l2.overall_misses::total                307376                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43753000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  35468103000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      35511856000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43753000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  35468103000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     35511856000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              450                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1222003                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1222453                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             450                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1222003                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1222453                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.902222                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.251202                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.251442                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.902222                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.251202                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.251442                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 107766.009852                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 115542.570935                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115532.299204                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 107766.009852                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 115542.570935                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115532.299204                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              246801                       # number of writebacks
system.l2.writebacks::total                    246801                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           406                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        306965                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            307371                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          406                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       306965                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           307371                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35633000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  29328384000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29364017000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35633000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  29328384000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  29364017000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.902222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.251198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.251438                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.902222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.251198                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.251438                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87766.009852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 95543.087974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95532.815392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87766.009852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 95543.087974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95532.815392                       # average overall mshr miss latency
system.l2.replacements                         305568                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1134691                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1134691                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1134691                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1134691                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          111                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              111                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          111                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          111                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           30                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            30                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            303408                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                303408                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          171585                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              171585                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  20255415000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20255415000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        474993                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            474993                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.361237                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.361237                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 118048.867908                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118048.867908                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       171585                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         171585                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  16823735000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16823735000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.361237                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.361237                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 98048.984468                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98048.984468                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             44                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 44                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          406                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              406                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43753000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43753000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          450                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            450                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.902222                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.902222                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 107766.009852                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 107766.009852                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          406                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          406                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35633000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35633000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.902222                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.902222                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87766.009852                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87766.009852                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        611625                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            611625                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       135385                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          135385                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  15212688000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15212688000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       747010                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        747010                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.181236                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.181236                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 112366.126233                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112366.126233                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       135380                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       135380                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  12504649000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12504649000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.181229                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.181229                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 92367.033535                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92367.033535                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 180056925000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2027.178161                       # Cycle average of tags in use
system.l2.tags.total_refs                     2443276                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    307616                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.942617                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.577625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         9.123339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2013.477197                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.983143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989833                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1323                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          244                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10080864                       # Number of tag accesses
system.l2.tags.data_accesses                 10080864                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 180056925000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       39291520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39343488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     31590528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        31590528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          306965                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              307371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       246801                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             246801                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            288620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         218217211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             218505831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       288620                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           288620                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      175447448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            175447448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      175447448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           288620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        218217211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            393953279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    493537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    607846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.029317066500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        28373                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        28373                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1178379                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             465723                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      307371                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     246801                       # Number of write requests accepted
system.mem_ctrls.readBursts                    614742                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   493602                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6084                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    65                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             41717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             41261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             37363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             41348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             35037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             35111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             43078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             43110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            33814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            37672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            38954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            34252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            36042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             34414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             28215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             34592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             35700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             36557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            27480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            30511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            31232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            26746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            28852                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14146135250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3043290000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             25558472750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     23241.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41991.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   412231                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  315240                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                614742                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               493602                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  274367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  283803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   30069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   20413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  28420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  28634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  28526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  28417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  28378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  28375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       374690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    188.254696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   151.045122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.177357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19595      5.23%      5.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       292136     77.97%     83.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        34441      9.19%     92.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6181      1.65%     94.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2556      0.68%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1813      0.48%     95.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1315      0.35%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1184      0.32%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15469      4.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       374690                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.451591                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.693146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     39.915374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         28286     99.69%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           71      0.25%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            6      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28373                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28373                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.393860                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.346715                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.295477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10983     38.71%     38.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1214      4.28%     42.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12954     45.66%     88.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              964      3.40%     92.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1894      6.68%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              272      0.96%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               53      0.19%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               35      0.12%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28373                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               38954112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  389376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                31585024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39343488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31590528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       216.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       175.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    218.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    175.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  180056884000                       # Total gap between requests
system.mem_ctrls.avgGap                     324911.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     38902144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     31585024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 288619.835088264430                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 216054694.924952208996                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 175416879.967265903950                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          812                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       613930                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       493602                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27510500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  25530962250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4238340554250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33879.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41586.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8586554.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1317701280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            700348275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2150846460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1275183360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     14212935360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      44057851890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      32040510240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        95755376865                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        531.806132                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  82856779000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6012240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  91187906000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1357678140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            721600275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2194971660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1300970160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     14212935360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      43989134970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      32098377120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        95875667685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        532.474203                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  83008503750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6012240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  91036181250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    180056925000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 180056925000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8051840                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8051840                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8051840                       # number of overall hits
system.cpu.icache.overall_hits::total         8051840                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          450                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            450                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          450                       # number of overall misses
system.cpu.icache.overall_misses::total           450                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     47006000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47006000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47006000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47006000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8052290                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8052290                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8052290                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8052290                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000056                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 104457.777778                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 104457.777778                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 104457.777778                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 104457.777778                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          115                       # number of writebacks
system.cpu.icache.writebacks::total               115                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          450                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          450                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          450                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          450                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     46106000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     46106000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     46106000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     46106000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 102457.777778                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 102457.777778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 102457.777778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 102457.777778                       # average overall mshr miss latency
system.cpu.icache.replacements                    115                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8051840                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8051840                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          450                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           450                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47006000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47006000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8052290                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8052290                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 104457.777778                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 104457.777778                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          450                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          450                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     46106000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     46106000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 102457.777778                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 102457.777778                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 180056925000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           283.791499                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8052290                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               450                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          17893.977778                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   283.791499                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.554280                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.554280                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          335                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          335                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.654297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16105030                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16105030                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 180056925000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 180056925000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 180056925000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50832665                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50832665                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50832876                       # number of overall hits
system.cpu.dcache.overall_hits::total        50832876                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1252906                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1252906                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1261114                       # number of overall misses
system.cpu.dcache.overall_misses::total       1261114                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  63465149000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  63465149000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  63465149000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  63465149000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52085571                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52085571                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52093990                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52093990                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024055                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024055                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024208                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024208                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50654.357949                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50654.357949                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50324.672472                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50324.672472                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1134691                       # number of writebacks
system.cpu.dcache.writebacks::total           1134691                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35052                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35052                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35052                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35052                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1217854                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1217854                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1222003                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1222003                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  58144428000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  58144428000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  58565326000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  58565326000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023382                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023382                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023458                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023458                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47743.348546                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47743.348546                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47925.681034                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47925.681034                       # average overall mshr miss latency
system.cpu.dcache.replacements                1221938                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40390815                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40390815                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       744664                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        744664                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  31600348000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  31600348000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41135479                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41135479                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.018103                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018103                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42435.713288                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42435.713288                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1803                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1803                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       742861                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       742861                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  30068364000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30068364000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018059                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018059                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40476.433680                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40476.433680                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10441850                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10441850                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       508242                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       508242                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  31864801000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  31864801000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.046414                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.046414                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62696.119172                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62696.119172                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        33249                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        33249                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       474993                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       474993                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  28076064000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  28076064000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.043378                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.043378                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59108.374229                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59108.374229                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          211                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           211                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8208                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8208                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.974938                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.974938                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         4149                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4149                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    420898000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    420898000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.492814                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.492814                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 101445.649554                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 101445.649554                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 180056925000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.995955                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52054954                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1222002                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             42.598092                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.995955                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999937                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         209598266                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        209598266                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 180056925000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 180056925000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
