Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,31
design__inferred_latch__count,0
design__instance__count,7007
design__instance__area,41798.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,172
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0003400435671210289
power__switching__total,0.00015944962797220796
power__leakage__total,4.5160412298628216E-8
power__total,0.0004995383787900209
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.34996814770052265
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.338585419285174
timing__hold__ws__corner:nom_tt_025C_1v80,0.28709302414657434
timing__setup__ws__corner:nom_tt_025C_1v80,56.34768189311683
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.287093
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,95.888268
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,172
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.4125930547332195
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.3930220427016212
timing__hold__ws__corner:nom_ss_100C_1v60,0.8365512963575025
timing__setup__ws__corner:nom_ss_100C_1v60,52.281060960238584
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.836551
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,91.442047
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,172
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.3248582883535714
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.31609041279092426
timing__hold__ws__corner:nom_ff_n40C_1v95,0.09300582789388799
timing__setup__ws__corner:nom_ff_n40C_1v95,57.69454055583761
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.093006
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,97.444008
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,22
design__max_fanout_violation__count,172
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.31832468118002055
clock__skew__worst_setup,0.31105538469839517
timing__hold__ws,0.09024714564427853
timing__setup__ws,52.180654163408626
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.090247
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,91.356308
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 550.0 200.0
design__core__bbox,5.52 10.88 544.18 187.68
flow__warnings__count,1
flow__errors__count,0
design__io,425
design__die__area,110000
design__core__area,95235.1
design__instance__count__stdcell,7007
design__instance__area__stdcell,41798.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.438902
design__instance__utilization__stdcell,0.438902
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,423
design__io__hpwl,42256172
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,87261.6
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,278
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,3809
route__net__special,2
route__drc_errors__iter:1,2464
route__wirelength__iter:1,104170
route__drc_errors__iter:2,675
route__wirelength__iter:2,102912
route__drc_errors__iter:3,585
route__wirelength__iter:3,102391
route__drc_errors__iter:4,48
route__wirelength__iter:4,102251
route__drc_errors__iter:5,0
route__wirelength__iter:5,102244
route__drc_errors,0
route__wirelength,102244
route__vias,26442
route__vias__singlecut,26442
route__vias__multicut,0
design__disconnected_pin__count,164
design__critical_disconnected_pin__count,0
route__wirelength__max,685.76
timing__unannotated_net__count__corner:nom_tt_025C_1v80,348
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,348
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,348
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,172
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.3422910662904195
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.3327458680550968
timing__hold__ws__corner:min_tt_025C_1v80,0.28325254055117466
timing__setup__ws__corner:min_tt_025C_1v80,56.40137760917684
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.283253
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,95.954865
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,348
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,172
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.39979040654036846
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.38358048378857845
timing__hold__ws__corner:min_ss_100C_1v60,0.829272229912984
timing__setup__ws__corner:min_ss_100C_1v60,52.376216846102764
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.829272
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,91.556999
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,348
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,172
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.31832468118002055
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.31105538469839517
timing__hold__ws__corner:min_ff_n40C_1v95,0.09024714564427853
timing__setup__ws__corner:min_ff_n40C_1v95,57.730653891403975
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.090247
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,97.486259
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,348
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,172
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.3598669519791891
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.346525901115319
timing__hold__ws__corner:max_tt_025C_1v80,0.29013736678849883
timing__setup__ws__corner:max_tt_025C_1v80,56.28812064660723
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.290137
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,95.834503
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,348
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,22
design__max_fanout_violation__count__corner:max_ss_100C_1v60,172
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.4266215002022271
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.40328294623001004
timing__hold__ws__corner:max_ss_100C_1v60,0.8355785189158139
timing__setup__ws__corner:max_ss_100C_1v60,52.180654163408626
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.835579
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,91.356308
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,348
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,172
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.3326673197738831
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.32257000761279947
timing__hold__ws__corner:max_ff_n40C_1v95,0.09248663208173817
timing__setup__ws__corner:max_ff_n40C_1v95,57.65618190516275
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.092487
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,97.409691
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,348
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,348
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000517173
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000532099
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.000010713
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000532099
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000010799999999999999934796081346721763338791788555681705474853515625
ir__drop__worst,0.0000517000000000000030603124201444842356067965738475322723388671875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
