INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mrigatti/Desktop/CRV/2.Firmware/FEB/FEB.srcs/sources_1/new/Proj_Def.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mrigatti/Desktop/CRV/2.Firmware/FEB/FEB.srcs/sim_1/new/Trigger_testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'Trigger_testbench'
