Analysis & Synthesis report for csr
Tue Apr 26 19:44:05 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. State Machine - |openmips_min_sopc|openmips:openmips0|div:div0|state
  6. Multiplexer Restructuring Statistics (Restructuring Performed)
  7. Port Connectivity Checks: "openmips:openmips0|div:div0"
  8. Elapsed Time Per Partition
  9. Analysis & Synthesis Messages
 10. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Apr 26 19:44:05 2022               ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; csr                                             ;
; Top-level Entity Name              ; openmips_min_sopc                               ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; openmips_min_sopc  ; csr                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |openmips_min_sopc|openmips:openmips0|div:div0|state ;
+----------+----------+----------+----------+--------------------------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00                 ;
+----------+----------+----------+----------+--------------------------+
; state.00 ; 0        ; 0        ; 0        ; 0                        ;
; state.01 ; 0        ; 0        ; 1        ; 1                        ;
; state.10 ; 0        ; 1        ; 0        ; 1                        ;
; state.11 ; 1        ; 0        ; 0        ; 1                        ;
+----------+----------+----------+----------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |openmips_min_sopc|openmips:openmips0|if_id:if_id0|id_inst[13] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |openmips_min_sopc|openmips:openmips0|if_id:if_id0|id_inst[6]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |openmips_min_sopc|openmips:openmips0|csr:csr0|fflags_o[30]    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |openmips_min_sopc|openmips:openmips0|csr:csr0|frm_o[26]       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |openmips_min_sopc|openmips:openmips0|csr:csr0|fcsr_o[4]       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |openmips_min_sopc|openmips:openmips0|csr:csr0|mstatus_o[0]    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |openmips_min_sopc|openmips:openmips0|csr:csr0|misa_o[31]      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |openmips_min_sopc|openmips:openmips0|csr:csr0|mie_o[6]        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |openmips_min_sopc|openmips:openmips0|csr:csr0|mtvec_o[18]     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |openmips_min_sopc|openmips:openmips0|csr:csr0|mscratch_o[5]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |openmips_min_sopc|openmips:openmips0|csr:csr0|mepc_o[4]       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |openmips_min_sopc|openmips:openmips0|csr:csr0|mcause_o[13]    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |openmips_min_sopc|openmips:openmips0|csr:csr0|mtval_o[12]     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |openmips_min_sopc|openmips:openmips0|csr:csr0|mip_o[17]       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |openmips_min_sopc|openmips:openmips0|csr:csr0|mtime_o[19]     ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |openmips_min_sopc|openmips:openmips0|div:div0|cnt[1]          ;
; 6:1                ; 64 bits   ; 256 LEs       ; 64 LEs               ; 192 LEs                ; Yes        ; |openmips_min_sopc|openmips:openmips0|div:div0|result_o[7]     ;
; 8:1                ; 31 bits   ; 155 LEs       ; 93 LEs               ; 62 LEs                 ; Yes        ; |openmips_min_sopc|openmips:openmips0|div:div0|dividend[27]    ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; Yes        ; |openmips_min_sopc|openmips:openmips0|div:div0|dividend[61]    ;
; 19:1               ; 30 bits   ; 360 LEs       ; 60 LEs               ; 300 LEs                ; Yes        ; |openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0|pc[31]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |openmips_min_sopc|openmips:openmips0|ex:ex0|ShiftRight0       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |openmips_min_sopc|openmips:openmips0|id:id0|Mux1              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |openmips_min_sopc|openmips:openmips0|ex:ex0|ShiftLeft1        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |openmips_min_sopc|openmips:openmips0|ex:ex0|ShiftLeft1        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |openmips_min_sopc|openmips:openmips0|ex:ex0|moveres           ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; No         ; |openmips_min_sopc|openmips:openmips0|mem:mem0|mem_addr_o[12]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |openmips_min_sopc|data_ram:data_ram0|data_o[11]               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |openmips_min_sopc|openmips:openmips0|id:id0|reg2_addr_o[2]    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |openmips_min_sopc|openmips:openmips0|ex:ex0|ShiftRight0       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |openmips_min_sopc|openmips:openmips0|id_ex:id_ex0|ex_wd       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |openmips_min_sopc|openmips:openmips0|id:id0|imm[9]            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |openmips_min_sopc|openmips:openmips0|ex:ex0|ShiftRight0       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |openmips_min_sopc|openmips:openmips0|id:id0|imm[4]            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |openmips_min_sopc|openmips:openmips0|ex:ex0|ShiftRight0       ;
; 8:1                ; 22 bits   ; 110 LEs       ; 66 LEs               ; 44 LEs                 ; No         ; |openmips_min_sopc|openmips:openmips0|id:id0|reg1_o[21]        ;
; 8:1                ; 10 bits   ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |openmips_min_sopc|openmips:openmips0|id:id0|reg1_o[5]         ;
; 35:1               ; 16 bits   ; 368 LEs       ; 32 LEs               ; 336 LEs                ; No         ; |openmips_min_sopc|openmips:openmips0|mem:mem0|wdata_o[21]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |openmips_min_sopc|openmips:openmips0|mem:mem0|Selector62      ;
; 251:1              ; 32 bits   ; 5344 LEs      ; 128 LEs              ; 5216 LEs               ; No         ; |openmips_min_sopc|openmips:openmips0|ex:ex0|Selector39        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |openmips_min_sopc|openmips:openmips0|ex:ex0|Selector233       ;
; 8:1                ; 22 bits   ; 110 LEs       ; 66 LEs               ; 44 LEs                 ; No         ; |openmips_min_sopc|openmips:openmips0|id:id0|reg2_o[16]        ;
; 8:1                ; 10 bits   ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |openmips_min_sopc|openmips:openmips0|id:id0|reg2_o[9]         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |openmips_min_sopc|openmips:openmips0|div:div0|state           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |openmips_min_sopc|openmips:openmips0|div:div0|state           ;
; 67:1               ; 8 bits    ; 352 LEs       ; 24 LEs               ; 328 LEs                ; No         ; |openmips_min_sopc|openmips:openmips0|mem:mem0|wdata_o[13]     ;
; 36:1               ; 2 bits    ; 48 LEs        ; 6 LEs                ; 42 LEs                 ; No         ; |openmips_min_sopc|openmips:openmips0|id:id0|imm[0]            ;
; 259:1              ; 7 bits    ; 1204 LEs      ; 28 LEs               ; 1176 LEs               ; No         ; |openmips_min_sopc|openmips:openmips0|mem:mem0|wdata_o[3]      ;
; 132:1              ; 4 bits    ; 352 LEs       ; 24 LEs               ; 328 LEs                ; No         ; |openmips_min_sopc|data_ram:data_ram0|data_mem3                ;
; 15:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |openmips_min_sopc|openmips:openmips0|csr:csr0|Selector6       ;
; 272:1              ; 16 bits   ; 2896 LEs      ; 160 LEs              ; 2736 LEs               ; No         ; |openmips_min_sopc|openmips:openmips0|ex:ex0|Mux9              ;
; 273:1              ; 8 bits    ; 1456 LEs      ; 96 LEs               ; 1360 LEs               ; No         ; |openmips_min_sopc|openmips:openmips0|ex:ex0|Mux23             ;
; 274:1              ; 4 bits    ; 728 LEs       ; 48 LEs               ; 680 LEs                ; No         ; |openmips_min_sopc|openmips:openmips0|ex:ex0|Mux24             ;
; 275:1              ; 2 bits    ; 366 LEs       ; 24 LEs               ; 342 LEs                ; No         ; |openmips_min_sopc|openmips:openmips0|ex:ex0|Mux28             ;
; 276:1              ; 2 bits    ; 368 LEs       ; 28 LEs               ; 340 LEs                ; No         ; |openmips_min_sopc|openmips:openmips0|ex:ex0|Mux31             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "openmips:openmips0|div:div0" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; annul_i ; Input ; Info     ; Stuck at GND               ;
+---------+-------+----------+----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:50     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue Apr 26 19:43:01 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off csr -c csr
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: D:/Github/OpenRSIC-V/rsic/8_csr/regfile.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pc_reg.v
    Info (12023): Found entity 1: pc_reg File: D:/Github/OpenRSIC-V/rsic/8_csr/pc_reg.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file openmips_min_sopc_tb.v
    Info (12023): Found entity 1: openmips_min_sopc_tb File: D:/Github/OpenRSIC-V/rsic/8_csr/openmips_min_sopc_tb.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file openmips_min_sopc.v
    Info (12023): Found entity 1: openmips_min_sopc File: D:/Github/OpenRSIC-V/rsic/8_csr/openmips_min_sopc.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file openmips.v
    Info (12023): Found entity 1: openmips File: D:/Github/OpenRSIC-V/rsic/8_csr/openmips.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mem_wb.v
    Info (12023): Found entity 1: mem_wb File: D:/Github/OpenRSIC-V/rsic/8_csr/mem_wb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mem.v
    Info (12023): Found entity 1: mem File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file inst_rom.v
    Info (12023): Found entity 1: inst_rom File: D:/Github/OpenRSIC-V/rsic/8_csr/inst_rom.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file if_id.v
    Info (12023): Found entity 1: if_id File: D:/Github/OpenRSIC-V/rsic/8_csr/if_id.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file id_ex.v
    Info (12023): Found entity 1: id_ex File: D:/Github/OpenRSIC-V/rsic/8_csr/id_ex.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file id.v
    Info (12023): Found entity 1: id File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ex_mem.v
    Info (12023): Found entity 1: ex_mem File: D:/Github/OpenRSIC-V/rsic/8_csr/ex_mem.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ex.v
    Info (12023): Found entity 1: ex File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file div.v
    Info (12023): Found entity 1: div File: D:/Github/OpenRSIC-V/rsic/8_csr/div.v Line: 3
Info (12021): Found 0 design units, including 0 entities, in source file defines.v
Info (12021): Found 1 design units, including 1 entities, in source file data_ram.v
    Info (12023): Found entity 1: data_ram File: D:/Github/OpenRSIC-V/rsic/8_csr/data_ram.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ctrl.v
    Info (12023): Found entity 1: ctrl File: D:/Github/OpenRSIC-V/rsic/8_csr/ctrl.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file csr.v
    Info (12023): Found entity 1: csr File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 3
Info (12127): Elaborating entity "openmips_min_sopc" for the top level hierarchy
Info (12128): Elaborating entity "openmips" for hierarchy "openmips:openmips0" File: D:/Github/OpenRSIC-V/rsic/8_csr/openmips_min_sopc.v Line: 40
Info (12128): Elaborating entity "pc_reg" for hierarchy "openmips:openmips0|pc_reg:pc_reg0" File: D:/Github/OpenRSIC-V/rsic/8_csr/openmips.v Line: 124
Info (12128): Elaborating entity "if_id" for hierarchy "openmips:openmips0|if_id:if_id0" File: D:/Github/OpenRSIC-V/rsic/8_csr/openmips.v Line: 137
Info (12128): Elaborating entity "id" for hierarchy "openmips:openmips0|id:id0" File: D:/Github/OpenRSIC-V/rsic/8_csr/openmips.v Line: 181
Warning (10036): Verilog HDL or VHDL warning at id.v(53): object "instvalid" assigned a value but never read File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 53
Warning (10270): Verilog HDL Case Statement warning at id.v(400): incomplete case statement has no default case item File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 400
Warning (10270): Verilog HDL Case Statement warning at id.v(489): incomplete case statement has no default case item File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 489
Warning (10270): Verilog HDL Case Statement warning at id.v(556): incomplete case statement has no default case item File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 556
Warning (10270): Verilog HDL Case Statement warning at id.v(646): incomplete case statement has no default case item File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 646
Warning (10240): Verilog HDL Always Construct warning at id.v(716): inferring latch(es) for variable "reg1_o", which holds its previous value in one or more paths through the always construct File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Warning (10240): Verilog HDL Always Construct warning at id.v(742): inferring latch(es) for variable "reg2_o", which holds its previous value in one or more paths through the always construct File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[0]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[1]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[2]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[3]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[4]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[5]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[6]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[7]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[8]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[9]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[10]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[11]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[12]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[13]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[14]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[15]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[16]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[17]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[18]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[19]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[20]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[21]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[22]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[23]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[24]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[25]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[26]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[27]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[28]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[29]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[30]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg2_o[31]" at id.v(742) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 742
Info (10041): Inferred latch for "reg1_o[0]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[1]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[2]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[3]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[4]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[5]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[6]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[7]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[8]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[9]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[10]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[11]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[12]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[13]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[14]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[15]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[16]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[17]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[18]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[19]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[20]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[21]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[22]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[23]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[24]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[25]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[26]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[27]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[28]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[29]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[30]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (10041): Inferred latch for "reg1_o[31]" at id.v(716) File: D:/Github/OpenRSIC-V/rsic/8_csr/id.v Line: 716
Info (12128): Elaborating entity "regfile" for hierarchy "openmips:openmips0|regfile:regfile1" File: D:/Github/OpenRSIC-V/rsic/8_csr/openmips.v Line: 196
Info (12128): Elaborating entity "id_ex" for hierarchy "openmips:openmips0|id_ex:id_ex0" File: D:/Github/OpenRSIC-V/rsic/8_csr/openmips.v Line: 224
Info (12128): Elaborating entity "ex" for hierarchy "openmips:openmips0|ex:ex0" File: D:/Github/OpenRSIC-V/rsic/8_csr/openmips.v Line: 278
Warning (10036): Verilog HDL or VHDL warning at ex.v(62): object "reg1_i_not" assigned a value but never read File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 62
Warning (10036): Verilog HDL or VHDL warning at ex.v(64): object "ov_sum" assigned a value but never read File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 64
Warning (10240): Verilog HDL Always Construct warning at ex.v(107): inferring latch(es) for variable "logicout", which holds its previous value in one or more paths through the always construct File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Warning (10240): Verilog HDL Always Construct warning at ex.v(107): inferring latch(es) for variable "arithmeticres", which holds its previous value in one or more paths through the always construct File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Warning (10270): Verilog HDL Case Statement warning at ex.v(247): incomplete case statement has no default case item File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 247
Warning (10240): Verilog HDL Always Construct warning at ex.v(238): inferring latch(es) for variable "moveres", which holds its previous value in one or more paths through the always construct File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Warning (10240): Verilog HDL Always Construct warning at ex.v(238): inferring latch(es) for variable "csr_reg_data_o", which holds its previous value in one or more paths through the always construct File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Warning (10240): Verilog HDL Always Construct warning at ex.v(238): inferring latch(es) for variable "csr_reg_read_addr_o", which holds its previous value in one or more paths through the always construct File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Warning (10270): Verilog HDL Case Statement warning at ex.v(297): incomplete case statement has no default case item File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 297
Warning (10270): Verilog HDL Case Statement warning at ex.v(313): incomplete case statement has no default case item File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 313
Warning (10270): Verilog HDL Case Statement warning at ex.v(323): incomplete case statement has no default case item File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 323
Warning (10240): Verilog HDL Always Construct warning at ex.v(293): inferring latch(es) for variable "wdata_o", which holds its previous value in one or more paths through the always construct File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[0]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[1]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[2]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[3]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[4]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[5]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[6]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[7]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[8]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[9]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[10]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[11]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[12]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[13]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[14]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[15]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[16]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[17]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[18]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[19]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[20]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[21]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[22]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[23]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[24]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[25]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[26]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[27]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[28]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[29]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[30]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "wdata_o[31]" at ex.v(293) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 293
Info (10041): Inferred latch for "csr_reg_read_addr_o[0]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_read_addr_o[1]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_read_addr_o[2]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_read_addr_o[3]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_read_addr_o[4]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_read_addr_o[5]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_read_addr_o[6]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_read_addr_o[7]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_read_addr_o[8]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_read_addr_o[9]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_read_addr_o[10]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_read_addr_o[11]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[0]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[1]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[2]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[3]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[4]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[5]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[6]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[7]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[8]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[9]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[10]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[11]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[12]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[13]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[14]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[15]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[16]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[17]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[18]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[19]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[20]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[21]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[22]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[23]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[24]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[25]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[26]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[27]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[28]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[29]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[30]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "csr_reg_data_o[31]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[0]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[1]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[2]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[3]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[4]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[5]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[6]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[7]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[8]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[9]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[10]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[11]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[12]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[13]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[14]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[15]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[16]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[17]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[18]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[19]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[20]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[21]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[22]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[23]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[24]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[25]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[26]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[27]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[28]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[29]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[30]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "moveres[31]" at ex.v(238) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 238
Info (10041): Inferred latch for "arithmeticres[0]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[1]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[2]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[3]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[4]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[5]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[6]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[7]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[8]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[9]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[10]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[11]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[12]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[13]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[14]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[15]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[16]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[17]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[18]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[19]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[20]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[21]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[22]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[23]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[24]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[25]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[26]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[27]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[28]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[29]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[30]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "arithmeticres[31]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[0]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[1]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[2]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[3]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[4]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[5]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[6]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[7]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[8]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[9]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[10]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[11]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[12]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[13]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[14]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[15]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[16]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[17]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[18]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[19]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[20]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[21]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[22]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[23]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[24]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[25]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[26]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[27]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[28]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[29]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[30]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (10041): Inferred latch for "logicout[31]" at ex.v(107) File: D:/Github/OpenRSIC-V/rsic/8_csr/ex.v Line: 107
Info (12128): Elaborating entity "ex_mem" for hierarchy "openmips:openmips0|ex_mem:ex_mem0" File: D:/Github/OpenRSIC-V/rsic/8_csr/openmips.v Line: 312
Info (12128): Elaborating entity "mem" for hierarchy "openmips:openmips0|mem:mem0" File: D:/Github/OpenRSIC-V/rsic/8_csr/openmips.v Line: 349
Warning (10036): Verilog HDL or VHDL warning at mem.v(39): object "zero32" assigned a value but never read File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 39
Warning (10270): Verilog HDL Case Statement warning at mem.v(73): incomplete case statement has no default case item File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 73
Warning (10240): Verilog HDL Always Construct warning at mem.v(47): inferring latch(es) for variable "mem_data_o", which holds its previous value in one or more paths through the always construct File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[0]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[1]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[2]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[3]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[4]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[5]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[6]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[7]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[8]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[9]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[10]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[11]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[12]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[13]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[14]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[15]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[16]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[17]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[18]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[19]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[20]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[21]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[22]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[23]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[24]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[25]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[26]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[27]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[28]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[29]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[30]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (10041): Inferred latch for "mem_data_o[31]" at mem.v(47) File: D:/Github/OpenRSIC-V/rsic/8_csr/mem.v Line: 47
Info (12128): Elaborating entity "mem_wb" for hierarchy "openmips:openmips0|mem_wb:mem_wb0" File: D:/Github/OpenRSIC-V/rsic/8_csr/openmips.v Line: 375
Info (12128): Elaborating entity "ctrl" for hierarchy "openmips:openmips0|ctrl:ctrl0" File: D:/Github/OpenRSIC-V/rsic/8_csr/openmips.v Line: 386
Info (12128): Elaborating entity "div" for hierarchy "openmips:openmips0|div:div0" File: D:/Github/OpenRSIC-V/rsic/8_csr/openmips.v Line: 400
Warning (10230): Verilog HDL assignment warning at div.v(73): truncated value with size 32 to match size of target (6) File: D:/Github/OpenRSIC-V/rsic/8_csr/div.v Line: 73
Info (12128): Elaborating entity "csr" for hierarchy "openmips:openmips0|csr:csr0" File: D:/Github/OpenRSIC-V/rsic/8_csr/openmips.v Line: 420
Warning (10272): Verilog HDL Case Statement warning at csr.v(148): case item expression covers a value already covered by a previous case item File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 148
Warning (10272): Verilog HDL Case Statement warning at csr.v(151): case item expression covers a value already covered by a previous case item File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 151
Warning (10272): Verilog HDL Case Statement warning at csr.v(229): case item expression covers a value already covered by a previous case item File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 229
Warning (10272): Verilog HDL Case Statement warning at csr.v(232): case item expression covers a value already covered by a previous case item File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 232
Warning (10240): Verilog HDL Always Construct warning at csr.v(162): inferring latch(es) for variable "data_o", which holds its previous value in one or more paths through the always construct File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[0]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[1]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[2]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[3]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[4]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[5]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[6]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[7]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[8]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[9]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[10]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[11]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[12]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[13]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[14]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[15]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[16]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[17]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[18]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[19]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[20]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[21]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[22]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[23]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[24]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[25]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[26]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[27]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[28]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[29]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[30]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (10041): Inferred latch for "data_o[31]" at csr.v(162) File: D:/Github/OpenRSIC-V/rsic/8_csr/csr.v Line: 162
Info (12128): Elaborating entity "inst_rom" for hierarchy "inst_rom:inst_rom0" File: D:/Github/OpenRSIC-V/rsic/8_csr/openmips_min_sopc.v Line: 46
Warning (10850): Verilog HDL warning at inst_rom.v(16): number of words (3) in memory file does not match the number of elements in the address range [0:131070] File: D:/Github/OpenRSIC-V/rsic/8_csr/inst_rom.v Line: 16
Warning (10030): Net "inst_mem.data_a" at inst_rom.v(14) has no driver or initial value, using a default initial value '0' File: D:/Github/OpenRSIC-V/rsic/8_csr/inst_rom.v Line: 14
Warning (10030): Net "inst_mem.waddr_a" at inst_rom.v(14) has no driver or initial value, using a default initial value '0' File: D:/Github/OpenRSIC-V/rsic/8_csr/inst_rom.v Line: 14
Warning (10030): Net "inst_mem.we_a" at inst_rom.v(14) has no driver or initial value, using a default initial value '0' File: D:/Github/OpenRSIC-V/rsic/8_csr/inst_rom.v Line: 14
Info (12128): Elaborating entity "data_ram" for hierarchy "data_ram:data_ram0" File: D:/Github/OpenRSIC-V/rsic/8_csr/openmips_min_sopc.v Line: 56
Info (276014): Found 5 instances of uninferred RAM logic
    Info (276007): RAM logic "data_ram:data_ram0|data_mem0" is uninferred due to asynchronous read logic File: D:/Github/OpenRSIC-V/rsic/8_csr/data_ram.v Line: 15
    Info (276007): RAM logic "data_ram:data_ram0|data_mem1" is uninferred due to asynchronous read logic File: D:/Github/OpenRSIC-V/rsic/8_csr/data_ram.v Line: 16
    Info (276007): RAM logic "data_ram:data_ram0|data_mem2" is uninferred due to asynchronous read logic File: D:/Github/OpenRSIC-V/rsic/8_csr/data_ram.v Line: 17
    Info (276007): RAM logic "data_ram:data_ram0|data_mem3" is uninferred due to asynchronous read logic File: D:/Github/OpenRSIC-V/rsic/8_csr/data_ram.v Line: 18
    Info (276007): RAM logic "openmips:openmips0|regfile:regfile1|regs" is uninferred due to asynchronous read logic File: D:/Github/OpenRSIC-V/rsic/8_csr/regfile.v Line: 25
Critical Warning (127005): Memory depth (131072) in the design file differs from memory depth (131071) in the Memory Initialization File "D:/Github/OpenRSIC-V/rsic/8_csr/db/csr.ram0_inst_rom_ca4a952.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Github/OpenRSIC-V/rsic/8_csr/db/csr.ram0_inst_rom_ca4a952.hdl.mif" contains "don't care" values -- overwriting them with 0s
Error (276003): Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Info (144001): Generated suppressed messages file D:/Github/OpenRSIC-V/rsic/8_csr/output_files/csr.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 35 warnings
    Error: Peak virtual memory: 4822 megabytes
    Error: Processing ended: Tue Apr 26 19:44:05 2022
    Error: Elapsed time: 00:01:04
    Error: Total CPU time (on all processors): 00:01:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Github/OpenRSIC-V/rsic/8_csr/output_files/csr.map.smsg.


