// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module master_fix_dense1_fix_Pipeline_Dense1_Loop212 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_0_address0,
        m_0_ce0,
        m_0_q0,
        m_0_address1,
        m_0_ce1,
        m_0_q1,
        num_V_800_out,
        num_V_800_out_ap_vld,
        grp_fu_1868_p_din0,
        grp_fu_1868_p_din1,
        grp_fu_1868_p_dout0,
        grp_fu_1868_p_ce,
        grp_fu_1876_p_din0,
        grp_fu_1876_p_din1,
        grp_fu_1876_p_dout0,
        grp_fu_1876_p_ce,
        grp_fu_1896_p_din0,
        grp_fu_1896_p_din1,
        grp_fu_1896_p_dout0,
        grp_fu_1896_p_ce,
        grp_fu_1904_p_din0,
        grp_fu_1904_p_din1,
        grp_fu_1904_p_dout0,
        grp_fu_1904_p_ce,
        grp_fu_1880_p_din0,
        grp_fu_1880_p_din1,
        grp_fu_1880_p_dout0,
        grp_fu_1880_p_ce,
        grp_fu_1884_p_din0,
        grp_fu_1884_p_din1,
        grp_fu_1884_p_dout0,
        grp_fu_1884_p_ce,
        grp_fu_1912_p_din0,
        grp_fu_1912_p_din1,
        grp_fu_1912_p_dout0,
        grp_fu_1912_p_ce,
        grp_fu_1872_p_din0,
        grp_fu_1872_p_din1,
        grp_fu_1872_p_dout0,
        grp_fu_1872_p_ce,
        grp_fu_1980_p_din0,
        grp_fu_1980_p_din1,
        grp_fu_1980_p_dout0,
        grp_fu_1980_p_ce,
        grp_fu_1888_p_din0,
        grp_fu_1888_p_din1,
        grp_fu_1888_p_dout0,
        grp_fu_1888_p_ce,
        grp_fu_1916_p_din0,
        grp_fu_1916_p_din1,
        grp_fu_1916_p_dout0,
        grp_fu_1916_p_ce,
        grp_fu_1968_p_din0,
        grp_fu_1968_p_din1,
        grp_fu_1968_p_dout0,
        grp_fu_1968_p_ce,
        grp_fu_1972_p_din0,
        grp_fu_1972_p_din1,
        grp_fu_1972_p_dout0,
        grp_fu_1972_p_ce,
        grp_fu_1984_p_din0,
        grp_fu_1984_p_din1,
        grp_fu_1984_p_dout0,
        grp_fu_1984_p_ce,
        grp_fu_1996_p_din0,
        grp_fu_1996_p_din1,
        grp_fu_1996_p_dout0,
        grp_fu_1996_p_ce,
        grp_fu_1976_p_din0,
        grp_fu_1976_p_din1,
        grp_fu_1976_p_dout0,
        grp_fu_1976_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 15'd1;
parameter    ap_ST_fsm_pp0_stage1 = 15'd2;
parameter    ap_ST_fsm_pp0_stage2 = 15'd4;
parameter    ap_ST_fsm_pp0_stage3 = 15'd8;
parameter    ap_ST_fsm_pp0_stage4 = 15'd16;
parameter    ap_ST_fsm_pp0_stage5 = 15'd32;
parameter    ap_ST_fsm_pp0_stage6 = 15'd64;
parameter    ap_ST_fsm_pp0_stage7 = 15'd128;
parameter    ap_ST_fsm_pp0_stage8 = 15'd256;
parameter    ap_ST_fsm_pp0_stage9 = 15'd512;
parameter    ap_ST_fsm_pp0_stage10 = 15'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 15'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 15'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 15'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] m_0_address0;
output   m_0_ce0;
input  [34:0] m_0_q0;
output  [7:0] m_0_address1;
output   m_0_ce1;
input  [34:0] m_0_q1;
output  [35:0] num_V_800_out;
output   num_V_800_out_ap_vld;
output  [19:0] grp_fu_1868_p_din0;
output  [34:0] grp_fu_1868_p_din1;
input  [53:0] grp_fu_1868_p_dout0;
output   grp_fu_1868_p_ce;
output  [18:0] grp_fu_1876_p_din0;
output  [34:0] grp_fu_1876_p_din1;
input  [53:0] grp_fu_1876_p_dout0;
output   grp_fu_1876_p_ce;
output  [19:0] grp_fu_1896_p_din0;
output  [34:0] grp_fu_1896_p_din1;
input  [54:0] grp_fu_1896_p_dout0;
output   grp_fu_1896_p_ce;
output  [19:0] grp_fu_1904_p_din0;
output  [34:0] grp_fu_1904_p_din1;
input  [54:0] grp_fu_1904_p_dout0;
output   grp_fu_1904_p_ce;
output  [18:0] grp_fu_1880_p_din0;
output  [34:0] grp_fu_1880_p_din1;
input  [53:0] grp_fu_1880_p_dout0;
output   grp_fu_1880_p_ce;
output  [18:0] grp_fu_1884_p_din0;
output  [34:0] grp_fu_1884_p_din1;
input  [53:0] grp_fu_1884_p_dout0;
output   grp_fu_1884_p_ce;
output  [19:0] grp_fu_1912_p_din0;
output  [34:0] grp_fu_1912_p_din1;
input  [54:0] grp_fu_1912_p_dout0;
output   grp_fu_1912_p_ce;
output  [17:0] grp_fu_1872_p_din0;
output  [34:0] grp_fu_1872_p_din1;
input  [52:0] grp_fu_1872_p_dout0;
output   grp_fu_1872_p_ce;
output  [19:0] grp_fu_1980_p_din0;
output  [34:0] grp_fu_1980_p_din1;
input  [54:0] grp_fu_1980_p_dout0;
output   grp_fu_1980_p_ce;
output  [18:0] grp_fu_1888_p_din0;
output  [34:0] grp_fu_1888_p_din1;
input  [53:0] grp_fu_1888_p_dout0;
output   grp_fu_1888_p_ce;
output  [18:0] grp_fu_1916_p_din0;
output  [34:0] grp_fu_1916_p_din1;
input  [53:0] grp_fu_1916_p_dout0;
output   grp_fu_1916_p_ce;
output  [16:0] grp_fu_1968_p_din0;
output  [34:0] grp_fu_1968_p_din1;
input  [51:0] grp_fu_1968_p_dout0;
output   grp_fu_1968_p_ce;
output  [18:0] grp_fu_1972_p_din0;
output  [34:0] grp_fu_1972_p_din1;
input  [53:0] grp_fu_1972_p_dout0;
output   grp_fu_1972_p_ce;
output  [19:0] grp_fu_1984_p_din0;
output  [34:0] grp_fu_1984_p_din1;
input  [54:0] grp_fu_1984_p_dout0;
output   grp_fu_1984_p_ce;
output  [19:0] grp_fu_1996_p_din0;
output  [34:0] grp_fu_1996_p_din1;
input  [54:0] grp_fu_1996_p_dout0;
output   grp_fu_1996_p_ce;
output  [16:0] grp_fu_1976_p_din0;
output  [34:0] grp_fu_1976_p_din1;
input  [51:0] grp_fu_1976_p_dout0;
output   grp_fu_1976_p_ce;

reg ap_idle;
reg[7:0] m_0_address0;
reg m_0_ce0;
reg[7:0] m_0_address1;
reg m_0_ce1;
reg num_V_800_out_ap_vld;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state20_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_subdone;
reg   [0:0] icmp_ln285_reg_2121;
reg    ap_condition_exit_pp0_iter0_stage4;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_subdone;
wire   [3:0] firstDense_f_V_8_0_address0;
reg    firstDense_f_V_8_0_ce0;
wire   [18:0] firstDense_f_V_8_0_q0;
wire   [3:0] firstDense_f_V_8_1_address0;
reg    firstDense_f_V_8_1_ce0;
wire   [18:0] firstDense_f_V_8_1_q0;
wire   [3:0] firstDense_f_V_8_2_address0;
reg    firstDense_f_V_8_2_ce0;
wire   [19:0] firstDense_f_V_8_2_q0;
wire   [3:0] firstDense_f_V_8_3_address0;
reg    firstDense_f_V_8_3_ce0;
wire   [19:0] firstDense_f_V_8_3_q0;
wire   [3:0] firstDense_f_V_8_4_address0;
reg    firstDense_f_V_8_4_ce0;
wire   [18:0] firstDense_f_V_8_4_q0;
wire   [3:0] firstDense_f_V_8_5_address0;
reg    firstDense_f_V_8_5_ce0;
wire   [18:0] firstDense_f_V_8_5_q0;
wire   [3:0] firstDense_f_V_8_6_address0;
reg    firstDense_f_V_8_6_ce0;
wire   [19:0] firstDense_f_V_8_6_q0;
wire   [3:0] firstDense_f_V_8_7_address0;
reg    firstDense_f_V_8_7_ce0;
wire   [17:0] firstDense_f_V_8_7_q0;
wire   [3:0] firstDense_f_V_8_8_address0;
reg    firstDense_f_V_8_8_ce0;
wire   [19:0] firstDense_f_V_8_8_q0;
wire   [3:0] firstDense_f_V_8_9_address0;
reg    firstDense_f_V_8_9_ce0;
wire   [18:0] firstDense_f_V_8_9_q0;
wire   [3:0] firstDense_f_V_8_10_address0;
reg    firstDense_f_V_8_10_ce0;
wire   [18:0] firstDense_f_V_8_10_q0;
wire   [3:0] firstDense_f_V_8_11_address0;
reg    firstDense_f_V_8_11_ce0;
wire   [16:0] firstDense_f_V_8_11_q0;
wire   [3:0] firstDense_f_V_8_12_address0;
reg    firstDense_f_V_8_12_ce0;
wire   [18:0] firstDense_f_V_8_12_q0;
wire   [3:0] firstDense_f_V_8_13_address0;
reg    firstDense_f_V_8_13_ce0;
wire   [19:0] firstDense_f_V_8_13_q0;
wire   [3:0] firstDense_f_V_8_14_address0;
reg    firstDense_f_V_8_14_ce0;
wire   [19:0] firstDense_f_V_8_14_q0;
wire   [3:0] firstDense_f_V_8_15_address0;
reg    firstDense_f_V_8_15_ce0;
wire   [16:0] firstDense_f_V_8_15_q0;
reg   [34:0] reg_484;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state17_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state18_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state19_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
reg   [34:0] reg_488;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state16_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln285_fu_505_p2;
wire   [7:0] tmp_155_fu_537_p3;
reg   [7:0] tmp_155_reg_2125;
reg   [18:0] aux2_V_reg_2243;
reg   [18:0] aux2_V_183_reg_2248;
reg   [19:0] aux2_V_184_reg_2253;
reg   [19:0] aux2_V_185_reg_2258;
reg   [18:0] aux2_V_186_reg_2263;
reg   [18:0] aux2_V_187_reg_2268;
reg   [19:0] aux2_V_188_reg_2273;
reg   [17:0] aux2_V_189_reg_2278;
reg   [19:0] aux2_V_190_reg_2283;
reg   [18:0] aux2_V_191_reg_2288;
reg   [18:0] aux2_V_192_reg_2293;
reg   [16:0] aux2_V_193_reg_2298;
reg   [18:0] aux2_V_194_reg_2303;
reg   [19:0] aux2_V_195_reg_2308;
reg   [19:0] aux2_V_196_reg_2313;
reg   [16:0] aux2_V_197_reg_2318;
wire   [53:0] zext_ln1168_129_fu_626_p1;
wire  signed [53:0] sext_ln1171_141_fu_630_p1;
wire   [53:0] zext_ln1168_130_fu_639_p1;
wire  signed [53:0] sext_ln1171_142_fu_643_p1;
reg  signed [53:0] r_V_reg_2363;
wire   [17:0] trunc_ln727_fu_680_p1;
reg   [17:0] trunc_ln727_reg_2369;
reg  signed [53:0] r_V_584_reg_2374;
wire   [17:0] trunc_ln727_194_fu_684_p1;
reg   [17:0] trunc_ln727_194_reg_2380;
wire   [54:0] zext_ln1168_131_fu_688_p1;
wire  signed [54:0] sext_ln1171_143_fu_692_p1;
wire   [54:0] zext_ln1168_132_fu_701_p1;
wire  signed [54:0] sext_ln1171_144_fu_705_p1;
wire   [35:0] num_V_374_fu_808_p2;
reg   [35:0] num_V_374_reg_2415;
wire   [0:0] r_183_fu_814_p2;
reg   [0:0] r_183_reg_2420;
reg   [54:0] r_V_585_reg_2425;
wire   [17:0] trunc_ln727_195_fu_819_p1;
reg   [17:0] trunc_ln727_195_reg_2430;
reg   [54:0] r_V_586_reg_2435;
wire   [17:0] trunc_ln727_196_fu_823_p1;
reg   [17:0] trunc_ln727_196_reg_2440;
wire   [53:0] zext_ln1168_133_fu_827_p1;
wire  signed [53:0] sext_ln1171_145_fu_831_p1;
wire   [53:0] zext_ln1168_134_fu_840_p1;
wire  signed [53:0] sext_ln1171_146_fu_844_p1;
wire   [35:0] num_V_376_fu_937_p2;
reg   [35:0] num_V_376_reg_2475;
wire   [0:0] r_184_fu_943_p2;
reg   [0:0] r_184_reg_2480;
wire   [0:0] r_185_fu_948_p2;
reg   [0:0] r_185_reg_2485;
reg  signed [53:0] r_V_587_reg_2490;
wire   [17:0] trunc_ln727_197_fu_953_p1;
reg   [17:0] trunc_ln727_197_reg_2496;
reg  signed [53:0] r_V_588_reg_2501;
wire   [17:0] trunc_ln727_198_fu_957_p1;
reg   [17:0] trunc_ln727_198_reg_2507;
wire   [54:0] zext_ln1168_135_fu_961_p1;
wire  signed [54:0] sext_ln1171_147_fu_965_p1;
wire   [52:0] zext_ln1168_136_fu_974_p1;
wire  signed [52:0] sext_ln1171_148_fu_978_p1;
wire   [35:0] num_V_378_fu_1068_p2;
reg   [35:0] num_V_378_reg_2542;
wire   [0:0] r_186_fu_1074_p2;
reg   [0:0] r_186_reg_2547;
wire   [0:0] r_187_fu_1079_p2;
reg   [0:0] r_187_reg_2552;
reg   [54:0] r_V_589_reg_2557;
wire   [17:0] trunc_ln727_199_fu_1084_p1;
reg   [17:0] trunc_ln727_199_reg_2562;
reg  signed [52:0] r_V_590_reg_2567;
wire   [17:0] trunc_ln727_200_fu_1088_p1;
reg   [17:0] trunc_ln727_200_reg_2573;
wire   [54:0] zext_ln1168_137_fu_1092_p1;
wire  signed [54:0] sext_ln1171_149_fu_1096_p1;
wire   [53:0] zext_ln1168_138_fu_1105_p1;
wire  signed [53:0] sext_ln1171_150_fu_1109_p1;
wire   [35:0] num_V_380_fu_1199_p2;
reg   [35:0] num_V_380_reg_2608;
wire   [0:0] r_188_fu_1205_p2;
reg   [0:0] r_188_reg_2613;
wire   [0:0] r_189_fu_1210_p2;
reg   [0:0] r_189_reg_2618;
reg   [54:0] r_V_591_reg_2623;
wire   [17:0] trunc_ln727_201_fu_1215_p1;
reg   [17:0] trunc_ln727_201_reg_2628;
reg  signed [53:0] r_V_592_reg_2633;
wire   [17:0] trunc_ln727_202_fu_1219_p1;
reg   [17:0] trunc_ln727_202_reg_2639;
wire   [53:0] zext_ln1168_139_fu_1223_p1;
wire  signed [53:0] sext_ln1171_151_fu_1227_p1;
wire   [51:0] zext_ln1168_140_fu_1236_p1;
wire  signed [51:0] sext_ln1171_152_fu_1240_p1;
wire   [35:0] num_V_382_fu_1305_p2;
reg   [35:0] num_V_382_reg_2664;
wire   [0:0] r_190_fu_1311_p2;
reg   [0:0] r_190_reg_2669;
wire   [0:0] r_191_fu_1316_p2;
reg   [0:0] r_191_reg_2674;
reg  signed [53:0] r_V_593_reg_2679;
wire   [17:0] trunc_ln727_203_fu_1321_p1;
reg   [17:0] trunc_ln727_203_reg_2685;
reg  signed [51:0] r_V_594_reg_2690;
wire   [17:0] trunc_ln727_204_fu_1325_p1;
reg   [17:0] trunc_ln727_204_reg_2696;
wire   [53:0] zext_ln1168_141_fu_1329_p1;
wire  signed [53:0] sext_ln1171_153_fu_1333_p1;
wire   [54:0] zext_ln1168_142_fu_1342_p1;
wire  signed [54:0] sext_ln1171_154_fu_1346_p1;
wire   [35:0] num_V_384_fu_1411_p2;
reg   [35:0] num_V_384_reg_2721;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire   [0:0] r_192_fu_1417_p2;
reg   [0:0] r_192_reg_2726;
wire   [0:0] r_193_fu_1422_p2;
reg   [0:0] r_193_reg_2731;
reg  signed [53:0] r_V_595_reg_2736;
wire   [17:0] trunc_ln727_205_fu_1427_p1;
reg   [17:0] trunc_ln727_205_reg_2742;
reg   [54:0] r_V_596_reg_2747;
wire   [17:0] trunc_ln727_206_fu_1431_p1;
reg   [17:0] trunc_ln727_206_reg_2752;
wire   [54:0] zext_ln1168_143_fu_1435_p1;
wire  signed [54:0] sext_ln1171_155_fu_1439_p1;
wire   [51:0] zext_ln1168_144_fu_1448_p1;
wire  signed [51:0] sext_ln1171_156_fu_1452_p1;
wire   [35:0] num_V_386_fu_1514_p2;
reg   [35:0] num_V_386_reg_2777;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire   [0:0] r_194_fu_1520_p2;
reg   [0:0] r_194_reg_2782;
wire   [0:0] r_195_fu_1525_p2;
reg   [0:0] r_195_reg_2787;
reg   [54:0] r_V_597_reg_2792;
wire   [17:0] trunc_ln727_207_fu_1530_p1;
reg   [17:0] trunc_ln727_207_reg_2797;
reg  signed [51:0] r_V_598_reg_2802;
wire   [17:0] trunc_ln727_208_fu_1534_p1;
reg   [17:0] trunc_ln727_208_reg_2808;
wire   [35:0] num_V_388_fu_1594_p2;
reg   [35:0] num_V_388_reg_2813;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire   [0:0] r_196_fu_1600_p2;
reg   [0:0] r_196_reg_2818;
wire   [0:0] r_197_fu_1605_p2;
reg   [0:0] r_197_reg_2823;
wire   [35:0] num_V_390_fu_1663_p2;
reg   [35:0] num_V_390_reg_2828;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire   [35:0] num_V_392_fu_1725_p2;
reg   [35:0] num_V_392_reg_2833;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire   [35:0] num_V_394_fu_1787_p2;
reg   [35:0] num_V_394_reg_2838;
wire    ap_block_pp0_stage14_11001;
wire   [35:0] num_V_396_fu_1849_p2;
reg   [35:0] num_V_396_reg_2843;
wire   [35:0] num_V_398_fu_1911_p2;
reg   [35:0] num_V_398_reg_2848;
wire   [35:0] num_V_400_fu_1970_p2;
reg   [35:0] num_V_400_reg_2853;
wire   [35:0] num_V_402_fu_2029_p2;
reg   [35:0] num_V_402_reg_2858;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln289_fu_545_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] tmp_156_fu_556_p3;
wire   [63:0] i_12_cast_fu_517_p1;
wire   [63:0] tmp_157_fu_575_p3;
wire    ap_block_pp0_stage1;
wire   [63:0] tmp_158_fu_589_p3;
wire   [63:0] tmp_159_fu_603_p3;
wire    ap_block_pp0_stage2;
wire   [63:0] tmp_160_fu_617_p3;
wire   [63:0] tmp_161_fu_657_p3;
wire    ap_block_pp0_stage3;
wire   [63:0] tmp_162_fu_671_p3;
wire   [63:0] tmp_163_fu_722_p3;
wire    ap_block_pp0_stage4;
wire   [63:0] tmp_164_fu_736_p3;
wire   [63:0] tmp_165_fu_858_p3;
wire    ap_block_pp0_stage5;
wire   [63:0] tmp_166_fu_872_p3;
wire   [63:0] tmp_167_fu_992_p3;
wire    ap_block_pp0_stage6;
wire   [63:0] tmp_168_fu_1006_p3;
wire   [63:0] tmp_169_fu_1123_p3;
wire    ap_block_pp0_stage7;
wire   [63:0] tmp_170_fu_1137_p3;
reg   [35:0] lhs_fu_124;
wire   [35:0] num_V_fu_2091_p2;
reg   [35:0] ap_sig_allocacmp_lhs_load_13;
wire    ap_loop_init;
reg   [3:0] i_12_fu_128;
reg   [3:0] ap_sig_allocacmp_i;
wire   [3:0] add_ln285_fu_511_p2;
wire    ap_block_pp0_stage4_01001;
wire   [7:0] or_ln289_120_fu_550_p2;
wire   [7:0] or_ln289_121_fu_570_p2;
wire   [7:0] or_ln289_122_fu_584_p2;
wire   [7:0] or_ln289_123_fu_598_p2;
wire   [7:0] or_ln289_124_fu_612_p2;
wire   [7:0] or_ln289_125_fu_652_p2;
wire   [7:0] or_ln289_126_fu_666_p2;
wire   [7:0] or_ln289_127_fu_717_p2;
wire   [7:0] or_ln289_128_fu_731_p2;
wire   [54:0] lhs_374_fu_745_p3;
wire  signed [54:0] sext_ln1245_100_fu_753_p1;
wire   [54:0] ret_V_fu_756_p2;
wire   [0:0] p_Result_s_fu_772_p3;
wire   [0:0] r_fu_787_p2;
wire   [0:0] or_ln412_128_fu_792_p2;
wire   [0:0] p_Result_591_fu_780_p3;
wire   [0:0] and_ln412_143_fu_798_p2;
wire   [35:0] num_V_373_fu_762_p4;
wire   [35:0] zext_ln415_128_fu_804_p1;
wire   [7:0] or_ln289_129_fu_853_p2;
wire   [7:0] or_ln289_130_fu_867_p2;
wire   [54:0] lhs_376_fu_881_p3;
wire  signed [54:0] sext_ln1245_101_fu_888_p1;
wire   [54:0] ret_V_181_fu_891_p2;
wire   [0:0] p_Result_562_fu_907_p3;
wire   [0:0] or_ln412_129_fu_922_p2;
wire   [0:0] p_Result_592_fu_915_p3;
wire   [0:0] and_ln412_144_fu_927_p2;
wire   [35:0] num_V_375_fu_897_p4;
wire   [35:0] zext_ln415_129_fu_933_p1;
wire   [7:0] or_ln289_131_fu_987_p2;
wire   [7:0] or_ln289_132_fu_1001_p2;
wire   [54:0] lhs_378_fu_1015_p3;
wire   [54:0] ret_V_182_fu_1022_p2;
wire   [0:0] p_Result_564_fu_1037_p3;
wire   [0:0] or_ln412_130_fu_1053_p2;
wire   [0:0] p_Result_593_fu_1045_p3;
wire   [0:0] and_ln412_145_fu_1058_p2;
wire   [35:0] num_V_377_fu_1027_p4;
wire   [35:0] zext_ln415_130_fu_1064_p1;
wire   [7:0] or_ln289_133_fu_1118_p2;
wire   [7:0] or_ln289_134_fu_1132_p2;
wire   [54:0] lhs_380_fu_1146_p3;
wire   [54:0] ret_V_183_fu_1153_p2;
wire   [0:0] p_Result_566_fu_1168_p3;
wire   [0:0] or_ln412_131_fu_1184_p2;
wire   [0:0] p_Result_594_fu_1176_p3;
wire   [0:0] and_ln412_146_fu_1189_p2;
wire   [35:0] num_V_379_fu_1158_p4;
wire   [35:0] zext_ln415_131_fu_1195_p1;
wire    ap_block_pp0_stage8;
wire   [54:0] lhs_382_fu_1249_p3;
wire  signed [54:0] sext_ln1245_102_fu_1256_p1;
wire   [54:0] ret_V_184_fu_1259_p2;
wire   [0:0] p_Result_568_fu_1275_p3;
wire   [0:0] or_ln412_132_fu_1290_p2;
wire   [0:0] p_Result_595_fu_1283_p3;
wire   [0:0] and_ln412_147_fu_1295_p2;
wire   [35:0] num_V_381_fu_1265_p4;
wire   [35:0] zext_ln415_132_fu_1301_p1;
wire    ap_block_pp0_stage9;
wire   [54:0] lhs_384_fu_1355_p3;
wire  signed [54:0] sext_ln1245_103_fu_1362_p1;
wire   [54:0] ret_V_185_fu_1365_p2;
wire   [0:0] p_Result_570_fu_1381_p3;
wire   [0:0] or_ln412_133_fu_1396_p2;
wire   [0:0] p_Result_596_fu_1389_p3;
wire   [0:0] and_ln412_148_fu_1401_p2;
wire   [35:0] num_V_383_fu_1371_p4;
wire   [35:0] zext_ln415_133_fu_1407_p1;
wire    ap_block_pp0_stage10;
wire   [54:0] lhs_386_fu_1461_p3;
wire   [54:0] ret_V_186_fu_1468_p2;
wire   [0:0] p_Result_572_fu_1483_p3;
wire   [0:0] or_ln412_134_fu_1499_p2;
wire   [0:0] p_Result_597_fu_1491_p3;
wire   [0:0] and_ln412_149_fu_1504_p2;
wire   [35:0] num_V_385_fu_1473_p4;
wire   [35:0] zext_ln415_134_fu_1510_p1;
wire    ap_block_pp0_stage11;
wire   [54:0] lhs_388_fu_1538_p3;
wire  signed [54:0] sext_ln1245_104_fu_1545_p1;
wire   [54:0] ret_V_187_fu_1548_p2;
wire   [0:0] p_Result_574_fu_1564_p3;
wire   [0:0] or_ln412_135_fu_1579_p2;
wire   [0:0] p_Result_598_fu_1572_p3;
wire   [0:0] and_ln412_150_fu_1584_p2;
wire   [35:0] num_V_387_fu_1554_p4;
wire   [35:0] zext_ln415_135_fu_1590_p1;
wire    ap_block_pp0_stage12;
wire   [54:0] lhs_390_fu_1610_p3;
wire   [54:0] ret_V_188_fu_1617_p2;
wire   [0:0] p_Result_576_fu_1632_p3;
wire   [0:0] or_ln412_136_fu_1648_p2;
wire   [0:0] p_Result_599_fu_1640_p3;
wire   [0:0] and_ln412_151_fu_1653_p2;
wire   [35:0] num_V_389_fu_1622_p4;
wire   [35:0] zext_ln415_136_fu_1659_p1;
wire    ap_block_pp0_stage13;
wire   [54:0] lhs_392_fu_1669_p3;
wire  signed [54:0] sext_ln1245_105_fu_1676_p1;
wire   [54:0] ret_V_189_fu_1679_p2;
wire   [0:0] p_Result_578_fu_1695_p3;
wire   [0:0] or_ln412_137_fu_1710_p2;
wire   [0:0] p_Result_600_fu_1703_p3;
wire   [0:0] and_ln412_152_fu_1715_p2;
wire   [35:0] num_V_391_fu_1685_p4;
wire   [35:0] zext_ln415_137_fu_1721_p1;
wire    ap_block_pp0_stage14;
wire   [54:0] lhs_394_fu_1731_p3;
wire  signed [54:0] sext_ln1245_106_fu_1738_p1;
wire   [54:0] ret_V_190_fu_1741_p2;
wire   [0:0] p_Result_580_fu_1757_p3;
wire   [0:0] or_ln412_138_fu_1772_p2;
wire   [0:0] p_Result_601_fu_1765_p3;
wire   [0:0] and_ln412_153_fu_1777_p2;
wire   [35:0] num_V_393_fu_1747_p4;
wire   [35:0] zext_ln415_138_fu_1783_p1;
wire   [54:0] lhs_396_fu_1793_p3;
wire  signed [54:0] sext_ln1245_107_fu_1800_p1;
wire   [54:0] ret_V_191_fu_1803_p2;
wire   [0:0] p_Result_582_fu_1819_p3;
wire   [0:0] or_ln412_139_fu_1834_p2;
wire   [0:0] p_Result_602_fu_1827_p3;
wire   [0:0] and_ln412_154_fu_1839_p2;
wire   [35:0] num_V_395_fu_1809_p4;
wire   [35:0] zext_ln415_139_fu_1845_p1;
wire   [54:0] lhs_398_fu_1855_p3;
wire  signed [54:0] sext_ln1245_108_fu_1862_p1;
wire   [54:0] ret_V_192_fu_1865_p2;
wire   [0:0] p_Result_584_fu_1881_p3;
wire   [0:0] or_ln412_140_fu_1896_p2;
wire   [0:0] p_Result_603_fu_1889_p3;
wire   [0:0] and_ln412_155_fu_1901_p2;
wire   [35:0] num_V_397_fu_1871_p4;
wire   [35:0] zext_ln415_140_fu_1907_p1;
wire   [54:0] lhs_400_fu_1917_p3;
wire   [54:0] ret_V_193_fu_1924_p2;
wire   [0:0] p_Result_586_fu_1939_p3;
wire   [0:0] or_ln412_141_fu_1955_p2;
wire   [0:0] p_Result_604_fu_1947_p3;
wire   [0:0] and_ln412_156_fu_1960_p2;
wire   [35:0] num_V_399_fu_1929_p4;
wire   [35:0] zext_ln415_141_fu_1966_p1;
wire   [54:0] lhs_402_fu_1976_p3;
wire   [54:0] ret_V_194_fu_1983_p2;
wire   [0:0] p_Result_588_fu_1998_p3;
wire   [0:0] or_ln412_142_fu_2014_p2;
wire   [0:0] p_Result_605_fu_2006_p3;
wire   [0:0] and_ln412_157_fu_2019_p2;
wire   [35:0] num_V_401_fu_1988_p4;
wire   [35:0] zext_ln415_142_fu_2025_p1;
wire   [54:0] lhs_404_fu_2035_p3;
wire  signed [54:0] sext_ln1245_109_fu_2042_p1;
wire   [54:0] ret_V_195_fu_2045_p2;
wire   [0:0] p_Result_590_fu_2061_p3;
wire   [0:0] or_ln412_143_fu_2076_p2;
wire   [0:0] p_Result_606_fu_2069_p3;
wire   [0:0] and_ln412_158_fu_2081_p2;
wire   [35:0] num_V_403_fu_2051_p4;
wire   [35:0] zext_ln415_143_fu_2087_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [14:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

master_fix_dense1_fix_Pipeline_Dense1_Loop212_firstDense_f_V_8_0 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_8_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_8_0_address0),
    .ce0(firstDense_f_V_8_0_ce0),
    .q0(firstDense_f_V_8_0_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop212_firstDense_f_V_8_1 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_8_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_8_1_address0),
    .ce0(firstDense_f_V_8_1_ce0),
    .q0(firstDense_f_V_8_1_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop212_firstDense_f_V_8_2 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_8_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_8_2_address0),
    .ce0(firstDense_f_V_8_2_ce0),
    .q0(firstDense_f_V_8_2_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop212_firstDense_f_V_8_3 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_8_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_8_3_address0),
    .ce0(firstDense_f_V_8_3_ce0),
    .q0(firstDense_f_V_8_3_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop212_firstDense_f_V_8_4 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_8_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_8_4_address0),
    .ce0(firstDense_f_V_8_4_ce0),
    .q0(firstDense_f_V_8_4_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop212_firstDense_f_V_8_5 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_8_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_8_5_address0),
    .ce0(firstDense_f_V_8_5_ce0),
    .q0(firstDense_f_V_8_5_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop212_firstDense_f_V_8_6 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_8_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_8_6_address0),
    .ce0(firstDense_f_V_8_6_ce0),
    .q0(firstDense_f_V_8_6_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop212_firstDense_f_V_8_7 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_8_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_8_7_address0),
    .ce0(firstDense_f_V_8_7_ce0),
    .q0(firstDense_f_V_8_7_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop212_firstDense_f_V_8_8 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_8_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_8_8_address0),
    .ce0(firstDense_f_V_8_8_ce0),
    .q0(firstDense_f_V_8_8_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop212_firstDense_f_V_8_9 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_8_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_8_9_address0),
    .ce0(firstDense_f_V_8_9_ce0),
    .q0(firstDense_f_V_8_9_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop212_firstDense_f_V_8_10 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_8_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_8_10_address0),
    .ce0(firstDense_f_V_8_10_ce0),
    .q0(firstDense_f_V_8_10_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop212_firstDense_f_V_8_11 #(
    .DataWidth( 17 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_8_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_8_11_address0),
    .ce0(firstDense_f_V_8_11_ce0),
    .q0(firstDense_f_V_8_11_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop212_firstDense_f_V_8_12 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_8_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_8_12_address0),
    .ce0(firstDense_f_V_8_12_ce0),
    .q0(firstDense_f_V_8_12_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop212_firstDense_f_V_8_13 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_8_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_8_13_address0),
    .ce0(firstDense_f_V_8_13_ce0),
    .q0(firstDense_f_V_8_13_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop212_firstDense_f_V_8_14 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_8_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_8_14_address0),
    .ce0(firstDense_f_V_8_14_ce0),
    .q0(firstDense_f_V_8_14_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop212_firstDense_f_V_8_15 #(
    .DataWidth( 17 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_8_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_8_15_address0),
    .ce0(firstDense_f_V_8_15_ce0),
    .q0(firstDense_f_V_8_15_q0)
);

master_fix_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage4),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage14_subdone) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln285_fu_505_p2 == 1'd0))) begin
            i_12_fu_128 <= add_ln285_fu_511_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_12_fu_128 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lhs_fu_124 <= 36'd68719274359;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        lhs_fu_124 <= num_V_fu_2091_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        aux2_V_183_reg_2248 <= firstDense_f_V_8_1_q0;
        aux2_V_184_reg_2253 <= firstDense_f_V_8_2_q0;
        aux2_V_185_reg_2258 <= firstDense_f_V_8_3_q0;
        aux2_V_186_reg_2263 <= firstDense_f_V_8_4_q0;
        aux2_V_187_reg_2268 <= firstDense_f_V_8_5_q0;
        aux2_V_188_reg_2273 <= firstDense_f_V_8_6_q0;
        aux2_V_189_reg_2278 <= firstDense_f_V_8_7_q0;
        aux2_V_190_reg_2283 <= firstDense_f_V_8_8_q0;
        aux2_V_191_reg_2288 <= firstDense_f_V_8_9_q0;
        aux2_V_192_reg_2293 <= firstDense_f_V_8_10_q0;
        aux2_V_193_reg_2298 <= firstDense_f_V_8_11_q0;
        aux2_V_194_reg_2303 <= firstDense_f_V_8_12_q0;
        aux2_V_195_reg_2308 <= firstDense_f_V_8_13_q0;
        aux2_V_196_reg_2313 <= firstDense_f_V_8_14_q0;
        aux2_V_197_reg_2318 <= firstDense_f_V_8_15_q0;
        aux2_V_reg_2243 <= firstDense_f_V_8_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln285_reg_2121 <= icmp_ln285_fu_505_p2;
        num_V_396_reg_2843 <= num_V_396_fu_1849_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        num_V_374_reg_2415 <= num_V_374_fu_808_p2;
        r_183_reg_2420 <= r_183_fu_814_p2;
        r_V_585_reg_2425 <= grp_fu_1896_p_dout0;
        r_V_586_reg_2435 <= grp_fu_1904_p_dout0;
        trunc_ln727_195_reg_2430 <= trunc_ln727_195_fu_819_p1;
        trunc_ln727_196_reg_2440 <= trunc_ln727_196_fu_823_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        num_V_376_reg_2475 <= num_V_376_fu_937_p2;
        r_184_reg_2480 <= r_184_fu_943_p2;
        r_185_reg_2485 <= r_185_fu_948_p2;
        r_V_587_reg_2490 <= grp_fu_1880_p_dout0;
        r_V_588_reg_2501 <= grp_fu_1884_p_dout0;
        trunc_ln727_197_reg_2496 <= trunc_ln727_197_fu_953_p1;
        trunc_ln727_198_reg_2507 <= trunc_ln727_198_fu_957_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        num_V_378_reg_2542 <= num_V_378_fu_1068_p2;
        r_186_reg_2547 <= r_186_fu_1074_p2;
        r_187_reg_2552 <= r_187_fu_1079_p2;
        r_V_589_reg_2557 <= grp_fu_1912_p_dout0;
        r_V_590_reg_2567 <= grp_fu_1872_p_dout0;
        trunc_ln727_199_reg_2562 <= trunc_ln727_199_fu_1084_p1;
        trunc_ln727_200_reg_2573 <= trunc_ln727_200_fu_1088_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        num_V_380_reg_2608 <= num_V_380_fu_1199_p2;
        r_188_reg_2613 <= r_188_fu_1205_p2;
        r_189_reg_2618 <= r_189_fu_1210_p2;
        r_V_591_reg_2623 <= grp_fu_1980_p_dout0;
        r_V_592_reg_2633 <= grp_fu_1888_p_dout0;
        trunc_ln727_201_reg_2628 <= trunc_ln727_201_fu_1215_p1;
        trunc_ln727_202_reg_2639 <= trunc_ln727_202_fu_1219_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        num_V_382_reg_2664 <= num_V_382_fu_1305_p2;
        r_190_reg_2669 <= r_190_fu_1311_p2;
        r_191_reg_2674 <= r_191_fu_1316_p2;
        r_V_593_reg_2679 <= grp_fu_1916_p_dout0;
        r_V_594_reg_2690 <= grp_fu_1968_p_dout0;
        trunc_ln727_203_reg_2685 <= trunc_ln727_203_fu_1321_p1;
        trunc_ln727_204_reg_2696 <= trunc_ln727_204_fu_1325_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        num_V_384_reg_2721 <= num_V_384_fu_1411_p2;
        r_192_reg_2726 <= r_192_fu_1417_p2;
        r_193_reg_2731 <= r_193_fu_1422_p2;
        r_V_595_reg_2736 <= grp_fu_1972_p_dout0;
        r_V_596_reg_2747 <= grp_fu_1984_p_dout0;
        trunc_ln727_205_reg_2742 <= trunc_ln727_205_fu_1427_p1;
        trunc_ln727_206_reg_2752 <= trunc_ln727_206_fu_1431_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        num_V_386_reg_2777 <= num_V_386_fu_1514_p2;
        r_194_reg_2782 <= r_194_fu_1520_p2;
        r_195_reg_2787 <= r_195_fu_1525_p2;
        r_V_597_reg_2792 <= grp_fu_1996_p_dout0;
        r_V_598_reg_2802 <= grp_fu_1976_p_dout0;
        trunc_ln727_207_reg_2797 <= trunc_ln727_207_fu_1530_p1;
        trunc_ln727_208_reg_2808 <= trunc_ln727_208_fu_1534_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        num_V_388_reg_2813 <= num_V_388_fu_1594_p2;
        r_196_reg_2818 <= r_196_fu_1600_p2;
        r_197_reg_2823 <= r_197_fu_1605_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        num_V_390_reg_2828 <= num_V_390_fu_1663_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        num_V_392_reg_2833 <= num_V_392_fu_1725_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        num_V_394_reg_2838 <= num_V_394_fu_1787_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        num_V_398_reg_2848 <= num_V_398_fu_1911_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        num_V_400_reg_2853 <= num_V_400_fu_1970_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        num_V_402_reg_2858 <= num_V_402_fu_2029_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        r_V_584_reg_2374 <= grp_fu_1876_p_dout0;
        r_V_reg_2363 <= grp_fu_1868_p_dout0;
        trunc_ln727_194_reg_2380 <= trunc_ln727_194_fu_684_p1;
        trunc_ln727_reg_2369 <= trunc_ln727_fu_680_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln285_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln285_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln285_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln285_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln285_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln285_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln285_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln285_reg_2121 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_484 <= m_0_q1;
        reg_488 <= m_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln285_fu_505_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_155_reg_2125[7 : 4] <= tmp_155_fu_537_p3[7 : 4];
    end
end

always @ (*) begin
    if (((icmp_ln285_reg_2121 == 1'd1) & (1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i = 4'd0;
    end else begin
        ap_sig_allocacmp_i = i_12_fu_128;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_sig_allocacmp_lhs_load_13 = num_V_fu_2091_p2;
    end else begin
        ap_sig_allocacmp_lhs_load_13 = lhs_fu_124;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_8_0_ce0 = 1'b1;
    end else begin
        firstDense_f_V_8_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_8_10_ce0 = 1'b1;
    end else begin
        firstDense_f_V_8_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_8_11_ce0 = 1'b1;
    end else begin
        firstDense_f_V_8_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_8_12_ce0 = 1'b1;
    end else begin
        firstDense_f_V_8_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_8_13_ce0 = 1'b1;
    end else begin
        firstDense_f_V_8_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_8_14_ce0 = 1'b1;
    end else begin
        firstDense_f_V_8_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_8_15_ce0 = 1'b1;
    end else begin
        firstDense_f_V_8_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_8_1_ce0 = 1'b1;
    end else begin
        firstDense_f_V_8_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_8_2_ce0 = 1'b1;
    end else begin
        firstDense_f_V_8_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_8_3_ce0 = 1'b1;
    end else begin
        firstDense_f_V_8_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_8_4_ce0 = 1'b1;
    end else begin
        firstDense_f_V_8_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_8_5_ce0 = 1'b1;
    end else begin
        firstDense_f_V_8_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_8_6_ce0 = 1'b1;
    end else begin
        firstDense_f_V_8_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_8_7_ce0 = 1'b1;
    end else begin
        firstDense_f_V_8_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_8_8_ce0 = 1'b1;
    end else begin
        firstDense_f_V_8_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_8_9_ce0 = 1'b1;
    end else begin
        firstDense_f_V_8_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            m_0_address0 = tmp_170_fu_1137_p3;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            m_0_address0 = tmp_168_fu_1006_p3;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            m_0_address0 = tmp_166_fu_872_p3;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            m_0_address0 = tmp_164_fu_736_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            m_0_address0 = tmp_162_fu_671_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            m_0_address0 = tmp_160_fu_617_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            m_0_address0 = tmp_158_fu_589_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            m_0_address0 = tmp_156_fu_556_p3;
        end else begin
            m_0_address0 = 'bx;
        end
    end else begin
        m_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            m_0_address1 = tmp_169_fu_1123_p3;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            m_0_address1 = tmp_167_fu_992_p3;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            m_0_address1 = tmp_165_fu_858_p3;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            m_0_address1 = tmp_163_fu_722_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            m_0_address1 = tmp_161_fu_657_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            m_0_address1 = tmp_159_fu_603_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            m_0_address1 = tmp_157_fu_575_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            m_0_address1 = zext_ln289_fu_545_p1;
        end else begin
            m_0_address1 = 'bx;
        end
    end else begin
        m_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        m_0_ce0 = 1'b1;
    end else begin
        m_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        m_0_ce1 = 1'b1;
    end else begin
        m_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln285_reg_2121 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        num_V_800_out_ap_vld = 1'b1;
    end else begin
        num_V_800_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln285_fu_511_p2 = (ap_sig_allocacmp_i + 4'd1);

assign and_ln412_143_fu_798_p2 = (p_Result_591_fu_780_p3 & or_ln412_128_fu_792_p2);

assign and_ln412_144_fu_927_p2 = (p_Result_592_fu_915_p3 & or_ln412_129_fu_922_p2);

assign and_ln412_145_fu_1058_p2 = (p_Result_593_fu_1045_p3 & or_ln412_130_fu_1053_p2);

assign and_ln412_146_fu_1189_p2 = (p_Result_594_fu_1176_p3 & or_ln412_131_fu_1184_p2);

assign and_ln412_147_fu_1295_p2 = (p_Result_595_fu_1283_p3 & or_ln412_132_fu_1290_p2);

assign and_ln412_148_fu_1401_p2 = (p_Result_596_fu_1389_p3 & or_ln412_133_fu_1396_p2);

assign and_ln412_149_fu_1504_p2 = (p_Result_597_fu_1491_p3 & or_ln412_134_fu_1499_p2);

assign and_ln412_150_fu_1584_p2 = (p_Result_598_fu_1572_p3 & or_ln412_135_fu_1579_p2);

assign and_ln412_151_fu_1653_p2 = (p_Result_599_fu_1640_p3 & or_ln412_136_fu_1648_p2);

assign and_ln412_152_fu_1715_p2 = (p_Result_600_fu_1703_p3 & or_ln412_137_fu_1710_p2);

assign and_ln412_153_fu_1777_p2 = (p_Result_601_fu_1765_p3 & or_ln412_138_fu_1772_p2);

assign and_ln412_154_fu_1839_p2 = (p_Result_602_fu_1827_p3 & or_ln412_139_fu_1834_p2);

assign and_ln412_155_fu_1901_p2 = (p_Result_603_fu_1889_p3 & or_ln412_140_fu_1896_p2);

assign and_ln412_156_fu_1960_p2 = (p_Result_604_fu_1947_p3 & or_ln412_141_fu_1955_p2);

assign and_ln412_157_fu_2019_p2 = (p_Result_605_fu_2006_p3 & or_ln412_142_fu_2014_p2);

assign and_ln412_158_fu_2081_p2 = (p_Result_606_fu_2069_p3 & or_ln412_143_fu_2076_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage4;

assign firstDense_f_V_8_0_address0 = i_12_cast_fu_517_p1;

assign firstDense_f_V_8_10_address0 = i_12_cast_fu_517_p1;

assign firstDense_f_V_8_11_address0 = i_12_cast_fu_517_p1;

assign firstDense_f_V_8_12_address0 = i_12_cast_fu_517_p1;

assign firstDense_f_V_8_13_address0 = i_12_cast_fu_517_p1;

assign firstDense_f_V_8_14_address0 = i_12_cast_fu_517_p1;

assign firstDense_f_V_8_15_address0 = i_12_cast_fu_517_p1;

assign firstDense_f_V_8_1_address0 = i_12_cast_fu_517_p1;

assign firstDense_f_V_8_2_address0 = i_12_cast_fu_517_p1;

assign firstDense_f_V_8_3_address0 = i_12_cast_fu_517_p1;

assign firstDense_f_V_8_4_address0 = i_12_cast_fu_517_p1;

assign firstDense_f_V_8_5_address0 = i_12_cast_fu_517_p1;

assign firstDense_f_V_8_6_address0 = i_12_cast_fu_517_p1;

assign firstDense_f_V_8_7_address0 = i_12_cast_fu_517_p1;

assign firstDense_f_V_8_8_address0 = i_12_cast_fu_517_p1;

assign firstDense_f_V_8_9_address0 = i_12_cast_fu_517_p1;

assign grp_fu_1868_p_ce = 1'b1;

assign grp_fu_1868_p_din0 = sext_ln1171_141_fu_630_p1;

assign grp_fu_1868_p_din1 = zext_ln1168_129_fu_626_p1;

assign grp_fu_1872_p_ce = 1'b1;

assign grp_fu_1872_p_din0 = sext_ln1171_148_fu_978_p1;

assign grp_fu_1872_p_din1 = zext_ln1168_136_fu_974_p1;

assign grp_fu_1876_p_ce = 1'b1;

assign grp_fu_1876_p_din0 = sext_ln1171_142_fu_643_p1;

assign grp_fu_1876_p_din1 = zext_ln1168_130_fu_639_p1;

assign grp_fu_1880_p_ce = 1'b1;

assign grp_fu_1880_p_din0 = sext_ln1171_145_fu_831_p1;

assign grp_fu_1880_p_din1 = zext_ln1168_133_fu_827_p1;

assign grp_fu_1884_p_ce = 1'b1;

assign grp_fu_1884_p_din0 = sext_ln1171_146_fu_844_p1;

assign grp_fu_1884_p_din1 = zext_ln1168_134_fu_840_p1;

assign grp_fu_1888_p_ce = 1'b1;

assign grp_fu_1888_p_din0 = sext_ln1171_150_fu_1109_p1;

assign grp_fu_1888_p_din1 = zext_ln1168_138_fu_1105_p1;

assign grp_fu_1896_p_ce = 1'b1;

assign grp_fu_1896_p_din0 = sext_ln1171_143_fu_692_p1;

assign grp_fu_1896_p_din1 = zext_ln1168_131_fu_688_p1;

assign grp_fu_1904_p_ce = 1'b1;

assign grp_fu_1904_p_din0 = sext_ln1171_144_fu_705_p1;

assign grp_fu_1904_p_din1 = zext_ln1168_132_fu_701_p1;

assign grp_fu_1912_p_ce = 1'b1;

assign grp_fu_1912_p_din0 = sext_ln1171_147_fu_965_p1;

assign grp_fu_1912_p_din1 = zext_ln1168_135_fu_961_p1;

assign grp_fu_1916_p_ce = 1'b1;

assign grp_fu_1916_p_din0 = sext_ln1171_151_fu_1227_p1;

assign grp_fu_1916_p_din1 = zext_ln1168_139_fu_1223_p1;

assign grp_fu_1968_p_ce = 1'b1;

assign grp_fu_1968_p_din0 = sext_ln1171_152_fu_1240_p1;

assign grp_fu_1968_p_din1 = zext_ln1168_140_fu_1236_p1;

assign grp_fu_1972_p_ce = 1'b1;

assign grp_fu_1972_p_din0 = sext_ln1171_153_fu_1333_p1;

assign grp_fu_1972_p_din1 = zext_ln1168_141_fu_1329_p1;

assign grp_fu_1976_p_ce = 1'b1;

assign grp_fu_1976_p_din0 = sext_ln1171_156_fu_1452_p1;

assign grp_fu_1976_p_din1 = zext_ln1168_144_fu_1448_p1;

assign grp_fu_1980_p_ce = 1'b1;

assign grp_fu_1980_p_din0 = sext_ln1171_149_fu_1096_p1;

assign grp_fu_1980_p_din1 = zext_ln1168_137_fu_1092_p1;

assign grp_fu_1984_p_ce = 1'b1;

assign grp_fu_1984_p_din0 = sext_ln1171_154_fu_1346_p1;

assign grp_fu_1984_p_din1 = zext_ln1168_142_fu_1342_p1;

assign grp_fu_1996_p_ce = 1'b1;

assign grp_fu_1996_p_din0 = sext_ln1171_155_fu_1439_p1;

assign grp_fu_1996_p_din1 = zext_ln1168_143_fu_1435_p1;

assign i_12_cast_fu_517_p1 = ap_sig_allocacmp_i;

assign icmp_ln285_fu_505_p2 = ((ap_sig_allocacmp_i == 4'd14) ? 1'b1 : 1'b0);

assign lhs_374_fu_745_p3 = {{ap_sig_allocacmp_lhs_load_13}, {19'd0}};

assign lhs_376_fu_881_p3 = {{num_V_374_reg_2415}, {19'd0}};

assign lhs_378_fu_1015_p3 = {{num_V_376_reg_2475}, {19'd0}};

assign lhs_380_fu_1146_p3 = {{num_V_378_reg_2542}, {19'd0}};

assign lhs_382_fu_1249_p3 = {{num_V_380_reg_2608}, {19'd0}};

assign lhs_384_fu_1355_p3 = {{num_V_382_reg_2664}, {19'd0}};

assign lhs_386_fu_1461_p3 = {{num_V_384_reg_2721}, {19'd0}};

assign lhs_388_fu_1538_p3 = {{num_V_386_reg_2777}, {19'd0}};

assign lhs_390_fu_1610_p3 = {{num_V_388_reg_2813}, {19'd0}};

assign lhs_392_fu_1669_p3 = {{num_V_390_reg_2828}, {19'd0}};

assign lhs_394_fu_1731_p3 = {{num_V_392_reg_2833}, {19'd0}};

assign lhs_396_fu_1793_p3 = {{num_V_394_reg_2838}, {19'd0}};

assign lhs_398_fu_1855_p3 = {{num_V_396_reg_2843}, {19'd0}};

assign lhs_400_fu_1917_p3 = {{num_V_398_reg_2848}, {19'd0}};

assign lhs_402_fu_1976_p3 = {{num_V_400_reg_2853}, {19'd0}};

assign lhs_404_fu_2035_p3 = {{num_V_402_reg_2858}, {19'd0}};

assign num_V_373_fu_762_p4 = {{ret_V_fu_756_p2[54:19]}};

assign num_V_374_fu_808_p2 = (num_V_373_fu_762_p4 + zext_ln415_128_fu_804_p1);

assign num_V_375_fu_897_p4 = {{ret_V_181_fu_891_p2[54:19]}};

assign num_V_376_fu_937_p2 = (num_V_375_fu_897_p4 + zext_ln415_129_fu_933_p1);

assign num_V_377_fu_1027_p4 = {{ret_V_182_fu_1022_p2[54:19]}};

assign num_V_378_fu_1068_p2 = (num_V_377_fu_1027_p4 + zext_ln415_130_fu_1064_p1);

assign num_V_379_fu_1158_p4 = {{ret_V_183_fu_1153_p2[54:19]}};

assign num_V_380_fu_1199_p2 = (num_V_379_fu_1158_p4 + zext_ln415_131_fu_1195_p1);

assign num_V_381_fu_1265_p4 = {{ret_V_184_fu_1259_p2[54:19]}};

assign num_V_382_fu_1305_p2 = (num_V_381_fu_1265_p4 + zext_ln415_132_fu_1301_p1);

assign num_V_383_fu_1371_p4 = {{ret_V_185_fu_1365_p2[54:19]}};

assign num_V_384_fu_1411_p2 = (num_V_383_fu_1371_p4 + zext_ln415_133_fu_1407_p1);

assign num_V_385_fu_1473_p4 = {{ret_V_186_fu_1468_p2[54:19]}};

assign num_V_386_fu_1514_p2 = (num_V_385_fu_1473_p4 + zext_ln415_134_fu_1510_p1);

assign num_V_387_fu_1554_p4 = {{ret_V_187_fu_1548_p2[54:19]}};

assign num_V_388_fu_1594_p2 = (num_V_387_fu_1554_p4 + zext_ln415_135_fu_1590_p1);

assign num_V_389_fu_1622_p4 = {{ret_V_188_fu_1617_p2[54:19]}};

assign num_V_390_fu_1663_p2 = (num_V_389_fu_1622_p4 + zext_ln415_136_fu_1659_p1);

assign num_V_391_fu_1685_p4 = {{ret_V_189_fu_1679_p2[54:19]}};

assign num_V_392_fu_1725_p2 = (num_V_391_fu_1685_p4 + zext_ln415_137_fu_1721_p1);

assign num_V_393_fu_1747_p4 = {{ret_V_190_fu_1741_p2[54:19]}};

assign num_V_394_fu_1787_p2 = (num_V_393_fu_1747_p4 + zext_ln415_138_fu_1783_p1);

assign num_V_395_fu_1809_p4 = {{ret_V_191_fu_1803_p2[54:19]}};

assign num_V_396_fu_1849_p2 = (num_V_395_fu_1809_p4 + zext_ln415_139_fu_1845_p1);

assign num_V_397_fu_1871_p4 = {{ret_V_192_fu_1865_p2[54:19]}};

assign num_V_398_fu_1911_p2 = (num_V_397_fu_1871_p4 + zext_ln415_140_fu_1907_p1);

assign num_V_399_fu_1929_p4 = {{ret_V_193_fu_1924_p2[54:19]}};

assign num_V_400_fu_1970_p2 = (num_V_399_fu_1929_p4 + zext_ln415_141_fu_1966_p1);

assign num_V_401_fu_1988_p4 = {{ret_V_194_fu_1983_p2[54:19]}};

assign num_V_402_fu_2029_p2 = (num_V_401_fu_1988_p4 + zext_ln415_142_fu_2025_p1);

assign num_V_403_fu_2051_p4 = {{ret_V_195_fu_2045_p2[54:19]}};

assign num_V_800_out = lhs_fu_124;

assign num_V_fu_2091_p2 = (num_V_403_fu_2051_p4 + zext_ln415_143_fu_2087_p1);

assign or_ln289_120_fu_550_p2 = (tmp_155_fu_537_p3 | 8'd1);

assign or_ln289_121_fu_570_p2 = (tmp_155_reg_2125 | 8'd2);

assign or_ln289_122_fu_584_p2 = (tmp_155_reg_2125 | 8'd3);

assign or_ln289_123_fu_598_p2 = (tmp_155_reg_2125 | 8'd4);

assign or_ln289_124_fu_612_p2 = (tmp_155_reg_2125 | 8'd5);

assign or_ln289_125_fu_652_p2 = (tmp_155_reg_2125 | 8'd6);

assign or_ln289_126_fu_666_p2 = (tmp_155_reg_2125 | 8'd7);

assign or_ln289_127_fu_717_p2 = (tmp_155_reg_2125 | 8'd8);

assign or_ln289_128_fu_731_p2 = (tmp_155_reg_2125 | 8'd9);

assign or_ln289_129_fu_853_p2 = (tmp_155_reg_2125 | 8'd10);

assign or_ln289_130_fu_867_p2 = (tmp_155_reg_2125 | 8'd11);

assign or_ln289_131_fu_987_p2 = (tmp_155_reg_2125 | 8'd12);

assign or_ln289_132_fu_1001_p2 = (tmp_155_reg_2125 | 8'd13);

assign or_ln289_133_fu_1118_p2 = (tmp_155_reg_2125 | 8'd14);

assign or_ln289_134_fu_1132_p2 = (tmp_155_reg_2125 | 8'd15);

assign or_ln412_128_fu_792_p2 = (r_fu_787_p2 | p_Result_s_fu_772_p3);

assign or_ln412_129_fu_922_p2 = (r_183_reg_2420 | p_Result_562_fu_907_p3);

assign or_ln412_130_fu_1053_p2 = (r_184_reg_2480 | p_Result_564_fu_1037_p3);

assign or_ln412_131_fu_1184_p2 = (r_185_reg_2485 | p_Result_566_fu_1168_p3);

assign or_ln412_132_fu_1290_p2 = (r_186_reg_2547 | p_Result_568_fu_1275_p3);

assign or_ln412_133_fu_1396_p2 = (r_187_reg_2552 | p_Result_570_fu_1381_p3);

assign or_ln412_134_fu_1499_p2 = (r_188_reg_2613 | p_Result_572_fu_1483_p3);

assign or_ln412_135_fu_1579_p2 = (r_189_reg_2618 | p_Result_574_fu_1564_p3);

assign or_ln412_136_fu_1648_p2 = (r_190_reg_2669 | p_Result_576_fu_1632_p3);

assign or_ln412_137_fu_1710_p2 = (r_191_reg_2674 | p_Result_578_fu_1695_p3);

assign or_ln412_138_fu_1772_p2 = (r_192_reg_2726 | p_Result_580_fu_1757_p3);

assign or_ln412_139_fu_1834_p2 = (r_193_reg_2731 | p_Result_582_fu_1819_p3);

assign or_ln412_140_fu_1896_p2 = (r_194_reg_2782 | p_Result_584_fu_1881_p3);

assign or_ln412_141_fu_1955_p2 = (r_195_reg_2787 | p_Result_586_fu_1939_p3);

assign or_ln412_142_fu_2014_p2 = (r_196_reg_2818 | p_Result_588_fu_1998_p3);

assign or_ln412_143_fu_2076_p2 = (r_197_reg_2823 | p_Result_590_fu_2061_p3);

assign p_Result_562_fu_907_p3 = ret_V_181_fu_891_p2[32'd19];

assign p_Result_564_fu_1037_p3 = ret_V_182_fu_1022_p2[32'd19];

assign p_Result_566_fu_1168_p3 = ret_V_183_fu_1153_p2[32'd19];

assign p_Result_568_fu_1275_p3 = ret_V_184_fu_1259_p2[32'd19];

assign p_Result_570_fu_1381_p3 = ret_V_185_fu_1365_p2[32'd19];

assign p_Result_572_fu_1483_p3 = ret_V_186_fu_1468_p2[32'd19];

assign p_Result_574_fu_1564_p3 = ret_V_187_fu_1548_p2[32'd19];

assign p_Result_576_fu_1632_p3 = ret_V_188_fu_1617_p2[32'd19];

assign p_Result_578_fu_1695_p3 = ret_V_189_fu_1679_p2[32'd19];

assign p_Result_580_fu_1757_p3 = ret_V_190_fu_1741_p2[32'd19];

assign p_Result_582_fu_1819_p3 = ret_V_191_fu_1803_p2[32'd19];

assign p_Result_584_fu_1881_p3 = ret_V_192_fu_1865_p2[32'd19];

assign p_Result_586_fu_1939_p3 = ret_V_193_fu_1924_p2[32'd19];

assign p_Result_588_fu_1998_p3 = ret_V_194_fu_1983_p2[32'd19];

assign p_Result_590_fu_2061_p3 = ret_V_195_fu_2045_p2[32'd19];

assign p_Result_591_fu_780_p3 = r_V_reg_2363[32'd18];

assign p_Result_592_fu_915_p3 = r_V_584_reg_2374[32'd18];

assign p_Result_593_fu_1045_p3 = ret_V_182_fu_1022_p2[32'd18];

assign p_Result_594_fu_1176_p3 = ret_V_183_fu_1153_p2[32'd18];

assign p_Result_595_fu_1283_p3 = r_V_587_reg_2490[32'd18];

assign p_Result_596_fu_1389_p3 = r_V_588_reg_2501[32'd18];

assign p_Result_597_fu_1491_p3 = ret_V_186_fu_1468_p2[32'd18];

assign p_Result_598_fu_1572_p3 = r_V_590_reg_2567[32'd18];

assign p_Result_599_fu_1640_p3 = ret_V_188_fu_1617_p2[32'd18];

assign p_Result_600_fu_1703_p3 = r_V_592_reg_2633[32'd18];

assign p_Result_601_fu_1765_p3 = r_V_593_reg_2679[32'd18];

assign p_Result_602_fu_1827_p3 = r_V_594_reg_2690[32'd18];

assign p_Result_603_fu_1889_p3 = r_V_595_reg_2736[32'd18];

assign p_Result_604_fu_1947_p3 = ret_V_193_fu_1924_p2[32'd18];

assign p_Result_605_fu_2006_p3 = ret_V_194_fu_1983_p2[32'd18];

assign p_Result_606_fu_2069_p3 = r_V_598_reg_2802[32'd18];

assign p_Result_s_fu_772_p3 = ret_V_fu_756_p2[32'd19];

assign r_183_fu_814_p2 = ((trunc_ln727_194_reg_2380 != 18'd0) ? 1'b1 : 1'b0);

assign r_184_fu_943_p2 = ((trunc_ln727_195_reg_2430 != 18'd0) ? 1'b1 : 1'b0);

assign r_185_fu_948_p2 = ((trunc_ln727_196_reg_2440 != 18'd0) ? 1'b1 : 1'b0);

assign r_186_fu_1074_p2 = ((trunc_ln727_197_reg_2496 != 18'd0) ? 1'b1 : 1'b0);

assign r_187_fu_1079_p2 = ((trunc_ln727_198_reg_2507 != 18'd0) ? 1'b1 : 1'b0);

assign r_188_fu_1205_p2 = ((trunc_ln727_199_reg_2562 != 18'd0) ? 1'b1 : 1'b0);

assign r_189_fu_1210_p2 = ((trunc_ln727_200_reg_2573 != 18'd0) ? 1'b1 : 1'b0);

assign r_190_fu_1311_p2 = ((trunc_ln727_201_reg_2628 != 18'd0) ? 1'b1 : 1'b0);

assign r_191_fu_1316_p2 = ((trunc_ln727_202_reg_2639 != 18'd0) ? 1'b1 : 1'b0);

assign r_192_fu_1417_p2 = ((trunc_ln727_203_reg_2685 != 18'd0) ? 1'b1 : 1'b0);

assign r_193_fu_1422_p2 = ((trunc_ln727_204_reg_2696 != 18'd0) ? 1'b1 : 1'b0);

assign r_194_fu_1520_p2 = ((trunc_ln727_205_reg_2742 != 18'd0) ? 1'b1 : 1'b0);

assign r_195_fu_1525_p2 = ((trunc_ln727_206_reg_2752 != 18'd0) ? 1'b1 : 1'b0);

assign r_196_fu_1600_p2 = ((trunc_ln727_207_reg_2797 != 18'd0) ? 1'b1 : 1'b0);

assign r_197_fu_1605_p2 = ((trunc_ln727_208_reg_2808 != 18'd0) ? 1'b1 : 1'b0);

assign r_fu_787_p2 = ((trunc_ln727_reg_2369 != 18'd0) ? 1'b1 : 1'b0);

assign ret_V_181_fu_891_p2 = ($signed(lhs_376_fu_881_p3) + $signed(sext_ln1245_101_fu_888_p1));

assign ret_V_182_fu_1022_p2 = (lhs_378_fu_1015_p3 + r_V_585_reg_2425);

assign ret_V_183_fu_1153_p2 = (lhs_380_fu_1146_p3 + r_V_586_reg_2435);

assign ret_V_184_fu_1259_p2 = ($signed(lhs_382_fu_1249_p3) + $signed(sext_ln1245_102_fu_1256_p1));

assign ret_V_185_fu_1365_p2 = ($signed(lhs_384_fu_1355_p3) + $signed(sext_ln1245_103_fu_1362_p1));

assign ret_V_186_fu_1468_p2 = (lhs_386_fu_1461_p3 + r_V_589_reg_2557);

assign ret_V_187_fu_1548_p2 = ($signed(lhs_388_fu_1538_p3) + $signed(sext_ln1245_104_fu_1545_p1));

assign ret_V_188_fu_1617_p2 = (lhs_390_fu_1610_p3 + r_V_591_reg_2623);

assign ret_V_189_fu_1679_p2 = ($signed(lhs_392_fu_1669_p3) + $signed(sext_ln1245_105_fu_1676_p1));

assign ret_V_190_fu_1741_p2 = ($signed(lhs_394_fu_1731_p3) + $signed(sext_ln1245_106_fu_1738_p1));

assign ret_V_191_fu_1803_p2 = ($signed(lhs_396_fu_1793_p3) + $signed(sext_ln1245_107_fu_1800_p1));

assign ret_V_192_fu_1865_p2 = ($signed(lhs_398_fu_1855_p3) + $signed(sext_ln1245_108_fu_1862_p1));

assign ret_V_193_fu_1924_p2 = (lhs_400_fu_1917_p3 + r_V_596_reg_2747);

assign ret_V_194_fu_1983_p2 = (lhs_402_fu_1976_p3 + r_V_597_reg_2792);

assign ret_V_195_fu_2045_p2 = ($signed(lhs_404_fu_2035_p3) + $signed(sext_ln1245_109_fu_2042_p1));

assign ret_V_fu_756_p2 = ($signed(lhs_374_fu_745_p3) + $signed(sext_ln1245_100_fu_753_p1));

assign sext_ln1171_141_fu_630_p1 = $signed(aux2_V_reg_2243);

assign sext_ln1171_142_fu_643_p1 = $signed(aux2_V_183_reg_2248);

assign sext_ln1171_143_fu_692_p1 = $signed(aux2_V_184_reg_2253);

assign sext_ln1171_144_fu_705_p1 = $signed(aux2_V_185_reg_2258);

assign sext_ln1171_145_fu_831_p1 = $signed(aux2_V_186_reg_2263);

assign sext_ln1171_146_fu_844_p1 = $signed(aux2_V_187_reg_2268);

assign sext_ln1171_147_fu_965_p1 = $signed(aux2_V_188_reg_2273);

assign sext_ln1171_148_fu_978_p1 = $signed(aux2_V_189_reg_2278);

assign sext_ln1171_149_fu_1096_p1 = $signed(aux2_V_190_reg_2283);

assign sext_ln1171_150_fu_1109_p1 = $signed(aux2_V_191_reg_2288);

assign sext_ln1171_151_fu_1227_p1 = $signed(aux2_V_192_reg_2293);

assign sext_ln1171_152_fu_1240_p1 = $signed(aux2_V_193_reg_2298);

assign sext_ln1171_153_fu_1333_p1 = $signed(aux2_V_194_reg_2303);

assign sext_ln1171_154_fu_1346_p1 = $signed(aux2_V_195_reg_2308);

assign sext_ln1171_155_fu_1439_p1 = $signed(aux2_V_196_reg_2313);

assign sext_ln1171_156_fu_1452_p1 = $signed(aux2_V_197_reg_2318);

assign sext_ln1245_100_fu_753_p1 = r_V_reg_2363;

assign sext_ln1245_101_fu_888_p1 = r_V_584_reg_2374;

assign sext_ln1245_102_fu_1256_p1 = r_V_587_reg_2490;

assign sext_ln1245_103_fu_1362_p1 = r_V_588_reg_2501;

assign sext_ln1245_104_fu_1545_p1 = r_V_590_reg_2567;

assign sext_ln1245_105_fu_1676_p1 = r_V_592_reg_2633;

assign sext_ln1245_106_fu_1738_p1 = r_V_593_reg_2679;

assign sext_ln1245_107_fu_1800_p1 = r_V_594_reg_2690;

assign sext_ln1245_108_fu_1862_p1 = r_V_595_reg_2736;

assign sext_ln1245_109_fu_2042_p1 = r_V_598_reg_2802;

assign tmp_155_fu_537_p3 = {{ap_sig_allocacmp_i}, {4'd0}};

assign tmp_156_fu_556_p3 = {{56'd0}, {or_ln289_120_fu_550_p2}};

assign tmp_157_fu_575_p3 = {{56'd0}, {or_ln289_121_fu_570_p2}};

assign tmp_158_fu_589_p3 = {{56'd0}, {or_ln289_122_fu_584_p2}};

assign tmp_159_fu_603_p3 = {{56'd0}, {or_ln289_123_fu_598_p2}};

assign tmp_160_fu_617_p3 = {{56'd0}, {or_ln289_124_fu_612_p2}};

assign tmp_161_fu_657_p3 = {{56'd0}, {or_ln289_125_fu_652_p2}};

assign tmp_162_fu_671_p3 = {{56'd0}, {or_ln289_126_fu_666_p2}};

assign tmp_163_fu_722_p3 = {{56'd0}, {or_ln289_127_fu_717_p2}};

assign tmp_164_fu_736_p3 = {{56'd0}, {or_ln289_128_fu_731_p2}};

assign tmp_165_fu_858_p3 = {{56'd0}, {or_ln289_129_fu_853_p2}};

assign tmp_166_fu_872_p3 = {{56'd0}, {or_ln289_130_fu_867_p2}};

assign tmp_167_fu_992_p3 = {{56'd0}, {or_ln289_131_fu_987_p2}};

assign tmp_168_fu_1006_p3 = {{56'd0}, {or_ln289_132_fu_1001_p2}};

assign tmp_169_fu_1123_p3 = {{56'd0}, {or_ln289_133_fu_1118_p2}};

assign tmp_170_fu_1137_p3 = {{56'd0}, {or_ln289_134_fu_1132_p2}};

assign trunc_ln727_194_fu_684_p1 = grp_fu_1876_p_dout0[17:0];

assign trunc_ln727_195_fu_819_p1 = grp_fu_1896_p_dout0[17:0];

assign trunc_ln727_196_fu_823_p1 = grp_fu_1904_p_dout0[17:0];

assign trunc_ln727_197_fu_953_p1 = grp_fu_1880_p_dout0[17:0];

assign trunc_ln727_198_fu_957_p1 = grp_fu_1884_p_dout0[17:0];

assign trunc_ln727_199_fu_1084_p1 = grp_fu_1912_p_dout0[17:0];

assign trunc_ln727_200_fu_1088_p1 = grp_fu_1872_p_dout0[17:0];

assign trunc_ln727_201_fu_1215_p1 = grp_fu_1980_p_dout0[17:0];

assign trunc_ln727_202_fu_1219_p1 = grp_fu_1888_p_dout0[17:0];

assign trunc_ln727_203_fu_1321_p1 = grp_fu_1916_p_dout0[17:0];

assign trunc_ln727_204_fu_1325_p1 = grp_fu_1968_p_dout0[17:0];

assign trunc_ln727_205_fu_1427_p1 = grp_fu_1972_p_dout0[17:0];

assign trunc_ln727_206_fu_1431_p1 = grp_fu_1984_p_dout0[17:0];

assign trunc_ln727_207_fu_1530_p1 = grp_fu_1996_p_dout0[17:0];

assign trunc_ln727_208_fu_1534_p1 = grp_fu_1976_p_dout0[17:0];

assign trunc_ln727_fu_680_p1 = grp_fu_1868_p_dout0[17:0];

assign zext_ln1168_129_fu_626_p1 = reg_484;

assign zext_ln1168_130_fu_639_p1 = reg_488;

assign zext_ln1168_131_fu_688_p1 = reg_484;

assign zext_ln1168_132_fu_701_p1 = reg_488;

assign zext_ln1168_133_fu_827_p1 = reg_484;

assign zext_ln1168_134_fu_840_p1 = reg_488;

assign zext_ln1168_135_fu_961_p1 = reg_484;

assign zext_ln1168_136_fu_974_p1 = reg_488;

assign zext_ln1168_137_fu_1092_p1 = reg_484;

assign zext_ln1168_138_fu_1105_p1 = reg_488;

assign zext_ln1168_139_fu_1223_p1 = reg_484;

assign zext_ln1168_140_fu_1236_p1 = reg_488;

assign zext_ln1168_141_fu_1329_p1 = reg_484;

assign zext_ln1168_142_fu_1342_p1 = reg_488;

assign zext_ln1168_143_fu_1435_p1 = reg_484;

assign zext_ln1168_144_fu_1448_p1 = reg_488;

assign zext_ln289_fu_545_p1 = tmp_155_fu_537_p3;

assign zext_ln415_128_fu_804_p1 = and_ln412_143_fu_798_p2;

assign zext_ln415_129_fu_933_p1 = and_ln412_144_fu_927_p2;

assign zext_ln415_130_fu_1064_p1 = and_ln412_145_fu_1058_p2;

assign zext_ln415_131_fu_1195_p1 = and_ln412_146_fu_1189_p2;

assign zext_ln415_132_fu_1301_p1 = and_ln412_147_fu_1295_p2;

assign zext_ln415_133_fu_1407_p1 = and_ln412_148_fu_1401_p2;

assign zext_ln415_134_fu_1510_p1 = and_ln412_149_fu_1504_p2;

assign zext_ln415_135_fu_1590_p1 = and_ln412_150_fu_1584_p2;

assign zext_ln415_136_fu_1659_p1 = and_ln412_151_fu_1653_p2;

assign zext_ln415_137_fu_1721_p1 = and_ln412_152_fu_1715_p2;

assign zext_ln415_138_fu_1783_p1 = and_ln412_153_fu_1777_p2;

assign zext_ln415_139_fu_1845_p1 = and_ln412_154_fu_1839_p2;

assign zext_ln415_140_fu_1907_p1 = and_ln412_155_fu_1901_p2;

assign zext_ln415_141_fu_1966_p1 = and_ln412_156_fu_1960_p2;

assign zext_ln415_142_fu_2025_p1 = and_ln412_157_fu_2019_p2;

assign zext_ln415_143_fu_2087_p1 = and_ln412_158_fu_2081_p2;

always @ (posedge ap_clk) begin
    tmp_155_reg_2125[3:0] <= 4'b0000;
end

endmodule //master_fix_dense1_fix_Pipeline_Dense1_Loop212
