

================================================================
== Vitis HLS Report for 'pe'
================================================================
* Date:           Thu Oct 15 18:47:18 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        CONV_LAYER
* Solution:       SOTA (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 4.667 ns |   0.81 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       74|       74| 0.345 us | 0.345 us |   75|   75|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_3_VITIS_LOOP_27_1_VITIS_LOOP_30_2  |       72|       72|         7|          6|          1|    12|    yes   |
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 6, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_registers_0_3_V_4 = alloca i32"   --->   Operation 10 'alloca' 'input_registers_0_3_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_registers_1_0_V_3 = alloca i32"   --->   Operation 11 'alloca' 'input_registers_1_0_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_registers_1_3_V_4 = alloca i32"   --->   Operation 12 'alloca' 'input_registers_1_3_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_registers_2_0_V = alloca i32"   --->   Operation 13 'alloca' 'input_registers_2_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_registers_2_1_V = alloca i32"   --->   Operation 14 'alloca' 'input_registers_2_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_8, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_7, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_6, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_5, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_8"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_7"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_6"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_5"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_4"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_3"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_2"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_1"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_0"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 33 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_buffers, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_buffers"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weight_stream_V, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weight_stream_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_weight_stream_V, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_weight_stream_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.59ns)   --->   "%weight_registers_V = alloca i64" [CONV_LAYER/buf2pe.cpp:17]   --->   Operation 40 'alloca' 'weight_registers_V' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%inner_fifos_0_0_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 41 'alloca' 'inner_fifos_0_0_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_0_NF_LF_0_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_0_0_V_V, i8 %inner_fifos_0_0_V_V"   --->   Operation 42 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_0_0_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%inner_fifos_0_1_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 44 'alloca' 'inner_fifos_0_1_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty_8 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_0_NF_LF_1_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_0_1_V_V, i8 %inner_fifos_0_1_V_V"   --->   Operation 45 'specchannel' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_0_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%inner_fifos_0_2_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 47 'alloca' 'inner_fifos_0_2_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%empty_9 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_0_NF_LF_2_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_0_2_V_V, i8 %inner_fifos_0_2_V_V"   --->   Operation 48 'specchannel' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_0_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%inner_fifos_1_0_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 50 'alloca' 'inner_fifos_1_0_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty_10 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_1_NF_LF_0_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_1_0_V_V, i8 %inner_fifos_1_0_V_V"   --->   Operation 51 'specchannel' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_1_0_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%inner_fifos_1_1_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 53 'alloca' 'inner_fifos_1_1_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%empty_11 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_1_NF_LF_1_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_1_1_V_V, i8 %inner_fifos_1_1_V_V"   --->   Operation 54 'specchannel' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_1_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%inner_fifos_1_2_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 56 'alloca' 'inner_fifos_1_2_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%empty_12 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_1_NF_LF_2_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_1_2_V_V, i8 %inner_fifos_1_2_V_V"   --->   Operation 57 'specchannel' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_1_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.60ns)   --->   "%br_ln25 = br void" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 59 'br' 'br_ln25' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 4.66>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%indvar_flatten26 = phi i4, void %bb164, i4 %add_ln25, void %bb157.2.2.2" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 60 'phi' 'indvar_flatten26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%output_x = phi i2, void %bb164, i2 %select_ln25_3, void %bb157.2.2.2" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 61 'phi' 'output_x' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4, void %bb164, i4 %select_ln27_4, void %bb157.2.2.2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 62 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%output_y = phi i2, void %bb164, i2 %select_ln27_3, void %bb157.2.2.2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 63 'phi' 'output_y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%kernel_y = phi i2, void %bb164, i2 %add_ln30, void %bb157.2.2.2" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 64 'phi' 'kernel_y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%input_num_index = phi i32, void %bb164, i32 %input_num_index_2, void %bb157.2.2.2"   --->   Operation 65 'phi' 'input_num_index' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i2 %output_x" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 66 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i2 %output_y" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 67 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.12ns)   --->   "%empty_13 = or i1 %trunc_ln27, i1 %trunc_ln25" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 68 'or' 'empty_13' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.65ns)   --->   "%icmp_ln25 = icmp_eq  i4 %indvar_flatten26, i4" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 69 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.70ns)   --->   "%add_ln25 = add i4, i4 %indvar_flatten26" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 70 'add' 'add_ln25' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split10, void" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 71 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.65ns)   --->   "%icmp_ln27 = icmp_eq  i4 %indvar_flatten, i4" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 72 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.27ns)   --->   "%select_ln25 = select i1 %icmp_ln27, i2, i2 %output_y" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 73 'select' 'select_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.43ns)   --->   "%add_ln25_1 = add i2, i2 %output_x" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 74 'add' 'add_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = trunc i2 %add_ln25_1" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 75 'trunc' 'trunc_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%select_ln25_1 = select i1 %icmp_ln27, i1 %trunc_ln25_1, i1 %trunc_ln25" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 76 'select' 'select_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_2)   --->   "%select_ln25_2 = select i1 %icmp_ln27, i1 %trunc_ln25_1, i1 %empty_13" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 77 'select' 'select_ln25_2' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln25)   --->   "%xor_ln25 = xor i1 %icmp_ln27, i1" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 78 'xor' 'xor_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.34ns)   --->   "%icmp_ln30 = icmp_eq  i2 %kernel_y, i2" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 79 'icmp' 'icmp_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln25 = and i1 %icmp_ln30, i1 %xor_ln25" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 80 'and' 'and_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.27ns)   --->   "%select_ln25_3 = select i1 %icmp_ln27, i2 %add_ln25_1, i2 %output_x" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 81 'select' 'select_ln25_3' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.43ns)   --->   "%output_y_2 = add i2, i2 %select_ln25" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 82 'add' 'output_y_2' <Predicate = (!icmp_ln25)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.12ns)   --->   "%or_ln27 = or i1 %and_ln25, i1 %icmp_ln27" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 83 'or' 'or_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.27ns)   --->   "%select_ln27 = select i1 %or_ln27, i2, i2 %kernel_y" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 84 'select' 'select_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.22ns)   --->   "%select_ln27_1 = select i1 %or_ln27, i32, i32 %input_num_index" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 85 'select' 'select_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%trunc_ln27_1 = trunc i2 %output_y_2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 86 'trunc' 'trunc_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.27ns) (out node of the LUT)   --->   "%p_mid1 = or i1 %trunc_ln27_1, i1 %select_ln25_1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 87 'or' 'p_mid1' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln27_2 = select i1 %and_ln25, i1 %p_mid1, i1 %select_ln25_2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 88 'select' 'select_ln27_2' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.27ns)   --->   "%select_ln27_3 = select i1 %and_ln25, i2 %output_y_2, i2 %select_ln25" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 89 'select' 'select_ln27_3' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%kernel_y_cast6 = zext i2 %select_ln27" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 90 'zext' 'kernel_y_cast6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.57ns)   --->   "%empty_27 = add i3, i3 %kernel_y_cast6" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 91 'add' 'empty_27' <Predicate = (!icmp_ln25)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%p_cast40 = zext i3 %empty_27" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 92 'zext' 'p_cast40' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.91ns)   --->   "%mul = mul i7, i7 %p_cast40" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 93 'mul' 'mul' <Predicate = (!icmp_ln25)> <Delay = 0.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %mul, i32" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 94 'bitselect' 'tmp_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.34ns)   --->   "%cmp50 = icmp_eq  i2 %select_ln27, i2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 95 'icmp' 'cmp50' <Predicate = (!icmp_ln25)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.34ns)   --->   "%notrhs = icmp_ne  i2 %select_ln27, i2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 96 'icmp' 'notrhs' <Predicate = (!icmp_ln25)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %select_ln27_2, void %bb163.0, void %.split4._crit_edge.0" [CONV_LAYER/buf2pe.cpp:37]   --->   Operation 97 'br' 'br_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%empty_18 = trunc i32 %select_ln27_1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 98 'trunc' 'empty_18' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_shl18 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_18, i1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 99 'bitconcatenate' 'p_shl18' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.60ns)   --->   "%br_ln70 = br i1 %cmp50, void %bb162.0.0.0, void %bb157.0.0.0" [CONV_LAYER/buf2pe.cpp:70]   --->   Operation 100 'br' 'br_ln70' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i32 %select_ln27_1" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 101 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i1.i1, i2 %trunc_ln55, i2, i1 %tmp_1, i1" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 102 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.70ns)   --->   "%add_ln55 = add i6 %tmp, i6 %p_shl18" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 103 'add' 'add_ln55' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %cmp50, void %bb162.0.0.1, void %bb160.0.0.1" [CONV_LAYER/buf2pe.cpp:72]   --->   Operation 104 'br' 'br_ln72' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i6 %add_ln55" [CONV_LAYER/buf2pe.cpp:74]   --->   Operation 105 'zext' 'zext_ln74' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%input_buffers_addr = getelementptr i8 %input_buffers, i64, i64 %zext_ln74"   --->   Operation 106 'getelementptr' 'input_buffers_addr' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_2 : Operation 107 [2/2] (0.59ns)   --->   "%input_buffers_load = load i6 %input_buffers_addr"   --->   Operation 107 'load' 'input_buffers_load' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_2 : Operation 108 [1/1] (0.70ns)   --->   "%add_ln55_1 = add i6 %add_ln55, i6" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 108 'add' 'add_ln55_1' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %cmp50, void %bb162.0.0.2, void %bb160.0.0.2" [CONV_LAYER/buf2pe.cpp:72]   --->   Operation 109 'br' 'br_ln72' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i6 %add_ln55_1" [CONV_LAYER/buf2pe.cpp:74]   --->   Operation 110 'zext' 'zext_ln74_1' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%input_buffers_addr_1 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_1"   --->   Operation 111 'getelementptr' 'input_buffers_addr_1' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_2 : Operation 112 [2/2] (0.59ns)   --->   "%input_buffers_load_1 = load i6 %input_buffers_addr_1"   --->   Operation 112 'load' 'input_buffers_load_1' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_2 : Operation 113 [1/1] (0.85ns)   --->   "%icmp_ln121 = icmp_eq  i32 %select_ln27_1, i32" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 113 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln25)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.88ns)   --->   "%add_ln124 = add i32, i32 %select_ln27_1" [CONV_LAYER/buf2pe.cpp:124]   --->   Operation 114 'add' 'add_ln124' <Predicate = (!icmp_ln25)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.60ns)   --->   "%br_ln70 = br i1 %cmp50, void %bb162.0.1.0, void %._crit_edge4.0.1.0" [CONV_LAYER/buf2pe.cpp:70]   --->   Operation 115 'br' 'br_ln70' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.0.1.0, void %.thread.0.1.0" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 116 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.0.1.1, void %.thread.0.1.1" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 117 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.0.1.2_ifconv, void %.thread.0.1.2" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 118 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.0.2.0, void %.thread.0.2.0" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 119 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.0.2.1, void %.thread.0.2.1" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 120 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.0.2.2, void %.thread.0.2.2" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 121 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %select_ln27_2, void %bb163.1, void %.split4._crit_edge.1" [CONV_LAYER/buf2pe.cpp:37]   --->   Operation 122 'br' 'br_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.1.1.0, void %.thread.1.1.0" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 123 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.1.1.1, void %.thread.1.1.1" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 124 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.1.1.2_ifconv, void %.thread.1.1.2" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 125 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.1.2.1.critedge, void %.thread.1.2.0" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 126 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.1.2.2, void %.thread.1.2.2" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 127 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %select_ln27_2, void %bb163.2, void %.split4._crit_edge.2" [CONV_LAYER/buf2pe.cpp:37]   --->   Operation 128 'br' 'br_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp50, void %bb162.2.0.0, void %bb161.2.0.1.critedge" [CONV_LAYER/buf2pe.cpp:82]   --->   Operation 129 'br' 'br_ln82' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.2.1.0, void %.thread.2.1.0" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 130 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.2.1.1, void %.thread.2.1.1" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 131 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.2.1.2, void %.thread.2.1.2" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 132 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.2.2.1.critedge, void %.thread.2.2.0" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 133 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.2.2.2, void %.thread.2.2.2" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 134 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.70ns)   --->   "%add_ln27_1 = add i4 %indvar_flatten, i4" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 135 'add' 'add_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.35ns)   --->   "%select_ln27_4 = select i1 %icmp_ln27, i4, i4 %add_ln27_1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 136 'select' 'select_ln27_4' <Predicate = (!icmp_ln25)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.13>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_3_VITIS_LOOP_27_1_VITIS_LOOP_30_2_str"   --->   Operation 137 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 138 'speclooptripcount' 'empty_25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_27_1_VITIS_LOOP_30_2_str"   --->   Operation 139 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i2 %select_ln27" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 140 'zext' 'zext_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%specpipeline_ln30 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 141 'specpipeline' 'specpipeline_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 142 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln27, i2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 143 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.70ns)   --->   "%empty_26 = sub i4 %p_shl, i4 %zext_ln30" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 144 'sub' 'empty_26' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty_26" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 145 'zext' 'p_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%mul1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_1, i1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 146 'bitconcatenate' 'mul1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%mul34_cast = zext i2 %mul1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 147 'zext' 'mul34_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (1.09ns)   --->   "%weight_stream_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %weight_stream_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 148 'read' 'weight_stream_V_read' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%weight_registers_V_addr = getelementptr i8 %weight_registers_V, i64, i64 %p_cast" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 149 'getelementptr' 'weight_registers_V_addr' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.59ns)   --->   "%store_ln182 = store i8 %weight_stream_V_read, i4 %weight_registers_V_addr"   --->   Operation 150 'store' 'store_ln182' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln38 = br void %.split4._crit_edge.0" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 151 'br' 'br_ln38' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (1.09ns)   --->   "%inner_fifos_0_0_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 152 'read' 'inner_fifos_0_0_V_V_read' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_3 : Operation 153 [1/1] (0.60ns)   --->   "%br_ln87 = br void %bb157.0.0.0" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 153 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_3 : Operation 154 [1/1] (1.09ns)   --->   "%inner_fifos_0_1_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 154 'read' 'inner_fifos_0_1_V_V_read' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_3 : Operation 155 [1/1] (0.60ns)   --->   "%br_ln87 = br void %bb157.0.0.1" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 155 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_3 : Operation 156 [1/2] (0.59ns)   --->   "%input_buffers_load = load i6 %input_buffers_addr"   --->   Operation 156 'load' 'input_buffers_load' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_3 : Operation 157 [1/1] (0.60ns)   --->   "%br_ln79 = br void %bb157.0.0.1" [CONV_LAYER/buf2pe.cpp:79]   --->   Operation 157 'br' 'br_ln79' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%input_registers_1_0_V_3_load = load i8 %input_registers_1_0_V_3" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 158 'load' 'input_registers_1_0_V_3_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_1, i8 %input_registers_1_0_V_3_load" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 159 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 160 [1/1] (1.09ns)   --->   "%inner_fifos_0_2_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 160 'read' 'inner_fifos_0_2_V_V_read' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_3 : Operation 161 [1/1] (0.60ns)   --->   "%br_ln87 = br void %bb157.0.0.2_ifconv" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 161 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_3 : Operation 162 [1/2] (0.59ns)   --->   "%input_buffers_load_1 = load i6 %input_buffers_addr_1"   --->   Operation 162 'load' 'input_buffers_load_1' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_3 : Operation 163 [1/1] (0.60ns)   --->   "%br_ln79 = br void %bb157.0.0.2_ifconv" [CONV_LAYER/buf2pe.cpp:79]   --->   Operation 163 'br' 'br_ln79' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%input_registers_2_0_V_load = load i8 %input_registers_2_0_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 164 'load' 'input_registers_2_0_V_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_2, i8 %input_registers_2_0_V_load" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 165 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 166 [1/1] (0.22ns)   --->   "%select_ln121 = select i1 %icmp_ln121, i32, i32 %add_ln124" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 166 'select' 'select_ln121' <Predicate = (!icmp_ln25)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%empty_14 = trunc i32 %select_ln121" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 167 'trunc' 'empty_14' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%p_shl17_0_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty_14, i4" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 168 'bitconcatenate' 'p_shl17_0_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%empty_15 = trunc i32 %select_ln121" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 169 'trunc' 'empty_15' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%p_shl18_0_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_15, i1" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 170 'bitconcatenate' 'p_shl18_0_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (1.09ns)   --->   "%inner_fifos_1_0_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 171 'read' 'inner_fifos_1_0_V_V_read' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_3 : Operation 172 [1/1] (0.60ns)   --->   "%br_ln87 = br void %._crit_edge4.0.1.0" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 172 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_3 : Operation 173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_12 = add i6 %p_shl18_0_1, i6 %mul34_cast" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 173 'add' 'add_ln55_12' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 174 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln55_3 = add i6 %add_ln55_12, i6 %p_shl17_0_1" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 174 'add' 'add_ln55_3' <Predicate = (!icmp_ln25)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %cmp50, void %bb162.0.1.1, void %bb160.0.1.1" [CONV_LAYER/buf2pe.cpp:72]   --->   Operation 175 'br' 'br_ln72' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln74_3 = zext i6 %add_ln55_3" [CONV_LAYER/buf2pe.cpp:74]   --->   Operation 176 'zext' 'zext_ln74_3' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%input_buffers_addr_3 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_3"   --->   Operation 177 'getelementptr' 'input_buffers_addr_3' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_3 : Operation 178 [2/2] (0.59ns)   --->   "%input_buffers_load_3 = load i6 %input_buffers_addr_3"   --->   Operation 178 'load' 'input_buffers_load_3' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_3 : Operation 179 [1/1] (0.70ns)   --->   "%add_ln55_4 = add i6 %add_ln55_3, i6" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 179 'add' 'add_ln55_4' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %cmp50, void %bb162.0.1.2, void %bb160.0.1.2" [CONV_LAYER/buf2pe.cpp:72]   --->   Operation 180 'br' 'br_ln72' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln74_4 = zext i6 %add_ln55_4" [CONV_LAYER/buf2pe.cpp:74]   --->   Operation 181 'zext' 'zext_ln74_4' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%input_buffers_addr_4 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_4"   --->   Operation 182 'getelementptr' 'input_buffers_addr_4' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_3 : Operation 183 [2/2] (0.59ns)   --->   "%input_buffers_load_4 = load i6 %input_buffers_addr_4"   --->   Operation 183 'load' 'input_buffers_load_4' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%input_registers_2_1_V_load = load i8 %input_registers_2_1_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 184 'load' 'input_registers_2_1_V_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_5, i8 %input_registers_2_1_V_load" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 185 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 186 [1/1] (0.85ns)   --->   "%icmp_ln121_1 = icmp_eq  i32 %select_ln121, i32" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 186 'icmp' 'icmp_ln121_1' <Predicate = (!icmp_ln25)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.88ns)   --->   "%add_ln124_1 = add i32, i32 %select_ln121" [CONV_LAYER/buf2pe.cpp:124]   --->   Operation 187 'add' 'add_ln124_1' <Predicate = (!icmp_ln25)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.22ns)   --->   "%select_ln121_1 = select i1 %icmp_ln121_1, i32, i32 %add_ln124_1" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 188 'select' 'select_ln121_1' <Predicate = (!icmp_ln25)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%empty_16 = trunc i32 %select_ln121_1" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 189 'trunc' 'empty_16' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%p_shl17_0_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty_16, i4" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 190 'bitconcatenate' 'p_shl17_0_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%empty_17 = trunc i32 %select_ln121_1" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 191 'trunc' 'empty_17' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%p_shl18_0_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_17, i1" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 192 'bitconcatenate' 'p_shl18_0_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V, i8, i8 %inner_fifos_1_0_V_V_read" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 193 'write' 'write_ln167' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.0.2.0" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 194 'br' 'br_ln109' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_13 = add i6 %p_shl18_0_2, i6 %mul34_cast" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 195 'add' 'add_ln55_13' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 196 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln55_6 = add i6 %add_ln55_13, i6 %p_shl17_0_2" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 196 'add' 'add_ln55_6' <Predicate = (!icmp_ln25)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 4 <SV = 3> <Delay = 1.98>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%storemerge = phi i8 %inner_fifos_0_0_V_V_read, void %bb162.0.0.0, i8, void %.split4._crit_edge.0" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 197 'phi' 'storemerge' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_0, i8 %storemerge" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 198 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%input_registers_0_1_V = phi i8 %input_buffers_load, void %bb160.0.0.1, i8 %inner_fifos_0_1_V_V_read, void %bb162.0.0.1"   --->   Operation 199 'phi' 'input_registers_0_1_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%input_registers_0_2_V = phi i8 %input_buffers_load_1, void %bb160.0.0.2, i8 %inner_fifos_0_2_V_V_read, void %bb162.0.0.2"   --->   Operation 200 'phi' 'input_registers_0_2_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%input_registers_1_0_V = phi i8 %inner_fifos_1_0_V_V_read, void %bb162.0.1.0, i8, void %bb157.0.0.2_ifconv" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 201 'phi' 'input_registers_1_0_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V, i8 %input_registers_1_0_V, i8 %inner_fifos_0_0_V_V_read" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 202 'write' 'write_ln167' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.0.1.0" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 203 'br' 'br_ln109' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_3, i8 %input_registers_0_1_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 204 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 205 [1/1] (1.09ns)   --->   "%inner_fifos_1_1_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 205 'read' 'inner_fifos_1_1_V_V_read' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_4 : Operation 206 [1/1] (0.60ns)   --->   "%br_ln87 = br void %._crit_edge4.0.1.1" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 206 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_4 : Operation 207 [1/2] (0.59ns)   --->   "%input_buffers_load_3 = load i6 %input_buffers_addr_3"   --->   Operation 207 'load' 'input_buffers_load_3' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_4 : Operation 208 [1/1] (0.60ns)   --->   "%br_ln79 = br void %._crit_edge4.0.1.1" [CONV_LAYER/buf2pe.cpp:79]   --->   Operation 208 'br' 'br_ln79' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60>
ST_4 : Operation 209 [1/1] (1.09ns)   --->   "%inner_fifos_1_2_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 209 'read' 'inner_fifos_1_2_V_V_read' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_4 : Operation 210 [1/1] (0.60ns)   --->   "%br_ln87 = br void %._crit_edge4.0.1.2" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 210 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_4 : Operation 211 [1/2] (0.59ns)   --->   "%input_buffers_load_4 = load i6 %input_buffers_addr_4"   --->   Operation 211 'load' 'input_buffers_load_4' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_4 : Operation 212 [1/1] (0.60ns)   --->   "%br_ln79 = br void %._crit_edge4.0.1.2" [CONV_LAYER/buf2pe.cpp:79]   --->   Operation 212 'br' 'br_ln79' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60>
ST_4 : Operation 213 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_6, i8 %input_registers_0_2_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 213 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln74_6 = zext i6 %add_ln55_6" [CONV_LAYER/buf2pe.cpp:74]   --->   Operation 214 'zext' 'zext_ln74_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%input_buffers_addr_6 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_6"   --->   Operation 215 'getelementptr' 'input_buffers_addr_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 216 [2/2] (0.59ns)   --->   "%input_registers_2_1_V_4 = load i6 %input_buffers_addr_6"   --->   Operation 216 'load' 'input_registers_2_1_V_4' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_4 : Operation 217 [1/1] (0.70ns)   --->   "%add_ln55_7 = add i6 %add_ln55_6, i6" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 217 'add' 'add_ln55_7' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln74_7 = zext i6 %add_ln55_7" [CONV_LAYER/buf2pe.cpp:74]   --->   Operation 218 'zext' 'zext_ln74_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%input_buffers_addr_7 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_7"   --->   Operation 219 'getelementptr' 'input_buffers_addr_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 220 [2/2] (0.59ns)   --->   "%input_registers_2_2_V_1 = load i6 %input_buffers_addr_7"   --->   Operation 220 'load' 'input_registers_2_2_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_4 : Operation 221 [1/1] (0.85ns)   --->   "%icmp_ln121_2 = icmp_eq  i32 %select_ln121_1, i32" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 221 'icmp' 'icmp_ln121_2' <Predicate = (!icmp_ln25)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.88ns)   --->   "%add_ln124_2 = add i32 %select_ln121_1, i32" [CONV_LAYER/buf2pe.cpp:124]   --->   Operation 222 'add' 'add_ln124_2' <Predicate = (!icmp_ln25)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 223 [1/1] (0.22ns)   --->   "%select_ln121_2 = select i1 %icmp_ln121_2, i32, i32 %add_ln124_2" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 223 'select' 'select_ln121_2' <Predicate = (!icmp_ln25)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%weight_registers_V_addr_1 = getelementptr i8 %weight_registers_V, i64, i64 %p_cast" [CONV_LAYER/buf2pe.cpp:127]   --->   Operation 224 'getelementptr' 'weight_registers_V_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 225 [2/2] (0.59ns)   --->   "%weight_registers_V_load = load i4 %weight_registers_V_addr_1, void %store_ln182" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 225 'load' 'weight_registers_V_load' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 226 [1/1] (1.09ns)   --->   "%weight_stream_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %weight_stream_V, i8 %weight_stream_V_read" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 226 'read' 'weight_stream_V_read_1' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 227 [1/1] (0.70ns)   --->   "%add_ln38 = add i4 %empty_26, i4" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 227 'add' 'add_ln38' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i4 %add_ln38" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 228 'zext' 'zext_ln38' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%weight_registers_V_addr_3 = getelementptr i8 %weight_registers_V, i64, i64 %zext_ln38" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 229 'getelementptr' 'weight_registers_V_addr_3' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.59ns)   --->   "%store_ln182 = store i8 %weight_stream_V_read_1, i4 %weight_registers_V_addr_3"   --->   Operation 230 'store' 'store_ln182' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln38 = br void %.split4._crit_edge.1" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 231 'br' 'br_ln38' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%empty_23 = trunc i32 %select_ln121_2" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 232 'trunc' 'empty_23' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%empty_24 = trunc i32 %select_ln121_2" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 233 'trunc' 'empty_24' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp50, void %bb162.1.0.0, void %bb161.1.0.1.critedge" [CONV_LAYER/buf2pe.cpp:82]   --->   Operation 234 'br' 'br_ln82' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_1, i8 %input_registers_1_0_V, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 235 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 236 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_2, i8, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 236 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 237 [1/1] (0.85ns)   --->   "%icmp_ln121_3 = icmp_eq  i32 %select_ln121_2, i32" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 237 'icmp' 'icmp_ln121_3' <Predicate = (!icmp_ln25)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 238 [1/1] (0.88ns)   --->   "%add_ln124_3 = add i32, i32 %select_ln121_2" [CONV_LAYER/buf2pe.cpp:124]   --->   Operation 238 'add' 'add_ln124_3' <Predicate = (!icmp_ln25)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.94>
ST_5 : Operation 239 [1/1] (0.70ns)   --->   "%add_ln55_2 = add i6, i6 %add_ln55" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 239 'add' 'add_ln55_2' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i6 %add_ln55_2" [CONV_LAYER/buf2pe.cpp:74]   --->   Operation 240 'zext' 'zext_ln74_2' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%input_buffers_addr_2 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_2"   --->   Operation 241 'getelementptr' 'input_buffers_addr_2' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 242 [2/2] (0.59ns)   --->   "%input_registers_0_3_V = load i6 %input_buffers_addr_2"   --->   Operation 242 'load' 'input_registers_0_3_V' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%input_registers_1_1_V = phi i8 %input_buffers_load_3, void %bb160.0.1.1, i8 %inner_fifos_1_1_V_V_read, void %bb162.0.1.1"   --->   Operation 243 'phi' 'input_registers_1_1_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V, i8 %input_registers_1_1_V, i8 %inner_fifos_0_1_V_V_read" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 244 'write' 'write_ln167' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.0.1.1" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 245 'br' 'br_ln109' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_4, i8 %input_registers_1_1_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 246 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%input_registers_1_2_V = phi i8 %input_buffers_load_4, void %bb160.0.1.2, i8 %inner_fifos_1_2_V_V_read, void %bb162.0.1.2"   --->   Operation 247 'phi' 'input_registers_1_2_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V, i8 %input_registers_1_2_V, i8 %inner_fifos_0_2_V_V_read" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 248 'write' 'write_ln167' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.0.1.2_ifconv" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 249 'br' 'br_ln109' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.70ns)   --->   "%add_ln55_5 = add i6, i6 %add_ln55_3" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 250 'add' 'add_ln55_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln74_5 = zext i6 %add_ln55_5" [CONV_LAYER/buf2pe.cpp:74]   --->   Operation 251 'zext' 'zext_ln74_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%input_buffers_addr_5 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_5"   --->   Operation 252 'getelementptr' 'input_buffers_addr_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 253 [2/2] (0.59ns)   --->   "%input_registers_1_3_V = load i6 %input_buffers_addr_5"   --->   Operation 253 'load' 'input_registers_1_3_V' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_5 : Operation 254 [1/2] (0.59ns)   --->   "%input_registers_2_1_V_4 = load i6 %input_buffers_addr_6"   --->   Operation 254 'load' 'input_registers_2_1_V_4' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_5 : Operation 255 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V, i8 %input_registers_2_1_V_4, i8 %inner_fifos_1_1_V_V_read" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 255 'write' 'write_ln167' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.0.2.1" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 256 'br' 'br_ln109' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_7, i8 %input_registers_1_2_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 257 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 258 [1/2] (0.59ns)   --->   "%input_registers_2_2_V_1 = load i6 %input_buffers_addr_7"   --->   Operation 258 'load' 'input_registers_2_2_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%store_ln106 = store i8 %input_registers_2_2_V_1, i8 %input_registers_2_0_V, i8 %input_registers_2_0_V_load" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 259 'store' 'store_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 260 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V, i8 %input_registers_2_2_V_1, i8 %inner_fifos_1_2_V_V_read" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 260 'write' 'write_ln167' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.0.2.2" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 261 'br' 'br_ln109' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 0.00>
ST_5 : Operation 262 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_8, i8 %input_registers_2_2_V_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 262 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 263 [1/2] (0.59ns)   --->   "%weight_registers_V_load = load i4 %weight_registers_V_addr_1, void %store_ln182" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 263 'load' 'weight_registers_V_load' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 264 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_weight_stream_V, i8 %weight_registers_V_load" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 264 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 265 [1/1] (0.00ns)   --->   "%input_depth_index_142 = or i2 %mul1, i2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 265 'or' 'input_depth_index_142' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%input_depth_index_142_cast = zext i2 %input_depth_index_142" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 266 'zext' 'input_depth_index_142_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (0.00ns)   --->   "%p_shl17_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty_23, i4" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 267 'bitconcatenate' 'p_shl17_1' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%p_shl18_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_24, i1" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 268 'bitconcatenate' 'p_shl18_1' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_0, i8 %input_registers_0_1_V, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 269 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 270 [1/1] (0.60ns)   --->   "%br_ln83 = br void %bb157.1.0.1" [CONV_LAYER/buf2pe.cpp:83]   --->   Operation 270 'br' 'br_ln83' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60>
ST_5 : Operation 271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_14 = add i6 %p_shl18_1, i6 %input_depth_index_142_cast" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 271 'add' 'add_ln55_14' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 272 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln55_9 = add i6 %add_ln55_14, i6 %p_shl17_1" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 272 'add' 'add_ln55_9' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 273 [1/1] (0.22ns)   --->   "%select_ln121_3 = select i1 %icmp_ln121_3, i32, i32 %add_ln124_3" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 273 'select' 'select_ln121_3' <Predicate = (!icmp_ln25)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%empty_19 = trunc i32 %select_ln121_3" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 274 'trunc' 'empty_19' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%p_shl17_1_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty_19, i4" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 275 'bitconcatenate' 'p_shl17_1_1' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%empty_20 = trunc i32 %select_ln121_3" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 276 'trunc' 'empty_20' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "%p_shl18_1_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_20, i1" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 277 'bitconcatenate' 'p_shl18_1_1' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (0.60ns)   --->   "%br_ln82 = br i1 %cmp50, void %bb162.1.1.0, void %._crit_edge4.1.1.0" [CONV_LAYER/buf2pe.cpp:82]   --->   Operation 278 'br' 'br_ln82' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_5 : Operation 279 [1/1] (1.09ns)   --->   "%inner_fifos_1_0_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V, i8 %inner_fifos_1_0_V_V_read, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 279 'read' 'inner_fifos_1_0_V_V_read_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_5 : Operation 280 [1/1] (0.60ns)   --->   "%br_ln87 = br void %._crit_edge4.1.1.0" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 280 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_5 : Operation 281 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_5, i8 %input_registers_2_1_V_4, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 281 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 282 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_15 = add i6 %p_shl18_1_1, i6 %input_depth_index_142_cast" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 282 'add' 'add_ln55_15' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 283 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln55_10 = add i6 %add_ln55_15, i6 %p_shl17_1_1" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 283 'add' 'add_ln55_10' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 284 [1/1] (0.85ns)   --->   "%icmp_ln121_4 = icmp_eq  i32 %select_ln121_3, i32" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 284 'icmp' 'icmp_ln121_4' <Predicate = (!icmp_ln25)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 285 [1/1] (0.88ns)   --->   "%add_ln124_4 = add i32, i32 %select_ln121_3" [CONV_LAYER/buf2pe.cpp:124]   --->   Operation 285 'add' 'add_ln124_4' <Predicate = (!icmp_ln25)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 286 [1/1] (0.22ns)   --->   "%select_ln121_4 = select i1 %icmp_ln121_4, i32, i32 %add_ln124_4" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 286 'select' 'select_ln121_4' <Predicate = (!icmp_ln25)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 287 [1/1] (0.00ns)   --->   "%empty_21 = trunc i32 %select_ln121_4" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 287 'trunc' 'empty_21' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%p_shl17_1_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty_21, i4" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 288 'bitconcatenate' 'p_shl17_1_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%empty_22 = trunc i32 %select_ln121_4" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 289 'trunc' 'empty_22' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%p_shl18_1_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_22, i1" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 290 'bitconcatenate' 'p_shl18_1_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_16 = add i6 %p_shl18_1_2, i6 %input_depth_index_142_cast" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 291 'add' 'add_ln55_16' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 292 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln55_11 = add i6 %add_ln55_16, i6 %p_shl17_1_2" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 292 'add' 'add_ln55_11' <Predicate = (!icmp_ln25)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 293 [1/1] (0.70ns)   --->   "%add_ln127 = add i4 %empty_26, i4" [CONV_LAYER/buf2pe.cpp:127]   --->   Operation 293 'add' 'add_ln127' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i4 %add_ln127" [CONV_LAYER/buf2pe.cpp:127]   --->   Operation 294 'zext' 'zext_ln127' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%weight_registers_V_addr_4 = getelementptr i8 %weight_registers_V, i64, i64 %zext_ln127" [CONV_LAYER/buf2pe.cpp:127]   --->   Operation 295 'getelementptr' 'weight_registers_V_addr_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 296 [2/2] (0.59ns)   --->   "%weight_registers_V_load_1 = load i4 %weight_registers_V_addr_4, void %store_ln182" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 296 'load' 'weight_registers_V_load_1' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 297 [1/1] (1.09ns)   --->   "%weight_stream_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %weight_stream_V, i8 %weight_stream_V_read, i8 %weight_stream_V_read_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 297 'read' 'weight_stream_V_read_2' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 298 [1/1] (0.70ns)   --->   "%add_ln38_1 = add i4 %empty_26, i4" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 298 'add' 'add_ln38_1' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i4 %add_ln38_1" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 299 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%weight_registers_V_addr_2 = getelementptr i8 %weight_registers_V, i64, i64 %zext_ln38_1" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 300 'getelementptr' 'weight_registers_V_addr_2' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (0.59ns)   --->   "%store_ln182 = store i8 %weight_stream_V_read_2, i4 %weight_registers_V_addr_2"   --->   Operation 301 'store' 'store_ln182' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln38 = br void %.split4._crit_edge.2" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 302 'br' 'br_ln38' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_2, i8 %input_registers_2_1_V_4, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 303 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 2.19>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "%input_registers_0_3_V_4_load = load i8 %input_registers_0_3_V_4"   --->   Operation 304 'load' 'input_registers_0_3_V_4_load' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.00>
ST_6 : Operation 305 [1/2] (0.59ns)   --->   "%input_registers_0_3_V = load i6 %input_buffers_addr_2"   --->   Operation 305 'load' 'input_registers_0_3_V' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_6 : Operation 306 [1/1] (0.30ns)   --->   "%input_registers_0_3_V_1 = select i1 %cmp50, i8 %input_registers_0_3_V, i8 %input_registers_0_3_V_4_load" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 306 'select' 'input_registers_0_3_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 307 [1/1] (0.00ns)   --->   "%input_registers_1_3_V_4_load = load i8 %input_registers_1_3_V_4"   --->   Operation 307 'load' 'input_registers_1_3_V_4_load' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.00>
ST_6 : Operation 308 [1/2] (0.59ns)   --->   "%input_registers_1_3_V = load i6 %input_buffers_addr_5"   --->   Operation 308 'load' 'input_registers_1_3_V' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_6 : Operation 309 [1/1] (0.30ns)   --->   "%input_registers_1_3_V_1 = select i1 %cmp50, i8 %input_registers_1_3_V, i8 %input_registers_1_3_V_4_load" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 309 'select' 'input_registers_1_3_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 310 [1/1] (0.70ns)   --->   "%add_ln55_8 = add i6 %add_ln55_6, i6" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 310 'add' 'add_ln55_8' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln74_8 = zext i6 %add_ln55_8" [CONV_LAYER/buf2pe.cpp:74]   --->   Operation 311 'zext' 'zext_ln74_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%input_buffers_addr_8 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_8"   --->   Operation 312 'getelementptr' 'input_buffers_addr_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 313 [2/2] (0.59ns)   --->   "%input_registers_2_3_V = load i6 %input_buffers_addr_8"   --->   Operation 313 'load' 'input_registers_2_3_V' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_6 : Operation 314 [1/1] (1.09ns)   --->   "%inner_fifos_0_0_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V, i8 %inner_fifos_0_0_V_V_read, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 314 'read' 'inner_fifos_0_0_V_V_read_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 315 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_0, i8 %inner_fifos_0_0_V_V_read_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 315 'write' 'write_ln167' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_6 : Operation 316 [1/1] (1.09ns)   --->   "%inner_fifos_0_1_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V, i8 %inner_fifos_0_1_V_V_read, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 316 'read' 'inner_fifos_0_1_V_V_read_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 317 [1/1] (0.60ns)   --->   "%br_ln87 = br void %bb157.1.0.1" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 317 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_6 : Operation 318 [1/1] (0.60ns)   --->   "%br_ln82 = br i1 %cmp50, void %bb162.1.0.2, void %bb157.1.0.2_ifconv" [CONV_LAYER/buf2pe.cpp:82]   --->   Operation 318 'br' 'br_ln82' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_6 : Operation 319 [1/1] (1.09ns)   --->   "%inner_fifos_0_2_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V, i8 %inner_fifos_0_2_V_V_read, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 319 'read' 'inner_fifos_0_2_V_V_read_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 320 [1/1] (0.60ns)   --->   "%br_ln87 = br void %bb157.1.0.2_ifconv" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 320 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_6 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln74_9 = zext i6 %add_ln55_9" [CONV_LAYER/buf2pe.cpp:74]   --->   Operation 321 'zext' 'zext_ln74_9' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_6 : Operation 322 [1/1] (0.00ns)   --->   "%input_buffers_addr_9 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_9"   --->   Operation 322 'getelementptr' 'input_buffers_addr_9' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_6 : Operation 323 [2/2] (0.59ns)   --->   "%input_registers_0_3_V_5 = load i6 %input_buffers_addr_9"   --->   Operation 323 'load' 'input_registers_0_3_V_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_6 : Operation 324 [1/1] (0.00ns)   --->   "%input_registers_1_0_V_1 = phi i8 %inner_fifos_1_0_V_V_read_1, void %bb162.1.1.0, i8 %input_registers_1_1_V, void %bb157.1.0.2_ifconv"   --->   Operation 324 'phi' 'input_registers_1_0_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 325 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V, i8 %input_registers_1_0_V_1, i8 %inner_fifos_0_0_V_V_read, void %write_ln167, i8 %inner_fifos_0_0_V_V_read_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 325 'write' 'write_ln167' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.1.1.0" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 326 'br' 'br_ln109' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 0.00>
ST_6 : Operation 327 [1/1] (0.60ns)   --->   "%br_ln82 = br i1 %cmp50, void %bb162.1.1.1, void %._crit_edge4.1.1.1" [CONV_LAYER/buf2pe.cpp:82]   --->   Operation 327 'br' 'br_ln82' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_6 : Operation 328 [1/1] (1.09ns)   --->   "%inner_fifos_1_1_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V, i8 %inner_fifos_1_1_V_V_read, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 328 'read' 'inner_fifos_1_1_V_V_read_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 329 [1/1] (0.60ns)   --->   "%br_ln87 = br void %._crit_edge4.1.1.1" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 329 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_6 : Operation 330 [1/1] (0.60ns)   --->   "%br_ln82 = br i1 %cmp50, void %bb162.1.1.2, void %._crit_edge4.1.1.2" [CONV_LAYER/buf2pe.cpp:82]   --->   Operation 330 'br' 'br_ln82' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_6 : Operation 331 [1/1] (1.09ns)   --->   "%inner_fifos_1_2_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V, i8 %inner_fifos_1_2_V_V_read, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 331 'read' 'inner_fifos_1_2_V_V_read_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 332 [1/1] (0.60ns)   --->   "%br_ln87 = br void %._crit_edge4.1.1.2" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 332 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_6 : Operation 333 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V, i8 %input_registers_2_1_V_4, i8 %inner_fifos_1_0_V_V_read, void %write_ln167, i8 %inner_fifos_1_0_V_V_read_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 333 'write' 'write_ln167' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 334 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V, i8 %input_registers_2_2_V_1, i8 %inner_fifos_1_1_V_V_read, void %write_ln167, i8 %inner_fifos_1_1_V_V_read_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 334 'write' 'write_ln167' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 335 [1/1] (0.85ns)   --->   "%icmp_ln121_5 = icmp_eq  i32 %select_ln121_4, i32" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 335 'icmp' 'icmp_ln121_5' <Predicate = (!icmp_ln25)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 336 [1/1] (0.88ns)   --->   "%add_ln124_5 = add i32 %select_ln121_4, i32" [CONV_LAYER/buf2pe.cpp:124]   --->   Operation 336 'add' 'add_ln124_5' <Predicate = (!icmp_ln25)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 337 [1/1] (0.22ns)   --->   "%select_ln121_5 = select i1 %icmp_ln121_5, i32, i32 %add_ln124_5" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 337 'select' 'select_ln121_5' <Predicate = (!icmp_ln25)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 338 [1/2] (0.59ns)   --->   "%weight_registers_V_load_1 = load i4 %weight_registers_V_addr_4, void %store_ln182" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 338 'load' 'weight_registers_V_load_1' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_6 : Operation 339 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_1, i8 %input_registers_1_0_V_1, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 339 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_6 : Operation 340 [1/1] (0.85ns)   --->   "%icmp_ln121_6 = icmp_eq  i32 %select_ln121_5, i32" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 340 'icmp' 'icmp_ln121_6' <Predicate = (!icmp_ln25)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 341 [1/1] (0.88ns)   --->   "%add_ln124_6 = add i32 %select_ln121_5, i32" [CONV_LAYER/buf2pe.cpp:124]   --->   Operation 341 'add' 'add_ln124_6' <Predicate = (!icmp_ln25)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 342 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_5, i8 %input_registers_2_2_V_1, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 342 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_6 : Operation 343 [1/1] (0.70ns)   --->   "%add_ln127_1 = add i4 %empty_26, i4" [CONV_LAYER/buf2pe.cpp:127]   --->   Operation 343 'add' 'add_ln127_1' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i4 %add_ln127_1" [CONV_LAYER/buf2pe.cpp:127]   --->   Operation 344 'zext' 'zext_ln127_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 345 [1/1] (0.00ns)   --->   "%weight_registers_V_addr_5 = getelementptr i8 %weight_registers_V, i64, i64 %zext_ln127_1" [CONV_LAYER/buf2pe.cpp:127]   --->   Operation 345 'getelementptr' 'weight_registers_V_addr_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 346 [2/2] (0.59ns)   --->   "%weight_registers_V_load_2 = load i4 %weight_registers_V_addr_5, void %store_ln182" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 346 'load' 'weight_registers_V_load_2' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 7 <SV = 6> <Delay = 3.54>
ST_7 : Operation 347 [1/2] (0.59ns)   --->   "%input_registers_2_3_V = load i6 %input_buffers_addr_8"   --->   Operation 347 'load' 'input_registers_2_3_V' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_7 : Operation 348 [1/1] (0.00ns)   --->   "%store_ln37 = store i8 %input_registers_2_3_V, i8 %input_registers_2_1_V, i8 %input_registers_2_1_V_load" [CONV_LAYER/buf2pe.cpp:37]   --->   Operation 348 'store' 'store_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 349 [1/1] (0.00ns)   --->   "%input_registers_0_1_V_1 = phi i8 %inner_fifos_0_1_V_V_read_1, void %bb162.1.0.0, i8 %input_registers_0_2_V, void %bb161.1.0.1.critedge"   --->   Operation 349 'phi' 'input_registers_0_1_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 350 [1/1] (0.00ns)   --->   "%input_registers_0_2_V_1 = phi i8 %inner_fifos_0_2_V_V_read_1, void %bb162.1.0.2, i8 %input_registers_0_3_V_1, void %bb157.1.0.1"   --->   Operation 350 'phi' 'input_registers_0_2_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 351 [1/1] (0.00ns)   --->   "%input_registers_0_3_V_4_load_1 = load i8 %input_registers_0_3_V_4"   --->   Operation 351 'load' 'input_registers_0_3_V_4_load_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.00>
ST_7 : Operation 352 [1/2] (0.59ns)   --->   "%input_registers_0_3_V_5 = load i6 %input_buffers_addr_9"   --->   Operation 352 'load' 'input_registers_0_3_V_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_7 : Operation 353 [1/1] (0.30ns)   --->   "%input_registers_0_3_V_3 = select i1 %cmp50, i8 %input_registers_0_3_V_5, i8 %input_registers_0_3_V_4_load_1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 353 'select' 'input_registers_0_3_V_3' <Predicate = (!icmp_ln25)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 354 [1/1] (0.00ns)   --->   "%store_ln82 = store i8 %input_registers_0_3_V_3, i8 %input_registers_0_3_V_4, i8 %input_registers_0_3_V_4_load_1, i8 %input_registers_0_3_V_4_load" [CONV_LAYER/buf2pe.cpp:82]   --->   Operation 354 'store' 'store_ln82' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 355 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_3, i8 %input_registers_0_1_V_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 355 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 356 [1/1] (0.00ns)   --->   "%input_registers_1_1_V_1 = phi i8 %inner_fifos_1_1_V_V_read_1, void %bb162.1.1.1, i8 %input_registers_1_2_V, void %bb157.1.1.0"   --->   Operation 356 'phi' 'input_registers_1_1_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 357 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V, i8 %input_registers_1_1_V_1, i8 %inner_fifos_0_1_V_V_read, void %write_ln167, i8 %inner_fifos_0_1_V_V_read_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 357 'write' 'write_ln167' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_7 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.1.1.1" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 358 'br' 'br_ln109' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 0.00>
ST_7 : Operation 359 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_4, i8 %input_registers_1_1_V_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 359 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 360 [1/1] (0.00ns)   --->   "%input_registers_1_2_V_1 = phi i8 %inner_fifos_1_2_V_V_read_1, void %bb162.1.1.2, i8 %input_registers_1_3_V_1, void %bb157.1.1.1"   --->   Operation 360 'phi' 'input_registers_1_2_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 361 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V, i8 %input_registers_1_2_V_1, i8 %inner_fifos_0_2_V_V_read, void %write_ln167, i8 %inner_fifos_0_2_V_V_read_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 361 'write' 'write_ln167' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_7 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.1.1.2_ifconv" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 362 'br' 'br_ln109' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 0.00>
ST_7 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln74_10 = zext i6 %add_ln55_10" [CONV_LAYER/buf2pe.cpp:74]   --->   Operation 363 'zext' 'zext_ln74_10' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_7 : Operation 364 [1/1] (0.00ns)   --->   "%input_buffers_addr_10 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_10"   --->   Operation 364 'getelementptr' 'input_buffers_addr_10' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_7 : Operation 365 [2/2] (0.59ns)   --->   "%input_registers_1_3_V_5 = load i6 %input_buffers_addr_10"   --->   Operation 365 'load' 'input_registers_1_3_V_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_7 : Operation 366 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_6, i8 %input_registers_0_2_V_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 366 'write' 'write_ln167' <Predicate = (!icmp_ln25 & !notrhs)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb157.1.2.1"   --->   Operation 367 'br' 'br_ln0' <Predicate = (!icmp_ln25 & !notrhs)> <Delay = 0.00>
ST_7 : Operation 368 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_6, i8 %input_registers_0_2_V_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 368 'write' 'write_ln167' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.1.2.1" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 369 'br' 'br_ln109' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 0.00>
ST_7 : Operation 370 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_7, i8 %input_registers_1_2_V_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 370 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 371 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V, i8 %input_registers_2_3_V, i8 %inner_fifos_1_2_V_V_read, void %write_ln167, i8 %inner_fifos_1_2_V_V_read_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 371 'write' 'write_ln167' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_7 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.1.2.2" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 372 'br' 'br_ln109' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 0.00>
ST_7 : Operation 373 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_8, i8 %input_registers_2_3_V, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 373 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln74_11 = zext i6 %add_ln55_11" [CONV_LAYER/buf2pe.cpp:74]   --->   Operation 374 'zext' 'zext_ln74_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 375 [1/1] (0.00ns)   --->   "%input_buffers_addr_11 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_11"   --->   Operation 375 'getelementptr' 'input_buffers_addr_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 376 [2/2] (0.59ns)   --->   "%input_registers_2_3_V_1 = load i6 %input_buffers_addr_11"   --->   Operation 376 'load' 'input_registers_2_3_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_7 : Operation 377 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_weight_stream_V, i8 %weight_registers_V_load_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 377 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 378 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_0, i8 %input_registers_0_1_V_1, void %write_ln167, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 378 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 379 [1/1] (0.60ns)   --->   "%br_ln83 = br void %bb157.2.0.1" [CONV_LAYER/buf2pe.cpp:83]   --->   Operation 379 'br' 'br_ln83' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60>
ST_7 : Operation 380 [1/1] (0.60ns)   --->   "%br_ln82 = br i1 %cmp50, void %bb162.2.0.2, void %bb157.2.0.2" [CONV_LAYER/buf2pe.cpp:82]   --->   Operation 380 'br' 'br_ln82' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_7 : Operation 381 [1/1] (0.22ns)   --->   "%select_ln121_6 = select i1 %icmp_ln121_6, i32, i32 %add_ln124_6" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 381 'select' 'select_ln121_6' <Predicate = (!icmp_ln25)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 382 [1/1] (0.60ns)   --->   "%br_ln82 = br i1 %cmp50, void %bb162.2.1.0, void %._crit_edge4.2.1.0" [CONV_LAYER/buf2pe.cpp:82]   --->   Operation 382 'br' 'br_ln82' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_7 : Operation 383 [1/1] (1.09ns)   --->   "%inner_fifos_1_0_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V, i8 %inner_fifos_1_0_V_V_read, void %write_ln167, i8 %inner_fifos_1_0_V_V_read_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 383 'read' 'inner_fifos_1_0_V_V_read_2' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_7 : Operation 384 [1/1] (0.60ns)   --->   "%br_ln87 = br void %._crit_edge4.2.1.0" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 384 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_7 : Operation 385 [1/1] (0.60ns)   --->   "%br_ln82 = br i1 %cmp50, void %bb162.2.1.1, void %._crit_edge4.2.1.1" [CONV_LAYER/buf2pe.cpp:82]   --->   Operation 385 'br' 'br_ln82' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_7 : Operation 386 [1/1] (1.09ns)   --->   "%inner_fifos_1_1_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V, i8 %inner_fifos_1_1_V_V_read, void %write_ln167, i8 %inner_fifos_1_1_V_V_read_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 386 'read' 'inner_fifos_1_1_V_V_read_2' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_7 : Operation 387 [1/1] (0.60ns)   --->   "%br_ln87 = br void %._crit_edge4.2.1.1" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 387 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_7 : Operation 388 [1/1] (0.85ns)   --->   "%icmp_ln121_7 = icmp_eq  i32 %select_ln121_6, i32" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 388 'icmp' 'icmp_ln121_7' <Predicate = (!icmp_ln25)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 389 [1/1] (0.88ns)   --->   "%add_ln124_7 = add i32 %select_ln121_6, i32" [CONV_LAYER/buf2pe.cpp:124]   --->   Operation 389 'add' 'add_ln124_7' <Predicate = (!icmp_ln25)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 390 [1/1] (0.22ns)   --->   "%select_ln121_7 = select i1 %icmp_ln121_7, i32, i32 %add_ln124_7" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 390 'select' 'select_ln121_7' <Predicate = (!icmp_ln25)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 391 [1/1] (0.85ns)   --->   "%icmp_ln121_8 = icmp_eq  i32 %select_ln121_7, i32" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 391 'icmp' 'icmp_ln121_8' <Predicate = (!icmp_ln25)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 392 [1/1] (0.88ns)   --->   "%add_ln124_8 = add i32 %select_ln121_7, i32" [CONV_LAYER/buf2pe.cpp:124]   --->   Operation 392 'add' 'add_ln124_8' <Predicate = (!icmp_ln25)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 393 [1/1] (0.22ns)   --->   "%select_ln121_8 = select i1 %icmp_ln121_8, i32, i32 %add_ln124_8" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 393 'select' 'select_ln121_8' <Predicate = (!icmp_ln25)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 394 [1/2] (0.59ns)   --->   "%weight_registers_V_load_2 = load i4 %weight_registers_V_addr_5, void %store_ln182" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 394 'load' 'weight_registers_V_load_2' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_7 : Operation 395 [1/1] (0.85ns)   --->   "%icmp_ln157 = icmp_eq  i32 %select_ln121_8, i32" [CONV_LAYER/buf2pe.cpp:157]   --->   Operation 395 'icmp' 'icmp_ln157' <Predicate = (!icmp_ln25)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 396 [1/1] (0.88ns)   --->   "%input_num_index_1 = add i32 %select_ln121_8, i32" [CONV_LAYER/buf2pe.cpp:160]   --->   Operation 396 'add' 'input_num_index_1' <Predicate = (!icmp_ln25)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 397 [1/1] (0.22ns)   --->   "%input_num_index_2 = select i1 %icmp_ln157, i32, i32 %input_num_index_1" [CONV_LAYER/buf2pe.cpp:157]   --->   Operation 397 'select' 'input_num_index_2' <Predicate = (!icmp_ln25)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 398 [1/1] (0.43ns)   --->   "%add_ln30 = add i2 %select_ln27, i2" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 398 'add' 'add_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.79>
ST_8 : Operation 399 [1/1] (0.00ns)   --->   "%input_registers_1_3_V_4_load_1 = load i8 %input_registers_1_3_V_4"   --->   Operation 399 'load' 'input_registers_1_3_V_4_load_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.00>
ST_8 : Operation 400 [1/2] (0.59ns)   --->   "%input_registers_1_3_V_5 = load i6 %input_buffers_addr_10"   --->   Operation 400 'load' 'input_registers_1_3_V_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_8 : Operation 401 [1/1] (0.30ns)   --->   "%input_registers_1_3_V_3 = select i1 %cmp50, i8 %input_registers_1_3_V_5, i8 %input_registers_1_3_V_4_load_1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 401 'select' 'input_registers_1_3_V_3' <Predicate = (!icmp_ln25)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 402 [1/1] (0.00ns)   --->   "%store_ln106 = store i8 %input_registers_1_3_V_3, i8 %input_registers_1_3_V_4, i8 %input_registers_1_3_V_4_load_1, i8 %input_registers_1_3_V_4_load" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 402 'store' 'store_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 403 [1/2] (0.59ns)   --->   "%input_registers_2_3_V_1 = load i6 %input_buffers_addr_11"   --->   Operation 403 'load' 'input_registers_2_3_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_8 : Operation 404 [1/1] (1.09ns)   --->   "%inner_fifos_0_0_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V, i8 %inner_fifos_0_0_V_V_read, void %write_ln167, i8 %inner_fifos_0_0_V_V_read_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 404 'read' 'inner_fifos_0_0_V_V_read_2' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 405 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_0, i8 %inner_fifos_0_0_V_V_read_2, void %write_ln167, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 405 'write' 'write_ln167' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 406 [1/1] (1.09ns)   --->   "%inner_fifos_0_1_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V, i8 %inner_fifos_0_1_V_V_read, void %write_ln167, i8 %inner_fifos_0_1_V_V_read_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 406 'read' 'inner_fifos_0_1_V_V_read_2' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 407 [1/1] (0.60ns)   --->   "%br_ln87 = br void %bb157.2.0.1" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 407 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_8 : Operation 408 [1/1] (0.00ns)   --->   "%input_registers_0_1_V_2 = phi i8 %inner_fifos_0_1_V_V_read_2, void %bb162.2.0.0, i8 %input_registers_0_2_V_1, void %bb161.2.0.1.critedge"   --->   Operation 408 'phi' 'input_registers_0_1_V_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 409 [1/1] (1.09ns)   --->   "%inner_fifos_0_2_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V, i8 %inner_fifos_0_2_V_V_read, void %write_ln167, i8 %inner_fifos_0_2_V_V_read_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 409 'read' 'inner_fifos_0_2_V_V_read_2' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 410 [1/1] (0.60ns)   --->   "%br_ln87 = br void %bb157.2.0.2" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 410 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_8 : Operation 411 [1/1] (0.00ns)   --->   "%input_registers_0_2_V_2 = phi i8 %inner_fifos_0_2_V_V_read_2, void %bb162.2.0.2, i8 %input_registers_0_3_V_3, void %bb157.2.0.1"   --->   Operation 411 'phi' 'input_registers_0_2_V_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 412 [1/1] (0.00ns)   --->   "%input_registers_1_0_V_2 = phi i8 %inner_fifos_1_0_V_V_read_2, void %bb162.2.1.0, i8 %input_registers_1_1_V_1, void %bb157.2.0.2"   --->   Operation 412 'phi' 'input_registers_1_0_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 413 [1/1] (0.00ns)   --->   "%store_ln106 = store i8 %input_registers_1_0_V_2, i8 %input_registers_1_0_V_3, i8 %input_registers_1_0_V_3_load" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 413 'store' 'store_ln106' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 414 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V, i8 %input_registers_1_0_V_2, i8 %inner_fifos_0_0_V_V_read, void %write_ln167, i8 %inner_fifos_0_0_V_V_read_1, void %write_ln167, i8 %inner_fifos_0_0_V_V_read_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 414 'write' 'write_ln167' <Predicate = (notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.2.1.0" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 415 'br' 'br_ln109' <Predicate = (notrhs)> <Delay = 0.00>
ST_8 : Operation 416 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_3, i8 %input_registers_0_1_V_2, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 416 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 417 [1/1] (0.00ns)   --->   "%input_registers_1_1_V_2 = phi i8 %inner_fifos_1_1_V_V_read_2, void %bb162.2.1.1, i8 %input_registers_1_2_V_1, void %bb157.2.1.0"   --->   Operation 417 'phi' 'input_registers_1_1_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 418 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V, i8 %input_registers_1_1_V_2, i8 %inner_fifos_0_1_V_V_read, void %write_ln167, i8 %inner_fifos_0_1_V_V_read_1, void %write_ln167, i8 %inner_fifos_0_1_V_V_read_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 418 'write' 'write_ln167' <Predicate = (notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 419 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.2.1.1" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 419 'br' 'br_ln109' <Predicate = (notrhs)> <Delay = 0.00>
ST_8 : Operation 420 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_4, i8 %input_registers_1_1_V_2, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 420 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 421 [1/1] (0.60ns)   --->   "%br_ln82 = br i1 %cmp50, void %bb162.2.1.2, void %._crit_edge4.2.1.2" [CONV_LAYER/buf2pe.cpp:82]   --->   Operation 421 'br' 'br_ln82' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_8 : Operation 422 [1/1] (1.09ns)   --->   "%inner_fifos_1_2_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V, i8 %inner_fifos_1_2_V_V_read, void %write_ln167, i8 %inner_fifos_1_2_V_V_read_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 422 'read' 'inner_fifos_1_2_V_V_read_2' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 423 [1/1] (0.60ns)   --->   "%br_ln87 = br void %._crit_edge4.2.1.2" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 423 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_8 : Operation 424 [1/1] (0.00ns)   --->   "%input_registers_1_2_V_2 = phi i8 %inner_fifos_1_2_V_V_read_2, void %bb162.2.1.2, i8 %input_registers_1_3_V_3, void %bb157.2.1.1"   --->   Operation 424 'phi' 'input_registers_1_2_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 425 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V, i8 %input_registers_1_2_V_2, i8 %inner_fifos_0_2_V_V_read, void %write_ln167, i8 %inner_fifos_0_2_V_V_read_1, void %write_ln167, i8 %inner_fifos_0_2_V_V_read_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 425 'write' 'write_ln167' <Predicate = (notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 426 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.2.1.2" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 426 'br' 'br_ln109' <Predicate = (notrhs)> <Delay = 0.00>
ST_8 : Operation 427 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_6, i8 %input_registers_0_2_V_2, void %write_ln167, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 427 'write' 'write_ln167' <Predicate = (!notrhs)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb157.2.2.1"   --->   Operation 428 'br' 'br_ln0' <Predicate = (!notrhs)> <Delay = 0.00>
ST_8 : Operation 429 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V, i8 %input_registers_2_2_V_1, i8 %inner_fifos_1_0_V_V_read, void %write_ln167, i8 %inner_fifos_1_0_V_V_read_1, void %write_ln167, i8 %inner_fifos_1_0_V_V_read_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 429 'write' 'write_ln167' <Predicate = (notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 430 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_6, i8 %input_registers_0_2_V_2, void %write_ln167, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 430 'write' 'write_ln167' <Predicate = (notrhs)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 431 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V, i8 %input_registers_2_3_V, i8 %inner_fifos_1_1_V_V_read, void %write_ln167, i8 %inner_fifos_1_1_V_V_read_1, void %write_ln167, i8 %inner_fifos_1_1_V_V_read_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 431 'write' 'write_ln167' <Predicate = (notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.2.2.1" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 432 'br' 'br_ln109' <Predicate = (notrhs)> <Delay = 0.00>
ST_8 : Operation 433 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_7, i8 %input_registers_1_2_V_2, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 433 'write' 'write_ln167' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 434 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V, i8 %input_registers_2_3_V_1, i8 %inner_fifos_1_2_V_V_read, void %write_ln167, i8 %inner_fifos_1_2_V_V_read_1, void %write_ln167, i8 %inner_fifos_1_2_V_V_read_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 434 'write' 'write_ln167' <Predicate = (notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.2.2.2" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 435 'br' 'br_ln109' <Predicate = (notrhs)> <Delay = 0.00>
ST_8 : Operation 436 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_8, i8 %input_registers_2_3_V_1, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 436 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 437 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_weight_stream_V, i8 %weight_registers_V_load_2, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 437 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 438 'br' 'br_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 439 [1/1] (0.00ns)   --->   "%ret_ln166 = ret" [CONV_LAYER/buf2pe.cpp:166]   --->   Operation 439 'ret' 'ret_ln166' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_buffers]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=bram:ce=0
Port [ weight_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pe_input_stream_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pe_input_stream_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pe_input_stream_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pe_input_stream_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pe_input_stream_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pe_input_stream_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pe_input_stream_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pe_input_stream_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pe_input_stream_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pe_weight_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_registers_0_3_V_4        (alloca           ) [ 0011111110]
input_registers_1_0_V_3        (alloca           ) [ 0011111110]
input_registers_1_3_V_4        (alloca           ) [ 0011111110]
input_registers_2_0_V          (alloca           ) [ 0011111110]
input_registers_2_1_V          (alloca           ) [ 0011111110]
specinterface_ln0              (specinterface    ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
specbitsmap_ln0                (specbitsmap      ) [ 0000000000]
specbitsmap_ln0                (specbitsmap      ) [ 0000000000]
specbitsmap_ln0                (specbitsmap      ) [ 0000000000]
specbitsmap_ln0                (specbitsmap      ) [ 0000000000]
specbitsmap_ln0                (specbitsmap      ) [ 0000000000]
specbitsmap_ln0                (specbitsmap      ) [ 0000000000]
specbitsmap_ln0                (specbitsmap      ) [ 0000000000]
specbitsmap_ln0                (specbitsmap      ) [ 0000000000]
specbitsmap_ln0                (specbitsmap      ) [ 0000000000]
spectopmodule_ln0              (spectopmodule    ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
specbitsmap_ln0                (specbitsmap      ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
specbitsmap_ln0                (specbitsmap      ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
specbitsmap_ln0                (specbitsmap      ) [ 0000000000]
weight_registers_V             (alloca           ) [ 0011111110]
inner_fifos_0_0_V_V            (alloca           ) [ 0111111110]
empty                          (specchannel      ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
inner_fifos_0_1_V_V            (alloca           ) [ 0111111110]
empty_8                        (specchannel      ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
inner_fifos_0_2_V_V            (alloca           ) [ 0111111110]
empty_9                        (specchannel      ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
inner_fifos_1_0_V_V            (alloca           ) [ 0111111110]
empty_10                       (specchannel      ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
inner_fifos_1_1_V_V            (alloca           ) [ 0111111110]
empty_11                       (specchannel      ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
inner_fifos_1_2_V_V            (alloca           ) [ 0111111110]
empty_12                       (specchannel      ) [ 0000000000]
specinterface_ln0              (specinterface    ) [ 0000000000]
br_ln25                        (br               ) [ 0111111110]
indvar_flatten26               (phi              ) [ 0010000000]
output_x                       (phi              ) [ 0010000000]
indvar_flatten                 (phi              ) [ 0010000000]
output_y                       (phi              ) [ 0010000000]
kernel_y                       (phi              ) [ 0010000000]
input_num_index                (phi              ) [ 0010000000]
trunc_ln25                     (trunc            ) [ 0000000000]
trunc_ln27                     (trunc            ) [ 0000000000]
empty_13                       (or               ) [ 0000000000]
icmp_ln25                      (icmp             ) [ 0011111110]
add_ln25                       (add              ) [ 0111111110]
br_ln25                        (br               ) [ 0000000000]
icmp_ln27                      (icmp             ) [ 0000000000]
select_ln25                    (select           ) [ 0000000000]
add_ln25_1                     (add              ) [ 0000000000]
trunc_ln25_1                   (trunc            ) [ 0000000000]
select_ln25_1                  (select           ) [ 0000000000]
select_ln25_2                  (select           ) [ 0000000000]
xor_ln25                       (xor              ) [ 0000000000]
icmp_ln30                      (icmp             ) [ 0000000000]
and_ln25                       (and              ) [ 0000000000]
select_ln25_3                  (select           ) [ 0111111110]
output_y_2                     (add              ) [ 0000000000]
or_ln27                        (or               ) [ 0000000000]
select_ln27                    (select           ) [ 0001111100]
select_ln27_1                  (select           ) [ 0000000000]
trunc_ln27_1                   (trunc            ) [ 0000000000]
p_mid1                         (or               ) [ 0000000000]
select_ln27_2                  (select           ) [ 0001110000]
select_ln27_3                  (select           ) [ 0111111110]
kernel_y_cast6                 (zext             ) [ 0000000000]
empty_27                       (add              ) [ 0000000000]
p_cast40                       (zext             ) [ 0000000000]
mul                            (mul              ) [ 0000000000]
tmp_1                          (bitselect        ) [ 0001000000]
cmp50                          (icmp             ) [ 0011111110]
notrhs                         (icmp             ) [ 0011111110]
br_ln37                        (br               ) [ 0000000000]
empty_18                       (trunc            ) [ 0000000000]
p_shl18                        (bitconcatenate   ) [ 0000000000]
br_ln70                        (br               ) [ 0011111110]
trunc_ln55                     (trunc            ) [ 0000000000]
tmp                            (bitconcatenate   ) [ 0000000000]
add_ln55                       (add              ) [ 0001110000]
br_ln72                        (br               ) [ 0000000000]
zext_ln74                      (zext             ) [ 0000000000]
input_buffers_addr             (getelementptr    ) [ 0001000000]
add_ln55_1                     (add              ) [ 0000000000]
br_ln72                        (br               ) [ 0000000000]
zext_ln74_1                    (zext             ) [ 0000000000]
input_buffers_addr_1           (getelementptr    ) [ 0001000000]
icmp_ln121                     (icmp             ) [ 0001000000]
add_ln124                      (add              ) [ 0001000000]
br_ln70                        (br               ) [ 0011111110]
br_ln106                       (br               ) [ 0000000000]
br_ln106                       (br               ) [ 0000000000]
br_ln106                       (br               ) [ 0000000000]
br_ln106                       (br               ) [ 0000000000]
br_ln106                       (br               ) [ 0000000000]
br_ln106                       (br               ) [ 0000000000]
br_ln37                        (br               ) [ 0000000000]
br_ln106                       (br               ) [ 0000000000]
br_ln106                       (br               ) [ 0000000000]
br_ln106                       (br               ) [ 0000000000]
br_ln106                       (br               ) [ 0000000000]
br_ln106                       (br               ) [ 0000000000]
br_ln37                        (br               ) [ 0000000000]
br_ln82                        (br               ) [ 0000000000]
br_ln106                       (br               ) [ 0000000000]
br_ln106                       (br               ) [ 0000000000]
br_ln106                       (br               ) [ 0000000000]
br_ln106                       (br               ) [ 0000000000]
br_ln106                       (br               ) [ 0000000000]
add_ln27_1                     (add              ) [ 0000000000]
select_ln27_4                  (select           ) [ 0111111110]
specloopname_ln0               (specloopname     ) [ 0000000000]
empty_25                       (speclooptripcount) [ 0000000000]
specloopname_ln0               (specloopname     ) [ 0000000000]
zext_ln30                      (zext             ) [ 0000000000]
specpipeline_ln30              (specpipeline     ) [ 0000000000]
specloopname_ln30              (specloopname     ) [ 0000000000]
p_shl                          (bitconcatenate   ) [ 0000000000]
empty_26                       (sub              ) [ 0000111000]
p_cast                         (zext             ) [ 0000100000]
mul1                           (bitconcatenate   ) [ 0000110000]
mul34_cast                     (zext             ) [ 0000000000]
weight_stream_V_read           (read             ) [ 0000000000]
weight_registers_V_addr        (getelementptr    ) [ 0000000000]
store_ln182                    (store            ) [ 0000000000]
br_ln38                        (br               ) [ 0000000000]
inner_fifos_0_0_V_V_read       (read             ) [ 0011111110]
br_ln87                        (br               ) [ 0011111110]
inner_fifos_0_1_V_V_read       (read             ) [ 0011111110]
br_ln87                        (br               ) [ 0011111110]
input_buffers_load             (load             ) [ 0011111110]
br_ln79                        (br               ) [ 0011111110]
input_registers_1_0_V_3_load   (load             ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
inner_fifos_0_2_V_V_read       (read             ) [ 0011111110]
br_ln87                        (br               ) [ 0011111110]
input_buffers_load_1           (load             ) [ 0011111110]
br_ln79                        (br               ) [ 0011111110]
input_registers_2_0_V_load     (load             ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
select_ln121                   (select           ) [ 0000000000]
empty_14                       (trunc            ) [ 0000000000]
p_shl17_0_1                    (bitconcatenate   ) [ 0000000000]
empty_15                       (trunc            ) [ 0000000000]
p_shl18_0_1                    (bitconcatenate   ) [ 0000000000]
inner_fifos_1_0_V_V_read       (read             ) [ 0011111110]
br_ln87                        (br               ) [ 0011111110]
add_ln55_12                    (add              ) [ 0000000000]
add_ln55_3                     (add              ) [ 0000110000]
br_ln72                        (br               ) [ 0000000000]
zext_ln74_3                    (zext             ) [ 0000000000]
input_buffers_addr_3           (getelementptr    ) [ 0000100000]
add_ln55_4                     (add              ) [ 0000000000]
br_ln72                        (br               ) [ 0000000000]
zext_ln74_4                    (zext             ) [ 0000000000]
input_buffers_addr_4           (getelementptr    ) [ 0000100000]
input_registers_2_1_V_load     (load             ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
icmp_ln121_1                   (icmp             ) [ 0000000000]
add_ln124_1                    (add              ) [ 0000000000]
select_ln121_1                 (select           ) [ 0000100000]
empty_16                       (trunc            ) [ 0000000000]
p_shl17_0_2                    (bitconcatenate   ) [ 0000000000]
empty_17                       (trunc            ) [ 0000000000]
p_shl18_0_2                    (bitconcatenate   ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
br_ln109                       (br               ) [ 0000000000]
add_ln55_13                    (add              ) [ 0000000000]
add_ln55_6                     (add              ) [ 0000111000]
storemerge                     (phi              ) [ 0000100000]
write_ln167                    (write            ) [ 0000000000]
input_registers_0_1_V          (phi              ) [ 0000110000]
input_registers_0_2_V          (phi              ) [ 0000111100]
input_registers_1_0_V          (phi              ) [ 0000100000]
write_ln167                    (write            ) [ 0000000000]
br_ln109                       (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
inner_fifos_1_1_V_V_read       (read             ) [ 0011111110]
br_ln87                        (br               ) [ 0011111110]
input_buffers_load_3           (load             ) [ 0011111110]
br_ln79                        (br               ) [ 0011111110]
inner_fifos_1_2_V_V_read       (read             ) [ 0011111110]
br_ln87                        (br               ) [ 0011111110]
input_buffers_load_4           (load             ) [ 0011111110]
br_ln79                        (br               ) [ 0011111110]
write_ln167                    (write            ) [ 0000000000]
zext_ln74_6                    (zext             ) [ 0000000000]
input_buffers_addr_6           (getelementptr    ) [ 0000010000]
add_ln55_7                     (add              ) [ 0000000000]
zext_ln74_7                    (zext             ) [ 0000000000]
input_buffers_addr_7           (getelementptr    ) [ 0000010000]
icmp_ln121_2                   (icmp             ) [ 0000000000]
add_ln124_2                    (add              ) [ 0000000000]
select_ln121_2                 (select           ) [ 0000000000]
weight_registers_V_addr_1      (getelementptr    ) [ 0000010000]
weight_stream_V_read_1         (read             ) [ 0000000000]
add_ln38                       (add              ) [ 0000000000]
zext_ln38                      (zext             ) [ 0000000000]
weight_registers_V_addr_3      (getelementptr    ) [ 0000000000]
store_ln182                    (store            ) [ 0000000000]
br_ln38                        (br               ) [ 0000000000]
empty_23                       (trunc            ) [ 0000010000]
empty_24                       (trunc            ) [ 0000010000]
br_ln82                        (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
icmp_ln121_3                   (icmp             ) [ 0000010000]
add_ln124_3                    (add              ) [ 0000010000]
add_ln55_2                     (add              ) [ 0000000000]
zext_ln74_2                    (zext             ) [ 0000000000]
input_buffers_addr_2           (getelementptr    ) [ 0000001000]
input_registers_1_1_V          (phi              ) [ 0000011000]
write_ln167                    (write            ) [ 0000000000]
br_ln109                       (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
input_registers_1_2_V          (phi              ) [ 0000011100]
write_ln167                    (write            ) [ 0000000000]
br_ln109                       (br               ) [ 0000000000]
add_ln55_5                     (add              ) [ 0000000000]
zext_ln74_5                    (zext             ) [ 0000000000]
input_buffers_addr_5           (getelementptr    ) [ 0000001000]
input_registers_2_1_V_4        (load             ) [ 0000001000]
write_ln167                    (write            ) [ 0000000000]
br_ln109                       (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
input_registers_2_2_V_1        (load             ) [ 0010001110]
store_ln106                    (store            ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
br_ln109                       (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
weight_registers_V_load        (load             ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
input_depth_index_142          (or               ) [ 0000000000]
input_depth_index_142_cast     (zext             ) [ 0000000000]
p_shl17_1                      (bitconcatenate   ) [ 0000000000]
p_shl18_1                      (bitconcatenate   ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
br_ln83                        (br               ) [ 0011111110]
add_ln55_14                    (add              ) [ 0000000000]
add_ln55_9                     (add              ) [ 0000001000]
select_ln121_3                 (select           ) [ 0000000000]
empty_19                       (trunc            ) [ 0000000000]
p_shl17_1_1                    (bitconcatenate   ) [ 0000000000]
empty_20                       (trunc            ) [ 0000000000]
p_shl18_1_1                    (bitconcatenate   ) [ 0000000000]
br_ln82                        (br               ) [ 0011111110]
inner_fifos_1_0_V_V_read_1     (read             ) [ 0011111110]
br_ln87                        (br               ) [ 0011111110]
write_ln167                    (write            ) [ 0000000000]
add_ln55_15                    (add              ) [ 0000000000]
add_ln55_10                    (add              ) [ 0000001100]
icmp_ln121_4                   (icmp             ) [ 0000000000]
add_ln124_4                    (add              ) [ 0000000000]
select_ln121_4                 (select           ) [ 0000001000]
empty_21                       (trunc            ) [ 0000000000]
p_shl17_1_2                    (bitconcatenate   ) [ 0000000000]
empty_22                       (trunc            ) [ 0000000000]
p_shl18_1_2                    (bitconcatenate   ) [ 0000000000]
add_ln55_16                    (add              ) [ 0000000000]
add_ln55_11                    (add              ) [ 0000001100]
add_ln127                      (add              ) [ 0000000000]
zext_ln127                     (zext             ) [ 0000000000]
weight_registers_V_addr_4      (getelementptr    ) [ 0000001000]
weight_stream_V_read_2         (read             ) [ 0000000000]
add_ln38_1                     (add              ) [ 0000000000]
zext_ln38_1                    (zext             ) [ 0000000000]
weight_registers_V_addr_2      (getelementptr    ) [ 0000000000]
store_ln182                    (store            ) [ 0000000000]
br_ln38                        (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
input_registers_0_3_V_4_load   (load             ) [ 0000000000]
input_registers_0_3_V          (load             ) [ 0000000000]
input_registers_0_3_V_1        (select           ) [ 0011111110]
input_registers_1_3_V_4_load   (load             ) [ 0000000000]
input_registers_1_3_V          (load             ) [ 0000000000]
input_registers_1_3_V_1        (select           ) [ 0011111110]
add_ln55_8                     (add              ) [ 0000000000]
zext_ln74_8                    (zext             ) [ 0000000000]
input_buffers_addr_8           (getelementptr    ) [ 0000000100]
inner_fifos_0_0_V_V_read_1     (read             ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
inner_fifos_0_1_V_V_read_1     (read             ) [ 0011111110]
br_ln87                        (br               ) [ 0011111110]
br_ln82                        (br               ) [ 0011111110]
inner_fifos_0_2_V_V_read_1     (read             ) [ 0011111110]
br_ln87                        (br               ) [ 0011111110]
zext_ln74_9                    (zext             ) [ 0000000000]
input_buffers_addr_9           (getelementptr    ) [ 0000000100]
input_registers_1_0_V_1        (phi              ) [ 0000001000]
write_ln167                    (write            ) [ 0000000000]
br_ln109                       (br               ) [ 0000000000]
br_ln82                        (br               ) [ 0011111110]
inner_fifos_1_1_V_V_read_1     (read             ) [ 0011111110]
br_ln87                        (br               ) [ 0011111110]
br_ln82                        (br               ) [ 0011111110]
inner_fifos_1_2_V_V_read_1     (read             ) [ 0011111110]
br_ln87                        (br               ) [ 0011111110]
write_ln167                    (write            ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
icmp_ln121_5                   (icmp             ) [ 0000000000]
add_ln124_5                    (add              ) [ 0000000000]
select_ln121_5                 (select           ) [ 0000000000]
weight_registers_V_load_1      (load             ) [ 0000000100]
write_ln167                    (write            ) [ 0000000000]
icmp_ln121_6                   (icmp             ) [ 0000000100]
add_ln124_6                    (add              ) [ 0000000100]
write_ln167                    (write            ) [ 0000000000]
add_ln127_1                    (add              ) [ 0000000000]
zext_ln127_1                   (zext             ) [ 0000000000]
weight_registers_V_addr_5      (getelementptr    ) [ 0000000100]
input_registers_2_3_V          (load             ) [ 0010000010]
store_ln37                     (store            ) [ 0000000000]
input_registers_0_1_V_1        (phi              ) [ 0000000100]
input_registers_0_2_V_1        (phi              ) [ 0010000110]
input_registers_0_3_V_4_load_1 (load             ) [ 0000000000]
input_registers_0_3_V_5        (load             ) [ 0000000000]
input_registers_0_3_V_3        (select           ) [ 0011111110]
store_ln82                     (store            ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
input_registers_1_1_V_1        (phi              ) [ 0010000110]
write_ln167                    (write            ) [ 0000000000]
br_ln109                       (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
input_registers_1_2_V_1        (phi              ) [ 0010000110]
write_ln167                    (write            ) [ 0000000000]
br_ln109                       (br               ) [ 0000000000]
zext_ln74_10                   (zext             ) [ 0000000000]
input_buffers_addr_10          (getelementptr    ) [ 0010000010]
write_ln167                    (write            ) [ 0000000000]
br_ln0                         (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
br_ln109                       (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
br_ln109                       (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
zext_ln74_11                   (zext             ) [ 0000000000]
input_buffers_addr_11          (getelementptr    ) [ 0010000010]
write_ln167                    (write            ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
br_ln83                        (br               ) [ 0011111110]
br_ln82                        (br               ) [ 0011111110]
select_ln121_6                 (select           ) [ 0000000000]
br_ln82                        (br               ) [ 0011111110]
inner_fifos_1_0_V_V_read_2     (read             ) [ 0011111110]
br_ln87                        (br               ) [ 0011111110]
br_ln82                        (br               ) [ 0011111110]
inner_fifos_1_1_V_V_read_2     (read             ) [ 0011111110]
br_ln87                        (br               ) [ 0011111110]
icmp_ln121_7                   (icmp             ) [ 0000000000]
add_ln124_7                    (add              ) [ 0000000000]
select_ln121_7                 (select           ) [ 0000000000]
icmp_ln121_8                   (icmp             ) [ 0000000000]
add_ln124_8                    (add              ) [ 0000000000]
select_ln121_8                 (select           ) [ 0000000000]
weight_registers_V_load_2      (load             ) [ 0010000010]
icmp_ln157                     (icmp             ) [ 0000000000]
input_num_index_1              (add              ) [ 0000000000]
input_num_index_2              (select           ) [ 0110000010]
add_ln30                       (add              ) [ 0110000010]
input_registers_1_3_V_4_load_1 (load             ) [ 0000000000]
input_registers_1_3_V_5        (load             ) [ 0000000000]
input_registers_1_3_V_3        (select           ) [ 0000000000]
store_ln106                    (store            ) [ 0000000000]
input_registers_2_3_V_1        (load             ) [ 0000000000]
inner_fifos_0_0_V_V_read_2     (read             ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
inner_fifos_0_1_V_V_read_2     (read             ) [ 0000000000]
br_ln87                        (br               ) [ 0000000000]
input_registers_0_1_V_2        (phi              ) [ 0010000010]
inner_fifos_0_2_V_V_read_2     (read             ) [ 0000000000]
br_ln87                        (br               ) [ 0000000000]
input_registers_0_2_V_2        (phi              ) [ 0010000010]
input_registers_1_0_V_2        (phi              ) [ 0010000010]
store_ln106                    (store            ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
br_ln109                       (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
input_registers_1_1_V_2        (phi              ) [ 0010000010]
write_ln167                    (write            ) [ 0000000000]
br_ln109                       (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
br_ln82                        (br               ) [ 0000000000]
inner_fifos_1_2_V_V_read_2     (read             ) [ 0000000000]
br_ln87                        (br               ) [ 0000000000]
input_registers_1_2_V_2        (phi              ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
br_ln109                       (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
br_ln0                         (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
br_ln109                       (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
br_ln109                       (br               ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
write_ln167                    (write            ) [ 0000000000]
br_ln0                         (br               ) [ 0111111110]
ret_ln166                      (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_buffers">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buffers"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pe_input_stream_V_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_input_stream_V_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pe_input_stream_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_input_stream_V_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pe_input_stream_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_input_stream_V_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pe_input_stream_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_input_stream_V_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pe_input_stream_V_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_input_stream_V_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pe_input_stream_V_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_input_stream_V_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pe_input_stream_V_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_input_stream_V_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pe_input_stream_V_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_input_stream_V_7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pe_input_stream_V_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_input_stream_V_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pe_weight_stream_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_weight_stream_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_fifos_LF_0_NF_LF_0_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_fifos_LF_0_NF_LF_1_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_fifos_LF_0_NF_LF_2_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_fifos_LF_1_NF_LF_0_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_fifos_LF_1_NF_LF_1_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_fifos_LF_1_NF_LF_2_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_3_VITIS_LOOP_27_1_VITIS_LOOP_30_2_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_27_1_VITIS_LOOP_30_2_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="input_registers_0_3_V_4_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_registers_0_3_V_4/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="input_registers_1_0_V_3_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_registers_1_0_V_3/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="input_registers_1_3_V_4_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_registers_1_3_V_4/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="input_registers_2_0_V_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_registers_2_0_V/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="input_registers_2_1_V_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_registers_2_1_V/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="weight_registers_V_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_registers_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="inner_fifos_0_0_V_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inner_fifos_0_0_V_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="inner_fifos_0_1_V_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inner_fifos_0_1_V_V/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="inner_fifos_0_2_V_V_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inner_fifos_0_2_V_V/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="inner_fifos_1_0_V_V_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inner_fifos_1_0_V_V/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="inner_fifos_1_1_V_V_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inner_fifos_1_1_V_V/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="inner_fifos_1_2_V_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inner_fifos_1_2_V_V/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_stream_V_read/3 weight_stream_V_read_1/4 weight_stream_V_read_2/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="2"/>
<pin id="193" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inner_fifos_0_0_V_V_read/3 inner_fifos_0_0_V_V_read_1/6 inner_fifos_0_0_V_V_read_2/8 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_read_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="2"/>
<pin id="198" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inner_fifos_0_1_V_V_read/3 inner_fifos_0_1_V_V_read_1/6 inner_fifos_0_1_V_V_read_2/8 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/3 write_ln167/4 write_ln167/6 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_read_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="8" slack="2"/>
<pin id="210" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inner_fifos_0_2_V_V_read/3 inner_fifos_0_2_V_V_read_1/6 inner_fifos_0_2_V_V_read_2/8 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_write_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="0" index="2" bw="8" slack="0"/>
<pin id="216" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/3 write_ln167/4 write_ln167/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_read_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="2"/>
<pin id="222" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inner_fifos_1_0_V_V_read/3 inner_fifos_1_0_V_V_read_1/5 inner_fifos_1_0_V_V_read_2/7 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_write_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="0" index="2" bw="8" slack="0"/>
<pin id="228" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/3 write_ln167/5 write_ln167/6 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_write_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="0" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="2"/>
<pin id="234" dir="0" index="2" bw="8" slack="0"/>
<pin id="235" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/3 write_ln167/6 write_ln167/8 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_write_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="0"/>
<pin id="241" dir="0" index="2" bw="8" slack="0"/>
<pin id="242" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/4 write_ln167/5 write_ln167/6 write_ln167/7 write_ln167/8 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_write_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="0" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="3"/>
<pin id="248" dir="0" index="2" bw="8" slack="0"/>
<pin id="249" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/4 write_ln167/6 write_ln167/8 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_write_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="0" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="0"/>
<pin id="254" dir="0" index="2" bw="8" slack="0"/>
<pin id="255" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/4 write_ln167/7 write_ln167/8 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="3"/>
<pin id="261" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inner_fifos_1_1_V_V_read/4 inner_fifos_1_1_V_V_read_1/6 inner_fifos_1_1_V_V_read_2/7 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_read_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="8" slack="3"/>
<pin id="266" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inner_fifos_1_2_V_V_read/4 inner_fifos_1_2_V_V_read_1/6 inner_fifos_1_2_V_V_read_2/8 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_write_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="0" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="0" index="2" bw="8" slack="0"/>
<pin id="272" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/4 write_ln167/7 write_ln167/7 write_ln167/8 write_ln167/8 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_write_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="0" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="4"/>
<pin id="279" dir="0" index="2" bw="8" slack="0"/>
<pin id="280" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 write_ln167/7 write_ln167/8 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_write_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="0" index="2" bw="8" slack="0"/>
<pin id="286" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 write_ln167/7 write_ln167/8 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_write_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="0" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="4"/>
<pin id="292" dir="0" index="2" bw="8" slack="0"/>
<pin id="293" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 write_ln167/7 write_ln167/8 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_write_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="0" slack="0"/>
<pin id="297" dir="0" index="1" bw="8" slack="4"/>
<pin id="298" dir="0" index="2" bw="8" slack="0"/>
<pin id="299" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 write_ln167/6 write_ln167/8 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_write_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="0" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="0"/>
<pin id="304" dir="0" index="2" bw="8" slack="0"/>
<pin id="305" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 write_ln167/7 write_ln167/8 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_write_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="0" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="4"/>
<pin id="311" dir="0" index="2" bw="8" slack="0"/>
<pin id="312" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 write_ln167/7 write_ln167/8 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_write_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="0" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="0"/>
<pin id="317" dir="0" index="2" bw="8" slack="0"/>
<pin id="318" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 write_ln167/7 write_ln167/8 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_write_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="0" slack="0"/>
<pin id="323" dir="0" index="1" bw="8" slack="0"/>
<pin id="324" dir="0" index="2" bw="8" slack="0"/>
<pin id="325" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 write_ln167/7 write_ln167/8 "/>
</bind>
</comp>

<comp id="329" class="1004" name="input_buffers_addr_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="6" slack="0"/>
<pin id="333" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buffers_addr/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="0" slack="0"/>
<pin id="341" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="342" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="343" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="8" slack="0"/>
<pin id="344" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_buffers_load/2 input_buffers_load_1/2 input_buffers_load_3/3 input_buffers_load_4/3 input_registers_2_1_V_4/4 input_registers_2_2_V_1/4 input_registers_0_3_V/5 input_registers_1_3_V/5 input_registers_2_3_V/6 input_registers_0_3_V_5/6 input_registers_1_3_V_5/7 input_registers_2_3_V_1/7 "/>
</bind>
</comp>

<comp id="346" class="1004" name="input_buffers_addr_1_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="6" slack="0"/>
<pin id="350" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buffers_addr_1/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="weight_registers_V_addr_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="4" slack="0"/>
<pin id="358" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_registers_V_addr/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="0"/>
<pin id="363" dir="0" index="2" bw="0" slack="0"/>
<pin id="410" dir="0" index="4" bw="4" slack="0"/>
<pin id="411" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="412" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="3" bw="8" slack="1"/>
<pin id="413" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln182/3 weight_registers_V_load/4 store_ln182/4 weight_registers_V_load_1/5 store_ln182/5 weight_registers_V_load_2/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="input_buffers_addr_3_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="6" slack="0"/>
<pin id="371" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buffers_addr_3/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="input_buffers_addr_4_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="6" slack="0"/>
<pin id="379" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buffers_addr_4/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="input_buffers_addr_6_gep_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="6" slack="0"/>
<pin id="387" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buffers_addr_6/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="input_buffers_addr_7_gep_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="6" slack="0"/>
<pin id="398" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buffers_addr_7/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="weight_registers_V_addr_1_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="4" slack="1"/>
<pin id="408" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_registers_V_addr_1/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="weight_registers_V_addr_3_gep_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="4" slack="0"/>
<pin id="420" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_registers_V_addr_3/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="input_buffers_addr_2_gep_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="6" slack="0"/>
<pin id="427" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buffers_addr_2/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="input_buffers_addr_5_gep_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="6" slack="0"/>
<pin id="435" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buffers_addr_5/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="weight_registers_V_addr_4_gep_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="0" index="2" bw="4" slack="0"/>
<pin id="443" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_registers_V_addr_4/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="weight_registers_V_addr_2_gep_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="4" slack="0"/>
<pin id="450" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_registers_V_addr_2/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="input_buffers_addr_8_gep_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="0" index="2" bw="6" slack="0"/>
<pin id="458" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buffers_addr_8/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="input_buffers_addr_9_gep_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="6" slack="0"/>
<pin id="468" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buffers_addr_9/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="weight_registers_V_addr_5_gep_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="4" slack="0"/>
<pin id="476" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_registers_V_addr_5/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="input_buffers_addr_10_gep_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="0" index="2" bw="6" slack="0"/>
<pin id="483" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buffers_addr_10/7 "/>
</bind>
</comp>

<comp id="487" class="1004" name="input_buffers_addr_11_gep_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="0" index="2" bw="6" slack="0"/>
<pin id="491" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buffers_addr_11/7 "/>
</bind>
</comp>

<comp id="495" class="1005" name="indvar_flatten26_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="1"/>
<pin id="497" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten26 (phireg) "/>
</bind>
</comp>

<comp id="499" class="1004" name="indvar_flatten26_phi_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="1"/>
<pin id="501" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="502" dir="0" index="2" bw="4" slack="0"/>
<pin id="503" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="504" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten26/2 "/>
</bind>
</comp>

<comp id="506" class="1005" name="output_x_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="2" slack="1"/>
<pin id="508" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="output_x (phireg) "/>
</bind>
</comp>

<comp id="510" class="1004" name="output_x_phi_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="1"/>
<pin id="512" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="513" dir="0" index="2" bw="2" slack="0"/>
<pin id="514" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="515" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_x/2 "/>
</bind>
</comp>

<comp id="517" class="1005" name="indvar_flatten_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="1"/>
<pin id="519" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="521" class="1004" name="indvar_flatten_phi_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="1"/>
<pin id="523" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="524" dir="0" index="2" bw="4" slack="0"/>
<pin id="525" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="526" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="528" class="1005" name="output_y_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="2" slack="1"/>
<pin id="530" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="output_y (phireg) "/>
</bind>
</comp>

<comp id="532" class="1004" name="output_y_phi_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="1"/>
<pin id="534" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="535" dir="0" index="2" bw="2" slack="0"/>
<pin id="536" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="537" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_y/2 "/>
</bind>
</comp>

<comp id="539" class="1005" name="kernel_y_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="2" slack="1"/>
<pin id="541" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kernel_y (phireg) "/>
</bind>
</comp>

<comp id="543" class="1004" name="kernel_y_phi_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="546" dir="0" index="2" bw="2" slack="1"/>
<pin id="547" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="548" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kernel_y/2 "/>
</bind>
</comp>

<comp id="550" class="1005" name="input_num_index_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_num_index (phireg) "/>
</bind>
</comp>

<comp id="554" class="1004" name="input_num_index_phi_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="1"/>
<pin id="556" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="557" dir="0" index="2" bw="32" slack="1"/>
<pin id="558" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="559" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_num_index/2 "/>
</bind>
</comp>

<comp id="561" class="1005" name="storemerge_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="2"/>
<pin id="563" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="565" class="1004" name="storemerge_phi_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="1"/>
<pin id="567" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="568" dir="0" index="2" bw="1" slack="2"/>
<pin id="569" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="570" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/4 "/>
</bind>
</comp>

<comp id="573" class="1005" name="input_registers_0_1_V_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="1"/>
<pin id="575" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_registers_0_1_V (phireg) "/>
</bind>
</comp>

<comp id="577" class="1004" name="input_registers_0_1_V_phi_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="1"/>
<pin id="579" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="580" dir="0" index="2" bw="8" slack="1"/>
<pin id="581" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="582" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_0_1_V/4 "/>
</bind>
</comp>

<comp id="585" class="1005" name="input_registers_0_2_V_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="3"/>
<pin id="587" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="input_registers_0_2_V (phireg) "/>
</bind>
</comp>

<comp id="588" class="1004" name="input_registers_0_2_V_phi_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="1"/>
<pin id="590" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="591" dir="0" index="2" bw="8" slack="1"/>
<pin id="592" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="593" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_0_2_V/4 "/>
</bind>
</comp>

<comp id="596" class="1005" name="input_registers_1_0_V_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="2"/>
<pin id="598" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_registers_1_0_V (phireg) "/>
</bind>
</comp>

<comp id="600" class="1004" name="input_registers_1_0_V_phi_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="1"/>
<pin id="602" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="603" dir="0" index="2" bw="1" slack="2"/>
<pin id="604" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="605" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_1_0_V/4 "/>
</bind>
</comp>

<comp id="609" class="1005" name="input_registers_1_1_V_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="1"/>
<pin id="611" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_registers_1_1_V (phireg) "/>
</bind>
</comp>

<comp id="612" class="1004" name="input_registers_1_1_V_phi_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="1"/>
<pin id="614" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="615" dir="0" index="2" bw="8" slack="1"/>
<pin id="616" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="617" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_1_1_V/5 "/>
</bind>
</comp>

<comp id="621" class="1005" name="input_registers_1_2_V_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="8" slack="2"/>
<pin id="623" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_registers_1_2_V (phireg) "/>
</bind>
</comp>

<comp id="624" class="1004" name="input_registers_1_2_V_phi_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="1"/>
<pin id="626" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="627" dir="0" index="2" bw="8" slack="1"/>
<pin id="628" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="629" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_1_2_V/5 "/>
</bind>
</comp>

<comp id="633" class="1005" name="input_registers_1_0_V_1_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="635" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="input_registers_1_0_V_1 (phireg) "/>
</bind>
</comp>

<comp id="636" class="1004" name="input_registers_1_0_V_1_phi_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="1"/>
<pin id="638" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="639" dir="0" index="2" bw="8" slack="1"/>
<pin id="640" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="641" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_1_0_V_1/6 "/>
</bind>
</comp>

<comp id="645" class="1005" name="input_registers_0_1_V_1_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="647" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="input_registers_0_1_V_1 (phireg) "/>
</bind>
</comp>

<comp id="648" class="1004" name="input_registers_0_1_V_1_phi_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="1"/>
<pin id="650" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="651" dir="0" index="2" bw="8" slack="3"/>
<pin id="652" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="653" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_0_1_V_1/7 "/>
</bind>
</comp>

<comp id="657" class="1005" name="input_registers_0_2_V_1_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="1"/>
<pin id="659" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_registers_0_2_V_1 (phireg) "/>
</bind>
</comp>

<comp id="660" class="1004" name="input_registers_0_2_V_1_phi_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="1"/>
<pin id="662" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="663" dir="0" index="2" bw="8" slack="1"/>
<pin id="664" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="665" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_0_2_V_1/7 "/>
</bind>
</comp>

<comp id="668" class="1005" name="input_registers_1_1_V_1_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="1"/>
<pin id="670" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_registers_1_1_V_1 (phireg) "/>
</bind>
</comp>

<comp id="671" class="1004" name="input_registers_1_1_V_1_phi_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="1"/>
<pin id="673" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="674" dir="0" index="2" bw="8" slack="2"/>
<pin id="675" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="676" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_1_1_V_1/7 "/>
</bind>
</comp>

<comp id="681" class="1005" name="input_registers_1_2_V_1_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="1"/>
<pin id="683" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_registers_1_2_V_1 (phireg) "/>
</bind>
</comp>

<comp id="684" class="1004" name="input_registers_1_2_V_1_phi_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="1"/>
<pin id="686" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="687" dir="0" index="2" bw="8" slack="1"/>
<pin id="688" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="689" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_1_2_V_1/7 "/>
</bind>
</comp>

<comp id="693" class="1005" name="input_registers_0_1_V_2_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="695" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="input_registers_0_1_V_2 (phireg) "/>
</bind>
</comp>

<comp id="696" class="1004" name="input_registers_0_1_V_2_phi_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="0"/>
<pin id="698" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="699" dir="0" index="2" bw="8" slack="1"/>
<pin id="700" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="701" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_0_1_V_2/8 "/>
</bind>
</comp>

<comp id="705" class="1005" name="input_registers_0_2_V_2_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="707" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="input_registers_0_2_V_2 (phireg) "/>
</bind>
</comp>

<comp id="708" class="1004" name="input_registers_0_2_V_2_phi_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="0"/>
<pin id="710" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="711" dir="0" index="2" bw="8" slack="1"/>
<pin id="712" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="713" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_0_2_V_2/8 "/>
</bind>
</comp>

<comp id="716" class="1005" name="input_registers_1_0_V_2_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="718" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="input_registers_1_0_V_2 (phireg) "/>
</bind>
</comp>

<comp id="719" class="1004" name="input_registers_1_0_V_2_phi_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="1"/>
<pin id="721" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="722" dir="0" index="2" bw="8" slack="1"/>
<pin id="723" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="724" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_1_0_V_2/8 "/>
</bind>
</comp>

<comp id="727" class="1005" name="input_registers_1_1_V_2_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="729" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="input_registers_1_1_V_2 (phireg) "/>
</bind>
</comp>

<comp id="730" class="1004" name="input_registers_1_1_V_2_phi_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="1"/>
<pin id="732" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="733" dir="0" index="2" bw="8" slack="1"/>
<pin id="734" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="735" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_1_1_V_2/8 "/>
</bind>
</comp>

<comp id="739" class="1005" name="input_registers_1_2_V_2_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="741" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="input_registers_1_2_V_2 (phireg) "/>
</bind>
</comp>

<comp id="742" class="1004" name="input_registers_1_2_V_2_phi_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="0"/>
<pin id="744" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="745" dir="0" index="2" bw="8" slack="0"/>
<pin id="746" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="747" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_registers_1_2_V_2/8 "/>
</bind>
</comp>

<comp id="751" class="1004" name="grp_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="4" slack="1"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/4 add_ln127/5 "/>
</bind>
</comp>

<comp id="756" class="1004" name="grp_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="4" slack="2"/>
<pin id="758" dir="0" index="1" bw="3" slack="0"/>
<pin id="759" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_1/5 add_ln127_1/6 "/>
</bind>
</comp>

<comp id="761" class="1004" name="grp_load_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="8" slack="5"/>
<pin id="763" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_registers_0_3_V_4_load/6 input_registers_0_3_V_4_load_1/7 "/>
</bind>
</comp>

<comp id="764" class="1004" name="grp_load_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="8" slack="5"/>
<pin id="766" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_registers_1_3_V_4_load/6 input_registers_1_3_V_4_load_1/8 "/>
</bind>
</comp>

<comp id="767" class="1005" name="reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="8" slack="1"/>
<pin id="769" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_registers_2_1_V_4 input_registers_2_3_V "/>
</bind>
</comp>

<comp id="773" class="1005" name="reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="1"/>
<pin id="775" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_registers_V_load_1 weight_registers_V_load_2 "/>
</bind>
</comp>

<comp id="779" class="1004" name="trunc_ln25_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="2" slack="0"/>
<pin id="781" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/2 "/>
</bind>
</comp>

<comp id="783" class="1004" name="trunc_ln27_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="2" slack="0"/>
<pin id="785" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/2 "/>
</bind>
</comp>

<comp id="787" class="1004" name="empty_13_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_13/2 "/>
</bind>
</comp>

<comp id="793" class="1004" name="icmp_ln25_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="4" slack="0"/>
<pin id="795" dir="0" index="1" bw="3" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="799" class="1004" name="add_ln25_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="4" slack="0"/>
<pin id="802" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/2 "/>
</bind>
</comp>

<comp id="805" class="1004" name="icmp_ln27_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="4" slack="0"/>
<pin id="807" dir="0" index="1" bw="4" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/2 "/>
</bind>
</comp>

<comp id="811" class="1004" name="select_ln25_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="0" index="2" bw="2" slack="0"/>
<pin id="815" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/2 "/>
</bind>
</comp>

<comp id="819" class="1004" name="add_ln25_1_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="2" slack="0"/>
<pin id="822" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/2 "/>
</bind>
</comp>

<comp id="825" class="1004" name="trunc_ln25_1_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="2" slack="0"/>
<pin id="827" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25_1/2 "/>
</bind>
</comp>

<comp id="829" class="1004" name="select_ln25_1_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="1" slack="0"/>
<pin id="832" dir="0" index="2" bw="1" slack="0"/>
<pin id="833" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_1/2 "/>
</bind>
</comp>

<comp id="837" class="1004" name="select_ln25_2_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="1" slack="0"/>
<pin id="840" dir="0" index="2" bw="1" slack="0"/>
<pin id="841" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_2/2 "/>
</bind>
</comp>

<comp id="845" class="1004" name="xor_ln25_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="1" slack="0"/>
<pin id="848" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25/2 "/>
</bind>
</comp>

<comp id="851" class="1004" name="icmp_ln30_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="2" slack="0"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/2 "/>
</bind>
</comp>

<comp id="857" class="1004" name="and_ln25_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="1" slack="0"/>
<pin id="860" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/2 "/>
</bind>
</comp>

<comp id="863" class="1004" name="select_ln25_3_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="2" slack="0"/>
<pin id="866" dir="0" index="2" bw="2" slack="0"/>
<pin id="867" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_3/2 "/>
</bind>
</comp>

<comp id="871" class="1004" name="output_y_2_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="0"/>
<pin id="873" dir="0" index="1" bw="2" slack="0"/>
<pin id="874" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output_y_2/2 "/>
</bind>
</comp>

<comp id="877" class="1004" name="or_ln27_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="0"/>
<pin id="879" dir="0" index="1" bw="1" slack="0"/>
<pin id="880" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/2 "/>
</bind>
</comp>

<comp id="883" class="1004" name="select_ln27_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="0"/>
<pin id="885" dir="0" index="1" bw="1" slack="0"/>
<pin id="886" dir="0" index="2" bw="2" slack="0"/>
<pin id="887" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/2 "/>
</bind>
</comp>

<comp id="891" class="1004" name="select_ln27_1_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="0"/>
<pin id="893" dir="0" index="1" bw="1" slack="0"/>
<pin id="894" dir="0" index="2" bw="32" slack="0"/>
<pin id="895" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_1/2 "/>
</bind>
</comp>

<comp id="899" class="1004" name="trunc_ln27_1_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="2" slack="0"/>
<pin id="901" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_1/2 "/>
</bind>
</comp>

<comp id="903" class="1004" name="p_mid1_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="0"/>
<pin id="905" dir="0" index="1" bw="1" slack="0"/>
<pin id="906" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_mid1/2 "/>
</bind>
</comp>

<comp id="909" class="1004" name="select_ln27_2_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="0"/>
<pin id="911" dir="0" index="1" bw="1" slack="0"/>
<pin id="912" dir="0" index="2" bw="1" slack="0"/>
<pin id="913" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_2/2 "/>
</bind>
</comp>

<comp id="917" class="1004" name="select_ln27_3_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="0"/>
<pin id="919" dir="0" index="1" bw="2" slack="0"/>
<pin id="920" dir="0" index="2" bw="2" slack="0"/>
<pin id="921" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_3/2 "/>
</bind>
</comp>

<comp id="925" class="1004" name="kernel_y_cast6_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="2" slack="0"/>
<pin id="927" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kernel_y_cast6/2 "/>
</bind>
</comp>

<comp id="929" class="1004" name="empty_27_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="3" slack="0"/>
<pin id="931" dir="0" index="1" bw="2" slack="0"/>
<pin id="932" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_27/2 "/>
</bind>
</comp>

<comp id="935" class="1004" name="p_cast40_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="3" slack="0"/>
<pin id="937" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast40/2 "/>
</bind>
</comp>

<comp id="939" class="1004" name="mul_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="5" slack="0"/>
<pin id="941" dir="0" index="1" bw="3" slack="0"/>
<pin id="942" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="945" class="1004" name="tmp_1_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="0"/>
<pin id="947" dir="0" index="1" bw="7" slack="0"/>
<pin id="948" dir="0" index="2" bw="4" slack="0"/>
<pin id="949" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="953" class="1004" name="cmp50_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="2" slack="0"/>
<pin id="955" dir="0" index="1" bw="1" slack="0"/>
<pin id="956" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp50/2 "/>
</bind>
</comp>

<comp id="959" class="1004" name="notrhs_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="2" slack="0"/>
<pin id="961" dir="0" index="1" bw="2" slack="0"/>
<pin id="962" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/2 "/>
</bind>
</comp>

<comp id="965" class="1004" name="empty_18_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="32" slack="0"/>
<pin id="967" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_18/2 "/>
</bind>
</comp>

<comp id="969" class="1004" name="p_shl18_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="6" slack="0"/>
<pin id="971" dir="0" index="1" bw="5" slack="0"/>
<pin id="972" dir="0" index="2" bw="1" slack="0"/>
<pin id="973" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl18/2 "/>
</bind>
</comp>

<comp id="977" class="1004" name="trunc_ln55_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="0"/>
<pin id="979" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55/2 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="6" slack="0"/>
<pin id="983" dir="0" index="1" bw="2" slack="0"/>
<pin id="984" dir="0" index="2" bw="1" slack="0"/>
<pin id="985" dir="0" index="3" bw="1" slack="0"/>
<pin id="986" dir="0" index="4" bw="1" slack="0"/>
<pin id="987" dir="1" index="5" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="993" class="1004" name="add_ln55_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="6" slack="0"/>
<pin id="995" dir="0" index="1" bw="6" slack="0"/>
<pin id="996" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/2 "/>
</bind>
</comp>

<comp id="999" class="1004" name="zext_ln74_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="6" slack="0"/>
<pin id="1001" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/2 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="add_ln55_1_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="6" slack="0"/>
<pin id="1006" dir="0" index="1" bw="4" slack="0"/>
<pin id="1007" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_1/2 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="zext_ln74_1_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="6" slack="0"/>
<pin id="1012" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_1/2 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="icmp_ln121_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="0"/>
<pin id="1017" dir="0" index="1" bw="3" slack="0"/>
<pin id="1018" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/2 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="add_ln124_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="1" slack="0"/>
<pin id="1023" dir="0" index="1" bw="32" slack="0"/>
<pin id="1024" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/2 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="add_ln27_1_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="4" slack="0"/>
<pin id="1029" dir="0" index="1" bw="1" slack="0"/>
<pin id="1030" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/2 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="select_ln27_4_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="0"/>
<pin id="1035" dir="0" index="1" bw="1" slack="0"/>
<pin id="1036" dir="0" index="2" bw="4" slack="0"/>
<pin id="1037" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_4/2 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="zext_ln30_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="2" slack="1"/>
<pin id="1043" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/3 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="p_shl_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="4" slack="0"/>
<pin id="1046" dir="0" index="1" bw="2" slack="1"/>
<pin id="1047" dir="0" index="2" bw="1" slack="0"/>
<pin id="1048" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="empty_26_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="4" slack="0"/>
<pin id="1053" dir="0" index="1" bw="2" slack="0"/>
<pin id="1054" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_26/3 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="p_cast_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="4" slack="0"/>
<pin id="1059" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/3 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="mul1_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="2" slack="0"/>
<pin id="1064" dir="0" index="1" bw="1" slack="1"/>
<pin id="1065" dir="0" index="2" bw="1" slack="0"/>
<pin id="1066" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul1/3 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="mul34_cast_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="2" slack="0"/>
<pin id="1071" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mul34_cast/3 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="input_registers_1_0_V_3_load_load_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="8" slack="2"/>
<pin id="1075" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_registers_1_0_V_3_load/3 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="input_registers_2_0_V_load_load_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="8" slack="2"/>
<pin id="1079" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_registers_2_0_V_load/3 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="select_ln121_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="1" slack="1"/>
<pin id="1083" dir="0" index="1" bw="1" slack="0"/>
<pin id="1084" dir="0" index="2" bw="32" slack="1"/>
<pin id="1085" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121/3 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="empty_14_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="32" slack="0"/>
<pin id="1089" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_14/3 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="p_shl17_0_1_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="6" slack="0"/>
<pin id="1093" dir="0" index="1" bw="2" slack="0"/>
<pin id="1094" dir="0" index="2" bw="1" slack="0"/>
<pin id="1095" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl17_0_1/3 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="empty_15_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="32" slack="0"/>
<pin id="1101" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_15/3 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="p_shl18_0_1_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="6" slack="0"/>
<pin id="1105" dir="0" index="1" bw="5" slack="0"/>
<pin id="1106" dir="0" index="2" bw="1" slack="0"/>
<pin id="1107" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl18_0_1/3 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="add_ln55_12_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="6" slack="0"/>
<pin id="1113" dir="0" index="1" bw="2" slack="0"/>
<pin id="1114" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_12/3 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="add_ln55_3_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="6" slack="0"/>
<pin id="1119" dir="0" index="1" bw="6" slack="0"/>
<pin id="1120" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_3/3 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="zext_ln74_3_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="6" slack="0"/>
<pin id="1125" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_3/3 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="add_ln55_4_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="6" slack="0"/>
<pin id="1130" dir="0" index="1" bw="4" slack="0"/>
<pin id="1131" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_4/3 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="zext_ln74_4_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="6" slack="0"/>
<pin id="1136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_4/3 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="input_registers_2_1_V_load_load_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="8" slack="2"/>
<pin id="1141" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_registers_2_1_V_load/3 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="icmp_ln121_1_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="32" slack="0"/>
<pin id="1145" dir="0" index="1" bw="3" slack="0"/>
<pin id="1146" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121_1/3 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="add_ln124_1_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="0"/>
<pin id="1151" dir="0" index="1" bw="32" slack="0"/>
<pin id="1152" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_1/3 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="select_ln121_1_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1" slack="0"/>
<pin id="1157" dir="0" index="1" bw="1" slack="0"/>
<pin id="1158" dir="0" index="2" bw="32" slack="0"/>
<pin id="1159" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_1/3 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="empty_16_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="32" slack="0"/>
<pin id="1165" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_16/3 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="p_shl17_0_2_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="6" slack="0"/>
<pin id="1169" dir="0" index="1" bw="2" slack="0"/>
<pin id="1170" dir="0" index="2" bw="1" slack="0"/>
<pin id="1171" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl17_0_2/3 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="empty_17_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="32" slack="0"/>
<pin id="1177" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_17/3 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="p_shl18_0_2_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="6" slack="0"/>
<pin id="1181" dir="0" index="1" bw="5" slack="0"/>
<pin id="1182" dir="0" index="2" bw="1" slack="0"/>
<pin id="1183" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl18_0_2/3 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="add_ln55_13_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="6" slack="0"/>
<pin id="1189" dir="0" index="1" bw="2" slack="0"/>
<pin id="1190" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_13/3 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="add_ln55_6_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="6" slack="0"/>
<pin id="1195" dir="0" index="1" bw="6" slack="0"/>
<pin id="1196" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_6/3 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="zext_ln74_6_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="6" slack="1"/>
<pin id="1201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_6/4 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="add_ln55_7_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="6" slack="1"/>
<pin id="1205" dir="0" index="1" bw="4" slack="0"/>
<pin id="1206" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_7/4 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="zext_ln74_7_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="6" slack="0"/>
<pin id="1210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_7/4 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="icmp_ln121_2_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="32" slack="1"/>
<pin id="1215" dir="0" index="1" bw="3" slack="0"/>
<pin id="1216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121_2/4 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="add_ln124_2_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="32" slack="1"/>
<pin id="1220" dir="0" index="1" bw="1" slack="0"/>
<pin id="1221" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_2/4 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="select_ln121_2_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="1" slack="0"/>
<pin id="1225" dir="0" index="1" bw="1" slack="0"/>
<pin id="1226" dir="0" index="2" bw="32" slack="0"/>
<pin id="1227" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_2/4 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="zext_ln38_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="4" slack="0"/>
<pin id="1233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/4 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="empty_23_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="32" slack="0"/>
<pin id="1238" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_23/4 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="empty_24_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="0"/>
<pin id="1242" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_24/4 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="icmp_ln121_3_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="32" slack="0"/>
<pin id="1246" dir="0" index="1" bw="3" slack="0"/>
<pin id="1247" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121_3/4 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="add_ln124_3_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="1" slack="0"/>
<pin id="1252" dir="0" index="1" bw="32" slack="0"/>
<pin id="1253" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_3/4 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="add_ln55_2_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="5" slack="0"/>
<pin id="1258" dir="0" index="1" bw="6" slack="3"/>
<pin id="1259" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_2/5 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="zext_ln74_2_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="6" slack="0"/>
<pin id="1263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_2/5 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="add_ln55_5_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="5" slack="0"/>
<pin id="1268" dir="0" index="1" bw="6" slack="2"/>
<pin id="1269" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_5/5 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="zext_ln74_5_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="6" slack="0"/>
<pin id="1273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_5/5 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="store_ln106_store_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="8" slack="0"/>
<pin id="1278" dir="0" index="1" bw="8" slack="4"/>
<pin id="1279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/5 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="input_depth_index_142_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="2" slack="2"/>
<pin id="1283" dir="0" index="1" bw="1" slack="0"/>
<pin id="1284" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="input_depth_index_142/5 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="input_depth_index_142_cast_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="2" slack="0"/>
<pin id="1288" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_depth_index_142_cast/5 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="p_shl17_1_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="6" slack="0"/>
<pin id="1292" dir="0" index="1" bw="2" slack="1"/>
<pin id="1293" dir="0" index="2" bw="1" slack="0"/>
<pin id="1294" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl17_1/5 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="p_shl18_1_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="6" slack="0"/>
<pin id="1299" dir="0" index="1" bw="5" slack="1"/>
<pin id="1300" dir="0" index="2" bw="1" slack="0"/>
<pin id="1301" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl18_1/5 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="add_ln55_14_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="6" slack="0"/>
<pin id="1306" dir="0" index="1" bw="2" slack="0"/>
<pin id="1307" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_14/5 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="add_ln55_9_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="6" slack="0"/>
<pin id="1312" dir="0" index="1" bw="6" slack="0"/>
<pin id="1313" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_9/5 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="select_ln121_3_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="1" slack="1"/>
<pin id="1318" dir="0" index="1" bw="1" slack="0"/>
<pin id="1319" dir="0" index="2" bw="32" slack="1"/>
<pin id="1320" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_3/5 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="empty_19_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="32" slack="0"/>
<pin id="1324" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_19/5 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="p_shl17_1_1_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="6" slack="0"/>
<pin id="1328" dir="0" index="1" bw="2" slack="0"/>
<pin id="1329" dir="0" index="2" bw="1" slack="0"/>
<pin id="1330" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl17_1_1/5 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="empty_20_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="32" slack="0"/>
<pin id="1336" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_20/5 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="p_shl18_1_1_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="6" slack="0"/>
<pin id="1340" dir="0" index="1" bw="5" slack="0"/>
<pin id="1341" dir="0" index="2" bw="1" slack="0"/>
<pin id="1342" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl18_1_1/5 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="add_ln55_15_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="6" slack="0"/>
<pin id="1348" dir="0" index="1" bw="2" slack="0"/>
<pin id="1349" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_15/5 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="add_ln55_10_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="6" slack="0"/>
<pin id="1354" dir="0" index="1" bw="6" slack="0"/>
<pin id="1355" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_10/5 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="icmp_ln121_4_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="32" slack="0"/>
<pin id="1360" dir="0" index="1" bw="3" slack="0"/>
<pin id="1361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121_4/5 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="add_ln124_4_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="1" slack="0"/>
<pin id="1366" dir="0" index="1" bw="32" slack="0"/>
<pin id="1367" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_4/5 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="select_ln121_4_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="1" slack="0"/>
<pin id="1372" dir="0" index="1" bw="1" slack="0"/>
<pin id="1373" dir="0" index="2" bw="32" slack="0"/>
<pin id="1374" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_4/5 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="empty_21_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="32" slack="0"/>
<pin id="1380" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_21/5 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="p_shl17_1_2_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="6" slack="0"/>
<pin id="1384" dir="0" index="1" bw="2" slack="0"/>
<pin id="1385" dir="0" index="2" bw="1" slack="0"/>
<pin id="1386" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl17_1_2/5 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="empty_22_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="32" slack="0"/>
<pin id="1392" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_22/5 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="p_shl18_1_2_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="6" slack="0"/>
<pin id="1396" dir="0" index="1" bw="5" slack="0"/>
<pin id="1397" dir="0" index="2" bw="1" slack="0"/>
<pin id="1398" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl18_1_2/5 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="add_ln55_16_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="6" slack="0"/>
<pin id="1404" dir="0" index="1" bw="2" slack="0"/>
<pin id="1405" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_16/5 "/>
</bind>
</comp>

<comp id="1408" class="1004" name="add_ln55_11_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="6" slack="0"/>
<pin id="1410" dir="0" index="1" bw="6" slack="0"/>
<pin id="1411" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_11/5 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="zext_ln127_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="4" slack="0"/>
<pin id="1416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127/5 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="zext_ln38_1_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="4" slack="0"/>
<pin id="1421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_1/5 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="input_registers_0_3_V_1_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="1" slack="4"/>
<pin id="1426" dir="0" index="1" bw="8" slack="0"/>
<pin id="1427" dir="0" index="2" bw="8" slack="0"/>
<pin id="1428" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="input_registers_0_3_V_1/6 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="input_registers_1_3_V_1_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="1" slack="4"/>
<pin id="1433" dir="0" index="1" bw="8" slack="0"/>
<pin id="1434" dir="0" index="2" bw="8" slack="0"/>
<pin id="1435" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="input_registers_1_3_V_1/6 "/>
</bind>
</comp>

<comp id="1438" class="1004" name="add_ln55_8_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="6" slack="3"/>
<pin id="1440" dir="0" index="1" bw="5" slack="0"/>
<pin id="1441" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_8/6 "/>
</bind>
</comp>

<comp id="1443" class="1004" name="zext_ln74_8_fu_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="6" slack="0"/>
<pin id="1445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_8/6 "/>
</bind>
</comp>

<comp id="1448" class="1004" name="zext_ln74_9_fu_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="6" slack="1"/>
<pin id="1450" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_9/6 "/>
</bind>
</comp>

<comp id="1452" class="1004" name="icmp_ln121_5_fu_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="32" slack="1"/>
<pin id="1454" dir="0" index="1" bw="3" slack="0"/>
<pin id="1455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121_5/6 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="add_ln124_5_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="32" slack="1"/>
<pin id="1459" dir="0" index="1" bw="1" slack="0"/>
<pin id="1460" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_5/6 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="select_ln121_5_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="1" slack="0"/>
<pin id="1464" dir="0" index="1" bw="1" slack="0"/>
<pin id="1465" dir="0" index="2" bw="32" slack="0"/>
<pin id="1466" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_5/6 "/>
</bind>
</comp>

<comp id="1470" class="1004" name="icmp_ln121_6_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="32" slack="0"/>
<pin id="1472" dir="0" index="1" bw="3" slack="0"/>
<pin id="1473" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121_6/6 "/>
</bind>
</comp>

<comp id="1476" class="1004" name="add_ln124_6_fu_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="32" slack="0"/>
<pin id="1478" dir="0" index="1" bw="1" slack="0"/>
<pin id="1479" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_6/6 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="zext_ln127_1_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="4" slack="0"/>
<pin id="1484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_1/6 "/>
</bind>
</comp>

<comp id="1487" class="1004" name="store_ln37_store_fu_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="8" slack="0"/>
<pin id="1489" dir="0" index="1" bw="8" slack="6"/>
<pin id="1490" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/7 "/>
</bind>
</comp>

<comp id="1492" class="1004" name="input_registers_0_3_V_3_fu_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="1" slack="5"/>
<pin id="1494" dir="0" index="1" bw="8" slack="0"/>
<pin id="1495" dir="0" index="2" bw="8" slack="0"/>
<pin id="1496" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="input_registers_0_3_V_3/7 "/>
</bind>
</comp>

<comp id="1499" class="1004" name="store_ln82_store_fu_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="8" slack="0"/>
<pin id="1501" dir="0" index="1" bw="8" slack="6"/>
<pin id="1502" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/7 "/>
</bind>
</comp>

<comp id="1504" class="1004" name="zext_ln74_10_fu_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="6" slack="2"/>
<pin id="1506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_10/7 "/>
</bind>
</comp>

<comp id="1508" class="1004" name="zext_ln74_11_fu_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="6" slack="2"/>
<pin id="1510" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_11/7 "/>
</bind>
</comp>

<comp id="1512" class="1004" name="select_ln121_6_fu_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="1" slack="1"/>
<pin id="1514" dir="0" index="1" bw="1" slack="0"/>
<pin id="1515" dir="0" index="2" bw="32" slack="1"/>
<pin id="1516" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_6/7 "/>
</bind>
</comp>

<comp id="1518" class="1004" name="icmp_ln121_7_fu_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="32" slack="0"/>
<pin id="1520" dir="0" index="1" bw="3" slack="0"/>
<pin id="1521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121_7/7 "/>
</bind>
</comp>

<comp id="1524" class="1004" name="add_ln124_7_fu_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="32" slack="0"/>
<pin id="1526" dir="0" index="1" bw="1" slack="0"/>
<pin id="1527" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_7/7 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="select_ln121_7_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="1" slack="0"/>
<pin id="1532" dir="0" index="1" bw="1" slack="0"/>
<pin id="1533" dir="0" index="2" bw="32" slack="0"/>
<pin id="1534" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_7/7 "/>
</bind>
</comp>

<comp id="1538" class="1004" name="icmp_ln121_8_fu_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="32" slack="0"/>
<pin id="1540" dir="0" index="1" bw="3" slack="0"/>
<pin id="1541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121_8/7 "/>
</bind>
</comp>

<comp id="1544" class="1004" name="add_ln124_8_fu_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="32" slack="0"/>
<pin id="1546" dir="0" index="1" bw="1" slack="0"/>
<pin id="1547" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_8/7 "/>
</bind>
</comp>

<comp id="1550" class="1004" name="select_ln121_8_fu_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="1" slack="0"/>
<pin id="1552" dir="0" index="1" bw="1" slack="0"/>
<pin id="1553" dir="0" index="2" bw="32" slack="0"/>
<pin id="1554" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_8/7 "/>
</bind>
</comp>

<comp id="1558" class="1004" name="icmp_ln157_fu_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="32" slack="0"/>
<pin id="1560" dir="0" index="1" bw="3" slack="0"/>
<pin id="1561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/7 "/>
</bind>
</comp>

<comp id="1564" class="1004" name="input_num_index_1_fu_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="32" slack="0"/>
<pin id="1566" dir="0" index="1" bw="1" slack="0"/>
<pin id="1567" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input_num_index_1/7 "/>
</bind>
</comp>

<comp id="1570" class="1004" name="input_num_index_2_fu_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="1" slack="0"/>
<pin id="1572" dir="0" index="1" bw="1" slack="0"/>
<pin id="1573" dir="0" index="2" bw="32" slack="0"/>
<pin id="1574" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="input_num_index_2/7 "/>
</bind>
</comp>

<comp id="1578" class="1004" name="add_ln30_fu_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="2" slack="5"/>
<pin id="1580" dir="0" index="1" bw="1" slack="0"/>
<pin id="1581" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/7 "/>
</bind>
</comp>

<comp id="1583" class="1004" name="input_registers_1_3_V_3_fu_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="1" slack="6"/>
<pin id="1585" dir="0" index="1" bw="8" slack="0"/>
<pin id="1586" dir="0" index="2" bw="8" slack="0"/>
<pin id="1587" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="input_registers_1_3_V_3/8 "/>
</bind>
</comp>

<comp id="1591" class="1004" name="store_ln106_store_fu_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="8" slack="0"/>
<pin id="1593" dir="0" index="1" bw="8" slack="7"/>
<pin id="1594" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/8 "/>
</bind>
</comp>

<comp id="1596" class="1004" name="store_ln106_store_fu_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="8" slack="0"/>
<pin id="1598" dir="0" index="1" bw="8" slack="7"/>
<pin id="1599" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/8 "/>
</bind>
</comp>

<comp id="1601" class="1005" name="input_registers_0_3_V_4_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="8" slack="5"/>
<pin id="1603" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="input_registers_0_3_V_4 "/>
</bind>
</comp>

<comp id="1607" class="1005" name="input_registers_1_0_V_3_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="8" slack="2"/>
<pin id="1609" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_registers_1_0_V_3 "/>
</bind>
</comp>

<comp id="1613" class="1005" name="input_registers_1_3_V_4_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="8" slack="5"/>
<pin id="1615" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="input_registers_1_3_V_4 "/>
</bind>
</comp>

<comp id="1619" class="1005" name="input_registers_2_0_V_reg_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="8" slack="2"/>
<pin id="1621" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_registers_2_0_V "/>
</bind>
</comp>

<comp id="1625" class="1005" name="input_registers_2_1_V_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="8" slack="2"/>
<pin id="1627" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_registers_2_1_V "/>
</bind>
</comp>

<comp id="1631" class="1005" name="inner_fifos_0_0_V_V_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="8" slack="0"/>
<pin id="1633" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="inner_fifos_0_0_V_V "/>
</bind>
</comp>

<comp id="1637" class="1005" name="inner_fifos_0_1_V_V_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="8" slack="0"/>
<pin id="1639" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="inner_fifos_0_1_V_V "/>
</bind>
</comp>

<comp id="1643" class="1005" name="inner_fifos_0_2_V_V_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="8" slack="0"/>
<pin id="1645" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="inner_fifos_0_2_V_V "/>
</bind>
</comp>

<comp id="1649" class="1005" name="inner_fifos_1_0_V_V_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="8" slack="0"/>
<pin id="1651" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="inner_fifos_1_0_V_V "/>
</bind>
</comp>

<comp id="1655" class="1005" name="inner_fifos_1_1_V_V_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="8" slack="0"/>
<pin id="1657" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="inner_fifos_1_1_V_V "/>
</bind>
</comp>

<comp id="1661" class="1005" name="inner_fifos_1_2_V_V_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="8" slack="0"/>
<pin id="1663" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="inner_fifos_1_2_V_V "/>
</bind>
</comp>

<comp id="1667" class="1005" name="icmp_ln25_reg_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="1" slack="1"/>
<pin id="1669" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="1671" class="1005" name="add_ln25_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="4" slack="0"/>
<pin id="1673" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="1676" class="1005" name="select_ln25_3_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="2" slack="0"/>
<pin id="1678" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln25_3 "/>
</bind>
</comp>

<comp id="1681" class="1005" name="select_ln27_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="2" slack="1"/>
<pin id="1683" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln27 "/>
</bind>
</comp>

<comp id="1688" class="1005" name="select_ln27_2_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="1" slack="1"/>
<pin id="1690" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln27_2 "/>
</bind>
</comp>

<comp id="1692" class="1005" name="select_ln27_3_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="2" slack="0"/>
<pin id="1694" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln27_3 "/>
</bind>
</comp>

<comp id="1697" class="1005" name="tmp_1_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="1" slack="1"/>
<pin id="1699" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1702" class="1005" name="cmp50_reg_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="1" slack="1"/>
<pin id="1704" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cmp50 "/>
</bind>
</comp>

<comp id="1710" class="1005" name="notrhs_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="1" slack="1"/>
<pin id="1712" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="notrhs "/>
</bind>
</comp>

<comp id="1714" class="1005" name="add_ln55_reg_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="6" slack="3"/>
<pin id="1716" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="add_ln55 "/>
</bind>
</comp>

<comp id="1719" class="1005" name="input_buffers_addr_reg_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="6" slack="1"/>
<pin id="1721" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_addr "/>
</bind>
</comp>

<comp id="1724" class="1005" name="input_buffers_addr_1_reg_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="6" slack="1"/>
<pin id="1726" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_addr_1 "/>
</bind>
</comp>

<comp id="1729" class="1005" name="icmp_ln121_reg_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="1" slack="1"/>
<pin id="1731" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln121 "/>
</bind>
</comp>

<comp id="1734" class="1005" name="add_ln124_reg_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="32" slack="1"/>
<pin id="1736" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln124 "/>
</bind>
</comp>

<comp id="1739" class="1005" name="select_ln27_4_reg_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="4" slack="0"/>
<pin id="1741" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln27_4 "/>
</bind>
</comp>

<comp id="1744" class="1005" name="empty_26_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="4" slack="1"/>
<pin id="1746" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty_26 "/>
</bind>
</comp>

<comp id="1750" class="1005" name="p_cast_reg_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="64" slack="1"/>
<pin id="1752" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="1755" class="1005" name="mul1_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="2" slack="2"/>
<pin id="1757" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="1760" class="1005" name="inner_fifos_0_0_V_V_read_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="8" slack="1"/>
<pin id="1762" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inner_fifos_0_0_V_V_read "/>
</bind>
</comp>

<comp id="1765" class="1005" name="inner_fifos_0_1_V_V_read_reg_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="8" slack="1"/>
<pin id="1767" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inner_fifos_0_1_V_V_read "/>
</bind>
</comp>

<comp id="1770" class="1005" name="input_buffers_load_reg_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="8" slack="1"/>
<pin id="1772" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_load "/>
</bind>
</comp>

<comp id="1775" class="1005" name="inner_fifos_0_2_V_V_read_reg_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="8" slack="1"/>
<pin id="1777" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inner_fifos_0_2_V_V_read "/>
</bind>
</comp>

<comp id="1780" class="1005" name="input_buffers_load_1_reg_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="8" slack="1"/>
<pin id="1782" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_load_1 "/>
</bind>
</comp>

<comp id="1785" class="1005" name="inner_fifos_1_0_V_V_read_reg_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="8" slack="1"/>
<pin id="1787" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inner_fifos_1_0_V_V_read "/>
</bind>
</comp>

<comp id="1790" class="1005" name="add_ln55_3_reg_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="6" slack="2"/>
<pin id="1792" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="add_ln55_3 "/>
</bind>
</comp>

<comp id="1795" class="1005" name="input_buffers_addr_3_reg_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="6" slack="1"/>
<pin id="1797" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_addr_3 "/>
</bind>
</comp>

<comp id="1800" class="1005" name="input_buffers_addr_4_reg_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="6" slack="1"/>
<pin id="1802" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_addr_4 "/>
</bind>
</comp>

<comp id="1805" class="1005" name="select_ln121_1_reg_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="32" slack="1"/>
<pin id="1807" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln121_1 "/>
</bind>
</comp>

<comp id="1811" class="1005" name="add_ln55_6_reg_1811">
<pin_list>
<pin id="1812" dir="0" index="0" bw="6" slack="1"/>
<pin id="1813" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55_6 "/>
</bind>
</comp>

<comp id="1818" class="1005" name="inner_fifos_1_1_V_V_read_reg_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="8" slack="1"/>
<pin id="1820" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inner_fifos_1_1_V_V_read "/>
</bind>
</comp>

<comp id="1823" class="1005" name="input_buffers_load_3_reg_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="8" slack="1"/>
<pin id="1825" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_load_3 "/>
</bind>
</comp>

<comp id="1828" class="1005" name="inner_fifos_1_2_V_V_read_reg_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="8" slack="1"/>
<pin id="1830" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inner_fifos_1_2_V_V_read "/>
</bind>
</comp>

<comp id="1833" class="1005" name="input_buffers_load_4_reg_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="8" slack="1"/>
<pin id="1835" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_load_4 "/>
</bind>
</comp>

<comp id="1838" class="1005" name="input_buffers_addr_6_reg_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="6" slack="1"/>
<pin id="1840" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_addr_6 "/>
</bind>
</comp>

<comp id="1843" class="1005" name="input_buffers_addr_7_reg_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="6" slack="1"/>
<pin id="1845" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_addr_7 "/>
</bind>
</comp>

<comp id="1848" class="1005" name="weight_registers_V_addr_1_reg_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="4" slack="1"/>
<pin id="1850" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weight_registers_V_addr_1 "/>
</bind>
</comp>

<comp id="1853" class="1005" name="empty_23_reg_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="2" slack="1"/>
<pin id="1855" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty_23 "/>
</bind>
</comp>

<comp id="1858" class="1005" name="empty_24_reg_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="5" slack="1"/>
<pin id="1860" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_24 "/>
</bind>
</comp>

<comp id="1863" class="1005" name="icmp_ln121_3_reg_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="1" slack="1"/>
<pin id="1865" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln121_3 "/>
</bind>
</comp>

<comp id="1868" class="1005" name="add_ln124_3_reg_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="32" slack="1"/>
<pin id="1870" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln124_3 "/>
</bind>
</comp>

<comp id="1873" class="1005" name="input_buffers_addr_2_reg_1873">
<pin_list>
<pin id="1874" dir="0" index="0" bw="6" slack="1"/>
<pin id="1875" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_addr_2 "/>
</bind>
</comp>

<comp id="1878" class="1005" name="input_buffers_addr_5_reg_1878">
<pin_list>
<pin id="1879" dir="0" index="0" bw="6" slack="1"/>
<pin id="1880" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_addr_5 "/>
</bind>
</comp>

<comp id="1883" class="1005" name="input_registers_2_2_V_1_reg_1883">
<pin_list>
<pin id="1884" dir="0" index="0" bw="8" slack="1"/>
<pin id="1885" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_registers_2_2_V_1 "/>
</bind>
</comp>

<comp id="1890" class="1005" name="add_ln55_9_reg_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="6" slack="1"/>
<pin id="1892" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55_9 "/>
</bind>
</comp>

<comp id="1895" class="1005" name="inner_fifos_1_0_V_V_read_1_reg_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="8" slack="1"/>
<pin id="1897" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inner_fifos_1_0_V_V_read_1 "/>
</bind>
</comp>

<comp id="1900" class="1005" name="add_ln55_10_reg_1900">
<pin_list>
<pin id="1901" dir="0" index="0" bw="6" slack="2"/>
<pin id="1902" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="add_ln55_10 "/>
</bind>
</comp>

<comp id="1905" class="1005" name="select_ln121_4_reg_1905">
<pin_list>
<pin id="1906" dir="0" index="0" bw="32" slack="1"/>
<pin id="1907" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln121_4 "/>
</bind>
</comp>

<comp id="1911" class="1005" name="add_ln55_11_reg_1911">
<pin_list>
<pin id="1912" dir="0" index="0" bw="6" slack="2"/>
<pin id="1913" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="add_ln55_11 "/>
</bind>
</comp>

<comp id="1916" class="1005" name="weight_registers_V_addr_4_reg_1916">
<pin_list>
<pin id="1917" dir="0" index="0" bw="4" slack="1"/>
<pin id="1918" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weight_registers_V_addr_4 "/>
</bind>
</comp>

<comp id="1921" class="1005" name="input_registers_0_3_V_1_reg_1921">
<pin_list>
<pin id="1922" dir="0" index="0" bw="8" slack="1"/>
<pin id="1923" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_registers_0_3_V_1 "/>
</bind>
</comp>

<comp id="1926" class="1005" name="input_registers_1_3_V_1_reg_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="8" slack="1"/>
<pin id="1928" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_registers_1_3_V_1 "/>
</bind>
</comp>

<comp id="1931" class="1005" name="input_buffers_addr_8_reg_1931">
<pin_list>
<pin id="1932" dir="0" index="0" bw="6" slack="1"/>
<pin id="1933" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_addr_8 "/>
</bind>
</comp>

<comp id="1936" class="1005" name="inner_fifos_0_1_V_V_read_1_reg_1936">
<pin_list>
<pin id="1937" dir="0" index="0" bw="8" slack="1"/>
<pin id="1938" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inner_fifos_0_1_V_V_read_1 "/>
</bind>
</comp>

<comp id="1941" class="1005" name="inner_fifos_0_2_V_V_read_1_reg_1941">
<pin_list>
<pin id="1942" dir="0" index="0" bw="8" slack="1"/>
<pin id="1943" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inner_fifos_0_2_V_V_read_1 "/>
</bind>
</comp>

<comp id="1946" class="1005" name="input_buffers_addr_9_reg_1946">
<pin_list>
<pin id="1947" dir="0" index="0" bw="6" slack="1"/>
<pin id="1948" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_addr_9 "/>
</bind>
</comp>

<comp id="1951" class="1005" name="inner_fifos_1_1_V_V_read_1_reg_1951">
<pin_list>
<pin id="1952" dir="0" index="0" bw="8" slack="1"/>
<pin id="1953" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inner_fifos_1_1_V_V_read_1 "/>
</bind>
</comp>

<comp id="1956" class="1005" name="inner_fifos_1_2_V_V_read_1_reg_1956">
<pin_list>
<pin id="1957" dir="0" index="0" bw="8" slack="1"/>
<pin id="1958" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inner_fifos_1_2_V_V_read_1 "/>
</bind>
</comp>

<comp id="1961" class="1005" name="icmp_ln121_6_reg_1961">
<pin_list>
<pin id="1962" dir="0" index="0" bw="1" slack="1"/>
<pin id="1963" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln121_6 "/>
</bind>
</comp>

<comp id="1966" class="1005" name="add_ln124_6_reg_1966">
<pin_list>
<pin id="1967" dir="0" index="0" bw="32" slack="1"/>
<pin id="1968" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln124_6 "/>
</bind>
</comp>

<comp id="1971" class="1005" name="weight_registers_V_addr_5_reg_1971">
<pin_list>
<pin id="1972" dir="0" index="0" bw="4" slack="1"/>
<pin id="1973" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weight_registers_V_addr_5 "/>
</bind>
</comp>

<comp id="1976" class="1005" name="input_registers_0_3_V_3_reg_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="8" slack="1"/>
<pin id="1978" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_registers_0_3_V_3 "/>
</bind>
</comp>

<comp id="1981" class="1005" name="input_buffers_addr_10_reg_1981">
<pin_list>
<pin id="1982" dir="0" index="0" bw="6" slack="1"/>
<pin id="1983" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_addr_10 "/>
</bind>
</comp>

<comp id="1986" class="1005" name="input_buffers_addr_11_reg_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="6" slack="1"/>
<pin id="1988" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_buffers_addr_11 "/>
</bind>
</comp>

<comp id="1991" class="1005" name="inner_fifos_1_0_V_V_read_2_reg_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="8" slack="1"/>
<pin id="1993" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inner_fifos_1_0_V_V_read_2 "/>
</bind>
</comp>

<comp id="1996" class="1005" name="inner_fifos_1_1_V_V_read_2_reg_1996">
<pin_list>
<pin id="1997" dir="0" index="0" bw="8" slack="1"/>
<pin id="1998" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inner_fifos_1_1_V_V_read_2 "/>
</bind>
</comp>

<comp id="2001" class="1005" name="input_num_index_2_reg_2001">
<pin_list>
<pin id="2002" dir="0" index="0" bw="32" slack="1"/>
<pin id="2003" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_num_index_2 "/>
</bind>
</comp>

<comp id="2006" class="1005" name="add_ln30_reg_2006">
<pin_list>
<pin id="2007" dir="0" index="0" bw="2" slack="1"/>
<pin id="2008" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="52" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="52" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="52" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="52" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="52" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="52" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="52" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="124" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="124" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="124" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="126" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="6" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="124" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="126" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="8" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="124" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="126" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="14" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="126" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="130" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="243"><net_src comp="126" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="4" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="126" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="126" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="10" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="124" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="124" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="126" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="16" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="130" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="281"><net_src comp="126" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="287"><net_src comp="126" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="12" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="126" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="300"><net_src comp="126" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="306"><net_src comp="126" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="18" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="126" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="126" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="20" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="126" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="22" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="190" pin="2"/><net_sink comp="238" pin=2"/></net>

<net id="334"><net_src comp="0" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="102" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="345"><net_src comp="329" pin="3"/><net_sink comp="336" pin=2"/></net>

<net id="351"><net_src comp="0" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="102" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="346" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="359"><net_src comp="102" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="184" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="366"><net_src comp="354" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="372"><net_src comp="0" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="102" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="367" pin="3"/><net_sink comp="336" pin=2"/></net>

<net id="380"><net_src comp="0" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="102" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="375" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="388"><net_src comp="0" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="102" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="336" pin="7"/><net_sink comp="295" pin=2"/></net>

<net id="391"><net_src comp="336" pin="7"/><net_sink comp="224" pin=2"/></net>

<net id="392"><net_src comp="336" pin="7"/><net_sink comp="212" pin=2"/></net>

<net id="393"><net_src comp="383" pin="3"/><net_sink comp="336" pin=2"/></net>

<net id="399"><net_src comp="0" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="102" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="336" pin="3"/><net_sink comp="308" pin=2"/></net>

<net id="402"><net_src comp="336" pin="3"/><net_sink comp="314" pin=2"/></net>

<net id="403"><net_src comp="394" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="409"><net_src comp="102" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="360" pin="7"/><net_sink comp="321" pin=2"/></net>

<net id="415"><net_src comp="404" pin="3"/><net_sink comp="360" pin=2"/></net>

<net id="421"><net_src comp="102" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="422"><net_src comp="416" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="428"><net_src comp="0" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="102" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="423" pin="3"/><net_sink comp="336" pin=2"/></net>

<net id="436"><net_src comp="0" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="102" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="431" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="444"><net_src comp="102" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="445"><net_src comp="439" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="451"><net_src comp="102" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="452"><net_src comp="184" pin="2"/><net_sink comp="360" pin=4"/></net>

<net id="453"><net_src comp="446" pin="3"/><net_sink comp="360" pin=2"/></net>

<net id="459"><net_src comp="0" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="102" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="336" pin="7"/><net_sink comp="308" pin=2"/></net>

<net id="462"><net_src comp="336" pin="7"/><net_sink comp="314" pin=2"/></net>

<net id="463"><net_src comp="454" pin="3"/><net_sink comp="336" pin=2"/></net>

<net id="469"><net_src comp="0" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="102" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="464" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="477"><net_src comp="102" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="478"><net_src comp="472" pin="3"/><net_sink comp="360" pin=2"/></net>

<net id="484"><net_src comp="0" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="102" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="479" pin="3"/><net_sink comp="336" pin=2"/></net>

<net id="492"><net_src comp="0" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="102" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="487" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="498"><net_src comp="70" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="505"><net_src comp="495" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="509"><net_src comp="72" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="516"><net_src comp="506" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="520"><net_src comp="70" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="527"><net_src comp="517" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="531"><net_src comp="72" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="538"><net_src comp="528" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="542"><net_src comp="72" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="549"><net_src comp="539" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="553"><net_src comp="30" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="560"><net_src comp="550" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="564"><net_src comp="130" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="571"><net_src comp="561" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="572"><net_src comp="565" pin="4"/><net_sink comp="238" pin=2"/></net>

<net id="576"><net_src comp="573" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="583"><net_src comp="577" pin="4"/><net_sink comp="251" pin=2"/></net>

<net id="584"><net_src comp="577" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="594"><net_src comp="588" pin="4"/><net_sink comp="268" pin=2"/></net>

<net id="595"><net_src comp="588" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="599"><net_src comp="130" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="606"><net_src comp="596" pin="1"/><net_sink comp="600" pin=2"/></net>

<net id="607"><net_src comp="600" pin="4"/><net_sink comp="245" pin=2"/></net>

<net id="608"><net_src comp="600" pin="4"/><net_sink comp="200" pin=2"/></net>

<net id="618"><net_src comp="612" pin="4"/><net_sink comp="276" pin=2"/></net>

<net id="619"><net_src comp="612" pin="4"/><net_sink comp="282" pin=2"/></net>

<net id="620"><net_src comp="612" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="630"><net_src comp="624" pin="4"/><net_sink comp="289" pin=2"/></net>

<net id="631"><net_src comp="624" pin="4"/><net_sink comp="301" pin=2"/></net>

<net id="632"><net_src comp="624" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="642"><net_src comp="609" pin="1"/><net_sink comp="636" pin=2"/></net>

<net id="643"><net_src comp="636" pin="4"/><net_sink comp="245" pin=2"/></net>

<net id="644"><net_src comp="636" pin="4"/><net_sink comp="200" pin=2"/></net>

<net id="654"><net_src comp="585" pin="1"/><net_sink comp="648" pin=2"/></net>

<net id="655"><net_src comp="648" pin="4"/><net_sink comp="251" pin=2"/></net>

<net id="656"><net_src comp="648" pin="4"/><net_sink comp="238" pin=2"/></net>

<net id="666"><net_src comp="660" pin="4"/><net_sink comp="268" pin=2"/></net>

<net id="667"><net_src comp="660" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="677"><net_src comp="621" pin="1"/><net_sink comp="671" pin=2"/></net>

<net id="678"><net_src comp="671" pin="4"/><net_sink comp="276" pin=2"/></net>

<net id="679"><net_src comp="671" pin="4"/><net_sink comp="282" pin=2"/></net>

<net id="680"><net_src comp="671" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="690"><net_src comp="684" pin="4"/><net_sink comp="289" pin=2"/></net>

<net id="691"><net_src comp="684" pin="4"/><net_sink comp="301" pin=2"/></net>

<net id="692"><net_src comp="684" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="702"><net_src comp="195" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="657" pin="1"/><net_sink comp="696" pin=2"/></net>

<net id="704"><net_src comp="696" pin="4"/><net_sink comp="251" pin=2"/></net>

<net id="714"><net_src comp="207" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="708" pin="4"/><net_sink comp="268" pin=2"/></net>

<net id="725"><net_src comp="668" pin="1"/><net_sink comp="719" pin=2"/></net>

<net id="726"><net_src comp="719" pin="4"/><net_sink comp="245" pin=2"/></net>

<net id="736"><net_src comp="681" pin="1"/><net_sink comp="730" pin=2"/></net>

<net id="737"><net_src comp="730" pin="4"/><net_sink comp="276" pin=2"/></net>

<net id="738"><net_src comp="730" pin="4"/><net_sink comp="282" pin=2"/></net>

<net id="748"><net_src comp="263" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="742" pin="4"/><net_sink comp="289" pin=2"/></net>

<net id="750"><net_src comp="742" pin="4"/><net_sink comp="301" pin=2"/></net>

<net id="755"><net_src comp="76" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="760"><net_src comp="134" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="770"><net_src comp="336" pin="7"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="776"><net_src comp="360" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="778"><net_src comp="360" pin="7"/><net_sink comp="773" pin=0"/></net>

<net id="782"><net_src comp="510" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="532" pin="4"/><net_sink comp="783" pin=0"/></net>

<net id="791"><net_src comp="783" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="779" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="499" pin="4"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="74" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="76" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="499" pin="4"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="521" pin="4"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="78" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="816"><net_src comp="805" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="72" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="818"><net_src comp="532" pin="4"/><net_sink comp="811" pin=2"/></net>

<net id="823"><net_src comp="80" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="510" pin="4"/><net_sink comp="819" pin=1"/></net>

<net id="828"><net_src comp="819" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="834"><net_src comp="805" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="835"><net_src comp="825" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="836"><net_src comp="779" pin="1"/><net_sink comp="829" pin=2"/></net>

<net id="842"><net_src comp="805" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="843"><net_src comp="825" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="844"><net_src comp="787" pin="2"/><net_sink comp="837" pin=2"/></net>

<net id="849"><net_src comp="805" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="82" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="855"><net_src comp="543" pin="4"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="84" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="861"><net_src comp="851" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="845" pin="2"/><net_sink comp="857" pin=1"/></net>

<net id="868"><net_src comp="805" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="869"><net_src comp="819" pin="2"/><net_sink comp="863" pin=1"/></net>

<net id="870"><net_src comp="510" pin="4"/><net_sink comp="863" pin=2"/></net>

<net id="875"><net_src comp="80" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="811" pin="3"/><net_sink comp="871" pin=1"/></net>

<net id="881"><net_src comp="857" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="805" pin="2"/><net_sink comp="877" pin=1"/></net>

<net id="888"><net_src comp="877" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="889"><net_src comp="72" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="890"><net_src comp="543" pin="4"/><net_sink comp="883" pin=2"/></net>

<net id="896"><net_src comp="877" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="897"><net_src comp="30" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="898"><net_src comp="554" pin="4"/><net_sink comp="891" pin=2"/></net>

<net id="902"><net_src comp="871" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="907"><net_src comp="899" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="829" pin="3"/><net_sink comp="903" pin=1"/></net>

<net id="914"><net_src comp="857" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="915"><net_src comp="903" pin="2"/><net_sink comp="909" pin=1"/></net>

<net id="916"><net_src comp="837" pin="3"/><net_sink comp="909" pin=2"/></net>

<net id="922"><net_src comp="857" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="923"><net_src comp="871" pin="2"/><net_sink comp="917" pin=1"/></net>

<net id="924"><net_src comp="811" pin="3"/><net_sink comp="917" pin=2"/></net>

<net id="928"><net_src comp="883" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="933"><net_src comp="86" pin="0"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="925" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="938"><net_src comp="929" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="943"><net_src comp="88" pin="0"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="935" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="950"><net_src comp="90" pin="0"/><net_sink comp="945" pin=0"/></net>

<net id="951"><net_src comp="939" pin="2"/><net_sink comp="945" pin=1"/></net>

<net id="952"><net_src comp="92" pin="0"/><net_sink comp="945" pin=2"/></net>

<net id="957"><net_src comp="883" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="72" pin="0"/><net_sink comp="953" pin=1"/></net>

<net id="963"><net_src comp="883" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="94" pin="0"/><net_sink comp="959" pin=1"/></net>

<net id="968"><net_src comp="891" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="974"><net_src comp="96" pin="0"/><net_sink comp="969" pin=0"/></net>

<net id="975"><net_src comp="965" pin="1"/><net_sink comp="969" pin=1"/></net>

<net id="976"><net_src comp="98" pin="0"/><net_sink comp="969" pin=2"/></net>

<net id="980"><net_src comp="891" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="988"><net_src comp="100" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="989"><net_src comp="977" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="990"><net_src comp="72" pin="0"/><net_sink comp="981" pin=2"/></net>

<net id="991"><net_src comp="945" pin="3"/><net_sink comp="981" pin=3"/></net>

<net id="992"><net_src comp="98" pin="0"/><net_sink comp="981" pin=4"/></net>

<net id="997"><net_src comp="981" pin="5"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="969" pin="3"/><net_sink comp="993" pin=1"/></net>

<net id="1002"><net_src comp="993" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="1008"><net_src comp="993" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="104" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1013"><net_src comp="1004" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="1019"><net_src comp="891" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="34" pin="0"/><net_sink comp="1015" pin=1"/></net>

<net id="1025"><net_src comp="24" pin="0"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="891" pin="3"/><net_sink comp="1021" pin=1"/></net>

<net id="1031"><net_src comp="521" pin="4"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="76" pin="0"/><net_sink comp="1027" pin=1"/></net>

<net id="1038"><net_src comp="805" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1039"><net_src comp="76" pin="0"/><net_sink comp="1033" pin=1"/></net>

<net id="1040"><net_src comp="1027" pin="2"/><net_sink comp="1033" pin=2"/></net>

<net id="1049"><net_src comp="120" pin="0"/><net_sink comp="1044" pin=0"/></net>

<net id="1050"><net_src comp="72" pin="0"/><net_sink comp="1044" pin=2"/></net>

<net id="1055"><net_src comp="1044" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="1041" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1060"><net_src comp="1051" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="1067"><net_src comp="122" pin="0"/><net_sink comp="1062" pin=0"/></net>

<net id="1068"><net_src comp="98" pin="0"/><net_sink comp="1062" pin=2"/></net>

<net id="1072"><net_src comp="1062" pin="3"/><net_sink comp="1069" pin=0"/></net>

<net id="1076"><net_src comp="1073" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="1080"><net_src comp="1077" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="1086"><net_src comp="30" pin="0"/><net_sink comp="1081" pin=1"/></net>

<net id="1090"><net_src comp="1081" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1096"><net_src comp="128" pin="0"/><net_sink comp="1091" pin=0"/></net>

<net id="1097"><net_src comp="1087" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1098"><net_src comp="70" pin="0"/><net_sink comp="1091" pin=2"/></net>

<net id="1102"><net_src comp="1081" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1108"><net_src comp="96" pin="0"/><net_sink comp="1103" pin=0"/></net>

<net id="1109"><net_src comp="1099" pin="1"/><net_sink comp="1103" pin=1"/></net>

<net id="1110"><net_src comp="98" pin="0"/><net_sink comp="1103" pin=2"/></net>

<net id="1115"><net_src comp="1103" pin="3"/><net_sink comp="1111" pin=0"/></net>

<net id="1116"><net_src comp="1069" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="1121"><net_src comp="1111" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1122"><net_src comp="1091" pin="3"/><net_sink comp="1117" pin=1"/></net>

<net id="1126"><net_src comp="1117" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="1132"><net_src comp="1117" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="104" pin="0"/><net_sink comp="1128" pin=1"/></net>

<net id="1137"><net_src comp="1128" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="1142"><net_src comp="1139" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="1147"><net_src comp="1081" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1148"><net_src comp="34" pin="0"/><net_sink comp="1143" pin=1"/></net>

<net id="1153"><net_src comp="24" pin="0"/><net_sink comp="1149" pin=0"/></net>

<net id="1154"><net_src comp="1081" pin="3"/><net_sink comp="1149" pin=1"/></net>

<net id="1160"><net_src comp="1143" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1161"><net_src comp="30" pin="0"/><net_sink comp="1155" pin=1"/></net>

<net id="1162"><net_src comp="1149" pin="2"/><net_sink comp="1155" pin=2"/></net>

<net id="1166"><net_src comp="1155" pin="3"/><net_sink comp="1163" pin=0"/></net>

<net id="1172"><net_src comp="128" pin="0"/><net_sink comp="1167" pin=0"/></net>

<net id="1173"><net_src comp="1163" pin="1"/><net_sink comp="1167" pin=1"/></net>

<net id="1174"><net_src comp="70" pin="0"/><net_sink comp="1167" pin=2"/></net>

<net id="1178"><net_src comp="1155" pin="3"/><net_sink comp="1175" pin=0"/></net>

<net id="1184"><net_src comp="96" pin="0"/><net_sink comp="1179" pin=0"/></net>

<net id="1185"><net_src comp="1175" pin="1"/><net_sink comp="1179" pin=1"/></net>

<net id="1186"><net_src comp="98" pin="0"/><net_sink comp="1179" pin=2"/></net>

<net id="1191"><net_src comp="1179" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1192"><net_src comp="1069" pin="1"/><net_sink comp="1187" pin=1"/></net>

<net id="1197"><net_src comp="1187" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1198"><net_src comp="1167" pin="3"/><net_sink comp="1193" pin=1"/></net>

<net id="1202"><net_src comp="1199" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="1207"><net_src comp="104" pin="0"/><net_sink comp="1203" pin=1"/></net>

<net id="1211"><net_src comp="1203" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="1217"><net_src comp="34" pin="0"/><net_sink comp="1213" pin=1"/></net>

<net id="1222"><net_src comp="24" pin="0"/><net_sink comp="1218" pin=1"/></net>

<net id="1228"><net_src comp="1213" pin="2"/><net_sink comp="1223" pin=0"/></net>

<net id="1229"><net_src comp="30" pin="0"/><net_sink comp="1223" pin=1"/></net>

<net id="1230"><net_src comp="1218" pin="2"/><net_sink comp="1223" pin=2"/></net>

<net id="1234"><net_src comp="751" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1239"><net_src comp="1223" pin="3"/><net_sink comp="1236" pin=0"/></net>

<net id="1243"><net_src comp="1223" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1248"><net_src comp="1223" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1249"><net_src comp="34" pin="0"/><net_sink comp="1244" pin=1"/></net>

<net id="1254"><net_src comp="24" pin="0"/><net_sink comp="1250" pin=0"/></net>

<net id="1255"><net_src comp="1223" pin="3"/><net_sink comp="1250" pin=1"/></net>

<net id="1260"><net_src comp="132" pin="0"/><net_sink comp="1256" pin=0"/></net>

<net id="1264"><net_src comp="1256" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="1270"><net_src comp="132" pin="0"/><net_sink comp="1266" pin=0"/></net>

<net id="1274"><net_src comp="1266" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="1280"><net_src comp="336" pin="3"/><net_sink comp="1276" pin=0"/></net>

<net id="1285"><net_src comp="80" pin="0"/><net_sink comp="1281" pin=1"/></net>

<net id="1289"><net_src comp="1281" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1295"><net_src comp="128" pin="0"/><net_sink comp="1290" pin=0"/></net>

<net id="1296"><net_src comp="70" pin="0"/><net_sink comp="1290" pin=2"/></net>

<net id="1302"><net_src comp="96" pin="0"/><net_sink comp="1297" pin=0"/></net>

<net id="1303"><net_src comp="98" pin="0"/><net_sink comp="1297" pin=2"/></net>

<net id="1308"><net_src comp="1297" pin="3"/><net_sink comp="1304" pin=0"/></net>

<net id="1309"><net_src comp="1286" pin="1"/><net_sink comp="1304" pin=1"/></net>

<net id="1314"><net_src comp="1304" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1315"><net_src comp="1290" pin="3"/><net_sink comp="1310" pin=1"/></net>

<net id="1321"><net_src comp="30" pin="0"/><net_sink comp="1316" pin=1"/></net>

<net id="1325"><net_src comp="1316" pin="3"/><net_sink comp="1322" pin=0"/></net>

<net id="1331"><net_src comp="128" pin="0"/><net_sink comp="1326" pin=0"/></net>

<net id="1332"><net_src comp="1322" pin="1"/><net_sink comp="1326" pin=1"/></net>

<net id="1333"><net_src comp="70" pin="0"/><net_sink comp="1326" pin=2"/></net>

<net id="1337"><net_src comp="1316" pin="3"/><net_sink comp="1334" pin=0"/></net>

<net id="1343"><net_src comp="96" pin="0"/><net_sink comp="1338" pin=0"/></net>

<net id="1344"><net_src comp="1334" pin="1"/><net_sink comp="1338" pin=1"/></net>

<net id="1345"><net_src comp="98" pin="0"/><net_sink comp="1338" pin=2"/></net>

<net id="1350"><net_src comp="1338" pin="3"/><net_sink comp="1346" pin=0"/></net>

<net id="1351"><net_src comp="1286" pin="1"/><net_sink comp="1346" pin=1"/></net>

<net id="1356"><net_src comp="1346" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1357"><net_src comp="1326" pin="3"/><net_sink comp="1352" pin=1"/></net>

<net id="1362"><net_src comp="1316" pin="3"/><net_sink comp="1358" pin=0"/></net>

<net id="1363"><net_src comp="34" pin="0"/><net_sink comp="1358" pin=1"/></net>

<net id="1368"><net_src comp="24" pin="0"/><net_sink comp="1364" pin=0"/></net>

<net id="1369"><net_src comp="1316" pin="3"/><net_sink comp="1364" pin=1"/></net>

<net id="1375"><net_src comp="1358" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1376"><net_src comp="30" pin="0"/><net_sink comp="1370" pin=1"/></net>

<net id="1377"><net_src comp="1364" pin="2"/><net_sink comp="1370" pin=2"/></net>

<net id="1381"><net_src comp="1370" pin="3"/><net_sink comp="1378" pin=0"/></net>

<net id="1387"><net_src comp="128" pin="0"/><net_sink comp="1382" pin=0"/></net>

<net id="1388"><net_src comp="1378" pin="1"/><net_sink comp="1382" pin=1"/></net>

<net id="1389"><net_src comp="70" pin="0"/><net_sink comp="1382" pin=2"/></net>

<net id="1393"><net_src comp="1370" pin="3"/><net_sink comp="1390" pin=0"/></net>

<net id="1399"><net_src comp="96" pin="0"/><net_sink comp="1394" pin=0"/></net>

<net id="1400"><net_src comp="1390" pin="1"/><net_sink comp="1394" pin=1"/></net>

<net id="1401"><net_src comp="98" pin="0"/><net_sink comp="1394" pin=2"/></net>

<net id="1406"><net_src comp="1394" pin="3"/><net_sink comp="1402" pin=0"/></net>

<net id="1407"><net_src comp="1286" pin="1"/><net_sink comp="1402" pin=1"/></net>

<net id="1412"><net_src comp="1402" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1413"><net_src comp="1382" pin="3"/><net_sink comp="1408" pin=1"/></net>

<net id="1417"><net_src comp="751" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="1422"><net_src comp="756" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="1429"><net_src comp="336" pin="7"/><net_sink comp="1424" pin=1"/></net>

<net id="1430"><net_src comp="761" pin="1"/><net_sink comp="1424" pin=2"/></net>

<net id="1436"><net_src comp="336" pin="3"/><net_sink comp="1431" pin=1"/></net>

<net id="1437"><net_src comp="764" pin="1"/><net_sink comp="1431" pin=2"/></net>

<net id="1442"><net_src comp="132" pin="0"/><net_sink comp="1438" pin=1"/></net>

<net id="1446"><net_src comp="1438" pin="2"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="1451"><net_src comp="1448" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="1456"><net_src comp="34" pin="0"/><net_sink comp="1452" pin=1"/></net>

<net id="1461"><net_src comp="24" pin="0"/><net_sink comp="1457" pin=1"/></net>

<net id="1467"><net_src comp="1452" pin="2"/><net_sink comp="1462" pin=0"/></net>

<net id="1468"><net_src comp="30" pin="0"/><net_sink comp="1462" pin=1"/></net>

<net id="1469"><net_src comp="1457" pin="2"/><net_sink comp="1462" pin=2"/></net>

<net id="1474"><net_src comp="1462" pin="3"/><net_sink comp="1470" pin=0"/></net>

<net id="1475"><net_src comp="34" pin="0"/><net_sink comp="1470" pin=1"/></net>

<net id="1480"><net_src comp="1462" pin="3"/><net_sink comp="1476" pin=0"/></net>

<net id="1481"><net_src comp="24" pin="0"/><net_sink comp="1476" pin=1"/></net>

<net id="1485"><net_src comp="756" pin="2"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="1491"><net_src comp="336" pin="7"/><net_sink comp="1487" pin=0"/></net>

<net id="1497"><net_src comp="336" pin="3"/><net_sink comp="1492" pin=1"/></net>

<net id="1498"><net_src comp="761" pin="1"/><net_sink comp="1492" pin=2"/></net>

<net id="1503"><net_src comp="1492" pin="3"/><net_sink comp="1499" pin=0"/></net>

<net id="1507"><net_src comp="1504" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="1511"><net_src comp="1508" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="1517"><net_src comp="30" pin="0"/><net_sink comp="1512" pin=1"/></net>

<net id="1522"><net_src comp="1512" pin="3"/><net_sink comp="1518" pin=0"/></net>

<net id="1523"><net_src comp="34" pin="0"/><net_sink comp="1518" pin=1"/></net>

<net id="1528"><net_src comp="1512" pin="3"/><net_sink comp="1524" pin=0"/></net>

<net id="1529"><net_src comp="24" pin="0"/><net_sink comp="1524" pin=1"/></net>

<net id="1535"><net_src comp="1518" pin="2"/><net_sink comp="1530" pin=0"/></net>

<net id="1536"><net_src comp="30" pin="0"/><net_sink comp="1530" pin=1"/></net>

<net id="1537"><net_src comp="1524" pin="2"/><net_sink comp="1530" pin=2"/></net>

<net id="1542"><net_src comp="1530" pin="3"/><net_sink comp="1538" pin=0"/></net>

<net id="1543"><net_src comp="34" pin="0"/><net_sink comp="1538" pin=1"/></net>

<net id="1548"><net_src comp="1530" pin="3"/><net_sink comp="1544" pin=0"/></net>

<net id="1549"><net_src comp="24" pin="0"/><net_sink comp="1544" pin=1"/></net>

<net id="1555"><net_src comp="1538" pin="2"/><net_sink comp="1550" pin=0"/></net>

<net id="1556"><net_src comp="30" pin="0"/><net_sink comp="1550" pin=1"/></net>

<net id="1557"><net_src comp="1544" pin="2"/><net_sink comp="1550" pin=2"/></net>

<net id="1562"><net_src comp="1550" pin="3"/><net_sink comp="1558" pin=0"/></net>

<net id="1563"><net_src comp="34" pin="0"/><net_sink comp="1558" pin=1"/></net>

<net id="1568"><net_src comp="1550" pin="3"/><net_sink comp="1564" pin=0"/></net>

<net id="1569"><net_src comp="24" pin="0"/><net_sink comp="1564" pin=1"/></net>

<net id="1575"><net_src comp="1558" pin="2"/><net_sink comp="1570" pin=0"/></net>

<net id="1576"><net_src comp="30" pin="0"/><net_sink comp="1570" pin=1"/></net>

<net id="1577"><net_src comp="1564" pin="2"/><net_sink comp="1570" pin=2"/></net>

<net id="1582"><net_src comp="80" pin="0"/><net_sink comp="1578" pin=1"/></net>

<net id="1588"><net_src comp="336" pin="7"/><net_sink comp="1583" pin=1"/></net>

<net id="1589"><net_src comp="764" pin="1"/><net_sink comp="1583" pin=2"/></net>

<net id="1590"><net_src comp="1583" pin="3"/><net_sink comp="742" pin=2"/></net>

<net id="1595"><net_src comp="1583" pin="3"/><net_sink comp="1591" pin=0"/></net>

<net id="1600"><net_src comp="719" pin="4"/><net_sink comp="1596" pin=0"/></net>

<net id="1604"><net_src comp="136" pin="1"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="1606"><net_src comp="1601" pin="1"/><net_sink comp="1499" pin=1"/></net>

<net id="1610"><net_src comp="140" pin="1"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1612"><net_src comp="1607" pin="1"/><net_sink comp="1596" pin=1"/></net>

<net id="1616"><net_src comp="144" pin="1"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1618"><net_src comp="1613" pin="1"/><net_sink comp="1591" pin=1"/></net>

<net id="1622"><net_src comp="148" pin="1"/><net_sink comp="1619" pin=0"/></net>

<net id="1623"><net_src comp="1619" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1624"><net_src comp="1619" pin="1"/><net_sink comp="1276" pin=1"/></net>

<net id="1628"><net_src comp="152" pin="1"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1630"><net_src comp="1625" pin="1"/><net_sink comp="1487" pin=1"/></net>

<net id="1634"><net_src comp="160" pin="1"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="1636"><net_src comp="1631" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="1640"><net_src comp="164" pin="1"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="1642"><net_src comp="1637" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="1646"><net_src comp="168" pin="1"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="1648"><net_src comp="1643" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="1652"><net_src comp="172" pin="1"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="1654"><net_src comp="1649" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="1658"><net_src comp="176" pin="1"/><net_sink comp="1655" pin=0"/></net>

<net id="1659"><net_src comp="1655" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="1660"><net_src comp="1655" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="1664"><net_src comp="180" pin="1"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="1666"><net_src comp="1661" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="1670"><net_src comp="793" pin="2"/><net_sink comp="1667" pin=0"/></net>

<net id="1674"><net_src comp="799" pin="2"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="1679"><net_src comp="863" pin="3"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="1684"><net_src comp="883" pin="3"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1686"><net_src comp="1681" pin="1"/><net_sink comp="1044" pin=1"/></net>

<net id="1687"><net_src comp="1681" pin="1"/><net_sink comp="1578" pin=0"/></net>

<net id="1691"><net_src comp="909" pin="3"/><net_sink comp="1688" pin=0"/></net>

<net id="1695"><net_src comp="917" pin="3"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="1700"><net_src comp="945" pin="3"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1705"><net_src comp="953" pin="2"/><net_sink comp="1702" pin=0"/></net>

<net id="1706"><net_src comp="1702" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="1707"><net_src comp="1702" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1708"><net_src comp="1702" pin="1"/><net_sink comp="1492" pin=0"/></net>

<net id="1709"><net_src comp="1702" pin="1"/><net_sink comp="1583" pin=0"/></net>

<net id="1713"><net_src comp="959" pin="2"/><net_sink comp="1710" pin=0"/></net>

<net id="1717"><net_src comp="993" pin="2"/><net_sink comp="1714" pin=0"/></net>

<net id="1718"><net_src comp="1714" pin="1"/><net_sink comp="1256" pin=1"/></net>

<net id="1722"><net_src comp="329" pin="3"/><net_sink comp="1719" pin=0"/></net>

<net id="1723"><net_src comp="1719" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="1727"><net_src comp="346" pin="3"/><net_sink comp="1724" pin=0"/></net>

<net id="1728"><net_src comp="1724" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1732"><net_src comp="1015" pin="2"/><net_sink comp="1729" pin=0"/></net>

<net id="1733"><net_src comp="1729" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1737"><net_src comp="1021" pin="2"/><net_sink comp="1734" pin=0"/></net>

<net id="1738"><net_src comp="1734" pin="1"/><net_sink comp="1081" pin=2"/></net>

<net id="1742"><net_src comp="1033" pin="3"/><net_sink comp="1739" pin=0"/></net>

<net id="1743"><net_src comp="1739" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="1747"><net_src comp="1051" pin="2"/><net_sink comp="1744" pin=0"/></net>

<net id="1748"><net_src comp="1744" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1749"><net_src comp="1744" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1753"><net_src comp="1057" pin="1"/><net_sink comp="1750" pin=0"/></net>

<net id="1754"><net_src comp="1750" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="1758"><net_src comp="1062" pin="3"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1763"><net_src comp="190" pin="2"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="1768"><net_src comp="195" pin="2"/><net_sink comp="1765" pin=0"/></net>

<net id="1769"><net_src comp="1765" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="1773"><net_src comp="336" pin="7"/><net_sink comp="1770" pin=0"/></net>

<net id="1774"><net_src comp="1770" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="1778"><net_src comp="207" pin="2"/><net_sink comp="1775" pin=0"/></net>

<net id="1779"><net_src comp="1775" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="1783"><net_src comp="336" pin="3"/><net_sink comp="1780" pin=0"/></net>

<net id="1784"><net_src comp="1780" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="1788"><net_src comp="219" pin="2"/><net_sink comp="1785" pin=0"/></net>

<net id="1789"><net_src comp="1785" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="1793"><net_src comp="1117" pin="2"/><net_sink comp="1790" pin=0"/></net>

<net id="1794"><net_src comp="1790" pin="1"/><net_sink comp="1266" pin=1"/></net>

<net id="1798"><net_src comp="367" pin="3"/><net_sink comp="1795" pin=0"/></net>

<net id="1799"><net_src comp="1795" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="1803"><net_src comp="375" pin="3"/><net_sink comp="1800" pin=0"/></net>

<net id="1804"><net_src comp="1800" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1808"><net_src comp="1155" pin="3"/><net_sink comp="1805" pin=0"/></net>

<net id="1809"><net_src comp="1805" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1810"><net_src comp="1805" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1814"><net_src comp="1193" pin="2"/><net_sink comp="1811" pin=0"/></net>

<net id="1815"><net_src comp="1811" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1816"><net_src comp="1811" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1817"><net_src comp="1811" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="1821"><net_src comp="258" pin="2"/><net_sink comp="1818" pin=0"/></net>

<net id="1822"><net_src comp="1818" pin="1"/><net_sink comp="612" pin=2"/></net>

<net id="1826"><net_src comp="336" pin="7"/><net_sink comp="1823" pin=0"/></net>

<net id="1827"><net_src comp="1823" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="1831"><net_src comp="263" pin="2"/><net_sink comp="1828" pin=0"/></net>

<net id="1832"><net_src comp="1828" pin="1"/><net_sink comp="624" pin=2"/></net>

<net id="1836"><net_src comp="336" pin="3"/><net_sink comp="1833" pin=0"/></net>

<net id="1837"><net_src comp="1833" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1841"><net_src comp="383" pin="3"/><net_sink comp="1838" pin=0"/></net>

<net id="1842"><net_src comp="1838" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="1846"><net_src comp="394" pin="3"/><net_sink comp="1843" pin=0"/></net>

<net id="1847"><net_src comp="1843" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1851"><net_src comp="404" pin="3"/><net_sink comp="1848" pin=0"/></net>

<net id="1852"><net_src comp="1848" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="1856"><net_src comp="1236" pin="1"/><net_sink comp="1853" pin=0"/></net>

<net id="1857"><net_src comp="1853" pin="1"/><net_sink comp="1290" pin=1"/></net>

<net id="1861"><net_src comp="1240" pin="1"/><net_sink comp="1858" pin=0"/></net>

<net id="1862"><net_src comp="1858" pin="1"/><net_sink comp="1297" pin=1"/></net>

<net id="1866"><net_src comp="1244" pin="2"/><net_sink comp="1863" pin=0"/></net>

<net id="1867"><net_src comp="1863" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1871"><net_src comp="1250" pin="2"/><net_sink comp="1868" pin=0"/></net>

<net id="1872"><net_src comp="1868" pin="1"/><net_sink comp="1316" pin=2"/></net>

<net id="1876"><net_src comp="423" pin="3"/><net_sink comp="1873" pin=0"/></net>

<net id="1877"><net_src comp="1873" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="1881"><net_src comp="431" pin="3"/><net_sink comp="1878" pin=0"/></net>

<net id="1882"><net_src comp="1878" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1886"><net_src comp="336" pin="3"/><net_sink comp="1883" pin=0"/></net>

<net id="1887"><net_src comp="1883" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="1888"><net_src comp="1883" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="1889"><net_src comp="1883" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="1893"><net_src comp="1310" pin="2"/><net_sink comp="1890" pin=0"/></net>

<net id="1894"><net_src comp="1890" pin="1"/><net_sink comp="1448" pin=0"/></net>

<net id="1898"><net_src comp="219" pin="2"/><net_sink comp="1895" pin=0"/></net>

<net id="1899"><net_src comp="1895" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="1903"><net_src comp="1352" pin="2"/><net_sink comp="1900" pin=0"/></net>

<net id="1904"><net_src comp="1900" pin="1"/><net_sink comp="1504" pin=0"/></net>

<net id="1908"><net_src comp="1370" pin="3"/><net_sink comp="1905" pin=0"/></net>

<net id="1909"><net_src comp="1905" pin="1"/><net_sink comp="1452" pin=0"/></net>

<net id="1910"><net_src comp="1905" pin="1"/><net_sink comp="1457" pin=0"/></net>

<net id="1914"><net_src comp="1408" pin="2"/><net_sink comp="1911" pin=0"/></net>

<net id="1915"><net_src comp="1911" pin="1"/><net_sink comp="1508" pin=0"/></net>

<net id="1919"><net_src comp="439" pin="3"/><net_sink comp="1916" pin=0"/></net>

<net id="1920"><net_src comp="1916" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1924"><net_src comp="1424" pin="3"/><net_sink comp="1921" pin=0"/></net>

<net id="1925"><net_src comp="1921" pin="1"/><net_sink comp="660" pin=2"/></net>

<net id="1929"><net_src comp="1431" pin="3"/><net_sink comp="1926" pin=0"/></net>

<net id="1930"><net_src comp="1926" pin="1"/><net_sink comp="684" pin=2"/></net>

<net id="1934"><net_src comp="454" pin="3"/><net_sink comp="1931" pin=0"/></net>

<net id="1935"><net_src comp="1931" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="1939"><net_src comp="195" pin="2"/><net_sink comp="1936" pin=0"/></net>

<net id="1940"><net_src comp="1936" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="1944"><net_src comp="207" pin="2"/><net_sink comp="1941" pin=0"/></net>

<net id="1945"><net_src comp="1941" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1949"><net_src comp="464" pin="3"/><net_sink comp="1946" pin=0"/></net>

<net id="1950"><net_src comp="1946" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1954"><net_src comp="258" pin="2"/><net_sink comp="1951" pin=0"/></net>

<net id="1955"><net_src comp="1951" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="1959"><net_src comp="263" pin="2"/><net_sink comp="1956" pin=0"/></net>

<net id="1960"><net_src comp="1956" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="1964"><net_src comp="1470" pin="2"/><net_sink comp="1961" pin=0"/></net>

<net id="1965"><net_src comp="1961" pin="1"/><net_sink comp="1512" pin=0"/></net>

<net id="1969"><net_src comp="1476" pin="2"/><net_sink comp="1966" pin=0"/></net>

<net id="1970"><net_src comp="1966" pin="1"/><net_sink comp="1512" pin=2"/></net>

<net id="1974"><net_src comp="472" pin="3"/><net_sink comp="1971" pin=0"/></net>

<net id="1975"><net_src comp="1971" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="1979"><net_src comp="1492" pin="3"/><net_sink comp="1976" pin=0"/></net>

<net id="1980"><net_src comp="1976" pin="1"/><net_sink comp="708" pin=2"/></net>

<net id="1984"><net_src comp="479" pin="3"/><net_sink comp="1981" pin=0"/></net>

<net id="1985"><net_src comp="1981" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="1989"><net_src comp="487" pin="3"/><net_sink comp="1986" pin=0"/></net>

<net id="1990"><net_src comp="1986" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1994"><net_src comp="219" pin="2"/><net_sink comp="1991" pin=0"/></net>

<net id="1995"><net_src comp="1991" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1999"><net_src comp="258" pin="2"/><net_sink comp="1996" pin=0"/></net>

<net id="2000"><net_src comp="1996" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="2004"><net_src comp="1570" pin="3"/><net_sink comp="2001" pin=0"/></net>

<net id="2005"><net_src comp="2001" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="2009"><net_src comp="1578" pin="2"/><net_sink comp="2006" pin=0"/></net>

<net id="2010"><net_src comp="2006" pin="1"/><net_sink comp="543" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pe_input_stream_V_0 | {4 5 6 7 8 }
	Port: pe_input_stream_V_1 | {3 4 6 }
	Port: pe_input_stream_V_2 | {3 4 5 }
	Port: pe_input_stream_V_3 | {4 7 8 }
	Port: pe_input_stream_V_4 | {5 7 8 }
	Port: pe_input_stream_V_5 | {3 5 6 }
	Port: pe_input_stream_V_6 | {4 7 8 }
	Port: pe_input_stream_V_7 | {5 7 8 }
	Port: pe_input_stream_V_8 | {5 7 8 }
	Port: pe_weight_stream_V | {5 7 8 }
 - Input state : 
	Port: pe : input_buffers | {2 3 4 5 6 7 8 }
	Port: pe : weight_stream_V | {3 4 5 }
  - Chain level:
	State 1
		empty : 1
		specinterface_ln0 : 1
		empty_8 : 1
		specinterface_ln0 : 1
		empty_9 : 1
		specinterface_ln0 : 1
		empty_10 : 1
		specinterface_ln0 : 1
		empty_11 : 1
		specinterface_ln0 : 1
		empty_12 : 1
		specinterface_ln0 : 1
	State 2
		trunc_ln25 : 1
		trunc_ln27 : 1
		empty_13 : 2
		icmp_ln25 : 1
		add_ln25 : 1
		br_ln25 : 2
		icmp_ln27 : 1
		select_ln25 : 2
		add_ln25_1 : 1
		trunc_ln25_1 : 2
		select_ln25_1 : 3
		select_ln25_2 : 2
		xor_ln25 : 2
		icmp_ln30 : 1
		and_ln25 : 2
		select_ln25_3 : 2
		output_y_2 : 3
		or_ln27 : 2
		select_ln27 : 2
		select_ln27_1 : 2
		trunc_ln27_1 : 4
		p_mid1 : 5
		select_ln27_2 : 5
		select_ln27_3 : 2
		kernel_y_cast6 : 3
		empty_27 : 4
		p_cast40 : 5
		mul : 6
		tmp_1 : 7
		cmp50 : 3
		notrhs : 3
		br_ln37 : 6
		empty_18 : 3
		p_shl18 : 4
		br_ln70 : 4
		trunc_ln55 : 3
		tmp : 8
		add_ln55 : 9
		br_ln72 : 4
		zext_ln74 : 10
		input_buffers_addr : 11
		input_buffers_load : 12
		add_ln55_1 : 10
		br_ln72 : 4
		zext_ln74_1 : 11
		input_buffers_addr_1 : 12
		input_buffers_load_1 : 13
		icmp_ln121 : 3
		add_ln124 : 3
		br_ln70 : 4
		br_ln106 : 4
		br_ln106 : 4
		br_ln106 : 4
		br_ln106 : 4
		br_ln106 : 4
		br_ln106 : 4
		br_ln37 : 6
		br_ln106 : 4
		br_ln106 : 4
		br_ln106 : 4
		br_ln106 : 4
		br_ln106 : 4
		br_ln37 : 6
		br_ln82 : 4
		br_ln106 : 4
		br_ln106 : 4
		br_ln106 : 4
		br_ln106 : 4
		br_ln106 : 4
		add_ln27_1 : 1
		select_ln27_4 : 2
	State 3
		empty_26 : 1
		p_cast : 2
		mul34_cast : 1
		weight_registers_V_addr : 3
		store_ln182 : 4
		write_ln167 : 1
		write_ln167 : 1
		empty_14 : 1
		p_shl17_0_1 : 2
		empty_15 : 1
		p_shl18_0_1 : 2
		add_ln55_12 : 3
		add_ln55_3 : 4
		zext_ln74_3 : 5
		input_buffers_addr_3 : 6
		input_buffers_load_3 : 7
		add_ln55_4 : 5
		zext_ln74_4 : 6
		input_buffers_addr_4 : 7
		input_buffers_load_4 : 8
		write_ln167 : 1
		icmp_ln121_1 : 1
		add_ln124_1 : 1
		select_ln121_1 : 2
		empty_16 : 3
		p_shl17_0_2 : 4
		empty_17 : 3
		p_shl18_0_2 : 4
		add_ln55_13 : 5
		add_ln55_6 : 6
	State 4
		write_ln167 : 1
		write_ln167 : 1
		write_ln167 : 1
		write_ln167 : 1
		input_buffers_addr_6 : 1
		input_registers_2_1_V_4 : 2
		zext_ln74_7 : 1
		input_buffers_addr_7 : 2
		input_registers_2_2_V_1 : 3
		select_ln121_2 : 1
		weight_registers_V_load : 1
		zext_ln38 : 1
		weight_registers_V_addr_3 : 2
		store_ln182 : 3
		empty_23 : 2
		empty_24 : 2
		write_ln167 : 1
		icmp_ln121_3 : 2
		add_ln124_3 : 2
	State 5
		zext_ln74_2 : 1
		input_buffers_addr_2 : 2
		input_registers_0_3_V : 3
		write_ln167 : 1
		write_ln167 : 1
		write_ln167 : 1
		zext_ln74_5 : 1
		input_buffers_addr_5 : 2
		input_registers_1_3_V : 3
		write_ln167 : 1
		write_ln167 : 1
		store_ln106 : 1
		write_ln167 : 1
		write_ln167 : 1
		write_ln167 : 1
		add_ln55_14 : 1
		add_ln55_9 : 2
		empty_19 : 1
		p_shl17_1_1 : 2
		empty_20 : 1
		p_shl18_1_1 : 2
		write_ln167 : 1
		add_ln55_15 : 3
		add_ln55_10 : 4
		icmp_ln121_4 : 1
		add_ln124_4 : 1
		select_ln121_4 : 2
		empty_21 : 3
		p_shl17_1_2 : 4
		empty_22 : 3
		p_shl18_1_2 : 4
		add_ln55_16 : 5
		add_ln55_11 : 6
		zext_ln127 : 1
		weight_registers_V_addr_4 : 2
		weight_registers_V_load_1 : 3
		zext_ln38_1 : 1
		weight_registers_V_addr_2 : 2
		store_ln182 : 3
		write_ln167 : 1
	State 6
		input_registers_0_3_V_1 : 1
		input_registers_1_3_V_1 : 1
		zext_ln74_8 : 1
		input_buffers_addr_8 : 2
		input_registers_2_3_V : 3
		input_buffers_addr_9 : 1
		input_registers_0_3_V_5 : 2
		write_ln167 : 1
		select_ln121_5 : 1
		write_ln167 : 1
		icmp_ln121_6 : 2
		add_ln124_6 : 2
		zext_ln127_1 : 1
		weight_registers_V_addr_5 : 2
		weight_registers_V_load_2 : 3
	State 7
		store_ln37 : 1
		input_registers_0_3_V_3 : 1
		store_ln82 : 2
		write_ln167 : 1
		write_ln167 : 1
		write_ln167 : 1
		write_ln167 : 1
		input_buffers_addr_10 : 1
		input_registers_1_3_V_5 : 2
		write_ln167 : 1
		write_ln167 : 1
		write_ln167 : 1
		write_ln167 : 1
		write_ln167 : 1
		input_buffers_addr_11 : 1
		input_registers_2_3_V_1 : 2
		write_ln167 : 1
		icmp_ln121_7 : 1
		add_ln124_7 : 1
		select_ln121_7 : 2
		icmp_ln121_8 : 3
		add_ln124_8 : 3
		select_ln121_8 : 4
		icmp_ln157 : 5
		input_num_index_1 : 5
		input_num_index_2 : 6
	State 8
		input_registers_1_3_V_3 : 1
		store_ln106 : 2
		input_registers_0_1_V_2 : 1
		input_registers_0_2_V_2 : 1
		store_ln106 : 1
		write_ln167 : 1
		write_ln167 : 2
		write_ln167 : 1
		write_ln167 : 1
		input_registers_1_2_V_2 : 2
		write_ln167 : 3
		write_ln167 : 2
		write_ln167 : 2
		write_ln167 : 3
		write_ln167 : 1
		write_ln167 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |             grp_fu_751             |    0    |    0    |    12   |
|          |             grp_fu_756             |    0    |    0    |    12   |
|          |           add_ln25_fu_799          |    0    |    0    |    12   |
|          |          add_ln25_1_fu_819         |    0    |    0    |    9    |
|          |          output_y_2_fu_871         |    0    |    0    |    9    |
|          |           empty_27_fu_929          |    0    |    0    |    11   |
|          |           add_ln55_fu_993          |    0    |    0    |    15   |
|          |         add_ln55_1_fu_1004         |    0    |    0    |    15   |
|          |          add_ln124_fu_1021         |    0    |    0    |    39   |
|          |         add_ln27_1_fu_1027         |    0    |    0    |    12   |
|          |         add_ln55_12_fu_1111        |    0    |    0    |    13   |
|          |         add_ln55_3_fu_1117         |    0    |    0    |    13   |
|          |         add_ln55_4_fu_1128         |    0    |    0    |    15   |
|          |         add_ln124_1_fu_1149        |    0    |    0    |    39   |
|          |         add_ln55_13_fu_1187        |    0    |    0    |    13   |
|          |         add_ln55_6_fu_1193         |    0    |    0    |    13   |
|          |         add_ln55_7_fu_1203         |    0    |    0    |    15   |
|    add   |         add_ln124_2_fu_1218        |    0    |    0    |    39   |
|          |         add_ln124_3_fu_1250        |    0    |    0    |    39   |
|          |         add_ln55_2_fu_1256         |    0    |    0    |    15   |
|          |         add_ln55_5_fu_1266         |    0    |    0    |    15   |
|          |         add_ln55_14_fu_1304        |    0    |    0    |    13   |
|          |         add_ln55_9_fu_1310         |    0    |    0    |    13   |
|          |         add_ln55_15_fu_1346        |    0    |    0    |    13   |
|          |         add_ln55_10_fu_1352        |    0    |    0    |    13   |
|          |         add_ln124_4_fu_1364        |    0    |    0    |    39   |
|          |         add_ln55_16_fu_1402        |    0    |    0    |    13   |
|          |         add_ln55_11_fu_1408        |    0    |    0    |    13   |
|          |         add_ln55_8_fu_1438         |    0    |    0    |    15   |
|          |         add_ln124_5_fu_1457        |    0    |    0    |    39   |
|          |         add_ln124_6_fu_1476        |    0    |    0    |    39   |
|          |         add_ln124_7_fu_1524        |    0    |    0    |    39   |
|          |         add_ln124_8_fu_1544        |    0    |    0    |    39   |
|          |      input_num_index_1_fu_1564     |    0    |    0    |    39   |
|          |          add_ln30_fu_1578          |    0    |    0    |    9    |
|----------|------------------------------------|---------|---------|---------|
|          |         select_ln25_fu_811         |    0    |    0    |    2    |
|          |        select_ln25_1_fu_829        |    0    |    0    |    2    |
|          |        select_ln25_2_fu_837        |    0    |    0    |    2    |
|          |        select_ln25_3_fu_863        |    0    |    0    |    2    |
|          |         select_ln27_fu_883         |    0    |    0    |    2    |
|          |        select_ln27_1_fu_891        |    0    |    0    |    32   |
|          |        select_ln27_2_fu_909        |    0    |    0    |    2    |
|          |        select_ln27_3_fu_917        |    0    |    0    |    2    |
|          |        select_ln27_4_fu_1033       |    0    |    0    |    4    |
|          |        select_ln121_fu_1081        |    0    |    0    |    32   |
|          |       select_ln121_1_fu_1155       |    0    |    0    |    32   |
|  select  |       select_ln121_2_fu_1223       |    0    |    0    |    32   |
|          |       select_ln121_3_fu_1316       |    0    |    0    |    32   |
|          |       select_ln121_4_fu_1370       |    0    |    0    |    32   |
|          |   input_registers_0_3_V_1_fu_1424  |    0    |    0    |    8    |
|          |   input_registers_1_3_V_1_fu_1431  |    0    |    0    |    8    |
|          |       select_ln121_5_fu_1462       |    0    |    0    |    32   |
|          |   input_registers_0_3_V_3_fu_1492  |    0    |    0    |    8    |
|          |       select_ln121_6_fu_1512       |    0    |    0    |    32   |
|          |       select_ln121_7_fu_1530       |    0    |    0    |    32   |
|          |       select_ln121_8_fu_1550       |    0    |    0    |    32   |
|          |      input_num_index_2_fu_1570     |    0    |    0    |    32   |
|          |   input_registers_1_3_V_3_fu_1583  |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|          |          icmp_ln25_fu_793          |    0    |    0    |    9    |
|          |          icmp_ln27_fu_805          |    0    |    0    |    9    |
|          |          icmp_ln30_fu_851          |    0    |    0    |    8    |
|          |            cmp50_fu_953            |    0    |    0    |    8    |
|          |            notrhs_fu_959           |    0    |    0    |    8    |
|          |         icmp_ln121_fu_1015         |    0    |    0    |    20   |
|          |        icmp_ln121_1_fu_1143        |    0    |    0    |    20   |
|   icmp   |        icmp_ln121_2_fu_1213        |    0    |    0    |    20   |
|          |        icmp_ln121_3_fu_1244        |    0    |    0    |    20   |
|          |        icmp_ln121_4_fu_1358        |    0    |    0    |    20   |
|          |        icmp_ln121_5_fu_1452        |    0    |    0    |    20   |
|          |        icmp_ln121_6_fu_1470        |    0    |    0    |    20   |
|          |        icmp_ln121_7_fu_1518        |    0    |    0    |    20   |
|          |        icmp_ln121_8_fu_1538        |    0    |    0    |    20   |
|          |         icmp_ln157_fu_1558         |    0    |    0    |    20   |
|----------|------------------------------------|---------|---------|---------|
|    mul   |             mul_fu_939             |    0    |    0    |    17   |
|----------|------------------------------------|---------|---------|---------|
|    sub   |          empty_26_fu_1051          |    0    |    0    |    12   |
|----------|------------------------------------|---------|---------|---------|
|          |           empty_13_fu_787          |    0    |    0    |    2    |
|    or    |           or_ln27_fu_877           |    0    |    0    |    2    |
|          |            p_mid1_fu_903           |    0    |    0    |    2    |
|          |    input_depth_index_142_fu_1281   |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|    xor   |           xor_ln25_fu_845          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|    and   |           and_ln25_fu_857          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|          |           grp_read_fu_184          |    0    |    0    |    0    |
|          |           grp_read_fu_190          |    0    |    0    |    0    |
|          |           grp_read_fu_195          |    0    |    0    |    0    |
|   read   |           grp_read_fu_207          |    0    |    0    |    0    |
|          |           grp_read_fu_219          |    0    |    0    |    0    |
|          |           grp_read_fu_258          |    0    |    0    |    0    |
|          |           grp_read_fu_263          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          grp_write_fu_200          |    0    |    0    |    0    |
|          |          grp_write_fu_212          |    0    |    0    |    0    |
|          |          grp_write_fu_224          |    0    |    0    |    0    |
|          |          grp_write_fu_231          |    0    |    0    |    0    |
|          |          grp_write_fu_238          |    0    |    0    |    0    |
|          |          grp_write_fu_245          |    0    |    0    |    0    |
|          |          grp_write_fu_251          |    0    |    0    |    0    |
|   write  |          grp_write_fu_268          |    0    |    0    |    0    |
|          |          grp_write_fu_276          |    0    |    0    |    0    |
|          |          grp_write_fu_282          |    0    |    0    |    0    |
|          |          grp_write_fu_289          |    0    |    0    |    0    |
|          |          grp_write_fu_295          |    0    |    0    |    0    |
|          |          grp_write_fu_301          |    0    |    0    |    0    |
|          |          grp_write_fu_308          |    0    |    0    |    0    |
|          |          grp_write_fu_314          |    0    |    0    |    0    |
|          |          grp_write_fu_321          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          trunc_ln25_fu_779         |    0    |    0    |    0    |
|          |          trunc_ln27_fu_783         |    0    |    0    |    0    |
|          |         trunc_ln25_1_fu_825        |    0    |    0    |    0    |
|          |         trunc_ln27_1_fu_899        |    0    |    0    |    0    |
|          |           empty_18_fu_965          |    0    |    0    |    0    |
|          |          trunc_ln55_fu_977         |    0    |    0    |    0    |
|          |          empty_14_fu_1087          |    0    |    0    |    0    |
|   trunc  |          empty_15_fu_1099          |    0    |    0    |    0    |
|          |          empty_16_fu_1163          |    0    |    0    |    0    |
|          |          empty_17_fu_1175          |    0    |    0    |    0    |
|          |          empty_23_fu_1236          |    0    |    0    |    0    |
|          |          empty_24_fu_1240          |    0    |    0    |    0    |
|          |          empty_19_fu_1322          |    0    |    0    |    0    |
|          |          empty_20_fu_1334          |    0    |    0    |    0    |
|          |          empty_21_fu_1378          |    0    |    0    |    0    |
|          |          empty_22_fu_1390          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |        kernel_y_cast6_fu_925       |    0    |    0    |    0    |
|          |           p_cast40_fu_935          |    0    |    0    |    0    |
|          |          zext_ln74_fu_999          |    0    |    0    |    0    |
|          |         zext_ln74_1_fu_1010        |    0    |    0    |    0    |
|          |          zext_ln30_fu_1041         |    0    |    0    |    0    |
|          |           p_cast_fu_1057           |    0    |    0    |    0    |
|          |         mul34_cast_fu_1069         |    0    |    0    |    0    |
|          |         zext_ln74_3_fu_1123        |    0    |    0    |    0    |
|          |         zext_ln74_4_fu_1134        |    0    |    0    |    0    |
|          |         zext_ln74_6_fu_1199        |    0    |    0    |    0    |
|   zext   |         zext_ln74_7_fu_1208        |    0    |    0    |    0    |
|          |          zext_ln38_fu_1231         |    0    |    0    |    0    |
|          |         zext_ln74_2_fu_1261        |    0    |    0    |    0    |
|          |         zext_ln74_5_fu_1271        |    0    |    0    |    0    |
|          | input_depth_index_142_cast_fu_1286 |    0    |    0    |    0    |
|          |         zext_ln127_fu_1414         |    0    |    0    |    0    |
|          |         zext_ln38_1_fu_1419        |    0    |    0    |    0    |
|          |         zext_ln74_8_fu_1443        |    0    |    0    |    0    |
|          |         zext_ln74_9_fu_1448        |    0    |    0    |    0    |
|          |        zext_ln127_1_fu_1482        |    0    |    0    |    0    |
|          |        zext_ln74_10_fu_1504        |    0    |    0    |    0    |
|          |        zext_ln74_11_fu_1508        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
| bitselect|            tmp_1_fu_945            |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |           p_shl18_fu_969           |    0    |    0    |    0    |
|          |             tmp_fu_981             |    0    |    0    |    0    |
|          |            p_shl_fu_1044           |    0    |    0    |    0    |
|          |            mul1_fu_1062            |    0    |    0    |    0    |
|          |         p_shl17_0_1_fu_1091        |    0    |    0    |    0    |
|          |         p_shl18_0_1_fu_1103        |    0    |    0    |    0    |
|bitconcatenate|         p_shl17_0_2_fu_1167        |    0    |    0    |    0    |
|          |         p_shl18_0_2_fu_1179        |    0    |    0    |    0    |
|          |          p_shl17_1_fu_1290         |    0    |    0    |    0    |
|          |          p_shl18_1_fu_1297         |    0    |    0    |    0    |
|          |         p_shl17_1_1_fu_1326        |    0    |    0    |    0    |
|          |         p_shl18_1_1_fu_1338        |    0    |    0    |    0    |
|          |         p_shl17_1_2_fu_1382        |    0    |    0    |    0    |
|          |         p_shl18_1_2_fu_1394        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    0    |    0    |   1394  |
|----------|------------------------------------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |
+------------------+--------+--------+--------+
|weight_registers_V|    1   |    0   |    0   |
+------------------+--------+--------+--------+
|       Total      |    1   |    0   |    0   |
+------------------+--------+--------+--------+

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|        add_ln124_3_reg_1868       |   32   |
|        add_ln124_6_reg_1966       |   32   |
|         add_ln124_reg_1734        |   32   |
|         add_ln25_reg_1671         |    4   |
|         add_ln30_reg_2006         |    2   |
|        add_ln55_10_reg_1900       |    6   |
|        add_ln55_11_reg_1911       |    6   |
|        add_ln55_3_reg_1790        |    6   |
|        add_ln55_6_reg_1811        |    6   |
|        add_ln55_9_reg_1890        |    6   |
|         add_ln55_reg_1714         |    6   |
|           cmp50_reg_1702          |    1   |
|         empty_23_reg_1853         |    2   |
|         empty_24_reg_1858         |    5   |
|         empty_26_reg_1744         |    4   |
|       icmp_ln121_3_reg_1863       |    1   |
|       icmp_ln121_6_reg_1961       |    1   |
|        icmp_ln121_reg_1729        |    1   |
|         icmp_ln25_reg_1667        |    1   |
|      indvar_flatten26_reg_495     |    4   |
|       indvar_flatten_reg_517      |    4   |
| inner_fifos_0_0_V_V_read_reg_1760 |    8   |
|    inner_fifos_0_0_V_V_reg_1631   |    8   |
|inner_fifos_0_1_V_V_read_1_reg_1936|    8   |
| inner_fifos_0_1_V_V_read_reg_1765 |    8   |
|    inner_fifos_0_1_V_V_reg_1637   |    8   |
|inner_fifos_0_2_V_V_read_1_reg_1941|    8   |
| inner_fifos_0_2_V_V_read_reg_1775 |    8   |
|    inner_fifos_0_2_V_V_reg_1643   |    8   |
|inner_fifos_1_0_V_V_read_1_reg_1895|    8   |
|inner_fifos_1_0_V_V_read_2_reg_1991|    8   |
| inner_fifos_1_0_V_V_read_reg_1785 |    8   |
|    inner_fifos_1_0_V_V_reg_1649   |    8   |
|inner_fifos_1_1_V_V_read_1_reg_1951|    8   |
|inner_fifos_1_1_V_V_read_2_reg_1996|    8   |
| inner_fifos_1_1_V_V_read_reg_1818 |    8   |
|    inner_fifos_1_1_V_V_reg_1655   |    8   |
|inner_fifos_1_2_V_V_read_1_reg_1956|    8   |
| inner_fifos_1_2_V_V_read_reg_1828 |    8   |
|    inner_fifos_1_2_V_V_reg_1661   |    8   |
|   input_buffers_addr_10_reg_1981  |    6   |
|   input_buffers_addr_11_reg_1986  |    6   |
|   input_buffers_addr_1_reg_1724   |    6   |
|   input_buffers_addr_2_reg_1873   |    6   |
|   input_buffers_addr_3_reg_1795   |    6   |
|   input_buffers_addr_4_reg_1800   |    6   |
|   input_buffers_addr_5_reg_1878   |    6   |
|   input_buffers_addr_6_reg_1838   |    6   |
|   input_buffers_addr_7_reg_1843   |    6   |
|   input_buffers_addr_8_reg_1931   |    6   |
|   input_buffers_addr_9_reg_1946   |    6   |
|    input_buffers_addr_reg_1719    |    6   |
|   input_buffers_load_1_reg_1780   |    8   |
|   input_buffers_load_3_reg_1823   |    8   |
|   input_buffers_load_4_reg_1833   |    8   |
|    input_buffers_load_reg_1770    |    8   |
|     input_num_index_2_reg_2001    |   32   |
|      input_num_index_reg_550      |   32   |
|  input_registers_0_1_V_1_reg_645  |    8   |
|  input_registers_0_1_V_2_reg_693  |    8   |
|   input_registers_0_1_V_reg_573   |    8   |
|  input_registers_0_2_V_1_reg_657  |    8   |
|  input_registers_0_2_V_2_reg_705  |    8   |
|   input_registers_0_2_V_reg_585   |    8   |
|  input_registers_0_3_V_1_reg_1921 |    8   |
|  input_registers_0_3_V_3_reg_1976 |    8   |
|  input_registers_0_3_V_4_reg_1601 |    8   |
|  input_registers_1_0_V_1_reg_633  |    8   |
|  input_registers_1_0_V_2_reg_716  |    8   |
|  input_registers_1_0_V_3_reg_1607 |    8   |
|   input_registers_1_0_V_reg_596   |    8   |
|  input_registers_1_1_V_1_reg_668  |    8   |
|  input_registers_1_1_V_2_reg_727  |    8   |
|   input_registers_1_1_V_reg_609   |    8   |
|  input_registers_1_2_V_1_reg_681  |    8   |
|  input_registers_1_2_V_2_reg_739  |    8   |
|   input_registers_1_2_V_reg_621   |    8   |
|  input_registers_1_3_V_1_reg_1926 |    8   |
|  input_registers_1_3_V_4_reg_1613 |    8   |
|   input_registers_2_0_V_reg_1619  |    8   |
|   input_registers_2_1_V_reg_1625  |    8   |
|  input_registers_2_2_V_1_reg_1883 |    8   |
|          kernel_y_reg_539         |    2   |
|           mul1_reg_1755           |    2   |
|          notrhs_reg_1710          |    1   |
|          output_x_reg_506         |    2   |
|          output_y_reg_528         |    2   |
|          p_cast_reg_1750          |   64   |
|              reg_767              |    8   |
|              reg_773              |    8   |
|      select_ln121_1_reg_1805      |   32   |
|      select_ln121_4_reg_1905      |   32   |
|       select_ln25_3_reg_1676      |    2   |
|       select_ln27_2_reg_1688      |    1   |
|       select_ln27_3_reg_1692      |    2   |
|       select_ln27_4_reg_1739      |    4   |
|        select_ln27_reg_1681       |    2   |
|         storemerge_reg_561        |    8   |
|           tmp_1_reg_1697          |    1   |
| weight_registers_V_addr_1_reg_1848|    4   |
| weight_registers_V_addr_4_reg_1916|    4   |
| weight_registers_V_addr_5_reg_1971|    4   |
+-----------------------------------+--------+
|               Total               |   859  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_200 |  p2  |   3  |   8  |   24   ||    15   |
|  grp_write_fu_212 |  p2  |   3  |   8  |   24   ||    15   |
|  grp_write_fu_224 |  p2  |   3  |   8  |   24   ||    15   |
|  grp_write_fu_231 |  p2  |   3  |   8  |   24   ||    15   |
|  grp_write_fu_238 |  p2  |   4  |   8  |   32   ||    21   |
|  grp_write_fu_245 |  p2  |   3  |   8  |   24   ||    15   |
|  grp_write_fu_251 |  p2  |   3  |   8  |   24   ||    15   |
|  grp_write_fu_268 |  p2  |   3  |   8  |   24   ||    15   |
|  grp_write_fu_276 |  p2  |   3  |   8  |   24   ||    15   |
|  grp_write_fu_282 |  p2  |   3  |   8  |   24   ||    15   |
|  grp_write_fu_289 |  p2  |   3  |   8  |   24   ||    15   |
|  grp_write_fu_295 |  p2  |   3  |   8  |   24   ||    15   |
|  grp_write_fu_301 |  p2  |   3  |   8  |   24   ||    15   |
|  grp_write_fu_308 |  p2  |   2  |   8  |   16   ||    9    |
|  grp_write_fu_314 |  p2  |   2  |   8  |   16   ||    9    |
|  grp_write_fu_321 |  p2  |   2  |   8  |   16   ||    9    |
| grp_access_fu_336 |  p0  |  12  |   6  |   72   ||    53   |
| grp_access_fu_336 |  p2  |  12  |   0  |    0   ||    53   |
| grp_access_fu_360 |  p0  |   4  |   4  |   16   ||    21   |
| grp_access_fu_360 |  p2  |   5  |   0  |    0   ||    27   |
|      reg_773      |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   472  || 13.3453 ||   391   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    -   |    0   |  1394  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   13   |    -   |   391  |
|  Register |    -   |    -   |    -   |   859  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   13   |   859  |  1785  |
+-----------+--------+--------+--------+--------+--------+
