../../Task/Greatest-common-divisor/Verilog