$date
	Fri Jan 14 20:58:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_fsm6 $end
$scope module U0 $end
$var wire 1 ! sys_clk $end
$upscope $end
$upscope $end
$scope module tb_fsm6 $end
$scope module U0 $end
$var wire 1 " sys_rst_n $end
$upscope $end
$upscope $end
$scope module tb_fsm6 $end
$scope module U0 $end
$var wire 1 # in $end
$upscope $end
$upscope $end
$scope module tb_fsm6 $end
$scope module U0 $end
$var reg 2 $ cstate [1:0] $end
$upscope $end
$upscope $end
$scope module tb_fsm6 $end
$scope module U0 $end
$var reg 2 % nstate [1:0] $end
$upscope $end
$upscope $end
$scope module tb_fsm6 $end
$scope module U0 $end
$var reg 1 & out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
b0 %
bx $
0#
0"
0!
$end
#5
b0 $
0&
1!
#10
0!
#15
1!
#20
1"
0!
#25
b1 %
1#
1!
#30
0!
#35
b10 %
b1 $
1!
#40
0!
#45
b11 %
b10 $
0#
1!
#50
0!
#55
b1 %
1#
b11 $
1!
#60
0!
#65
b10 %
b1 $
1&
1!
#70
0!
#75
b11 %
0#
0&
b10 $
1!
#80
0!
#85
b1 %
b11 $
1#
1!
#90
0!
#95
b0 %
0#
1&
b1 $
1!
#100
0!
#105
b0 $
0&
1!
