
Modbus-DCDriver-G030K8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000da38  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000948  0800daf0  0800daf0  0001daf0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e438  0800e438  00020264  2**0
                  CONTENTS
  4 .ARM          00000000  0800e438  0800e438  00020264  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800e438  0800e438  00020264  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e438  0800e438  0001e438  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e43c  0800e43c  0001e43c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000264  20000000  0800e440  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000508  20000264  0800e6a4  00020264  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000076c  0800e6a4  0002076c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020264  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001eb4b  00000000  00000000  0002028c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004cf7  00000000  00000000  0003edd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001930  00000000  00000000  00043ad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001740  00000000  00000000  00045400  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c441  00000000  00000000  00046b40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022a91  00000000  00000000  00062f81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a0c6  00000000  00000000  00085a12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011fad8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006794  00000000  00000000  0011fb28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000264 	.word	0x20000264
 80000d8:	00000000 	.word	0x00000000
 80000dc:	0800dad8 	.word	0x0800dad8

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000268 	.word	0x20000268
 80000fc:	0800dad8 	.word	0x0800dad8

08000100 <strlen>:
 8000100:	2300      	movs	r3, #0
 8000102:	5cc2      	ldrb	r2, [r0, r3]
 8000104:	3301      	adds	r3, #1
 8000106:	2a00      	cmp	r2, #0
 8000108:	d1fb      	bne.n	8000102 <strlen+0x2>
 800010a:	1e58      	subs	r0, r3, #1
 800010c:	4770      	bx	lr
	...

08000110 <__gnu_thumb1_case_uqi>:
 8000110:	b402      	push	{r1}
 8000112:	4671      	mov	r1, lr
 8000114:	0849      	lsrs	r1, r1, #1
 8000116:	0049      	lsls	r1, r1, #1
 8000118:	5c09      	ldrb	r1, [r1, r0]
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	448e      	add	lr, r1
 800011e:	bc02      	pop	{r1}
 8000120:	4770      	bx	lr
 8000122:	46c0      	nop			; (mov r8, r8)

08000124 <__gnu_thumb1_case_shi>:
 8000124:	b403      	push	{r0, r1}
 8000126:	4671      	mov	r1, lr
 8000128:	0849      	lsrs	r1, r1, #1
 800012a:	0040      	lsls	r0, r0, #1
 800012c:	0049      	lsls	r1, r1, #1
 800012e:	5e09      	ldrsh	r1, [r1, r0]
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	448e      	add	lr, r1
 8000134:	bc03      	pop	{r0, r1}
 8000136:	4770      	bx	lr

08000138 <__udivsi3>:
 8000138:	2200      	movs	r2, #0
 800013a:	0843      	lsrs	r3, r0, #1
 800013c:	428b      	cmp	r3, r1
 800013e:	d374      	bcc.n	800022a <__udivsi3+0xf2>
 8000140:	0903      	lsrs	r3, r0, #4
 8000142:	428b      	cmp	r3, r1
 8000144:	d35f      	bcc.n	8000206 <__udivsi3+0xce>
 8000146:	0a03      	lsrs	r3, r0, #8
 8000148:	428b      	cmp	r3, r1
 800014a:	d344      	bcc.n	80001d6 <__udivsi3+0x9e>
 800014c:	0b03      	lsrs	r3, r0, #12
 800014e:	428b      	cmp	r3, r1
 8000150:	d328      	bcc.n	80001a4 <__udivsi3+0x6c>
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d30d      	bcc.n	8000174 <__udivsi3+0x3c>
 8000158:	22ff      	movs	r2, #255	; 0xff
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	ba12      	rev	r2, r2
 800015e:	0c03      	lsrs	r3, r0, #16
 8000160:	428b      	cmp	r3, r1
 8000162:	d302      	bcc.n	800016a <__udivsi3+0x32>
 8000164:	1212      	asrs	r2, r2, #8
 8000166:	0209      	lsls	r1, r1, #8
 8000168:	d065      	beq.n	8000236 <__udivsi3+0xfe>
 800016a:	0b03      	lsrs	r3, r0, #12
 800016c:	428b      	cmp	r3, r1
 800016e:	d319      	bcc.n	80001a4 <__udivsi3+0x6c>
 8000170:	e000      	b.n	8000174 <__udivsi3+0x3c>
 8000172:	0a09      	lsrs	r1, r1, #8
 8000174:	0bc3      	lsrs	r3, r0, #15
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x46>
 800017a:	03cb      	lsls	r3, r1, #15
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b83      	lsrs	r3, r0, #14
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x52>
 8000186:	038b      	lsls	r3, r1, #14
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b43      	lsrs	r3, r0, #13
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x5e>
 8000192:	034b      	lsls	r3, r1, #13
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0b03      	lsrs	r3, r0, #12
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x6a>
 800019e:	030b      	lsls	r3, r1, #12
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0ac3      	lsrs	r3, r0, #11
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x76>
 80001aa:	02cb      	lsls	r3, r1, #11
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a83      	lsrs	r3, r0, #10
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x82>
 80001b6:	028b      	lsls	r3, r1, #10
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a43      	lsrs	r3, r0, #9
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x8e>
 80001c2:	024b      	lsls	r3, r1, #9
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	0a03      	lsrs	r3, r0, #8
 80001ca:	428b      	cmp	r3, r1
 80001cc:	d301      	bcc.n	80001d2 <__udivsi3+0x9a>
 80001ce:	020b      	lsls	r3, r1, #8
 80001d0:	1ac0      	subs	r0, r0, r3
 80001d2:	4152      	adcs	r2, r2
 80001d4:	d2cd      	bcs.n	8000172 <__udivsi3+0x3a>
 80001d6:	09c3      	lsrs	r3, r0, #7
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xa8>
 80001dc:	01cb      	lsls	r3, r1, #7
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0983      	lsrs	r3, r0, #6
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xb4>
 80001e8:	018b      	lsls	r3, r1, #6
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0943      	lsrs	r3, r0, #5
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xc0>
 80001f4:	014b      	lsls	r3, r1, #5
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0903      	lsrs	r3, r0, #4
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xcc>
 8000200:	010b      	lsls	r3, r1, #4
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	08c3      	lsrs	r3, r0, #3
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xd8>
 800020c:	00cb      	lsls	r3, r1, #3
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0883      	lsrs	r3, r0, #2
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xe4>
 8000218:	008b      	lsls	r3, r1, #2
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	0843      	lsrs	r3, r0, #1
 8000220:	428b      	cmp	r3, r1
 8000222:	d301      	bcc.n	8000228 <__udivsi3+0xf0>
 8000224:	004b      	lsls	r3, r1, #1
 8000226:	1ac0      	subs	r0, r0, r3
 8000228:	4152      	adcs	r2, r2
 800022a:	1a41      	subs	r1, r0, r1
 800022c:	d200      	bcs.n	8000230 <__udivsi3+0xf8>
 800022e:	4601      	mov	r1, r0
 8000230:	4152      	adcs	r2, r2
 8000232:	4610      	mov	r0, r2
 8000234:	4770      	bx	lr
 8000236:	e7ff      	b.n	8000238 <__udivsi3+0x100>
 8000238:	b501      	push	{r0, lr}
 800023a:	2000      	movs	r0, #0
 800023c:	f000 f8f0 	bl	8000420 <__aeabi_idiv0>
 8000240:	bd02      	pop	{r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <__aeabi_uidivmod>:
 8000244:	2900      	cmp	r1, #0
 8000246:	d0f7      	beq.n	8000238 <__udivsi3+0x100>
 8000248:	e776      	b.n	8000138 <__udivsi3>
 800024a:	4770      	bx	lr

0800024c <__divsi3>:
 800024c:	4603      	mov	r3, r0
 800024e:	430b      	orrs	r3, r1
 8000250:	d47f      	bmi.n	8000352 <__divsi3+0x106>
 8000252:	2200      	movs	r2, #0
 8000254:	0843      	lsrs	r3, r0, #1
 8000256:	428b      	cmp	r3, r1
 8000258:	d374      	bcc.n	8000344 <__divsi3+0xf8>
 800025a:	0903      	lsrs	r3, r0, #4
 800025c:	428b      	cmp	r3, r1
 800025e:	d35f      	bcc.n	8000320 <__divsi3+0xd4>
 8000260:	0a03      	lsrs	r3, r0, #8
 8000262:	428b      	cmp	r3, r1
 8000264:	d344      	bcc.n	80002f0 <__divsi3+0xa4>
 8000266:	0b03      	lsrs	r3, r0, #12
 8000268:	428b      	cmp	r3, r1
 800026a:	d328      	bcc.n	80002be <__divsi3+0x72>
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d30d      	bcc.n	800028e <__divsi3+0x42>
 8000272:	22ff      	movs	r2, #255	; 0xff
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	ba12      	rev	r2, r2
 8000278:	0c03      	lsrs	r3, r0, #16
 800027a:	428b      	cmp	r3, r1
 800027c:	d302      	bcc.n	8000284 <__divsi3+0x38>
 800027e:	1212      	asrs	r2, r2, #8
 8000280:	0209      	lsls	r1, r1, #8
 8000282:	d065      	beq.n	8000350 <__divsi3+0x104>
 8000284:	0b03      	lsrs	r3, r0, #12
 8000286:	428b      	cmp	r3, r1
 8000288:	d319      	bcc.n	80002be <__divsi3+0x72>
 800028a:	e000      	b.n	800028e <__divsi3+0x42>
 800028c:	0a09      	lsrs	r1, r1, #8
 800028e:	0bc3      	lsrs	r3, r0, #15
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x4c>
 8000294:	03cb      	lsls	r3, r1, #15
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b83      	lsrs	r3, r0, #14
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x58>
 80002a0:	038b      	lsls	r3, r1, #14
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b43      	lsrs	r3, r0, #13
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x64>
 80002ac:	034b      	lsls	r3, r1, #13
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0b03      	lsrs	r3, r0, #12
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x70>
 80002b8:	030b      	lsls	r3, r1, #12
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0ac3      	lsrs	r3, r0, #11
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x7c>
 80002c4:	02cb      	lsls	r3, r1, #11
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a83      	lsrs	r3, r0, #10
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x88>
 80002d0:	028b      	lsls	r3, r1, #10
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a43      	lsrs	r3, r0, #9
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0x94>
 80002dc:	024b      	lsls	r3, r1, #9
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	0a03      	lsrs	r3, r0, #8
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d301      	bcc.n	80002ec <__divsi3+0xa0>
 80002e8:	020b      	lsls	r3, r1, #8
 80002ea:	1ac0      	subs	r0, r0, r3
 80002ec:	4152      	adcs	r2, r2
 80002ee:	d2cd      	bcs.n	800028c <__divsi3+0x40>
 80002f0:	09c3      	lsrs	r3, r0, #7
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xae>
 80002f6:	01cb      	lsls	r3, r1, #7
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0983      	lsrs	r3, r0, #6
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xba>
 8000302:	018b      	lsls	r3, r1, #6
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0943      	lsrs	r3, r0, #5
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xc6>
 800030e:	014b      	lsls	r3, r1, #5
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0903      	lsrs	r3, r0, #4
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xd2>
 800031a:	010b      	lsls	r3, r1, #4
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	08c3      	lsrs	r3, r0, #3
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xde>
 8000326:	00cb      	lsls	r3, r1, #3
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0883      	lsrs	r3, r0, #2
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xea>
 8000332:	008b      	lsls	r3, r1, #2
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	0843      	lsrs	r3, r0, #1
 800033a:	428b      	cmp	r3, r1
 800033c:	d301      	bcc.n	8000342 <__divsi3+0xf6>
 800033e:	004b      	lsls	r3, r1, #1
 8000340:	1ac0      	subs	r0, r0, r3
 8000342:	4152      	adcs	r2, r2
 8000344:	1a41      	subs	r1, r0, r1
 8000346:	d200      	bcs.n	800034a <__divsi3+0xfe>
 8000348:	4601      	mov	r1, r0
 800034a:	4152      	adcs	r2, r2
 800034c:	4610      	mov	r0, r2
 800034e:	4770      	bx	lr
 8000350:	e05d      	b.n	800040e <__divsi3+0x1c2>
 8000352:	0fca      	lsrs	r2, r1, #31
 8000354:	d000      	beq.n	8000358 <__divsi3+0x10c>
 8000356:	4249      	negs	r1, r1
 8000358:	1003      	asrs	r3, r0, #32
 800035a:	d300      	bcc.n	800035e <__divsi3+0x112>
 800035c:	4240      	negs	r0, r0
 800035e:	4053      	eors	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	469c      	mov	ip, r3
 8000364:	0903      	lsrs	r3, r0, #4
 8000366:	428b      	cmp	r3, r1
 8000368:	d32d      	bcc.n	80003c6 <__divsi3+0x17a>
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d312      	bcc.n	8000396 <__divsi3+0x14a>
 8000370:	22fc      	movs	r2, #252	; 0xfc
 8000372:	0189      	lsls	r1, r1, #6
 8000374:	ba12      	rev	r2, r2
 8000376:	0a03      	lsrs	r3, r0, #8
 8000378:	428b      	cmp	r3, r1
 800037a:	d30c      	bcc.n	8000396 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	1192      	asrs	r2, r2, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d308      	bcc.n	8000396 <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d304      	bcc.n	8000396 <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	d03a      	beq.n	8000406 <__divsi3+0x1ba>
 8000390:	1192      	asrs	r2, r2, #6
 8000392:	e000      	b.n	8000396 <__divsi3+0x14a>
 8000394:	0989      	lsrs	r1, r1, #6
 8000396:	09c3      	lsrs	r3, r0, #7
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x154>
 800039c:	01cb      	lsls	r3, r1, #7
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0983      	lsrs	r3, r0, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x160>
 80003a8:	018b      	lsls	r3, r1, #6
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0943      	lsrs	r3, r0, #5
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x16c>
 80003b4:	014b      	lsls	r3, r1, #5
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	0903      	lsrs	r3, r0, #4
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x178>
 80003c0:	010b      	lsls	r3, r1, #4
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	08c3      	lsrs	r3, r0, #3
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x184>
 80003cc:	00cb      	lsls	r3, r1, #3
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	0883      	lsrs	r3, r0, #2
 80003d4:	428b      	cmp	r3, r1
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x190>
 80003d8:	008b      	lsls	r3, r1, #2
 80003da:	1ac0      	subs	r0, r0, r3
 80003dc:	4152      	adcs	r2, r2
 80003de:	d2d9      	bcs.n	8000394 <__divsi3+0x148>
 80003e0:	0843      	lsrs	r3, r0, #1
 80003e2:	428b      	cmp	r3, r1
 80003e4:	d301      	bcc.n	80003ea <__divsi3+0x19e>
 80003e6:	004b      	lsls	r3, r1, #1
 80003e8:	1ac0      	subs	r0, r0, r3
 80003ea:	4152      	adcs	r2, r2
 80003ec:	1a41      	subs	r1, r0, r1
 80003ee:	d200      	bcs.n	80003f2 <__divsi3+0x1a6>
 80003f0:	4601      	mov	r1, r0
 80003f2:	4663      	mov	r3, ip
 80003f4:	4152      	adcs	r2, r2
 80003f6:	105b      	asrs	r3, r3, #1
 80003f8:	4610      	mov	r0, r2
 80003fa:	d301      	bcc.n	8000400 <__divsi3+0x1b4>
 80003fc:	4240      	negs	r0, r0
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d500      	bpl.n	8000404 <__divsi3+0x1b8>
 8000402:	4249      	negs	r1, r1
 8000404:	4770      	bx	lr
 8000406:	4663      	mov	r3, ip
 8000408:	105b      	asrs	r3, r3, #1
 800040a:	d300      	bcc.n	800040e <__divsi3+0x1c2>
 800040c:	4240      	negs	r0, r0
 800040e:	b501      	push	{r0, lr}
 8000410:	2000      	movs	r0, #0
 8000412:	f000 f805 	bl	8000420 <__aeabi_idiv0>
 8000416:	bd02      	pop	{r1, pc}

08000418 <__aeabi_idivmod>:
 8000418:	2900      	cmp	r1, #0
 800041a:	d0f8      	beq.n	800040e <__divsi3+0x1c2>
 800041c:	e716      	b.n	800024c <__divsi3>
 800041e:	4770      	bx	lr

08000420 <__aeabi_idiv0>:
 8000420:	4770      	bx	lr
 8000422:	46c0      	nop			; (mov r8, r8)

08000424 <__aeabi_cdrcmple>:
 8000424:	4684      	mov	ip, r0
 8000426:	0010      	movs	r0, r2
 8000428:	4662      	mov	r2, ip
 800042a:	468c      	mov	ip, r1
 800042c:	0019      	movs	r1, r3
 800042e:	4663      	mov	r3, ip
 8000430:	e000      	b.n	8000434 <__aeabi_cdcmpeq>
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__aeabi_cdcmpeq>:
 8000434:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000436:	f000 ff0d 	bl	8001254 <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	d401      	bmi.n	8000442 <__aeabi_cdcmpeq+0xe>
 800043e:	2100      	movs	r1, #0
 8000440:	42c8      	cmn	r0, r1
 8000442:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000444 <__aeabi_dcmpeq>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f000 fe5d 	bl	8001104 <__eqdf2>
 800044a:	4240      	negs	r0, r0
 800044c:	3001      	adds	r0, #1
 800044e:	bd10      	pop	{r4, pc}

08000450 <__aeabi_dcmplt>:
 8000450:	b510      	push	{r4, lr}
 8000452:	f000 feff 	bl	8001254 <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	db01      	blt.n	800045e <__aeabi_dcmplt+0xe>
 800045a:	2000      	movs	r0, #0
 800045c:	bd10      	pop	{r4, pc}
 800045e:	2001      	movs	r0, #1
 8000460:	bd10      	pop	{r4, pc}
 8000462:	46c0      	nop			; (mov r8, r8)

08000464 <__aeabi_dcmple>:
 8000464:	b510      	push	{r4, lr}
 8000466:	f000 fef5 	bl	8001254 <__ledf2>
 800046a:	2800      	cmp	r0, #0
 800046c:	dd01      	ble.n	8000472 <__aeabi_dcmple+0xe>
 800046e:	2000      	movs	r0, #0
 8000470:	bd10      	pop	{r4, pc}
 8000472:	2001      	movs	r0, #1
 8000474:	bd10      	pop	{r4, pc}
 8000476:	46c0      	nop			; (mov r8, r8)

08000478 <__aeabi_dcmpgt>:
 8000478:	b510      	push	{r4, lr}
 800047a:	f000 fe85 	bl	8001188 <__gedf2>
 800047e:	2800      	cmp	r0, #0
 8000480:	dc01      	bgt.n	8000486 <__aeabi_dcmpgt+0xe>
 8000482:	2000      	movs	r0, #0
 8000484:	bd10      	pop	{r4, pc}
 8000486:	2001      	movs	r0, #1
 8000488:	bd10      	pop	{r4, pc}
 800048a:	46c0      	nop			; (mov r8, r8)

0800048c <__aeabi_dcmpge>:
 800048c:	b510      	push	{r4, lr}
 800048e:	f000 fe7b 	bl	8001188 <__gedf2>
 8000492:	2800      	cmp	r0, #0
 8000494:	da01      	bge.n	800049a <__aeabi_dcmpge+0xe>
 8000496:	2000      	movs	r0, #0
 8000498:	bd10      	pop	{r4, pc}
 800049a:	2001      	movs	r0, #1
 800049c:	bd10      	pop	{r4, pc}
 800049e:	46c0      	nop			; (mov r8, r8)

080004a0 <__aeabi_dadd>:
 80004a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004a2:	464f      	mov	r7, r9
 80004a4:	4646      	mov	r6, r8
 80004a6:	46d6      	mov	lr, sl
 80004a8:	000d      	movs	r5, r1
 80004aa:	0004      	movs	r4, r0
 80004ac:	b5c0      	push	{r6, r7, lr}
 80004ae:	001f      	movs	r7, r3
 80004b0:	0011      	movs	r1, r2
 80004b2:	0328      	lsls	r0, r5, #12
 80004b4:	0f62      	lsrs	r2, r4, #29
 80004b6:	0a40      	lsrs	r0, r0, #9
 80004b8:	4310      	orrs	r0, r2
 80004ba:	007a      	lsls	r2, r7, #1
 80004bc:	0d52      	lsrs	r2, r2, #21
 80004be:	00e3      	lsls	r3, r4, #3
 80004c0:	033c      	lsls	r4, r7, #12
 80004c2:	4691      	mov	r9, r2
 80004c4:	0a64      	lsrs	r4, r4, #9
 80004c6:	0ffa      	lsrs	r2, r7, #31
 80004c8:	0f4f      	lsrs	r7, r1, #29
 80004ca:	006e      	lsls	r6, r5, #1
 80004cc:	4327      	orrs	r7, r4
 80004ce:	4692      	mov	sl, r2
 80004d0:	46b8      	mov	r8, r7
 80004d2:	0d76      	lsrs	r6, r6, #21
 80004d4:	0fed      	lsrs	r5, r5, #31
 80004d6:	00c9      	lsls	r1, r1, #3
 80004d8:	4295      	cmp	r5, r2
 80004da:	d100      	bne.n	80004de <__aeabi_dadd+0x3e>
 80004dc:	e099      	b.n	8000612 <__aeabi_dadd+0x172>
 80004de:	464c      	mov	r4, r9
 80004e0:	1b34      	subs	r4, r6, r4
 80004e2:	46a4      	mov	ip, r4
 80004e4:	2c00      	cmp	r4, #0
 80004e6:	dc00      	bgt.n	80004ea <__aeabi_dadd+0x4a>
 80004e8:	e07c      	b.n	80005e4 <__aeabi_dadd+0x144>
 80004ea:	464a      	mov	r2, r9
 80004ec:	2a00      	cmp	r2, #0
 80004ee:	d100      	bne.n	80004f2 <__aeabi_dadd+0x52>
 80004f0:	e0b8      	b.n	8000664 <__aeabi_dadd+0x1c4>
 80004f2:	4ac5      	ldr	r2, [pc, #788]	; (8000808 <__aeabi_dadd+0x368>)
 80004f4:	4296      	cmp	r6, r2
 80004f6:	d100      	bne.n	80004fa <__aeabi_dadd+0x5a>
 80004f8:	e11c      	b.n	8000734 <__aeabi_dadd+0x294>
 80004fa:	2280      	movs	r2, #128	; 0x80
 80004fc:	003c      	movs	r4, r7
 80004fe:	0412      	lsls	r2, r2, #16
 8000500:	4314      	orrs	r4, r2
 8000502:	46a0      	mov	r8, r4
 8000504:	4662      	mov	r2, ip
 8000506:	2a38      	cmp	r2, #56	; 0x38
 8000508:	dd00      	ble.n	800050c <__aeabi_dadd+0x6c>
 800050a:	e161      	b.n	80007d0 <__aeabi_dadd+0x330>
 800050c:	2a1f      	cmp	r2, #31
 800050e:	dd00      	ble.n	8000512 <__aeabi_dadd+0x72>
 8000510:	e1cc      	b.n	80008ac <__aeabi_dadd+0x40c>
 8000512:	4664      	mov	r4, ip
 8000514:	2220      	movs	r2, #32
 8000516:	1b12      	subs	r2, r2, r4
 8000518:	4644      	mov	r4, r8
 800051a:	4094      	lsls	r4, r2
 800051c:	000f      	movs	r7, r1
 800051e:	46a1      	mov	r9, r4
 8000520:	4664      	mov	r4, ip
 8000522:	4091      	lsls	r1, r2
 8000524:	40e7      	lsrs	r7, r4
 8000526:	464c      	mov	r4, r9
 8000528:	1e4a      	subs	r2, r1, #1
 800052a:	4191      	sbcs	r1, r2
 800052c:	433c      	orrs	r4, r7
 800052e:	4642      	mov	r2, r8
 8000530:	4321      	orrs	r1, r4
 8000532:	4664      	mov	r4, ip
 8000534:	40e2      	lsrs	r2, r4
 8000536:	1a80      	subs	r0, r0, r2
 8000538:	1a5c      	subs	r4, r3, r1
 800053a:	42a3      	cmp	r3, r4
 800053c:	419b      	sbcs	r3, r3
 800053e:	425f      	negs	r7, r3
 8000540:	1bc7      	subs	r7, r0, r7
 8000542:	023b      	lsls	r3, r7, #8
 8000544:	d400      	bmi.n	8000548 <__aeabi_dadd+0xa8>
 8000546:	e0d0      	b.n	80006ea <__aeabi_dadd+0x24a>
 8000548:	027f      	lsls	r7, r7, #9
 800054a:	0a7f      	lsrs	r7, r7, #9
 800054c:	2f00      	cmp	r7, #0
 800054e:	d100      	bne.n	8000552 <__aeabi_dadd+0xb2>
 8000550:	e0ff      	b.n	8000752 <__aeabi_dadd+0x2b2>
 8000552:	0038      	movs	r0, r7
 8000554:	f001 fd8a 	bl	800206c <__clzsi2>
 8000558:	0001      	movs	r1, r0
 800055a:	3908      	subs	r1, #8
 800055c:	2320      	movs	r3, #32
 800055e:	0022      	movs	r2, r4
 8000560:	1a5b      	subs	r3, r3, r1
 8000562:	408f      	lsls	r7, r1
 8000564:	40da      	lsrs	r2, r3
 8000566:	408c      	lsls	r4, r1
 8000568:	4317      	orrs	r7, r2
 800056a:	42b1      	cmp	r1, r6
 800056c:	da00      	bge.n	8000570 <__aeabi_dadd+0xd0>
 800056e:	e0ff      	b.n	8000770 <__aeabi_dadd+0x2d0>
 8000570:	1b89      	subs	r1, r1, r6
 8000572:	1c4b      	adds	r3, r1, #1
 8000574:	2b1f      	cmp	r3, #31
 8000576:	dd00      	ble.n	800057a <__aeabi_dadd+0xda>
 8000578:	e0a8      	b.n	80006cc <__aeabi_dadd+0x22c>
 800057a:	2220      	movs	r2, #32
 800057c:	0039      	movs	r1, r7
 800057e:	1ad2      	subs	r2, r2, r3
 8000580:	0020      	movs	r0, r4
 8000582:	4094      	lsls	r4, r2
 8000584:	4091      	lsls	r1, r2
 8000586:	40d8      	lsrs	r0, r3
 8000588:	1e62      	subs	r2, r4, #1
 800058a:	4194      	sbcs	r4, r2
 800058c:	40df      	lsrs	r7, r3
 800058e:	2600      	movs	r6, #0
 8000590:	4301      	orrs	r1, r0
 8000592:	430c      	orrs	r4, r1
 8000594:	0763      	lsls	r3, r4, #29
 8000596:	d009      	beq.n	80005ac <__aeabi_dadd+0x10c>
 8000598:	230f      	movs	r3, #15
 800059a:	4023      	ands	r3, r4
 800059c:	2b04      	cmp	r3, #4
 800059e:	d005      	beq.n	80005ac <__aeabi_dadd+0x10c>
 80005a0:	1d23      	adds	r3, r4, #4
 80005a2:	42a3      	cmp	r3, r4
 80005a4:	41a4      	sbcs	r4, r4
 80005a6:	4264      	negs	r4, r4
 80005a8:	193f      	adds	r7, r7, r4
 80005aa:	001c      	movs	r4, r3
 80005ac:	023b      	lsls	r3, r7, #8
 80005ae:	d400      	bmi.n	80005b2 <__aeabi_dadd+0x112>
 80005b0:	e09e      	b.n	80006f0 <__aeabi_dadd+0x250>
 80005b2:	4b95      	ldr	r3, [pc, #596]	; (8000808 <__aeabi_dadd+0x368>)
 80005b4:	3601      	adds	r6, #1
 80005b6:	429e      	cmp	r6, r3
 80005b8:	d100      	bne.n	80005bc <__aeabi_dadd+0x11c>
 80005ba:	e0b7      	b.n	800072c <__aeabi_dadd+0x28c>
 80005bc:	4a93      	ldr	r2, [pc, #588]	; (800080c <__aeabi_dadd+0x36c>)
 80005be:	08e4      	lsrs	r4, r4, #3
 80005c0:	4017      	ands	r7, r2
 80005c2:	077b      	lsls	r3, r7, #29
 80005c4:	0571      	lsls	r1, r6, #21
 80005c6:	027f      	lsls	r7, r7, #9
 80005c8:	4323      	orrs	r3, r4
 80005ca:	0b3f      	lsrs	r7, r7, #12
 80005cc:	0d4a      	lsrs	r2, r1, #21
 80005ce:	0512      	lsls	r2, r2, #20
 80005d0:	433a      	orrs	r2, r7
 80005d2:	07ed      	lsls	r5, r5, #31
 80005d4:	432a      	orrs	r2, r5
 80005d6:	0018      	movs	r0, r3
 80005d8:	0011      	movs	r1, r2
 80005da:	bce0      	pop	{r5, r6, r7}
 80005dc:	46ba      	mov	sl, r7
 80005de:	46b1      	mov	r9, r6
 80005e0:	46a8      	mov	r8, r5
 80005e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005e4:	2c00      	cmp	r4, #0
 80005e6:	d04b      	beq.n	8000680 <__aeabi_dadd+0x1e0>
 80005e8:	464c      	mov	r4, r9
 80005ea:	1ba4      	subs	r4, r4, r6
 80005ec:	46a4      	mov	ip, r4
 80005ee:	2e00      	cmp	r6, #0
 80005f0:	d000      	beq.n	80005f4 <__aeabi_dadd+0x154>
 80005f2:	e123      	b.n	800083c <__aeabi_dadd+0x39c>
 80005f4:	0004      	movs	r4, r0
 80005f6:	431c      	orrs	r4, r3
 80005f8:	d100      	bne.n	80005fc <__aeabi_dadd+0x15c>
 80005fa:	e1af      	b.n	800095c <__aeabi_dadd+0x4bc>
 80005fc:	4662      	mov	r2, ip
 80005fe:	1e54      	subs	r4, r2, #1
 8000600:	2a01      	cmp	r2, #1
 8000602:	d100      	bne.n	8000606 <__aeabi_dadd+0x166>
 8000604:	e215      	b.n	8000a32 <__aeabi_dadd+0x592>
 8000606:	4d80      	ldr	r5, [pc, #512]	; (8000808 <__aeabi_dadd+0x368>)
 8000608:	45ac      	cmp	ip, r5
 800060a:	d100      	bne.n	800060e <__aeabi_dadd+0x16e>
 800060c:	e1c8      	b.n	80009a0 <__aeabi_dadd+0x500>
 800060e:	46a4      	mov	ip, r4
 8000610:	e11b      	b.n	800084a <__aeabi_dadd+0x3aa>
 8000612:	464a      	mov	r2, r9
 8000614:	1ab2      	subs	r2, r6, r2
 8000616:	4694      	mov	ip, r2
 8000618:	2a00      	cmp	r2, #0
 800061a:	dc00      	bgt.n	800061e <__aeabi_dadd+0x17e>
 800061c:	e0ac      	b.n	8000778 <__aeabi_dadd+0x2d8>
 800061e:	464a      	mov	r2, r9
 8000620:	2a00      	cmp	r2, #0
 8000622:	d043      	beq.n	80006ac <__aeabi_dadd+0x20c>
 8000624:	4a78      	ldr	r2, [pc, #480]	; (8000808 <__aeabi_dadd+0x368>)
 8000626:	4296      	cmp	r6, r2
 8000628:	d100      	bne.n	800062c <__aeabi_dadd+0x18c>
 800062a:	e1af      	b.n	800098c <__aeabi_dadd+0x4ec>
 800062c:	2280      	movs	r2, #128	; 0x80
 800062e:	003c      	movs	r4, r7
 8000630:	0412      	lsls	r2, r2, #16
 8000632:	4314      	orrs	r4, r2
 8000634:	46a0      	mov	r8, r4
 8000636:	4662      	mov	r2, ip
 8000638:	2a38      	cmp	r2, #56	; 0x38
 800063a:	dc67      	bgt.n	800070c <__aeabi_dadd+0x26c>
 800063c:	2a1f      	cmp	r2, #31
 800063e:	dc00      	bgt.n	8000642 <__aeabi_dadd+0x1a2>
 8000640:	e15f      	b.n	8000902 <__aeabi_dadd+0x462>
 8000642:	4647      	mov	r7, r8
 8000644:	3a20      	subs	r2, #32
 8000646:	40d7      	lsrs	r7, r2
 8000648:	4662      	mov	r2, ip
 800064a:	2a20      	cmp	r2, #32
 800064c:	d005      	beq.n	800065a <__aeabi_dadd+0x1ba>
 800064e:	4664      	mov	r4, ip
 8000650:	2240      	movs	r2, #64	; 0x40
 8000652:	1b12      	subs	r2, r2, r4
 8000654:	4644      	mov	r4, r8
 8000656:	4094      	lsls	r4, r2
 8000658:	4321      	orrs	r1, r4
 800065a:	1e4a      	subs	r2, r1, #1
 800065c:	4191      	sbcs	r1, r2
 800065e:	000c      	movs	r4, r1
 8000660:	433c      	orrs	r4, r7
 8000662:	e057      	b.n	8000714 <__aeabi_dadd+0x274>
 8000664:	003a      	movs	r2, r7
 8000666:	430a      	orrs	r2, r1
 8000668:	d100      	bne.n	800066c <__aeabi_dadd+0x1cc>
 800066a:	e105      	b.n	8000878 <__aeabi_dadd+0x3d8>
 800066c:	0022      	movs	r2, r4
 800066e:	3a01      	subs	r2, #1
 8000670:	2c01      	cmp	r4, #1
 8000672:	d100      	bne.n	8000676 <__aeabi_dadd+0x1d6>
 8000674:	e182      	b.n	800097c <__aeabi_dadd+0x4dc>
 8000676:	4c64      	ldr	r4, [pc, #400]	; (8000808 <__aeabi_dadd+0x368>)
 8000678:	45a4      	cmp	ip, r4
 800067a:	d05b      	beq.n	8000734 <__aeabi_dadd+0x294>
 800067c:	4694      	mov	ip, r2
 800067e:	e741      	b.n	8000504 <__aeabi_dadd+0x64>
 8000680:	4c63      	ldr	r4, [pc, #396]	; (8000810 <__aeabi_dadd+0x370>)
 8000682:	1c77      	adds	r7, r6, #1
 8000684:	4227      	tst	r7, r4
 8000686:	d000      	beq.n	800068a <__aeabi_dadd+0x1ea>
 8000688:	e0c4      	b.n	8000814 <__aeabi_dadd+0x374>
 800068a:	0004      	movs	r4, r0
 800068c:	431c      	orrs	r4, r3
 800068e:	2e00      	cmp	r6, #0
 8000690:	d000      	beq.n	8000694 <__aeabi_dadd+0x1f4>
 8000692:	e169      	b.n	8000968 <__aeabi_dadd+0x4c8>
 8000694:	2c00      	cmp	r4, #0
 8000696:	d100      	bne.n	800069a <__aeabi_dadd+0x1fa>
 8000698:	e1bf      	b.n	8000a1a <__aeabi_dadd+0x57a>
 800069a:	4644      	mov	r4, r8
 800069c:	430c      	orrs	r4, r1
 800069e:	d000      	beq.n	80006a2 <__aeabi_dadd+0x202>
 80006a0:	e1d0      	b.n	8000a44 <__aeabi_dadd+0x5a4>
 80006a2:	0742      	lsls	r2, r0, #29
 80006a4:	08db      	lsrs	r3, r3, #3
 80006a6:	4313      	orrs	r3, r2
 80006a8:	08c0      	lsrs	r0, r0, #3
 80006aa:	e029      	b.n	8000700 <__aeabi_dadd+0x260>
 80006ac:	003a      	movs	r2, r7
 80006ae:	430a      	orrs	r2, r1
 80006b0:	d100      	bne.n	80006b4 <__aeabi_dadd+0x214>
 80006b2:	e170      	b.n	8000996 <__aeabi_dadd+0x4f6>
 80006b4:	4662      	mov	r2, ip
 80006b6:	4664      	mov	r4, ip
 80006b8:	3a01      	subs	r2, #1
 80006ba:	2c01      	cmp	r4, #1
 80006bc:	d100      	bne.n	80006c0 <__aeabi_dadd+0x220>
 80006be:	e0e0      	b.n	8000882 <__aeabi_dadd+0x3e2>
 80006c0:	4c51      	ldr	r4, [pc, #324]	; (8000808 <__aeabi_dadd+0x368>)
 80006c2:	45a4      	cmp	ip, r4
 80006c4:	d100      	bne.n	80006c8 <__aeabi_dadd+0x228>
 80006c6:	e161      	b.n	800098c <__aeabi_dadd+0x4ec>
 80006c8:	4694      	mov	ip, r2
 80006ca:	e7b4      	b.n	8000636 <__aeabi_dadd+0x196>
 80006cc:	003a      	movs	r2, r7
 80006ce:	391f      	subs	r1, #31
 80006d0:	40ca      	lsrs	r2, r1
 80006d2:	0011      	movs	r1, r2
 80006d4:	2b20      	cmp	r3, #32
 80006d6:	d003      	beq.n	80006e0 <__aeabi_dadd+0x240>
 80006d8:	2240      	movs	r2, #64	; 0x40
 80006da:	1ad3      	subs	r3, r2, r3
 80006dc:	409f      	lsls	r7, r3
 80006de:	433c      	orrs	r4, r7
 80006e0:	1e63      	subs	r3, r4, #1
 80006e2:	419c      	sbcs	r4, r3
 80006e4:	2700      	movs	r7, #0
 80006e6:	2600      	movs	r6, #0
 80006e8:	430c      	orrs	r4, r1
 80006ea:	0763      	lsls	r3, r4, #29
 80006ec:	d000      	beq.n	80006f0 <__aeabi_dadd+0x250>
 80006ee:	e753      	b.n	8000598 <__aeabi_dadd+0xf8>
 80006f0:	46b4      	mov	ip, r6
 80006f2:	08e4      	lsrs	r4, r4, #3
 80006f4:	077b      	lsls	r3, r7, #29
 80006f6:	4323      	orrs	r3, r4
 80006f8:	08f8      	lsrs	r0, r7, #3
 80006fa:	4a43      	ldr	r2, [pc, #268]	; (8000808 <__aeabi_dadd+0x368>)
 80006fc:	4594      	cmp	ip, r2
 80006fe:	d01d      	beq.n	800073c <__aeabi_dadd+0x29c>
 8000700:	4662      	mov	r2, ip
 8000702:	0307      	lsls	r7, r0, #12
 8000704:	0552      	lsls	r2, r2, #21
 8000706:	0b3f      	lsrs	r7, r7, #12
 8000708:	0d52      	lsrs	r2, r2, #21
 800070a:	e760      	b.n	80005ce <__aeabi_dadd+0x12e>
 800070c:	4644      	mov	r4, r8
 800070e:	430c      	orrs	r4, r1
 8000710:	1e62      	subs	r2, r4, #1
 8000712:	4194      	sbcs	r4, r2
 8000714:	18e4      	adds	r4, r4, r3
 8000716:	429c      	cmp	r4, r3
 8000718:	419b      	sbcs	r3, r3
 800071a:	425f      	negs	r7, r3
 800071c:	183f      	adds	r7, r7, r0
 800071e:	023b      	lsls	r3, r7, #8
 8000720:	d5e3      	bpl.n	80006ea <__aeabi_dadd+0x24a>
 8000722:	4b39      	ldr	r3, [pc, #228]	; (8000808 <__aeabi_dadd+0x368>)
 8000724:	3601      	adds	r6, #1
 8000726:	429e      	cmp	r6, r3
 8000728:	d000      	beq.n	800072c <__aeabi_dadd+0x28c>
 800072a:	e0b5      	b.n	8000898 <__aeabi_dadd+0x3f8>
 800072c:	0032      	movs	r2, r6
 800072e:	2700      	movs	r7, #0
 8000730:	2300      	movs	r3, #0
 8000732:	e74c      	b.n	80005ce <__aeabi_dadd+0x12e>
 8000734:	0742      	lsls	r2, r0, #29
 8000736:	08db      	lsrs	r3, r3, #3
 8000738:	4313      	orrs	r3, r2
 800073a:	08c0      	lsrs	r0, r0, #3
 800073c:	001a      	movs	r2, r3
 800073e:	4302      	orrs	r2, r0
 8000740:	d100      	bne.n	8000744 <__aeabi_dadd+0x2a4>
 8000742:	e1e1      	b.n	8000b08 <__aeabi_dadd+0x668>
 8000744:	2780      	movs	r7, #128	; 0x80
 8000746:	033f      	lsls	r7, r7, #12
 8000748:	4307      	orrs	r7, r0
 800074a:	033f      	lsls	r7, r7, #12
 800074c:	4a2e      	ldr	r2, [pc, #184]	; (8000808 <__aeabi_dadd+0x368>)
 800074e:	0b3f      	lsrs	r7, r7, #12
 8000750:	e73d      	b.n	80005ce <__aeabi_dadd+0x12e>
 8000752:	0020      	movs	r0, r4
 8000754:	f001 fc8a 	bl	800206c <__clzsi2>
 8000758:	0001      	movs	r1, r0
 800075a:	3118      	adds	r1, #24
 800075c:	291f      	cmp	r1, #31
 800075e:	dc00      	bgt.n	8000762 <__aeabi_dadd+0x2c2>
 8000760:	e6fc      	b.n	800055c <__aeabi_dadd+0xbc>
 8000762:	3808      	subs	r0, #8
 8000764:	4084      	lsls	r4, r0
 8000766:	0027      	movs	r7, r4
 8000768:	2400      	movs	r4, #0
 800076a:	42b1      	cmp	r1, r6
 800076c:	db00      	blt.n	8000770 <__aeabi_dadd+0x2d0>
 800076e:	e6ff      	b.n	8000570 <__aeabi_dadd+0xd0>
 8000770:	4a26      	ldr	r2, [pc, #152]	; (800080c <__aeabi_dadd+0x36c>)
 8000772:	1a76      	subs	r6, r6, r1
 8000774:	4017      	ands	r7, r2
 8000776:	e70d      	b.n	8000594 <__aeabi_dadd+0xf4>
 8000778:	2a00      	cmp	r2, #0
 800077a:	d02f      	beq.n	80007dc <__aeabi_dadd+0x33c>
 800077c:	464a      	mov	r2, r9
 800077e:	1b92      	subs	r2, r2, r6
 8000780:	4694      	mov	ip, r2
 8000782:	2e00      	cmp	r6, #0
 8000784:	d100      	bne.n	8000788 <__aeabi_dadd+0x2e8>
 8000786:	e0ad      	b.n	80008e4 <__aeabi_dadd+0x444>
 8000788:	4a1f      	ldr	r2, [pc, #124]	; (8000808 <__aeabi_dadd+0x368>)
 800078a:	4591      	cmp	r9, r2
 800078c:	d100      	bne.n	8000790 <__aeabi_dadd+0x2f0>
 800078e:	e10f      	b.n	80009b0 <__aeabi_dadd+0x510>
 8000790:	2280      	movs	r2, #128	; 0x80
 8000792:	0412      	lsls	r2, r2, #16
 8000794:	4310      	orrs	r0, r2
 8000796:	4662      	mov	r2, ip
 8000798:	2a38      	cmp	r2, #56	; 0x38
 800079a:	dd00      	ble.n	800079e <__aeabi_dadd+0x2fe>
 800079c:	e10f      	b.n	80009be <__aeabi_dadd+0x51e>
 800079e:	2a1f      	cmp	r2, #31
 80007a0:	dd00      	ble.n	80007a4 <__aeabi_dadd+0x304>
 80007a2:	e180      	b.n	8000aa6 <__aeabi_dadd+0x606>
 80007a4:	4664      	mov	r4, ip
 80007a6:	2220      	movs	r2, #32
 80007a8:	001e      	movs	r6, r3
 80007aa:	1b12      	subs	r2, r2, r4
 80007ac:	4667      	mov	r7, ip
 80007ae:	0004      	movs	r4, r0
 80007b0:	4093      	lsls	r3, r2
 80007b2:	4094      	lsls	r4, r2
 80007b4:	40fe      	lsrs	r6, r7
 80007b6:	1e5a      	subs	r2, r3, #1
 80007b8:	4193      	sbcs	r3, r2
 80007ba:	40f8      	lsrs	r0, r7
 80007bc:	4334      	orrs	r4, r6
 80007be:	431c      	orrs	r4, r3
 80007c0:	4480      	add	r8, r0
 80007c2:	1864      	adds	r4, r4, r1
 80007c4:	428c      	cmp	r4, r1
 80007c6:	41bf      	sbcs	r7, r7
 80007c8:	427f      	negs	r7, r7
 80007ca:	464e      	mov	r6, r9
 80007cc:	4447      	add	r7, r8
 80007ce:	e7a6      	b.n	800071e <__aeabi_dadd+0x27e>
 80007d0:	4642      	mov	r2, r8
 80007d2:	430a      	orrs	r2, r1
 80007d4:	0011      	movs	r1, r2
 80007d6:	1e4a      	subs	r2, r1, #1
 80007d8:	4191      	sbcs	r1, r2
 80007da:	e6ad      	b.n	8000538 <__aeabi_dadd+0x98>
 80007dc:	4c0c      	ldr	r4, [pc, #48]	; (8000810 <__aeabi_dadd+0x370>)
 80007de:	1c72      	adds	r2, r6, #1
 80007e0:	4222      	tst	r2, r4
 80007e2:	d000      	beq.n	80007e6 <__aeabi_dadd+0x346>
 80007e4:	e0a1      	b.n	800092a <__aeabi_dadd+0x48a>
 80007e6:	0002      	movs	r2, r0
 80007e8:	431a      	orrs	r2, r3
 80007ea:	2e00      	cmp	r6, #0
 80007ec:	d000      	beq.n	80007f0 <__aeabi_dadd+0x350>
 80007ee:	e0fa      	b.n	80009e6 <__aeabi_dadd+0x546>
 80007f0:	2a00      	cmp	r2, #0
 80007f2:	d100      	bne.n	80007f6 <__aeabi_dadd+0x356>
 80007f4:	e145      	b.n	8000a82 <__aeabi_dadd+0x5e2>
 80007f6:	003a      	movs	r2, r7
 80007f8:	430a      	orrs	r2, r1
 80007fa:	d000      	beq.n	80007fe <__aeabi_dadd+0x35e>
 80007fc:	e146      	b.n	8000a8c <__aeabi_dadd+0x5ec>
 80007fe:	0742      	lsls	r2, r0, #29
 8000800:	08db      	lsrs	r3, r3, #3
 8000802:	4313      	orrs	r3, r2
 8000804:	08c0      	lsrs	r0, r0, #3
 8000806:	e77b      	b.n	8000700 <__aeabi_dadd+0x260>
 8000808:	000007ff 	.word	0x000007ff
 800080c:	ff7fffff 	.word	0xff7fffff
 8000810:	000007fe 	.word	0x000007fe
 8000814:	4647      	mov	r7, r8
 8000816:	1a5c      	subs	r4, r3, r1
 8000818:	1bc2      	subs	r2, r0, r7
 800081a:	42a3      	cmp	r3, r4
 800081c:	41bf      	sbcs	r7, r7
 800081e:	427f      	negs	r7, r7
 8000820:	46b9      	mov	r9, r7
 8000822:	0017      	movs	r7, r2
 8000824:	464a      	mov	r2, r9
 8000826:	1abf      	subs	r7, r7, r2
 8000828:	023a      	lsls	r2, r7, #8
 800082a:	d500      	bpl.n	800082e <__aeabi_dadd+0x38e>
 800082c:	e08d      	b.n	800094a <__aeabi_dadd+0x4aa>
 800082e:	0023      	movs	r3, r4
 8000830:	433b      	orrs	r3, r7
 8000832:	d000      	beq.n	8000836 <__aeabi_dadd+0x396>
 8000834:	e68a      	b.n	800054c <__aeabi_dadd+0xac>
 8000836:	2000      	movs	r0, #0
 8000838:	2500      	movs	r5, #0
 800083a:	e761      	b.n	8000700 <__aeabi_dadd+0x260>
 800083c:	4cb4      	ldr	r4, [pc, #720]	; (8000b10 <__aeabi_dadd+0x670>)
 800083e:	45a1      	cmp	r9, r4
 8000840:	d100      	bne.n	8000844 <__aeabi_dadd+0x3a4>
 8000842:	e0ad      	b.n	80009a0 <__aeabi_dadd+0x500>
 8000844:	2480      	movs	r4, #128	; 0x80
 8000846:	0424      	lsls	r4, r4, #16
 8000848:	4320      	orrs	r0, r4
 800084a:	4664      	mov	r4, ip
 800084c:	2c38      	cmp	r4, #56	; 0x38
 800084e:	dc3d      	bgt.n	80008cc <__aeabi_dadd+0x42c>
 8000850:	4662      	mov	r2, ip
 8000852:	2c1f      	cmp	r4, #31
 8000854:	dd00      	ble.n	8000858 <__aeabi_dadd+0x3b8>
 8000856:	e0b7      	b.n	80009c8 <__aeabi_dadd+0x528>
 8000858:	2520      	movs	r5, #32
 800085a:	001e      	movs	r6, r3
 800085c:	1b2d      	subs	r5, r5, r4
 800085e:	0004      	movs	r4, r0
 8000860:	40ab      	lsls	r3, r5
 8000862:	40ac      	lsls	r4, r5
 8000864:	40d6      	lsrs	r6, r2
 8000866:	40d0      	lsrs	r0, r2
 8000868:	4642      	mov	r2, r8
 800086a:	1e5d      	subs	r5, r3, #1
 800086c:	41ab      	sbcs	r3, r5
 800086e:	4334      	orrs	r4, r6
 8000870:	1a12      	subs	r2, r2, r0
 8000872:	4690      	mov	r8, r2
 8000874:	4323      	orrs	r3, r4
 8000876:	e02c      	b.n	80008d2 <__aeabi_dadd+0x432>
 8000878:	0742      	lsls	r2, r0, #29
 800087a:	08db      	lsrs	r3, r3, #3
 800087c:	4313      	orrs	r3, r2
 800087e:	08c0      	lsrs	r0, r0, #3
 8000880:	e73b      	b.n	80006fa <__aeabi_dadd+0x25a>
 8000882:	185c      	adds	r4, r3, r1
 8000884:	429c      	cmp	r4, r3
 8000886:	419b      	sbcs	r3, r3
 8000888:	4440      	add	r0, r8
 800088a:	425b      	negs	r3, r3
 800088c:	18c7      	adds	r7, r0, r3
 800088e:	2601      	movs	r6, #1
 8000890:	023b      	lsls	r3, r7, #8
 8000892:	d400      	bmi.n	8000896 <__aeabi_dadd+0x3f6>
 8000894:	e729      	b.n	80006ea <__aeabi_dadd+0x24a>
 8000896:	2602      	movs	r6, #2
 8000898:	4a9e      	ldr	r2, [pc, #632]	; (8000b14 <__aeabi_dadd+0x674>)
 800089a:	0863      	lsrs	r3, r4, #1
 800089c:	4017      	ands	r7, r2
 800089e:	2201      	movs	r2, #1
 80008a0:	4014      	ands	r4, r2
 80008a2:	431c      	orrs	r4, r3
 80008a4:	07fb      	lsls	r3, r7, #31
 80008a6:	431c      	orrs	r4, r3
 80008a8:	087f      	lsrs	r7, r7, #1
 80008aa:	e673      	b.n	8000594 <__aeabi_dadd+0xf4>
 80008ac:	4644      	mov	r4, r8
 80008ae:	3a20      	subs	r2, #32
 80008b0:	40d4      	lsrs	r4, r2
 80008b2:	4662      	mov	r2, ip
 80008b4:	2a20      	cmp	r2, #32
 80008b6:	d005      	beq.n	80008c4 <__aeabi_dadd+0x424>
 80008b8:	4667      	mov	r7, ip
 80008ba:	2240      	movs	r2, #64	; 0x40
 80008bc:	1bd2      	subs	r2, r2, r7
 80008be:	4647      	mov	r7, r8
 80008c0:	4097      	lsls	r7, r2
 80008c2:	4339      	orrs	r1, r7
 80008c4:	1e4a      	subs	r2, r1, #1
 80008c6:	4191      	sbcs	r1, r2
 80008c8:	4321      	orrs	r1, r4
 80008ca:	e635      	b.n	8000538 <__aeabi_dadd+0x98>
 80008cc:	4303      	orrs	r3, r0
 80008ce:	1e58      	subs	r0, r3, #1
 80008d0:	4183      	sbcs	r3, r0
 80008d2:	1acc      	subs	r4, r1, r3
 80008d4:	42a1      	cmp	r1, r4
 80008d6:	41bf      	sbcs	r7, r7
 80008d8:	4643      	mov	r3, r8
 80008da:	427f      	negs	r7, r7
 80008dc:	4655      	mov	r5, sl
 80008de:	464e      	mov	r6, r9
 80008e0:	1bdf      	subs	r7, r3, r7
 80008e2:	e62e      	b.n	8000542 <__aeabi_dadd+0xa2>
 80008e4:	0002      	movs	r2, r0
 80008e6:	431a      	orrs	r2, r3
 80008e8:	d100      	bne.n	80008ec <__aeabi_dadd+0x44c>
 80008ea:	e0bd      	b.n	8000a68 <__aeabi_dadd+0x5c8>
 80008ec:	4662      	mov	r2, ip
 80008ee:	4664      	mov	r4, ip
 80008f0:	3a01      	subs	r2, #1
 80008f2:	2c01      	cmp	r4, #1
 80008f4:	d100      	bne.n	80008f8 <__aeabi_dadd+0x458>
 80008f6:	e0e5      	b.n	8000ac4 <__aeabi_dadd+0x624>
 80008f8:	4c85      	ldr	r4, [pc, #532]	; (8000b10 <__aeabi_dadd+0x670>)
 80008fa:	45a4      	cmp	ip, r4
 80008fc:	d058      	beq.n	80009b0 <__aeabi_dadd+0x510>
 80008fe:	4694      	mov	ip, r2
 8000900:	e749      	b.n	8000796 <__aeabi_dadd+0x2f6>
 8000902:	4664      	mov	r4, ip
 8000904:	2220      	movs	r2, #32
 8000906:	1b12      	subs	r2, r2, r4
 8000908:	4644      	mov	r4, r8
 800090a:	4094      	lsls	r4, r2
 800090c:	000f      	movs	r7, r1
 800090e:	46a1      	mov	r9, r4
 8000910:	4664      	mov	r4, ip
 8000912:	4091      	lsls	r1, r2
 8000914:	40e7      	lsrs	r7, r4
 8000916:	464c      	mov	r4, r9
 8000918:	1e4a      	subs	r2, r1, #1
 800091a:	4191      	sbcs	r1, r2
 800091c:	433c      	orrs	r4, r7
 800091e:	4642      	mov	r2, r8
 8000920:	430c      	orrs	r4, r1
 8000922:	4661      	mov	r1, ip
 8000924:	40ca      	lsrs	r2, r1
 8000926:	1880      	adds	r0, r0, r2
 8000928:	e6f4      	b.n	8000714 <__aeabi_dadd+0x274>
 800092a:	4c79      	ldr	r4, [pc, #484]	; (8000b10 <__aeabi_dadd+0x670>)
 800092c:	42a2      	cmp	r2, r4
 800092e:	d100      	bne.n	8000932 <__aeabi_dadd+0x492>
 8000930:	e6fd      	b.n	800072e <__aeabi_dadd+0x28e>
 8000932:	1859      	adds	r1, r3, r1
 8000934:	4299      	cmp	r1, r3
 8000936:	419b      	sbcs	r3, r3
 8000938:	4440      	add	r0, r8
 800093a:	425f      	negs	r7, r3
 800093c:	19c7      	adds	r7, r0, r7
 800093e:	07fc      	lsls	r4, r7, #31
 8000940:	0849      	lsrs	r1, r1, #1
 8000942:	0016      	movs	r6, r2
 8000944:	430c      	orrs	r4, r1
 8000946:	087f      	lsrs	r7, r7, #1
 8000948:	e6cf      	b.n	80006ea <__aeabi_dadd+0x24a>
 800094a:	1acc      	subs	r4, r1, r3
 800094c:	42a1      	cmp	r1, r4
 800094e:	41bf      	sbcs	r7, r7
 8000950:	4643      	mov	r3, r8
 8000952:	427f      	negs	r7, r7
 8000954:	1a18      	subs	r0, r3, r0
 8000956:	4655      	mov	r5, sl
 8000958:	1bc7      	subs	r7, r0, r7
 800095a:	e5f7      	b.n	800054c <__aeabi_dadd+0xac>
 800095c:	08c9      	lsrs	r1, r1, #3
 800095e:	077b      	lsls	r3, r7, #29
 8000960:	4655      	mov	r5, sl
 8000962:	430b      	orrs	r3, r1
 8000964:	08f8      	lsrs	r0, r7, #3
 8000966:	e6c8      	b.n	80006fa <__aeabi_dadd+0x25a>
 8000968:	2c00      	cmp	r4, #0
 800096a:	d000      	beq.n	800096e <__aeabi_dadd+0x4ce>
 800096c:	e081      	b.n	8000a72 <__aeabi_dadd+0x5d2>
 800096e:	4643      	mov	r3, r8
 8000970:	430b      	orrs	r3, r1
 8000972:	d115      	bne.n	80009a0 <__aeabi_dadd+0x500>
 8000974:	2080      	movs	r0, #128	; 0x80
 8000976:	2500      	movs	r5, #0
 8000978:	0300      	lsls	r0, r0, #12
 800097a:	e6e3      	b.n	8000744 <__aeabi_dadd+0x2a4>
 800097c:	1a5c      	subs	r4, r3, r1
 800097e:	42a3      	cmp	r3, r4
 8000980:	419b      	sbcs	r3, r3
 8000982:	1bc7      	subs	r7, r0, r7
 8000984:	425b      	negs	r3, r3
 8000986:	2601      	movs	r6, #1
 8000988:	1aff      	subs	r7, r7, r3
 800098a:	e5da      	b.n	8000542 <__aeabi_dadd+0xa2>
 800098c:	0742      	lsls	r2, r0, #29
 800098e:	08db      	lsrs	r3, r3, #3
 8000990:	4313      	orrs	r3, r2
 8000992:	08c0      	lsrs	r0, r0, #3
 8000994:	e6d2      	b.n	800073c <__aeabi_dadd+0x29c>
 8000996:	0742      	lsls	r2, r0, #29
 8000998:	08db      	lsrs	r3, r3, #3
 800099a:	4313      	orrs	r3, r2
 800099c:	08c0      	lsrs	r0, r0, #3
 800099e:	e6ac      	b.n	80006fa <__aeabi_dadd+0x25a>
 80009a0:	4643      	mov	r3, r8
 80009a2:	4642      	mov	r2, r8
 80009a4:	08c9      	lsrs	r1, r1, #3
 80009a6:	075b      	lsls	r3, r3, #29
 80009a8:	4655      	mov	r5, sl
 80009aa:	430b      	orrs	r3, r1
 80009ac:	08d0      	lsrs	r0, r2, #3
 80009ae:	e6c5      	b.n	800073c <__aeabi_dadd+0x29c>
 80009b0:	4643      	mov	r3, r8
 80009b2:	4642      	mov	r2, r8
 80009b4:	075b      	lsls	r3, r3, #29
 80009b6:	08c9      	lsrs	r1, r1, #3
 80009b8:	430b      	orrs	r3, r1
 80009ba:	08d0      	lsrs	r0, r2, #3
 80009bc:	e6be      	b.n	800073c <__aeabi_dadd+0x29c>
 80009be:	4303      	orrs	r3, r0
 80009c0:	001c      	movs	r4, r3
 80009c2:	1e63      	subs	r3, r4, #1
 80009c4:	419c      	sbcs	r4, r3
 80009c6:	e6fc      	b.n	80007c2 <__aeabi_dadd+0x322>
 80009c8:	0002      	movs	r2, r0
 80009ca:	3c20      	subs	r4, #32
 80009cc:	40e2      	lsrs	r2, r4
 80009ce:	0014      	movs	r4, r2
 80009d0:	4662      	mov	r2, ip
 80009d2:	2a20      	cmp	r2, #32
 80009d4:	d003      	beq.n	80009de <__aeabi_dadd+0x53e>
 80009d6:	2540      	movs	r5, #64	; 0x40
 80009d8:	1aad      	subs	r5, r5, r2
 80009da:	40a8      	lsls	r0, r5
 80009dc:	4303      	orrs	r3, r0
 80009de:	1e58      	subs	r0, r3, #1
 80009e0:	4183      	sbcs	r3, r0
 80009e2:	4323      	orrs	r3, r4
 80009e4:	e775      	b.n	80008d2 <__aeabi_dadd+0x432>
 80009e6:	2a00      	cmp	r2, #0
 80009e8:	d0e2      	beq.n	80009b0 <__aeabi_dadd+0x510>
 80009ea:	003a      	movs	r2, r7
 80009ec:	430a      	orrs	r2, r1
 80009ee:	d0cd      	beq.n	800098c <__aeabi_dadd+0x4ec>
 80009f0:	0742      	lsls	r2, r0, #29
 80009f2:	08db      	lsrs	r3, r3, #3
 80009f4:	4313      	orrs	r3, r2
 80009f6:	2280      	movs	r2, #128	; 0x80
 80009f8:	08c0      	lsrs	r0, r0, #3
 80009fa:	0312      	lsls	r2, r2, #12
 80009fc:	4210      	tst	r0, r2
 80009fe:	d006      	beq.n	8000a0e <__aeabi_dadd+0x56e>
 8000a00:	08fc      	lsrs	r4, r7, #3
 8000a02:	4214      	tst	r4, r2
 8000a04:	d103      	bne.n	8000a0e <__aeabi_dadd+0x56e>
 8000a06:	0020      	movs	r0, r4
 8000a08:	08cb      	lsrs	r3, r1, #3
 8000a0a:	077a      	lsls	r2, r7, #29
 8000a0c:	4313      	orrs	r3, r2
 8000a0e:	0f5a      	lsrs	r2, r3, #29
 8000a10:	00db      	lsls	r3, r3, #3
 8000a12:	0752      	lsls	r2, r2, #29
 8000a14:	08db      	lsrs	r3, r3, #3
 8000a16:	4313      	orrs	r3, r2
 8000a18:	e690      	b.n	800073c <__aeabi_dadd+0x29c>
 8000a1a:	4643      	mov	r3, r8
 8000a1c:	430b      	orrs	r3, r1
 8000a1e:	d100      	bne.n	8000a22 <__aeabi_dadd+0x582>
 8000a20:	e709      	b.n	8000836 <__aeabi_dadd+0x396>
 8000a22:	4643      	mov	r3, r8
 8000a24:	4642      	mov	r2, r8
 8000a26:	08c9      	lsrs	r1, r1, #3
 8000a28:	075b      	lsls	r3, r3, #29
 8000a2a:	4655      	mov	r5, sl
 8000a2c:	430b      	orrs	r3, r1
 8000a2e:	08d0      	lsrs	r0, r2, #3
 8000a30:	e666      	b.n	8000700 <__aeabi_dadd+0x260>
 8000a32:	1acc      	subs	r4, r1, r3
 8000a34:	42a1      	cmp	r1, r4
 8000a36:	4189      	sbcs	r1, r1
 8000a38:	1a3f      	subs	r7, r7, r0
 8000a3a:	4249      	negs	r1, r1
 8000a3c:	4655      	mov	r5, sl
 8000a3e:	2601      	movs	r6, #1
 8000a40:	1a7f      	subs	r7, r7, r1
 8000a42:	e57e      	b.n	8000542 <__aeabi_dadd+0xa2>
 8000a44:	4642      	mov	r2, r8
 8000a46:	1a5c      	subs	r4, r3, r1
 8000a48:	1a87      	subs	r7, r0, r2
 8000a4a:	42a3      	cmp	r3, r4
 8000a4c:	4192      	sbcs	r2, r2
 8000a4e:	4252      	negs	r2, r2
 8000a50:	1abf      	subs	r7, r7, r2
 8000a52:	023a      	lsls	r2, r7, #8
 8000a54:	d53d      	bpl.n	8000ad2 <__aeabi_dadd+0x632>
 8000a56:	1acc      	subs	r4, r1, r3
 8000a58:	42a1      	cmp	r1, r4
 8000a5a:	4189      	sbcs	r1, r1
 8000a5c:	4643      	mov	r3, r8
 8000a5e:	4249      	negs	r1, r1
 8000a60:	1a1f      	subs	r7, r3, r0
 8000a62:	4655      	mov	r5, sl
 8000a64:	1a7f      	subs	r7, r7, r1
 8000a66:	e595      	b.n	8000594 <__aeabi_dadd+0xf4>
 8000a68:	077b      	lsls	r3, r7, #29
 8000a6a:	08c9      	lsrs	r1, r1, #3
 8000a6c:	430b      	orrs	r3, r1
 8000a6e:	08f8      	lsrs	r0, r7, #3
 8000a70:	e643      	b.n	80006fa <__aeabi_dadd+0x25a>
 8000a72:	4644      	mov	r4, r8
 8000a74:	08db      	lsrs	r3, r3, #3
 8000a76:	430c      	orrs	r4, r1
 8000a78:	d130      	bne.n	8000adc <__aeabi_dadd+0x63c>
 8000a7a:	0742      	lsls	r2, r0, #29
 8000a7c:	4313      	orrs	r3, r2
 8000a7e:	08c0      	lsrs	r0, r0, #3
 8000a80:	e65c      	b.n	800073c <__aeabi_dadd+0x29c>
 8000a82:	077b      	lsls	r3, r7, #29
 8000a84:	08c9      	lsrs	r1, r1, #3
 8000a86:	430b      	orrs	r3, r1
 8000a88:	08f8      	lsrs	r0, r7, #3
 8000a8a:	e639      	b.n	8000700 <__aeabi_dadd+0x260>
 8000a8c:	185c      	adds	r4, r3, r1
 8000a8e:	429c      	cmp	r4, r3
 8000a90:	419b      	sbcs	r3, r3
 8000a92:	4440      	add	r0, r8
 8000a94:	425b      	negs	r3, r3
 8000a96:	18c7      	adds	r7, r0, r3
 8000a98:	023b      	lsls	r3, r7, #8
 8000a9a:	d400      	bmi.n	8000a9e <__aeabi_dadd+0x5fe>
 8000a9c:	e625      	b.n	80006ea <__aeabi_dadd+0x24a>
 8000a9e:	4b1d      	ldr	r3, [pc, #116]	; (8000b14 <__aeabi_dadd+0x674>)
 8000aa0:	2601      	movs	r6, #1
 8000aa2:	401f      	ands	r7, r3
 8000aa4:	e621      	b.n	80006ea <__aeabi_dadd+0x24a>
 8000aa6:	0004      	movs	r4, r0
 8000aa8:	3a20      	subs	r2, #32
 8000aaa:	40d4      	lsrs	r4, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	2a20      	cmp	r2, #32
 8000ab0:	d004      	beq.n	8000abc <__aeabi_dadd+0x61c>
 8000ab2:	2240      	movs	r2, #64	; 0x40
 8000ab4:	4666      	mov	r6, ip
 8000ab6:	1b92      	subs	r2, r2, r6
 8000ab8:	4090      	lsls	r0, r2
 8000aba:	4303      	orrs	r3, r0
 8000abc:	1e5a      	subs	r2, r3, #1
 8000abe:	4193      	sbcs	r3, r2
 8000ac0:	431c      	orrs	r4, r3
 8000ac2:	e67e      	b.n	80007c2 <__aeabi_dadd+0x322>
 8000ac4:	185c      	adds	r4, r3, r1
 8000ac6:	428c      	cmp	r4, r1
 8000ac8:	4189      	sbcs	r1, r1
 8000aca:	4440      	add	r0, r8
 8000acc:	4249      	negs	r1, r1
 8000ace:	1847      	adds	r7, r0, r1
 8000ad0:	e6dd      	b.n	800088e <__aeabi_dadd+0x3ee>
 8000ad2:	0023      	movs	r3, r4
 8000ad4:	433b      	orrs	r3, r7
 8000ad6:	d100      	bne.n	8000ada <__aeabi_dadd+0x63a>
 8000ad8:	e6ad      	b.n	8000836 <__aeabi_dadd+0x396>
 8000ada:	e606      	b.n	80006ea <__aeabi_dadd+0x24a>
 8000adc:	0744      	lsls	r4, r0, #29
 8000ade:	4323      	orrs	r3, r4
 8000ae0:	2480      	movs	r4, #128	; 0x80
 8000ae2:	08c0      	lsrs	r0, r0, #3
 8000ae4:	0324      	lsls	r4, r4, #12
 8000ae6:	4220      	tst	r0, r4
 8000ae8:	d008      	beq.n	8000afc <__aeabi_dadd+0x65c>
 8000aea:	4642      	mov	r2, r8
 8000aec:	08d6      	lsrs	r6, r2, #3
 8000aee:	4226      	tst	r6, r4
 8000af0:	d104      	bne.n	8000afc <__aeabi_dadd+0x65c>
 8000af2:	4655      	mov	r5, sl
 8000af4:	0030      	movs	r0, r6
 8000af6:	08cb      	lsrs	r3, r1, #3
 8000af8:	0751      	lsls	r1, r2, #29
 8000afa:	430b      	orrs	r3, r1
 8000afc:	0f5a      	lsrs	r2, r3, #29
 8000afe:	00db      	lsls	r3, r3, #3
 8000b00:	08db      	lsrs	r3, r3, #3
 8000b02:	0752      	lsls	r2, r2, #29
 8000b04:	4313      	orrs	r3, r2
 8000b06:	e619      	b.n	800073c <__aeabi_dadd+0x29c>
 8000b08:	2300      	movs	r3, #0
 8000b0a:	4a01      	ldr	r2, [pc, #4]	; (8000b10 <__aeabi_dadd+0x670>)
 8000b0c:	001f      	movs	r7, r3
 8000b0e:	e55e      	b.n	80005ce <__aeabi_dadd+0x12e>
 8000b10:	000007ff 	.word	0x000007ff
 8000b14:	ff7fffff 	.word	0xff7fffff

08000b18 <__aeabi_ddiv>:
 8000b18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b1a:	4657      	mov	r7, sl
 8000b1c:	464e      	mov	r6, r9
 8000b1e:	4645      	mov	r5, r8
 8000b20:	46de      	mov	lr, fp
 8000b22:	b5e0      	push	{r5, r6, r7, lr}
 8000b24:	4681      	mov	r9, r0
 8000b26:	0005      	movs	r5, r0
 8000b28:	030c      	lsls	r4, r1, #12
 8000b2a:	0048      	lsls	r0, r1, #1
 8000b2c:	4692      	mov	sl, r2
 8000b2e:	001f      	movs	r7, r3
 8000b30:	b085      	sub	sp, #20
 8000b32:	0b24      	lsrs	r4, r4, #12
 8000b34:	0d40      	lsrs	r0, r0, #21
 8000b36:	0fce      	lsrs	r6, r1, #31
 8000b38:	2800      	cmp	r0, #0
 8000b3a:	d100      	bne.n	8000b3e <__aeabi_ddiv+0x26>
 8000b3c:	e156      	b.n	8000dec <__aeabi_ddiv+0x2d4>
 8000b3e:	4bd4      	ldr	r3, [pc, #848]	; (8000e90 <__aeabi_ddiv+0x378>)
 8000b40:	4298      	cmp	r0, r3
 8000b42:	d100      	bne.n	8000b46 <__aeabi_ddiv+0x2e>
 8000b44:	e172      	b.n	8000e2c <__aeabi_ddiv+0x314>
 8000b46:	0f6b      	lsrs	r3, r5, #29
 8000b48:	00e4      	lsls	r4, r4, #3
 8000b4a:	431c      	orrs	r4, r3
 8000b4c:	2380      	movs	r3, #128	; 0x80
 8000b4e:	041b      	lsls	r3, r3, #16
 8000b50:	4323      	orrs	r3, r4
 8000b52:	4698      	mov	r8, r3
 8000b54:	4bcf      	ldr	r3, [pc, #828]	; (8000e94 <__aeabi_ddiv+0x37c>)
 8000b56:	00ed      	lsls	r5, r5, #3
 8000b58:	469b      	mov	fp, r3
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	4699      	mov	r9, r3
 8000b5e:	4483      	add	fp, r0
 8000b60:	9300      	str	r3, [sp, #0]
 8000b62:	033c      	lsls	r4, r7, #12
 8000b64:	007b      	lsls	r3, r7, #1
 8000b66:	4650      	mov	r0, sl
 8000b68:	0b24      	lsrs	r4, r4, #12
 8000b6a:	0d5b      	lsrs	r3, r3, #21
 8000b6c:	0fff      	lsrs	r7, r7, #31
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d100      	bne.n	8000b74 <__aeabi_ddiv+0x5c>
 8000b72:	e11f      	b.n	8000db4 <__aeabi_ddiv+0x29c>
 8000b74:	4ac6      	ldr	r2, [pc, #792]	; (8000e90 <__aeabi_ddiv+0x378>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d100      	bne.n	8000b7c <__aeabi_ddiv+0x64>
 8000b7a:	e162      	b.n	8000e42 <__aeabi_ddiv+0x32a>
 8000b7c:	49c5      	ldr	r1, [pc, #788]	; (8000e94 <__aeabi_ddiv+0x37c>)
 8000b7e:	0f42      	lsrs	r2, r0, #29
 8000b80:	468c      	mov	ip, r1
 8000b82:	00e4      	lsls	r4, r4, #3
 8000b84:	4659      	mov	r1, fp
 8000b86:	4314      	orrs	r4, r2
 8000b88:	2280      	movs	r2, #128	; 0x80
 8000b8a:	4463      	add	r3, ip
 8000b8c:	0412      	lsls	r2, r2, #16
 8000b8e:	1acb      	subs	r3, r1, r3
 8000b90:	4314      	orrs	r4, r2
 8000b92:	469b      	mov	fp, r3
 8000b94:	00c2      	lsls	r2, r0, #3
 8000b96:	2000      	movs	r0, #0
 8000b98:	0033      	movs	r3, r6
 8000b9a:	407b      	eors	r3, r7
 8000b9c:	469a      	mov	sl, r3
 8000b9e:	464b      	mov	r3, r9
 8000ba0:	2b0f      	cmp	r3, #15
 8000ba2:	d827      	bhi.n	8000bf4 <__aeabi_ddiv+0xdc>
 8000ba4:	49bc      	ldr	r1, [pc, #752]	; (8000e98 <__aeabi_ddiv+0x380>)
 8000ba6:	009b      	lsls	r3, r3, #2
 8000ba8:	58cb      	ldr	r3, [r1, r3]
 8000baa:	469f      	mov	pc, r3
 8000bac:	46b2      	mov	sl, r6
 8000bae:	9b00      	ldr	r3, [sp, #0]
 8000bb0:	2b02      	cmp	r3, #2
 8000bb2:	d016      	beq.n	8000be2 <__aeabi_ddiv+0xca>
 8000bb4:	2b03      	cmp	r3, #3
 8000bb6:	d100      	bne.n	8000bba <__aeabi_ddiv+0xa2>
 8000bb8:	e28e      	b.n	80010d8 <__aeabi_ddiv+0x5c0>
 8000bba:	2b01      	cmp	r3, #1
 8000bbc:	d000      	beq.n	8000bc0 <__aeabi_ddiv+0xa8>
 8000bbe:	e0d9      	b.n	8000d74 <__aeabi_ddiv+0x25c>
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	2400      	movs	r4, #0
 8000bc4:	2500      	movs	r5, #0
 8000bc6:	4652      	mov	r2, sl
 8000bc8:	051b      	lsls	r3, r3, #20
 8000bca:	4323      	orrs	r3, r4
 8000bcc:	07d2      	lsls	r2, r2, #31
 8000bce:	4313      	orrs	r3, r2
 8000bd0:	0028      	movs	r0, r5
 8000bd2:	0019      	movs	r1, r3
 8000bd4:	b005      	add	sp, #20
 8000bd6:	bcf0      	pop	{r4, r5, r6, r7}
 8000bd8:	46bb      	mov	fp, r7
 8000bda:	46b2      	mov	sl, r6
 8000bdc:	46a9      	mov	r9, r5
 8000bde:	46a0      	mov	r8, r4
 8000be0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000be2:	2400      	movs	r4, #0
 8000be4:	2500      	movs	r5, #0
 8000be6:	4baa      	ldr	r3, [pc, #680]	; (8000e90 <__aeabi_ddiv+0x378>)
 8000be8:	e7ed      	b.n	8000bc6 <__aeabi_ddiv+0xae>
 8000bea:	46ba      	mov	sl, r7
 8000bec:	46a0      	mov	r8, r4
 8000bee:	0015      	movs	r5, r2
 8000bf0:	9000      	str	r0, [sp, #0]
 8000bf2:	e7dc      	b.n	8000bae <__aeabi_ddiv+0x96>
 8000bf4:	4544      	cmp	r4, r8
 8000bf6:	d200      	bcs.n	8000bfa <__aeabi_ddiv+0xe2>
 8000bf8:	e1c7      	b.n	8000f8a <__aeabi_ddiv+0x472>
 8000bfa:	d100      	bne.n	8000bfe <__aeabi_ddiv+0xe6>
 8000bfc:	e1c2      	b.n	8000f84 <__aeabi_ddiv+0x46c>
 8000bfe:	2301      	movs	r3, #1
 8000c00:	425b      	negs	r3, r3
 8000c02:	469c      	mov	ip, r3
 8000c04:	002e      	movs	r6, r5
 8000c06:	4640      	mov	r0, r8
 8000c08:	2500      	movs	r5, #0
 8000c0a:	44e3      	add	fp, ip
 8000c0c:	0223      	lsls	r3, r4, #8
 8000c0e:	0e14      	lsrs	r4, r2, #24
 8000c10:	431c      	orrs	r4, r3
 8000c12:	0c1b      	lsrs	r3, r3, #16
 8000c14:	4699      	mov	r9, r3
 8000c16:	0423      	lsls	r3, r4, #16
 8000c18:	0c1f      	lsrs	r7, r3, #16
 8000c1a:	0212      	lsls	r2, r2, #8
 8000c1c:	4649      	mov	r1, r9
 8000c1e:	9200      	str	r2, [sp, #0]
 8000c20:	9701      	str	r7, [sp, #4]
 8000c22:	f7ff fb0f 	bl	8000244 <__aeabi_uidivmod>
 8000c26:	0002      	movs	r2, r0
 8000c28:	437a      	muls	r2, r7
 8000c2a:	040b      	lsls	r3, r1, #16
 8000c2c:	0c31      	lsrs	r1, r6, #16
 8000c2e:	4680      	mov	r8, r0
 8000c30:	4319      	orrs	r1, r3
 8000c32:	428a      	cmp	r2, r1
 8000c34:	d907      	bls.n	8000c46 <__aeabi_ddiv+0x12e>
 8000c36:	2301      	movs	r3, #1
 8000c38:	425b      	negs	r3, r3
 8000c3a:	469c      	mov	ip, r3
 8000c3c:	1909      	adds	r1, r1, r4
 8000c3e:	44e0      	add	r8, ip
 8000c40:	428c      	cmp	r4, r1
 8000c42:	d800      	bhi.n	8000c46 <__aeabi_ddiv+0x12e>
 8000c44:	e207      	b.n	8001056 <__aeabi_ddiv+0x53e>
 8000c46:	1a88      	subs	r0, r1, r2
 8000c48:	4649      	mov	r1, r9
 8000c4a:	f7ff fafb 	bl	8000244 <__aeabi_uidivmod>
 8000c4e:	0409      	lsls	r1, r1, #16
 8000c50:	468c      	mov	ip, r1
 8000c52:	0431      	lsls	r1, r6, #16
 8000c54:	4666      	mov	r6, ip
 8000c56:	9a01      	ldr	r2, [sp, #4]
 8000c58:	0c09      	lsrs	r1, r1, #16
 8000c5a:	4342      	muls	r2, r0
 8000c5c:	0003      	movs	r3, r0
 8000c5e:	4331      	orrs	r1, r6
 8000c60:	428a      	cmp	r2, r1
 8000c62:	d904      	bls.n	8000c6e <__aeabi_ddiv+0x156>
 8000c64:	1909      	adds	r1, r1, r4
 8000c66:	3b01      	subs	r3, #1
 8000c68:	428c      	cmp	r4, r1
 8000c6a:	d800      	bhi.n	8000c6e <__aeabi_ddiv+0x156>
 8000c6c:	e1ed      	b.n	800104a <__aeabi_ddiv+0x532>
 8000c6e:	1a88      	subs	r0, r1, r2
 8000c70:	4642      	mov	r2, r8
 8000c72:	0412      	lsls	r2, r2, #16
 8000c74:	431a      	orrs	r2, r3
 8000c76:	4690      	mov	r8, r2
 8000c78:	4641      	mov	r1, r8
 8000c7a:	9b00      	ldr	r3, [sp, #0]
 8000c7c:	040e      	lsls	r6, r1, #16
 8000c7e:	0c1b      	lsrs	r3, r3, #16
 8000c80:	001f      	movs	r7, r3
 8000c82:	9302      	str	r3, [sp, #8]
 8000c84:	9b00      	ldr	r3, [sp, #0]
 8000c86:	0c36      	lsrs	r6, r6, #16
 8000c88:	041b      	lsls	r3, r3, #16
 8000c8a:	0c19      	lsrs	r1, r3, #16
 8000c8c:	000b      	movs	r3, r1
 8000c8e:	4373      	muls	r3, r6
 8000c90:	0c12      	lsrs	r2, r2, #16
 8000c92:	437e      	muls	r6, r7
 8000c94:	9103      	str	r1, [sp, #12]
 8000c96:	4351      	muls	r1, r2
 8000c98:	437a      	muls	r2, r7
 8000c9a:	0c1f      	lsrs	r7, r3, #16
 8000c9c:	46bc      	mov	ip, r7
 8000c9e:	1876      	adds	r6, r6, r1
 8000ca0:	4466      	add	r6, ip
 8000ca2:	42b1      	cmp	r1, r6
 8000ca4:	d903      	bls.n	8000cae <__aeabi_ddiv+0x196>
 8000ca6:	2180      	movs	r1, #128	; 0x80
 8000ca8:	0249      	lsls	r1, r1, #9
 8000caa:	468c      	mov	ip, r1
 8000cac:	4462      	add	r2, ip
 8000cae:	0c31      	lsrs	r1, r6, #16
 8000cb0:	188a      	adds	r2, r1, r2
 8000cb2:	0431      	lsls	r1, r6, #16
 8000cb4:	041e      	lsls	r6, r3, #16
 8000cb6:	0c36      	lsrs	r6, r6, #16
 8000cb8:	198e      	adds	r6, r1, r6
 8000cba:	4290      	cmp	r0, r2
 8000cbc:	d302      	bcc.n	8000cc4 <__aeabi_ddiv+0x1ac>
 8000cbe:	d112      	bne.n	8000ce6 <__aeabi_ddiv+0x1ce>
 8000cc0:	42b5      	cmp	r5, r6
 8000cc2:	d210      	bcs.n	8000ce6 <__aeabi_ddiv+0x1ce>
 8000cc4:	4643      	mov	r3, r8
 8000cc6:	1e59      	subs	r1, r3, #1
 8000cc8:	9b00      	ldr	r3, [sp, #0]
 8000cca:	469c      	mov	ip, r3
 8000ccc:	4465      	add	r5, ip
 8000cce:	001f      	movs	r7, r3
 8000cd0:	429d      	cmp	r5, r3
 8000cd2:	419b      	sbcs	r3, r3
 8000cd4:	425b      	negs	r3, r3
 8000cd6:	191b      	adds	r3, r3, r4
 8000cd8:	18c0      	adds	r0, r0, r3
 8000cda:	4284      	cmp	r4, r0
 8000cdc:	d200      	bcs.n	8000ce0 <__aeabi_ddiv+0x1c8>
 8000cde:	e1a0      	b.n	8001022 <__aeabi_ddiv+0x50a>
 8000ce0:	d100      	bne.n	8000ce4 <__aeabi_ddiv+0x1cc>
 8000ce2:	e19b      	b.n	800101c <__aeabi_ddiv+0x504>
 8000ce4:	4688      	mov	r8, r1
 8000ce6:	1bae      	subs	r6, r5, r6
 8000ce8:	42b5      	cmp	r5, r6
 8000cea:	41ad      	sbcs	r5, r5
 8000cec:	1a80      	subs	r0, r0, r2
 8000cee:	426d      	negs	r5, r5
 8000cf0:	1b40      	subs	r0, r0, r5
 8000cf2:	4284      	cmp	r4, r0
 8000cf4:	d100      	bne.n	8000cf8 <__aeabi_ddiv+0x1e0>
 8000cf6:	e1d5      	b.n	80010a4 <__aeabi_ddiv+0x58c>
 8000cf8:	4649      	mov	r1, r9
 8000cfa:	f7ff faa3 	bl	8000244 <__aeabi_uidivmod>
 8000cfe:	9a01      	ldr	r2, [sp, #4]
 8000d00:	040b      	lsls	r3, r1, #16
 8000d02:	4342      	muls	r2, r0
 8000d04:	0c31      	lsrs	r1, r6, #16
 8000d06:	0005      	movs	r5, r0
 8000d08:	4319      	orrs	r1, r3
 8000d0a:	428a      	cmp	r2, r1
 8000d0c:	d900      	bls.n	8000d10 <__aeabi_ddiv+0x1f8>
 8000d0e:	e16c      	b.n	8000fea <__aeabi_ddiv+0x4d2>
 8000d10:	1a88      	subs	r0, r1, r2
 8000d12:	4649      	mov	r1, r9
 8000d14:	f7ff fa96 	bl	8000244 <__aeabi_uidivmod>
 8000d18:	9a01      	ldr	r2, [sp, #4]
 8000d1a:	0436      	lsls	r6, r6, #16
 8000d1c:	4342      	muls	r2, r0
 8000d1e:	0409      	lsls	r1, r1, #16
 8000d20:	0c36      	lsrs	r6, r6, #16
 8000d22:	0003      	movs	r3, r0
 8000d24:	430e      	orrs	r6, r1
 8000d26:	42b2      	cmp	r2, r6
 8000d28:	d900      	bls.n	8000d2c <__aeabi_ddiv+0x214>
 8000d2a:	e153      	b.n	8000fd4 <__aeabi_ddiv+0x4bc>
 8000d2c:	9803      	ldr	r0, [sp, #12]
 8000d2e:	1ab6      	subs	r6, r6, r2
 8000d30:	0002      	movs	r2, r0
 8000d32:	042d      	lsls	r5, r5, #16
 8000d34:	431d      	orrs	r5, r3
 8000d36:	9f02      	ldr	r7, [sp, #8]
 8000d38:	042b      	lsls	r3, r5, #16
 8000d3a:	0c1b      	lsrs	r3, r3, #16
 8000d3c:	435a      	muls	r2, r3
 8000d3e:	437b      	muls	r3, r7
 8000d40:	469c      	mov	ip, r3
 8000d42:	0c29      	lsrs	r1, r5, #16
 8000d44:	4348      	muls	r0, r1
 8000d46:	0c13      	lsrs	r3, r2, #16
 8000d48:	4484      	add	ip, r0
 8000d4a:	4463      	add	r3, ip
 8000d4c:	4379      	muls	r1, r7
 8000d4e:	4298      	cmp	r0, r3
 8000d50:	d903      	bls.n	8000d5a <__aeabi_ddiv+0x242>
 8000d52:	2080      	movs	r0, #128	; 0x80
 8000d54:	0240      	lsls	r0, r0, #9
 8000d56:	4684      	mov	ip, r0
 8000d58:	4461      	add	r1, ip
 8000d5a:	0c18      	lsrs	r0, r3, #16
 8000d5c:	0412      	lsls	r2, r2, #16
 8000d5e:	041b      	lsls	r3, r3, #16
 8000d60:	0c12      	lsrs	r2, r2, #16
 8000d62:	1841      	adds	r1, r0, r1
 8000d64:	189b      	adds	r3, r3, r2
 8000d66:	428e      	cmp	r6, r1
 8000d68:	d200      	bcs.n	8000d6c <__aeabi_ddiv+0x254>
 8000d6a:	e0ff      	b.n	8000f6c <__aeabi_ddiv+0x454>
 8000d6c:	d100      	bne.n	8000d70 <__aeabi_ddiv+0x258>
 8000d6e:	e0fa      	b.n	8000f66 <__aeabi_ddiv+0x44e>
 8000d70:	2301      	movs	r3, #1
 8000d72:	431d      	orrs	r5, r3
 8000d74:	4a49      	ldr	r2, [pc, #292]	; (8000e9c <__aeabi_ddiv+0x384>)
 8000d76:	445a      	add	r2, fp
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	dc00      	bgt.n	8000d7e <__aeabi_ddiv+0x266>
 8000d7c:	e0aa      	b.n	8000ed4 <__aeabi_ddiv+0x3bc>
 8000d7e:	076b      	lsls	r3, r5, #29
 8000d80:	d000      	beq.n	8000d84 <__aeabi_ddiv+0x26c>
 8000d82:	e13d      	b.n	8001000 <__aeabi_ddiv+0x4e8>
 8000d84:	08ed      	lsrs	r5, r5, #3
 8000d86:	4643      	mov	r3, r8
 8000d88:	01db      	lsls	r3, r3, #7
 8000d8a:	d506      	bpl.n	8000d9a <__aeabi_ddiv+0x282>
 8000d8c:	4642      	mov	r2, r8
 8000d8e:	4b44      	ldr	r3, [pc, #272]	; (8000ea0 <__aeabi_ddiv+0x388>)
 8000d90:	401a      	ands	r2, r3
 8000d92:	4690      	mov	r8, r2
 8000d94:	2280      	movs	r2, #128	; 0x80
 8000d96:	00d2      	lsls	r2, r2, #3
 8000d98:	445a      	add	r2, fp
 8000d9a:	4b42      	ldr	r3, [pc, #264]	; (8000ea4 <__aeabi_ddiv+0x38c>)
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	dd00      	ble.n	8000da2 <__aeabi_ddiv+0x28a>
 8000da0:	e71f      	b.n	8000be2 <__aeabi_ddiv+0xca>
 8000da2:	4643      	mov	r3, r8
 8000da4:	075b      	lsls	r3, r3, #29
 8000da6:	431d      	orrs	r5, r3
 8000da8:	4643      	mov	r3, r8
 8000daa:	0552      	lsls	r2, r2, #21
 8000dac:	025c      	lsls	r4, r3, #9
 8000dae:	0b24      	lsrs	r4, r4, #12
 8000db0:	0d53      	lsrs	r3, r2, #21
 8000db2:	e708      	b.n	8000bc6 <__aeabi_ddiv+0xae>
 8000db4:	4652      	mov	r2, sl
 8000db6:	4322      	orrs	r2, r4
 8000db8:	d100      	bne.n	8000dbc <__aeabi_ddiv+0x2a4>
 8000dba:	e07b      	b.n	8000eb4 <__aeabi_ddiv+0x39c>
 8000dbc:	2c00      	cmp	r4, #0
 8000dbe:	d100      	bne.n	8000dc2 <__aeabi_ddiv+0x2aa>
 8000dc0:	e0fa      	b.n	8000fb8 <__aeabi_ddiv+0x4a0>
 8000dc2:	0020      	movs	r0, r4
 8000dc4:	f001 f952 	bl	800206c <__clzsi2>
 8000dc8:	0002      	movs	r2, r0
 8000dca:	3a0b      	subs	r2, #11
 8000dcc:	231d      	movs	r3, #29
 8000dce:	0001      	movs	r1, r0
 8000dd0:	1a9b      	subs	r3, r3, r2
 8000dd2:	4652      	mov	r2, sl
 8000dd4:	3908      	subs	r1, #8
 8000dd6:	40da      	lsrs	r2, r3
 8000dd8:	408c      	lsls	r4, r1
 8000dda:	4314      	orrs	r4, r2
 8000ddc:	4652      	mov	r2, sl
 8000dde:	408a      	lsls	r2, r1
 8000de0:	4b31      	ldr	r3, [pc, #196]	; (8000ea8 <__aeabi_ddiv+0x390>)
 8000de2:	4458      	add	r0, fp
 8000de4:	469b      	mov	fp, r3
 8000de6:	4483      	add	fp, r0
 8000de8:	2000      	movs	r0, #0
 8000dea:	e6d5      	b.n	8000b98 <__aeabi_ddiv+0x80>
 8000dec:	464b      	mov	r3, r9
 8000dee:	4323      	orrs	r3, r4
 8000df0:	4698      	mov	r8, r3
 8000df2:	d044      	beq.n	8000e7e <__aeabi_ddiv+0x366>
 8000df4:	2c00      	cmp	r4, #0
 8000df6:	d100      	bne.n	8000dfa <__aeabi_ddiv+0x2e2>
 8000df8:	e0ce      	b.n	8000f98 <__aeabi_ddiv+0x480>
 8000dfa:	0020      	movs	r0, r4
 8000dfc:	f001 f936 	bl	800206c <__clzsi2>
 8000e00:	0001      	movs	r1, r0
 8000e02:	0002      	movs	r2, r0
 8000e04:	390b      	subs	r1, #11
 8000e06:	231d      	movs	r3, #29
 8000e08:	1a5b      	subs	r3, r3, r1
 8000e0a:	4649      	mov	r1, r9
 8000e0c:	0010      	movs	r0, r2
 8000e0e:	40d9      	lsrs	r1, r3
 8000e10:	3808      	subs	r0, #8
 8000e12:	4084      	lsls	r4, r0
 8000e14:	000b      	movs	r3, r1
 8000e16:	464d      	mov	r5, r9
 8000e18:	4323      	orrs	r3, r4
 8000e1a:	4698      	mov	r8, r3
 8000e1c:	4085      	lsls	r5, r0
 8000e1e:	4823      	ldr	r0, [pc, #140]	; (8000eac <__aeabi_ddiv+0x394>)
 8000e20:	1a83      	subs	r3, r0, r2
 8000e22:	469b      	mov	fp, r3
 8000e24:	2300      	movs	r3, #0
 8000e26:	4699      	mov	r9, r3
 8000e28:	9300      	str	r3, [sp, #0]
 8000e2a:	e69a      	b.n	8000b62 <__aeabi_ddiv+0x4a>
 8000e2c:	464b      	mov	r3, r9
 8000e2e:	4323      	orrs	r3, r4
 8000e30:	4698      	mov	r8, r3
 8000e32:	d11d      	bne.n	8000e70 <__aeabi_ddiv+0x358>
 8000e34:	2308      	movs	r3, #8
 8000e36:	4699      	mov	r9, r3
 8000e38:	3b06      	subs	r3, #6
 8000e3a:	2500      	movs	r5, #0
 8000e3c:	4683      	mov	fp, r0
 8000e3e:	9300      	str	r3, [sp, #0]
 8000e40:	e68f      	b.n	8000b62 <__aeabi_ddiv+0x4a>
 8000e42:	4652      	mov	r2, sl
 8000e44:	4322      	orrs	r2, r4
 8000e46:	d109      	bne.n	8000e5c <__aeabi_ddiv+0x344>
 8000e48:	2302      	movs	r3, #2
 8000e4a:	4649      	mov	r1, r9
 8000e4c:	4319      	orrs	r1, r3
 8000e4e:	4b18      	ldr	r3, [pc, #96]	; (8000eb0 <__aeabi_ddiv+0x398>)
 8000e50:	4689      	mov	r9, r1
 8000e52:	469c      	mov	ip, r3
 8000e54:	2400      	movs	r4, #0
 8000e56:	2002      	movs	r0, #2
 8000e58:	44e3      	add	fp, ip
 8000e5a:	e69d      	b.n	8000b98 <__aeabi_ddiv+0x80>
 8000e5c:	2303      	movs	r3, #3
 8000e5e:	464a      	mov	r2, r9
 8000e60:	431a      	orrs	r2, r3
 8000e62:	4b13      	ldr	r3, [pc, #76]	; (8000eb0 <__aeabi_ddiv+0x398>)
 8000e64:	4691      	mov	r9, r2
 8000e66:	469c      	mov	ip, r3
 8000e68:	4652      	mov	r2, sl
 8000e6a:	2003      	movs	r0, #3
 8000e6c:	44e3      	add	fp, ip
 8000e6e:	e693      	b.n	8000b98 <__aeabi_ddiv+0x80>
 8000e70:	230c      	movs	r3, #12
 8000e72:	4699      	mov	r9, r3
 8000e74:	3b09      	subs	r3, #9
 8000e76:	46a0      	mov	r8, r4
 8000e78:	4683      	mov	fp, r0
 8000e7a:	9300      	str	r3, [sp, #0]
 8000e7c:	e671      	b.n	8000b62 <__aeabi_ddiv+0x4a>
 8000e7e:	2304      	movs	r3, #4
 8000e80:	4699      	mov	r9, r3
 8000e82:	2300      	movs	r3, #0
 8000e84:	469b      	mov	fp, r3
 8000e86:	3301      	adds	r3, #1
 8000e88:	2500      	movs	r5, #0
 8000e8a:	9300      	str	r3, [sp, #0]
 8000e8c:	e669      	b.n	8000b62 <__aeabi_ddiv+0x4a>
 8000e8e:	46c0      	nop			; (mov r8, r8)
 8000e90:	000007ff 	.word	0x000007ff
 8000e94:	fffffc01 	.word	0xfffffc01
 8000e98:	0800dbc8 	.word	0x0800dbc8
 8000e9c:	000003ff 	.word	0x000003ff
 8000ea0:	feffffff 	.word	0xfeffffff
 8000ea4:	000007fe 	.word	0x000007fe
 8000ea8:	000003f3 	.word	0x000003f3
 8000eac:	fffffc0d 	.word	0xfffffc0d
 8000eb0:	fffff801 	.word	0xfffff801
 8000eb4:	4649      	mov	r1, r9
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	4319      	orrs	r1, r3
 8000eba:	4689      	mov	r9, r1
 8000ebc:	2400      	movs	r4, #0
 8000ebe:	2001      	movs	r0, #1
 8000ec0:	e66a      	b.n	8000b98 <__aeabi_ddiv+0x80>
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	2480      	movs	r4, #128	; 0x80
 8000ec6:	469a      	mov	sl, r3
 8000ec8:	2500      	movs	r5, #0
 8000eca:	4b8a      	ldr	r3, [pc, #552]	; (80010f4 <__aeabi_ddiv+0x5dc>)
 8000ecc:	0324      	lsls	r4, r4, #12
 8000ece:	e67a      	b.n	8000bc6 <__aeabi_ddiv+0xae>
 8000ed0:	2501      	movs	r5, #1
 8000ed2:	426d      	negs	r5, r5
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	1a9b      	subs	r3, r3, r2
 8000ed8:	2b38      	cmp	r3, #56	; 0x38
 8000eda:	dd00      	ble.n	8000ede <__aeabi_ddiv+0x3c6>
 8000edc:	e670      	b.n	8000bc0 <__aeabi_ddiv+0xa8>
 8000ede:	2b1f      	cmp	r3, #31
 8000ee0:	dc00      	bgt.n	8000ee4 <__aeabi_ddiv+0x3cc>
 8000ee2:	e0bf      	b.n	8001064 <__aeabi_ddiv+0x54c>
 8000ee4:	211f      	movs	r1, #31
 8000ee6:	4249      	negs	r1, r1
 8000ee8:	1a8a      	subs	r2, r1, r2
 8000eea:	4641      	mov	r1, r8
 8000eec:	40d1      	lsrs	r1, r2
 8000eee:	000a      	movs	r2, r1
 8000ef0:	2b20      	cmp	r3, #32
 8000ef2:	d004      	beq.n	8000efe <__aeabi_ddiv+0x3e6>
 8000ef4:	4641      	mov	r1, r8
 8000ef6:	4b80      	ldr	r3, [pc, #512]	; (80010f8 <__aeabi_ddiv+0x5e0>)
 8000ef8:	445b      	add	r3, fp
 8000efa:	4099      	lsls	r1, r3
 8000efc:	430d      	orrs	r5, r1
 8000efe:	1e6b      	subs	r3, r5, #1
 8000f00:	419d      	sbcs	r5, r3
 8000f02:	2307      	movs	r3, #7
 8000f04:	432a      	orrs	r2, r5
 8000f06:	001d      	movs	r5, r3
 8000f08:	2400      	movs	r4, #0
 8000f0a:	4015      	ands	r5, r2
 8000f0c:	4213      	tst	r3, r2
 8000f0e:	d100      	bne.n	8000f12 <__aeabi_ddiv+0x3fa>
 8000f10:	e0d4      	b.n	80010bc <__aeabi_ddiv+0x5a4>
 8000f12:	210f      	movs	r1, #15
 8000f14:	2300      	movs	r3, #0
 8000f16:	4011      	ands	r1, r2
 8000f18:	2904      	cmp	r1, #4
 8000f1a:	d100      	bne.n	8000f1e <__aeabi_ddiv+0x406>
 8000f1c:	e0cb      	b.n	80010b6 <__aeabi_ddiv+0x59e>
 8000f1e:	1d11      	adds	r1, r2, #4
 8000f20:	4291      	cmp	r1, r2
 8000f22:	4192      	sbcs	r2, r2
 8000f24:	4252      	negs	r2, r2
 8000f26:	189b      	adds	r3, r3, r2
 8000f28:	000a      	movs	r2, r1
 8000f2a:	0219      	lsls	r1, r3, #8
 8000f2c:	d400      	bmi.n	8000f30 <__aeabi_ddiv+0x418>
 8000f2e:	e0c2      	b.n	80010b6 <__aeabi_ddiv+0x59e>
 8000f30:	2301      	movs	r3, #1
 8000f32:	2400      	movs	r4, #0
 8000f34:	2500      	movs	r5, #0
 8000f36:	e646      	b.n	8000bc6 <__aeabi_ddiv+0xae>
 8000f38:	2380      	movs	r3, #128	; 0x80
 8000f3a:	4641      	mov	r1, r8
 8000f3c:	031b      	lsls	r3, r3, #12
 8000f3e:	4219      	tst	r1, r3
 8000f40:	d008      	beq.n	8000f54 <__aeabi_ddiv+0x43c>
 8000f42:	421c      	tst	r4, r3
 8000f44:	d106      	bne.n	8000f54 <__aeabi_ddiv+0x43c>
 8000f46:	431c      	orrs	r4, r3
 8000f48:	0324      	lsls	r4, r4, #12
 8000f4a:	46ba      	mov	sl, r7
 8000f4c:	0015      	movs	r5, r2
 8000f4e:	4b69      	ldr	r3, [pc, #420]	; (80010f4 <__aeabi_ddiv+0x5dc>)
 8000f50:	0b24      	lsrs	r4, r4, #12
 8000f52:	e638      	b.n	8000bc6 <__aeabi_ddiv+0xae>
 8000f54:	2480      	movs	r4, #128	; 0x80
 8000f56:	4643      	mov	r3, r8
 8000f58:	0324      	lsls	r4, r4, #12
 8000f5a:	431c      	orrs	r4, r3
 8000f5c:	0324      	lsls	r4, r4, #12
 8000f5e:	46b2      	mov	sl, r6
 8000f60:	4b64      	ldr	r3, [pc, #400]	; (80010f4 <__aeabi_ddiv+0x5dc>)
 8000f62:	0b24      	lsrs	r4, r4, #12
 8000f64:	e62f      	b.n	8000bc6 <__aeabi_ddiv+0xae>
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d100      	bne.n	8000f6c <__aeabi_ddiv+0x454>
 8000f6a:	e703      	b.n	8000d74 <__aeabi_ddiv+0x25c>
 8000f6c:	19a6      	adds	r6, r4, r6
 8000f6e:	1e68      	subs	r0, r5, #1
 8000f70:	42a6      	cmp	r6, r4
 8000f72:	d200      	bcs.n	8000f76 <__aeabi_ddiv+0x45e>
 8000f74:	e08d      	b.n	8001092 <__aeabi_ddiv+0x57a>
 8000f76:	428e      	cmp	r6, r1
 8000f78:	d200      	bcs.n	8000f7c <__aeabi_ddiv+0x464>
 8000f7a:	e0a3      	b.n	80010c4 <__aeabi_ddiv+0x5ac>
 8000f7c:	d100      	bne.n	8000f80 <__aeabi_ddiv+0x468>
 8000f7e:	e0b3      	b.n	80010e8 <__aeabi_ddiv+0x5d0>
 8000f80:	0005      	movs	r5, r0
 8000f82:	e6f5      	b.n	8000d70 <__aeabi_ddiv+0x258>
 8000f84:	42aa      	cmp	r2, r5
 8000f86:	d900      	bls.n	8000f8a <__aeabi_ddiv+0x472>
 8000f88:	e639      	b.n	8000bfe <__aeabi_ddiv+0xe6>
 8000f8a:	4643      	mov	r3, r8
 8000f8c:	07de      	lsls	r6, r3, #31
 8000f8e:	0858      	lsrs	r0, r3, #1
 8000f90:	086b      	lsrs	r3, r5, #1
 8000f92:	431e      	orrs	r6, r3
 8000f94:	07ed      	lsls	r5, r5, #31
 8000f96:	e639      	b.n	8000c0c <__aeabi_ddiv+0xf4>
 8000f98:	4648      	mov	r0, r9
 8000f9a:	f001 f867 	bl	800206c <__clzsi2>
 8000f9e:	0001      	movs	r1, r0
 8000fa0:	0002      	movs	r2, r0
 8000fa2:	3115      	adds	r1, #21
 8000fa4:	3220      	adds	r2, #32
 8000fa6:	291c      	cmp	r1, #28
 8000fa8:	dc00      	bgt.n	8000fac <__aeabi_ddiv+0x494>
 8000faa:	e72c      	b.n	8000e06 <__aeabi_ddiv+0x2ee>
 8000fac:	464b      	mov	r3, r9
 8000fae:	3808      	subs	r0, #8
 8000fb0:	4083      	lsls	r3, r0
 8000fb2:	2500      	movs	r5, #0
 8000fb4:	4698      	mov	r8, r3
 8000fb6:	e732      	b.n	8000e1e <__aeabi_ddiv+0x306>
 8000fb8:	f001 f858 	bl	800206c <__clzsi2>
 8000fbc:	0003      	movs	r3, r0
 8000fbe:	001a      	movs	r2, r3
 8000fc0:	3215      	adds	r2, #21
 8000fc2:	3020      	adds	r0, #32
 8000fc4:	2a1c      	cmp	r2, #28
 8000fc6:	dc00      	bgt.n	8000fca <__aeabi_ddiv+0x4b2>
 8000fc8:	e700      	b.n	8000dcc <__aeabi_ddiv+0x2b4>
 8000fca:	4654      	mov	r4, sl
 8000fcc:	3b08      	subs	r3, #8
 8000fce:	2200      	movs	r2, #0
 8000fd0:	409c      	lsls	r4, r3
 8000fd2:	e705      	b.n	8000de0 <__aeabi_ddiv+0x2c8>
 8000fd4:	1936      	adds	r6, r6, r4
 8000fd6:	3b01      	subs	r3, #1
 8000fd8:	42b4      	cmp	r4, r6
 8000fda:	d900      	bls.n	8000fde <__aeabi_ddiv+0x4c6>
 8000fdc:	e6a6      	b.n	8000d2c <__aeabi_ddiv+0x214>
 8000fde:	42b2      	cmp	r2, r6
 8000fe0:	d800      	bhi.n	8000fe4 <__aeabi_ddiv+0x4cc>
 8000fe2:	e6a3      	b.n	8000d2c <__aeabi_ddiv+0x214>
 8000fe4:	1e83      	subs	r3, r0, #2
 8000fe6:	1936      	adds	r6, r6, r4
 8000fe8:	e6a0      	b.n	8000d2c <__aeabi_ddiv+0x214>
 8000fea:	1909      	adds	r1, r1, r4
 8000fec:	3d01      	subs	r5, #1
 8000fee:	428c      	cmp	r4, r1
 8000ff0:	d900      	bls.n	8000ff4 <__aeabi_ddiv+0x4dc>
 8000ff2:	e68d      	b.n	8000d10 <__aeabi_ddiv+0x1f8>
 8000ff4:	428a      	cmp	r2, r1
 8000ff6:	d800      	bhi.n	8000ffa <__aeabi_ddiv+0x4e2>
 8000ff8:	e68a      	b.n	8000d10 <__aeabi_ddiv+0x1f8>
 8000ffa:	1e85      	subs	r5, r0, #2
 8000ffc:	1909      	adds	r1, r1, r4
 8000ffe:	e687      	b.n	8000d10 <__aeabi_ddiv+0x1f8>
 8001000:	230f      	movs	r3, #15
 8001002:	402b      	ands	r3, r5
 8001004:	2b04      	cmp	r3, #4
 8001006:	d100      	bne.n	800100a <__aeabi_ddiv+0x4f2>
 8001008:	e6bc      	b.n	8000d84 <__aeabi_ddiv+0x26c>
 800100a:	2305      	movs	r3, #5
 800100c:	425b      	negs	r3, r3
 800100e:	42ab      	cmp	r3, r5
 8001010:	419b      	sbcs	r3, r3
 8001012:	3504      	adds	r5, #4
 8001014:	425b      	negs	r3, r3
 8001016:	08ed      	lsrs	r5, r5, #3
 8001018:	4498      	add	r8, r3
 800101a:	e6b4      	b.n	8000d86 <__aeabi_ddiv+0x26e>
 800101c:	42af      	cmp	r7, r5
 800101e:	d900      	bls.n	8001022 <__aeabi_ddiv+0x50a>
 8001020:	e660      	b.n	8000ce4 <__aeabi_ddiv+0x1cc>
 8001022:	4282      	cmp	r2, r0
 8001024:	d804      	bhi.n	8001030 <__aeabi_ddiv+0x518>
 8001026:	d000      	beq.n	800102a <__aeabi_ddiv+0x512>
 8001028:	e65c      	b.n	8000ce4 <__aeabi_ddiv+0x1cc>
 800102a:	42ae      	cmp	r6, r5
 800102c:	d800      	bhi.n	8001030 <__aeabi_ddiv+0x518>
 800102e:	e659      	b.n	8000ce4 <__aeabi_ddiv+0x1cc>
 8001030:	2302      	movs	r3, #2
 8001032:	425b      	negs	r3, r3
 8001034:	469c      	mov	ip, r3
 8001036:	9b00      	ldr	r3, [sp, #0]
 8001038:	44e0      	add	r8, ip
 800103a:	469c      	mov	ip, r3
 800103c:	4465      	add	r5, ip
 800103e:	429d      	cmp	r5, r3
 8001040:	419b      	sbcs	r3, r3
 8001042:	425b      	negs	r3, r3
 8001044:	191b      	adds	r3, r3, r4
 8001046:	18c0      	adds	r0, r0, r3
 8001048:	e64d      	b.n	8000ce6 <__aeabi_ddiv+0x1ce>
 800104a:	428a      	cmp	r2, r1
 800104c:	d800      	bhi.n	8001050 <__aeabi_ddiv+0x538>
 800104e:	e60e      	b.n	8000c6e <__aeabi_ddiv+0x156>
 8001050:	1e83      	subs	r3, r0, #2
 8001052:	1909      	adds	r1, r1, r4
 8001054:	e60b      	b.n	8000c6e <__aeabi_ddiv+0x156>
 8001056:	428a      	cmp	r2, r1
 8001058:	d800      	bhi.n	800105c <__aeabi_ddiv+0x544>
 800105a:	e5f4      	b.n	8000c46 <__aeabi_ddiv+0x12e>
 800105c:	1e83      	subs	r3, r0, #2
 800105e:	4698      	mov	r8, r3
 8001060:	1909      	adds	r1, r1, r4
 8001062:	e5f0      	b.n	8000c46 <__aeabi_ddiv+0x12e>
 8001064:	4925      	ldr	r1, [pc, #148]	; (80010fc <__aeabi_ddiv+0x5e4>)
 8001066:	0028      	movs	r0, r5
 8001068:	4459      	add	r1, fp
 800106a:	408d      	lsls	r5, r1
 800106c:	4642      	mov	r2, r8
 800106e:	408a      	lsls	r2, r1
 8001070:	1e69      	subs	r1, r5, #1
 8001072:	418d      	sbcs	r5, r1
 8001074:	4641      	mov	r1, r8
 8001076:	40d8      	lsrs	r0, r3
 8001078:	40d9      	lsrs	r1, r3
 800107a:	4302      	orrs	r2, r0
 800107c:	432a      	orrs	r2, r5
 800107e:	000b      	movs	r3, r1
 8001080:	0751      	lsls	r1, r2, #29
 8001082:	d100      	bne.n	8001086 <__aeabi_ddiv+0x56e>
 8001084:	e751      	b.n	8000f2a <__aeabi_ddiv+0x412>
 8001086:	210f      	movs	r1, #15
 8001088:	4011      	ands	r1, r2
 800108a:	2904      	cmp	r1, #4
 800108c:	d000      	beq.n	8001090 <__aeabi_ddiv+0x578>
 800108e:	e746      	b.n	8000f1e <__aeabi_ddiv+0x406>
 8001090:	e74b      	b.n	8000f2a <__aeabi_ddiv+0x412>
 8001092:	0005      	movs	r5, r0
 8001094:	428e      	cmp	r6, r1
 8001096:	d000      	beq.n	800109a <__aeabi_ddiv+0x582>
 8001098:	e66a      	b.n	8000d70 <__aeabi_ddiv+0x258>
 800109a:	9a00      	ldr	r2, [sp, #0]
 800109c:	4293      	cmp	r3, r2
 800109e:	d000      	beq.n	80010a2 <__aeabi_ddiv+0x58a>
 80010a0:	e666      	b.n	8000d70 <__aeabi_ddiv+0x258>
 80010a2:	e667      	b.n	8000d74 <__aeabi_ddiv+0x25c>
 80010a4:	4a16      	ldr	r2, [pc, #88]	; (8001100 <__aeabi_ddiv+0x5e8>)
 80010a6:	445a      	add	r2, fp
 80010a8:	2a00      	cmp	r2, #0
 80010aa:	dc00      	bgt.n	80010ae <__aeabi_ddiv+0x596>
 80010ac:	e710      	b.n	8000ed0 <__aeabi_ddiv+0x3b8>
 80010ae:	2301      	movs	r3, #1
 80010b0:	2500      	movs	r5, #0
 80010b2:	4498      	add	r8, r3
 80010b4:	e667      	b.n	8000d86 <__aeabi_ddiv+0x26e>
 80010b6:	075d      	lsls	r5, r3, #29
 80010b8:	025b      	lsls	r3, r3, #9
 80010ba:	0b1c      	lsrs	r4, r3, #12
 80010bc:	08d2      	lsrs	r2, r2, #3
 80010be:	2300      	movs	r3, #0
 80010c0:	4315      	orrs	r5, r2
 80010c2:	e580      	b.n	8000bc6 <__aeabi_ddiv+0xae>
 80010c4:	9800      	ldr	r0, [sp, #0]
 80010c6:	3d02      	subs	r5, #2
 80010c8:	0042      	lsls	r2, r0, #1
 80010ca:	4282      	cmp	r2, r0
 80010cc:	41bf      	sbcs	r7, r7
 80010ce:	427f      	negs	r7, r7
 80010d0:	193c      	adds	r4, r7, r4
 80010d2:	1936      	adds	r6, r6, r4
 80010d4:	9200      	str	r2, [sp, #0]
 80010d6:	e7dd      	b.n	8001094 <__aeabi_ddiv+0x57c>
 80010d8:	2480      	movs	r4, #128	; 0x80
 80010da:	4643      	mov	r3, r8
 80010dc:	0324      	lsls	r4, r4, #12
 80010de:	431c      	orrs	r4, r3
 80010e0:	0324      	lsls	r4, r4, #12
 80010e2:	4b04      	ldr	r3, [pc, #16]	; (80010f4 <__aeabi_ddiv+0x5dc>)
 80010e4:	0b24      	lsrs	r4, r4, #12
 80010e6:	e56e      	b.n	8000bc6 <__aeabi_ddiv+0xae>
 80010e8:	9a00      	ldr	r2, [sp, #0]
 80010ea:	429a      	cmp	r2, r3
 80010ec:	d3ea      	bcc.n	80010c4 <__aeabi_ddiv+0x5ac>
 80010ee:	0005      	movs	r5, r0
 80010f0:	e7d3      	b.n	800109a <__aeabi_ddiv+0x582>
 80010f2:	46c0      	nop			; (mov r8, r8)
 80010f4:	000007ff 	.word	0x000007ff
 80010f8:	0000043e 	.word	0x0000043e
 80010fc:	0000041e 	.word	0x0000041e
 8001100:	000003ff 	.word	0x000003ff

08001104 <__eqdf2>:
 8001104:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001106:	464e      	mov	r6, r9
 8001108:	4645      	mov	r5, r8
 800110a:	46de      	mov	lr, fp
 800110c:	4657      	mov	r7, sl
 800110e:	4690      	mov	r8, r2
 8001110:	b5e0      	push	{r5, r6, r7, lr}
 8001112:	0017      	movs	r7, r2
 8001114:	031a      	lsls	r2, r3, #12
 8001116:	0b12      	lsrs	r2, r2, #12
 8001118:	0005      	movs	r5, r0
 800111a:	4684      	mov	ip, r0
 800111c:	4819      	ldr	r0, [pc, #100]	; (8001184 <__eqdf2+0x80>)
 800111e:	030e      	lsls	r6, r1, #12
 8001120:	004c      	lsls	r4, r1, #1
 8001122:	4691      	mov	r9, r2
 8001124:	005a      	lsls	r2, r3, #1
 8001126:	0fdb      	lsrs	r3, r3, #31
 8001128:	469b      	mov	fp, r3
 800112a:	0b36      	lsrs	r6, r6, #12
 800112c:	0d64      	lsrs	r4, r4, #21
 800112e:	0fc9      	lsrs	r1, r1, #31
 8001130:	0d52      	lsrs	r2, r2, #21
 8001132:	4284      	cmp	r4, r0
 8001134:	d019      	beq.n	800116a <__eqdf2+0x66>
 8001136:	4282      	cmp	r2, r0
 8001138:	d010      	beq.n	800115c <__eqdf2+0x58>
 800113a:	2001      	movs	r0, #1
 800113c:	4294      	cmp	r4, r2
 800113e:	d10e      	bne.n	800115e <__eqdf2+0x5a>
 8001140:	454e      	cmp	r6, r9
 8001142:	d10c      	bne.n	800115e <__eqdf2+0x5a>
 8001144:	2001      	movs	r0, #1
 8001146:	45c4      	cmp	ip, r8
 8001148:	d109      	bne.n	800115e <__eqdf2+0x5a>
 800114a:	4559      	cmp	r1, fp
 800114c:	d017      	beq.n	800117e <__eqdf2+0x7a>
 800114e:	2c00      	cmp	r4, #0
 8001150:	d105      	bne.n	800115e <__eqdf2+0x5a>
 8001152:	0030      	movs	r0, r6
 8001154:	4328      	orrs	r0, r5
 8001156:	1e43      	subs	r3, r0, #1
 8001158:	4198      	sbcs	r0, r3
 800115a:	e000      	b.n	800115e <__eqdf2+0x5a>
 800115c:	2001      	movs	r0, #1
 800115e:	bcf0      	pop	{r4, r5, r6, r7}
 8001160:	46bb      	mov	fp, r7
 8001162:	46b2      	mov	sl, r6
 8001164:	46a9      	mov	r9, r5
 8001166:	46a0      	mov	r8, r4
 8001168:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800116a:	0033      	movs	r3, r6
 800116c:	2001      	movs	r0, #1
 800116e:	432b      	orrs	r3, r5
 8001170:	d1f5      	bne.n	800115e <__eqdf2+0x5a>
 8001172:	42a2      	cmp	r2, r4
 8001174:	d1f3      	bne.n	800115e <__eqdf2+0x5a>
 8001176:	464b      	mov	r3, r9
 8001178:	433b      	orrs	r3, r7
 800117a:	d1f0      	bne.n	800115e <__eqdf2+0x5a>
 800117c:	e7e2      	b.n	8001144 <__eqdf2+0x40>
 800117e:	2000      	movs	r0, #0
 8001180:	e7ed      	b.n	800115e <__eqdf2+0x5a>
 8001182:	46c0      	nop			; (mov r8, r8)
 8001184:	000007ff 	.word	0x000007ff

08001188 <__gedf2>:
 8001188:	b5f0      	push	{r4, r5, r6, r7, lr}
 800118a:	4647      	mov	r7, r8
 800118c:	46ce      	mov	lr, r9
 800118e:	0004      	movs	r4, r0
 8001190:	0018      	movs	r0, r3
 8001192:	0016      	movs	r6, r2
 8001194:	031b      	lsls	r3, r3, #12
 8001196:	0b1b      	lsrs	r3, r3, #12
 8001198:	4d2d      	ldr	r5, [pc, #180]	; (8001250 <__gedf2+0xc8>)
 800119a:	004a      	lsls	r2, r1, #1
 800119c:	4699      	mov	r9, r3
 800119e:	b580      	push	{r7, lr}
 80011a0:	0043      	lsls	r3, r0, #1
 80011a2:	030f      	lsls	r7, r1, #12
 80011a4:	46a4      	mov	ip, r4
 80011a6:	46b0      	mov	r8, r6
 80011a8:	0b3f      	lsrs	r7, r7, #12
 80011aa:	0d52      	lsrs	r2, r2, #21
 80011ac:	0fc9      	lsrs	r1, r1, #31
 80011ae:	0d5b      	lsrs	r3, r3, #21
 80011b0:	0fc0      	lsrs	r0, r0, #31
 80011b2:	42aa      	cmp	r2, r5
 80011b4:	d021      	beq.n	80011fa <__gedf2+0x72>
 80011b6:	42ab      	cmp	r3, r5
 80011b8:	d013      	beq.n	80011e2 <__gedf2+0x5a>
 80011ba:	2a00      	cmp	r2, #0
 80011bc:	d122      	bne.n	8001204 <__gedf2+0x7c>
 80011be:	433c      	orrs	r4, r7
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d102      	bne.n	80011ca <__gedf2+0x42>
 80011c4:	464d      	mov	r5, r9
 80011c6:	432e      	orrs	r6, r5
 80011c8:	d022      	beq.n	8001210 <__gedf2+0x88>
 80011ca:	2c00      	cmp	r4, #0
 80011cc:	d010      	beq.n	80011f0 <__gedf2+0x68>
 80011ce:	4281      	cmp	r1, r0
 80011d0:	d022      	beq.n	8001218 <__gedf2+0x90>
 80011d2:	2002      	movs	r0, #2
 80011d4:	3901      	subs	r1, #1
 80011d6:	4008      	ands	r0, r1
 80011d8:	3801      	subs	r0, #1
 80011da:	bcc0      	pop	{r6, r7}
 80011dc:	46b9      	mov	r9, r7
 80011de:	46b0      	mov	r8, r6
 80011e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011e2:	464d      	mov	r5, r9
 80011e4:	432e      	orrs	r6, r5
 80011e6:	d129      	bne.n	800123c <__gedf2+0xb4>
 80011e8:	2a00      	cmp	r2, #0
 80011ea:	d1f0      	bne.n	80011ce <__gedf2+0x46>
 80011ec:	433c      	orrs	r4, r7
 80011ee:	d1ee      	bne.n	80011ce <__gedf2+0x46>
 80011f0:	2800      	cmp	r0, #0
 80011f2:	d1f2      	bne.n	80011da <__gedf2+0x52>
 80011f4:	2001      	movs	r0, #1
 80011f6:	4240      	negs	r0, r0
 80011f8:	e7ef      	b.n	80011da <__gedf2+0x52>
 80011fa:	003d      	movs	r5, r7
 80011fc:	4325      	orrs	r5, r4
 80011fe:	d11d      	bne.n	800123c <__gedf2+0xb4>
 8001200:	4293      	cmp	r3, r2
 8001202:	d0ee      	beq.n	80011e2 <__gedf2+0x5a>
 8001204:	2b00      	cmp	r3, #0
 8001206:	d1e2      	bne.n	80011ce <__gedf2+0x46>
 8001208:	464c      	mov	r4, r9
 800120a:	4326      	orrs	r6, r4
 800120c:	d1df      	bne.n	80011ce <__gedf2+0x46>
 800120e:	e7e0      	b.n	80011d2 <__gedf2+0x4a>
 8001210:	2000      	movs	r0, #0
 8001212:	2c00      	cmp	r4, #0
 8001214:	d0e1      	beq.n	80011da <__gedf2+0x52>
 8001216:	e7dc      	b.n	80011d2 <__gedf2+0x4a>
 8001218:	429a      	cmp	r2, r3
 800121a:	dc0a      	bgt.n	8001232 <__gedf2+0xaa>
 800121c:	dbe8      	blt.n	80011f0 <__gedf2+0x68>
 800121e:	454f      	cmp	r7, r9
 8001220:	d8d7      	bhi.n	80011d2 <__gedf2+0x4a>
 8001222:	d00e      	beq.n	8001242 <__gedf2+0xba>
 8001224:	2000      	movs	r0, #0
 8001226:	454f      	cmp	r7, r9
 8001228:	d2d7      	bcs.n	80011da <__gedf2+0x52>
 800122a:	2900      	cmp	r1, #0
 800122c:	d0e2      	beq.n	80011f4 <__gedf2+0x6c>
 800122e:	0008      	movs	r0, r1
 8001230:	e7d3      	b.n	80011da <__gedf2+0x52>
 8001232:	4243      	negs	r3, r0
 8001234:	4158      	adcs	r0, r3
 8001236:	0040      	lsls	r0, r0, #1
 8001238:	3801      	subs	r0, #1
 800123a:	e7ce      	b.n	80011da <__gedf2+0x52>
 800123c:	2002      	movs	r0, #2
 800123e:	4240      	negs	r0, r0
 8001240:	e7cb      	b.n	80011da <__gedf2+0x52>
 8001242:	45c4      	cmp	ip, r8
 8001244:	d8c5      	bhi.n	80011d2 <__gedf2+0x4a>
 8001246:	2000      	movs	r0, #0
 8001248:	45c4      	cmp	ip, r8
 800124a:	d2c6      	bcs.n	80011da <__gedf2+0x52>
 800124c:	e7ed      	b.n	800122a <__gedf2+0xa2>
 800124e:	46c0      	nop			; (mov r8, r8)
 8001250:	000007ff 	.word	0x000007ff

08001254 <__ledf2>:
 8001254:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001256:	4647      	mov	r7, r8
 8001258:	46ce      	mov	lr, r9
 800125a:	0004      	movs	r4, r0
 800125c:	0018      	movs	r0, r3
 800125e:	0016      	movs	r6, r2
 8001260:	031b      	lsls	r3, r3, #12
 8001262:	0b1b      	lsrs	r3, r3, #12
 8001264:	4d2c      	ldr	r5, [pc, #176]	; (8001318 <__ledf2+0xc4>)
 8001266:	004a      	lsls	r2, r1, #1
 8001268:	4699      	mov	r9, r3
 800126a:	b580      	push	{r7, lr}
 800126c:	0043      	lsls	r3, r0, #1
 800126e:	030f      	lsls	r7, r1, #12
 8001270:	46a4      	mov	ip, r4
 8001272:	46b0      	mov	r8, r6
 8001274:	0b3f      	lsrs	r7, r7, #12
 8001276:	0d52      	lsrs	r2, r2, #21
 8001278:	0fc9      	lsrs	r1, r1, #31
 800127a:	0d5b      	lsrs	r3, r3, #21
 800127c:	0fc0      	lsrs	r0, r0, #31
 800127e:	42aa      	cmp	r2, r5
 8001280:	d00d      	beq.n	800129e <__ledf2+0x4a>
 8001282:	42ab      	cmp	r3, r5
 8001284:	d010      	beq.n	80012a8 <__ledf2+0x54>
 8001286:	2a00      	cmp	r2, #0
 8001288:	d127      	bne.n	80012da <__ledf2+0x86>
 800128a:	433c      	orrs	r4, r7
 800128c:	2b00      	cmp	r3, #0
 800128e:	d111      	bne.n	80012b4 <__ledf2+0x60>
 8001290:	464d      	mov	r5, r9
 8001292:	432e      	orrs	r6, r5
 8001294:	d10e      	bne.n	80012b4 <__ledf2+0x60>
 8001296:	2000      	movs	r0, #0
 8001298:	2c00      	cmp	r4, #0
 800129a:	d015      	beq.n	80012c8 <__ledf2+0x74>
 800129c:	e00e      	b.n	80012bc <__ledf2+0x68>
 800129e:	003d      	movs	r5, r7
 80012a0:	4325      	orrs	r5, r4
 80012a2:	d110      	bne.n	80012c6 <__ledf2+0x72>
 80012a4:	4293      	cmp	r3, r2
 80012a6:	d118      	bne.n	80012da <__ledf2+0x86>
 80012a8:	464d      	mov	r5, r9
 80012aa:	432e      	orrs	r6, r5
 80012ac:	d10b      	bne.n	80012c6 <__ledf2+0x72>
 80012ae:	2a00      	cmp	r2, #0
 80012b0:	d102      	bne.n	80012b8 <__ledf2+0x64>
 80012b2:	433c      	orrs	r4, r7
 80012b4:	2c00      	cmp	r4, #0
 80012b6:	d00b      	beq.n	80012d0 <__ledf2+0x7c>
 80012b8:	4281      	cmp	r1, r0
 80012ba:	d014      	beq.n	80012e6 <__ledf2+0x92>
 80012bc:	2002      	movs	r0, #2
 80012be:	3901      	subs	r1, #1
 80012c0:	4008      	ands	r0, r1
 80012c2:	3801      	subs	r0, #1
 80012c4:	e000      	b.n	80012c8 <__ledf2+0x74>
 80012c6:	2002      	movs	r0, #2
 80012c8:	bcc0      	pop	{r6, r7}
 80012ca:	46b9      	mov	r9, r7
 80012cc:	46b0      	mov	r8, r6
 80012ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012d0:	2800      	cmp	r0, #0
 80012d2:	d1f9      	bne.n	80012c8 <__ledf2+0x74>
 80012d4:	2001      	movs	r0, #1
 80012d6:	4240      	negs	r0, r0
 80012d8:	e7f6      	b.n	80012c8 <__ledf2+0x74>
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d1ec      	bne.n	80012b8 <__ledf2+0x64>
 80012de:	464c      	mov	r4, r9
 80012e0:	4326      	orrs	r6, r4
 80012e2:	d1e9      	bne.n	80012b8 <__ledf2+0x64>
 80012e4:	e7ea      	b.n	80012bc <__ledf2+0x68>
 80012e6:	429a      	cmp	r2, r3
 80012e8:	dd04      	ble.n	80012f4 <__ledf2+0xa0>
 80012ea:	4243      	negs	r3, r0
 80012ec:	4158      	adcs	r0, r3
 80012ee:	0040      	lsls	r0, r0, #1
 80012f0:	3801      	subs	r0, #1
 80012f2:	e7e9      	b.n	80012c8 <__ledf2+0x74>
 80012f4:	429a      	cmp	r2, r3
 80012f6:	dbeb      	blt.n	80012d0 <__ledf2+0x7c>
 80012f8:	454f      	cmp	r7, r9
 80012fa:	d8df      	bhi.n	80012bc <__ledf2+0x68>
 80012fc:	d006      	beq.n	800130c <__ledf2+0xb8>
 80012fe:	2000      	movs	r0, #0
 8001300:	454f      	cmp	r7, r9
 8001302:	d2e1      	bcs.n	80012c8 <__ledf2+0x74>
 8001304:	2900      	cmp	r1, #0
 8001306:	d0e5      	beq.n	80012d4 <__ledf2+0x80>
 8001308:	0008      	movs	r0, r1
 800130a:	e7dd      	b.n	80012c8 <__ledf2+0x74>
 800130c:	45c4      	cmp	ip, r8
 800130e:	d8d5      	bhi.n	80012bc <__ledf2+0x68>
 8001310:	2000      	movs	r0, #0
 8001312:	45c4      	cmp	ip, r8
 8001314:	d2d8      	bcs.n	80012c8 <__ledf2+0x74>
 8001316:	e7f5      	b.n	8001304 <__ledf2+0xb0>
 8001318:	000007ff 	.word	0x000007ff

0800131c <__aeabi_dmul>:
 800131c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800131e:	4657      	mov	r7, sl
 8001320:	464e      	mov	r6, r9
 8001322:	4645      	mov	r5, r8
 8001324:	46de      	mov	lr, fp
 8001326:	b5e0      	push	{r5, r6, r7, lr}
 8001328:	4698      	mov	r8, r3
 800132a:	030c      	lsls	r4, r1, #12
 800132c:	004b      	lsls	r3, r1, #1
 800132e:	0006      	movs	r6, r0
 8001330:	4692      	mov	sl, r2
 8001332:	b087      	sub	sp, #28
 8001334:	0b24      	lsrs	r4, r4, #12
 8001336:	0d5b      	lsrs	r3, r3, #21
 8001338:	0fcf      	lsrs	r7, r1, #31
 800133a:	2b00      	cmp	r3, #0
 800133c:	d100      	bne.n	8001340 <__aeabi_dmul+0x24>
 800133e:	e15c      	b.n	80015fa <__aeabi_dmul+0x2de>
 8001340:	4ad9      	ldr	r2, [pc, #868]	; (80016a8 <__aeabi_dmul+0x38c>)
 8001342:	4293      	cmp	r3, r2
 8001344:	d100      	bne.n	8001348 <__aeabi_dmul+0x2c>
 8001346:	e175      	b.n	8001634 <__aeabi_dmul+0x318>
 8001348:	0f42      	lsrs	r2, r0, #29
 800134a:	00e4      	lsls	r4, r4, #3
 800134c:	4314      	orrs	r4, r2
 800134e:	2280      	movs	r2, #128	; 0x80
 8001350:	0412      	lsls	r2, r2, #16
 8001352:	4314      	orrs	r4, r2
 8001354:	4ad5      	ldr	r2, [pc, #852]	; (80016ac <__aeabi_dmul+0x390>)
 8001356:	00c5      	lsls	r5, r0, #3
 8001358:	4694      	mov	ip, r2
 800135a:	4463      	add	r3, ip
 800135c:	9300      	str	r3, [sp, #0]
 800135e:	2300      	movs	r3, #0
 8001360:	4699      	mov	r9, r3
 8001362:	469b      	mov	fp, r3
 8001364:	4643      	mov	r3, r8
 8001366:	4642      	mov	r2, r8
 8001368:	031e      	lsls	r6, r3, #12
 800136a:	0fd2      	lsrs	r2, r2, #31
 800136c:	005b      	lsls	r3, r3, #1
 800136e:	4650      	mov	r0, sl
 8001370:	4690      	mov	r8, r2
 8001372:	0b36      	lsrs	r6, r6, #12
 8001374:	0d5b      	lsrs	r3, r3, #21
 8001376:	d100      	bne.n	800137a <__aeabi_dmul+0x5e>
 8001378:	e120      	b.n	80015bc <__aeabi_dmul+0x2a0>
 800137a:	4acb      	ldr	r2, [pc, #812]	; (80016a8 <__aeabi_dmul+0x38c>)
 800137c:	4293      	cmp	r3, r2
 800137e:	d100      	bne.n	8001382 <__aeabi_dmul+0x66>
 8001380:	e162      	b.n	8001648 <__aeabi_dmul+0x32c>
 8001382:	49ca      	ldr	r1, [pc, #808]	; (80016ac <__aeabi_dmul+0x390>)
 8001384:	0f42      	lsrs	r2, r0, #29
 8001386:	468c      	mov	ip, r1
 8001388:	9900      	ldr	r1, [sp, #0]
 800138a:	4463      	add	r3, ip
 800138c:	00f6      	lsls	r6, r6, #3
 800138e:	468c      	mov	ip, r1
 8001390:	4316      	orrs	r6, r2
 8001392:	2280      	movs	r2, #128	; 0x80
 8001394:	449c      	add	ip, r3
 8001396:	0412      	lsls	r2, r2, #16
 8001398:	4663      	mov	r3, ip
 800139a:	4316      	orrs	r6, r2
 800139c:	00c2      	lsls	r2, r0, #3
 800139e:	2000      	movs	r0, #0
 80013a0:	9300      	str	r3, [sp, #0]
 80013a2:	9900      	ldr	r1, [sp, #0]
 80013a4:	4643      	mov	r3, r8
 80013a6:	3101      	adds	r1, #1
 80013a8:	468c      	mov	ip, r1
 80013aa:	4649      	mov	r1, r9
 80013ac:	407b      	eors	r3, r7
 80013ae:	9301      	str	r3, [sp, #4]
 80013b0:	290f      	cmp	r1, #15
 80013b2:	d826      	bhi.n	8001402 <__aeabi_dmul+0xe6>
 80013b4:	4bbe      	ldr	r3, [pc, #760]	; (80016b0 <__aeabi_dmul+0x394>)
 80013b6:	0089      	lsls	r1, r1, #2
 80013b8:	5859      	ldr	r1, [r3, r1]
 80013ba:	468f      	mov	pc, r1
 80013bc:	4643      	mov	r3, r8
 80013be:	9301      	str	r3, [sp, #4]
 80013c0:	0034      	movs	r4, r6
 80013c2:	0015      	movs	r5, r2
 80013c4:	4683      	mov	fp, r0
 80013c6:	465b      	mov	r3, fp
 80013c8:	2b02      	cmp	r3, #2
 80013ca:	d016      	beq.n	80013fa <__aeabi_dmul+0xde>
 80013cc:	2b03      	cmp	r3, #3
 80013ce:	d100      	bne.n	80013d2 <__aeabi_dmul+0xb6>
 80013d0:	e203      	b.n	80017da <__aeabi_dmul+0x4be>
 80013d2:	2b01      	cmp	r3, #1
 80013d4:	d000      	beq.n	80013d8 <__aeabi_dmul+0xbc>
 80013d6:	e0cd      	b.n	8001574 <__aeabi_dmul+0x258>
 80013d8:	2200      	movs	r2, #0
 80013da:	2400      	movs	r4, #0
 80013dc:	2500      	movs	r5, #0
 80013de:	9b01      	ldr	r3, [sp, #4]
 80013e0:	0512      	lsls	r2, r2, #20
 80013e2:	4322      	orrs	r2, r4
 80013e4:	07db      	lsls	r3, r3, #31
 80013e6:	431a      	orrs	r2, r3
 80013e8:	0028      	movs	r0, r5
 80013ea:	0011      	movs	r1, r2
 80013ec:	b007      	add	sp, #28
 80013ee:	bcf0      	pop	{r4, r5, r6, r7}
 80013f0:	46bb      	mov	fp, r7
 80013f2:	46b2      	mov	sl, r6
 80013f4:	46a9      	mov	r9, r5
 80013f6:	46a0      	mov	r8, r4
 80013f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013fa:	2400      	movs	r4, #0
 80013fc:	2500      	movs	r5, #0
 80013fe:	4aaa      	ldr	r2, [pc, #680]	; (80016a8 <__aeabi_dmul+0x38c>)
 8001400:	e7ed      	b.n	80013de <__aeabi_dmul+0xc2>
 8001402:	0c28      	lsrs	r0, r5, #16
 8001404:	042d      	lsls	r5, r5, #16
 8001406:	0c2d      	lsrs	r5, r5, #16
 8001408:	002b      	movs	r3, r5
 800140a:	0c11      	lsrs	r1, r2, #16
 800140c:	0412      	lsls	r2, r2, #16
 800140e:	0c12      	lsrs	r2, r2, #16
 8001410:	4353      	muls	r3, r2
 8001412:	4698      	mov	r8, r3
 8001414:	0013      	movs	r3, r2
 8001416:	002f      	movs	r7, r5
 8001418:	4343      	muls	r3, r0
 800141a:	4699      	mov	r9, r3
 800141c:	434f      	muls	r7, r1
 800141e:	444f      	add	r7, r9
 8001420:	46bb      	mov	fp, r7
 8001422:	4647      	mov	r7, r8
 8001424:	000b      	movs	r3, r1
 8001426:	0c3f      	lsrs	r7, r7, #16
 8001428:	46ba      	mov	sl, r7
 800142a:	4343      	muls	r3, r0
 800142c:	44da      	add	sl, fp
 800142e:	9302      	str	r3, [sp, #8]
 8001430:	45d1      	cmp	r9, sl
 8001432:	d904      	bls.n	800143e <__aeabi_dmul+0x122>
 8001434:	2780      	movs	r7, #128	; 0x80
 8001436:	027f      	lsls	r7, r7, #9
 8001438:	46b9      	mov	r9, r7
 800143a:	444b      	add	r3, r9
 800143c:	9302      	str	r3, [sp, #8]
 800143e:	4653      	mov	r3, sl
 8001440:	0c1b      	lsrs	r3, r3, #16
 8001442:	469b      	mov	fp, r3
 8001444:	4653      	mov	r3, sl
 8001446:	041f      	lsls	r7, r3, #16
 8001448:	4643      	mov	r3, r8
 800144a:	041b      	lsls	r3, r3, #16
 800144c:	0c1b      	lsrs	r3, r3, #16
 800144e:	4698      	mov	r8, r3
 8001450:	003b      	movs	r3, r7
 8001452:	4443      	add	r3, r8
 8001454:	9304      	str	r3, [sp, #16]
 8001456:	0c33      	lsrs	r3, r6, #16
 8001458:	0436      	lsls	r6, r6, #16
 800145a:	0c36      	lsrs	r6, r6, #16
 800145c:	4698      	mov	r8, r3
 800145e:	0033      	movs	r3, r6
 8001460:	4343      	muls	r3, r0
 8001462:	4699      	mov	r9, r3
 8001464:	4643      	mov	r3, r8
 8001466:	4343      	muls	r3, r0
 8001468:	002f      	movs	r7, r5
 800146a:	469a      	mov	sl, r3
 800146c:	4643      	mov	r3, r8
 800146e:	4377      	muls	r7, r6
 8001470:	435d      	muls	r5, r3
 8001472:	0c38      	lsrs	r0, r7, #16
 8001474:	444d      	add	r5, r9
 8001476:	1945      	adds	r5, r0, r5
 8001478:	45a9      	cmp	r9, r5
 800147a:	d903      	bls.n	8001484 <__aeabi_dmul+0x168>
 800147c:	2380      	movs	r3, #128	; 0x80
 800147e:	025b      	lsls	r3, r3, #9
 8001480:	4699      	mov	r9, r3
 8001482:	44ca      	add	sl, r9
 8001484:	043f      	lsls	r7, r7, #16
 8001486:	0c28      	lsrs	r0, r5, #16
 8001488:	0c3f      	lsrs	r7, r7, #16
 800148a:	042d      	lsls	r5, r5, #16
 800148c:	19ed      	adds	r5, r5, r7
 800148e:	0c27      	lsrs	r7, r4, #16
 8001490:	0424      	lsls	r4, r4, #16
 8001492:	0c24      	lsrs	r4, r4, #16
 8001494:	0003      	movs	r3, r0
 8001496:	0020      	movs	r0, r4
 8001498:	4350      	muls	r0, r2
 800149a:	437a      	muls	r2, r7
 800149c:	4691      	mov	r9, r2
 800149e:	003a      	movs	r2, r7
 80014a0:	4453      	add	r3, sl
 80014a2:	9305      	str	r3, [sp, #20]
 80014a4:	0c03      	lsrs	r3, r0, #16
 80014a6:	469a      	mov	sl, r3
 80014a8:	434a      	muls	r2, r1
 80014aa:	4361      	muls	r1, r4
 80014ac:	4449      	add	r1, r9
 80014ae:	4451      	add	r1, sl
 80014b0:	44ab      	add	fp, r5
 80014b2:	4589      	cmp	r9, r1
 80014b4:	d903      	bls.n	80014be <__aeabi_dmul+0x1a2>
 80014b6:	2380      	movs	r3, #128	; 0x80
 80014b8:	025b      	lsls	r3, r3, #9
 80014ba:	4699      	mov	r9, r3
 80014bc:	444a      	add	r2, r9
 80014be:	0400      	lsls	r0, r0, #16
 80014c0:	0c0b      	lsrs	r3, r1, #16
 80014c2:	0c00      	lsrs	r0, r0, #16
 80014c4:	0409      	lsls	r1, r1, #16
 80014c6:	1809      	adds	r1, r1, r0
 80014c8:	0020      	movs	r0, r4
 80014ca:	4699      	mov	r9, r3
 80014cc:	4643      	mov	r3, r8
 80014ce:	4370      	muls	r0, r6
 80014d0:	435c      	muls	r4, r3
 80014d2:	437e      	muls	r6, r7
 80014d4:	435f      	muls	r7, r3
 80014d6:	0c03      	lsrs	r3, r0, #16
 80014d8:	4698      	mov	r8, r3
 80014da:	19a4      	adds	r4, r4, r6
 80014dc:	4444      	add	r4, r8
 80014de:	444a      	add	r2, r9
 80014e0:	9703      	str	r7, [sp, #12]
 80014e2:	42a6      	cmp	r6, r4
 80014e4:	d904      	bls.n	80014f0 <__aeabi_dmul+0x1d4>
 80014e6:	2380      	movs	r3, #128	; 0x80
 80014e8:	025b      	lsls	r3, r3, #9
 80014ea:	4698      	mov	r8, r3
 80014ec:	4447      	add	r7, r8
 80014ee:	9703      	str	r7, [sp, #12]
 80014f0:	0423      	lsls	r3, r4, #16
 80014f2:	9e02      	ldr	r6, [sp, #8]
 80014f4:	469a      	mov	sl, r3
 80014f6:	9b05      	ldr	r3, [sp, #20]
 80014f8:	445e      	add	r6, fp
 80014fa:	4698      	mov	r8, r3
 80014fc:	42ae      	cmp	r6, r5
 80014fe:	41ad      	sbcs	r5, r5
 8001500:	1876      	adds	r6, r6, r1
 8001502:	428e      	cmp	r6, r1
 8001504:	4189      	sbcs	r1, r1
 8001506:	0400      	lsls	r0, r0, #16
 8001508:	0c00      	lsrs	r0, r0, #16
 800150a:	4450      	add	r0, sl
 800150c:	4440      	add	r0, r8
 800150e:	426d      	negs	r5, r5
 8001510:	1947      	adds	r7, r0, r5
 8001512:	46b8      	mov	r8, r7
 8001514:	4693      	mov	fp, r2
 8001516:	4249      	negs	r1, r1
 8001518:	4689      	mov	r9, r1
 800151a:	44c3      	add	fp, r8
 800151c:	44d9      	add	r9, fp
 800151e:	4298      	cmp	r0, r3
 8001520:	4180      	sbcs	r0, r0
 8001522:	45a8      	cmp	r8, r5
 8001524:	41ad      	sbcs	r5, r5
 8001526:	4593      	cmp	fp, r2
 8001528:	4192      	sbcs	r2, r2
 800152a:	4589      	cmp	r9, r1
 800152c:	4189      	sbcs	r1, r1
 800152e:	426d      	negs	r5, r5
 8001530:	4240      	negs	r0, r0
 8001532:	4328      	orrs	r0, r5
 8001534:	0c24      	lsrs	r4, r4, #16
 8001536:	4252      	negs	r2, r2
 8001538:	4249      	negs	r1, r1
 800153a:	430a      	orrs	r2, r1
 800153c:	9b03      	ldr	r3, [sp, #12]
 800153e:	1900      	adds	r0, r0, r4
 8001540:	1880      	adds	r0, r0, r2
 8001542:	18c7      	adds	r7, r0, r3
 8001544:	464b      	mov	r3, r9
 8001546:	0ddc      	lsrs	r4, r3, #23
 8001548:	9b04      	ldr	r3, [sp, #16]
 800154a:	0275      	lsls	r5, r6, #9
 800154c:	431d      	orrs	r5, r3
 800154e:	1e6a      	subs	r2, r5, #1
 8001550:	4195      	sbcs	r5, r2
 8001552:	464b      	mov	r3, r9
 8001554:	0df6      	lsrs	r6, r6, #23
 8001556:	027f      	lsls	r7, r7, #9
 8001558:	4335      	orrs	r5, r6
 800155a:	025a      	lsls	r2, r3, #9
 800155c:	433c      	orrs	r4, r7
 800155e:	4315      	orrs	r5, r2
 8001560:	01fb      	lsls	r3, r7, #7
 8001562:	d400      	bmi.n	8001566 <__aeabi_dmul+0x24a>
 8001564:	e11c      	b.n	80017a0 <__aeabi_dmul+0x484>
 8001566:	2101      	movs	r1, #1
 8001568:	086a      	lsrs	r2, r5, #1
 800156a:	400d      	ands	r5, r1
 800156c:	4315      	orrs	r5, r2
 800156e:	07e2      	lsls	r2, r4, #31
 8001570:	4315      	orrs	r5, r2
 8001572:	0864      	lsrs	r4, r4, #1
 8001574:	494f      	ldr	r1, [pc, #316]	; (80016b4 <__aeabi_dmul+0x398>)
 8001576:	4461      	add	r1, ip
 8001578:	2900      	cmp	r1, #0
 800157a:	dc00      	bgt.n	800157e <__aeabi_dmul+0x262>
 800157c:	e0b0      	b.n	80016e0 <__aeabi_dmul+0x3c4>
 800157e:	076b      	lsls	r3, r5, #29
 8001580:	d009      	beq.n	8001596 <__aeabi_dmul+0x27a>
 8001582:	220f      	movs	r2, #15
 8001584:	402a      	ands	r2, r5
 8001586:	2a04      	cmp	r2, #4
 8001588:	d005      	beq.n	8001596 <__aeabi_dmul+0x27a>
 800158a:	1d2a      	adds	r2, r5, #4
 800158c:	42aa      	cmp	r2, r5
 800158e:	41ad      	sbcs	r5, r5
 8001590:	426d      	negs	r5, r5
 8001592:	1964      	adds	r4, r4, r5
 8001594:	0015      	movs	r5, r2
 8001596:	01e3      	lsls	r3, r4, #7
 8001598:	d504      	bpl.n	80015a4 <__aeabi_dmul+0x288>
 800159a:	2180      	movs	r1, #128	; 0x80
 800159c:	4a46      	ldr	r2, [pc, #280]	; (80016b8 <__aeabi_dmul+0x39c>)
 800159e:	00c9      	lsls	r1, r1, #3
 80015a0:	4014      	ands	r4, r2
 80015a2:	4461      	add	r1, ip
 80015a4:	4a45      	ldr	r2, [pc, #276]	; (80016bc <__aeabi_dmul+0x3a0>)
 80015a6:	4291      	cmp	r1, r2
 80015a8:	dd00      	ble.n	80015ac <__aeabi_dmul+0x290>
 80015aa:	e726      	b.n	80013fa <__aeabi_dmul+0xde>
 80015ac:	0762      	lsls	r2, r4, #29
 80015ae:	08ed      	lsrs	r5, r5, #3
 80015b0:	0264      	lsls	r4, r4, #9
 80015b2:	0549      	lsls	r1, r1, #21
 80015b4:	4315      	orrs	r5, r2
 80015b6:	0b24      	lsrs	r4, r4, #12
 80015b8:	0d4a      	lsrs	r2, r1, #21
 80015ba:	e710      	b.n	80013de <__aeabi_dmul+0xc2>
 80015bc:	4652      	mov	r2, sl
 80015be:	4332      	orrs	r2, r6
 80015c0:	d100      	bne.n	80015c4 <__aeabi_dmul+0x2a8>
 80015c2:	e07f      	b.n	80016c4 <__aeabi_dmul+0x3a8>
 80015c4:	2e00      	cmp	r6, #0
 80015c6:	d100      	bne.n	80015ca <__aeabi_dmul+0x2ae>
 80015c8:	e0dc      	b.n	8001784 <__aeabi_dmul+0x468>
 80015ca:	0030      	movs	r0, r6
 80015cc:	f000 fd4e 	bl	800206c <__clzsi2>
 80015d0:	0002      	movs	r2, r0
 80015d2:	3a0b      	subs	r2, #11
 80015d4:	231d      	movs	r3, #29
 80015d6:	0001      	movs	r1, r0
 80015d8:	1a9b      	subs	r3, r3, r2
 80015da:	4652      	mov	r2, sl
 80015dc:	3908      	subs	r1, #8
 80015de:	40da      	lsrs	r2, r3
 80015e0:	408e      	lsls	r6, r1
 80015e2:	4316      	orrs	r6, r2
 80015e4:	4652      	mov	r2, sl
 80015e6:	408a      	lsls	r2, r1
 80015e8:	9b00      	ldr	r3, [sp, #0]
 80015ea:	4935      	ldr	r1, [pc, #212]	; (80016c0 <__aeabi_dmul+0x3a4>)
 80015ec:	1a18      	subs	r0, r3, r0
 80015ee:	0003      	movs	r3, r0
 80015f0:	468c      	mov	ip, r1
 80015f2:	4463      	add	r3, ip
 80015f4:	2000      	movs	r0, #0
 80015f6:	9300      	str	r3, [sp, #0]
 80015f8:	e6d3      	b.n	80013a2 <__aeabi_dmul+0x86>
 80015fa:	0025      	movs	r5, r4
 80015fc:	4305      	orrs	r5, r0
 80015fe:	d04a      	beq.n	8001696 <__aeabi_dmul+0x37a>
 8001600:	2c00      	cmp	r4, #0
 8001602:	d100      	bne.n	8001606 <__aeabi_dmul+0x2ea>
 8001604:	e0b0      	b.n	8001768 <__aeabi_dmul+0x44c>
 8001606:	0020      	movs	r0, r4
 8001608:	f000 fd30 	bl	800206c <__clzsi2>
 800160c:	0001      	movs	r1, r0
 800160e:	0002      	movs	r2, r0
 8001610:	390b      	subs	r1, #11
 8001612:	231d      	movs	r3, #29
 8001614:	0010      	movs	r0, r2
 8001616:	1a5b      	subs	r3, r3, r1
 8001618:	0031      	movs	r1, r6
 800161a:	0035      	movs	r5, r6
 800161c:	3808      	subs	r0, #8
 800161e:	4084      	lsls	r4, r0
 8001620:	40d9      	lsrs	r1, r3
 8001622:	4085      	lsls	r5, r0
 8001624:	430c      	orrs	r4, r1
 8001626:	4826      	ldr	r0, [pc, #152]	; (80016c0 <__aeabi_dmul+0x3a4>)
 8001628:	1a83      	subs	r3, r0, r2
 800162a:	9300      	str	r3, [sp, #0]
 800162c:	2300      	movs	r3, #0
 800162e:	4699      	mov	r9, r3
 8001630:	469b      	mov	fp, r3
 8001632:	e697      	b.n	8001364 <__aeabi_dmul+0x48>
 8001634:	0005      	movs	r5, r0
 8001636:	4325      	orrs	r5, r4
 8001638:	d126      	bne.n	8001688 <__aeabi_dmul+0x36c>
 800163a:	2208      	movs	r2, #8
 800163c:	9300      	str	r3, [sp, #0]
 800163e:	2302      	movs	r3, #2
 8001640:	2400      	movs	r4, #0
 8001642:	4691      	mov	r9, r2
 8001644:	469b      	mov	fp, r3
 8001646:	e68d      	b.n	8001364 <__aeabi_dmul+0x48>
 8001648:	4652      	mov	r2, sl
 800164a:	9b00      	ldr	r3, [sp, #0]
 800164c:	4332      	orrs	r2, r6
 800164e:	d110      	bne.n	8001672 <__aeabi_dmul+0x356>
 8001650:	4915      	ldr	r1, [pc, #84]	; (80016a8 <__aeabi_dmul+0x38c>)
 8001652:	2600      	movs	r6, #0
 8001654:	468c      	mov	ip, r1
 8001656:	4463      	add	r3, ip
 8001658:	4649      	mov	r1, r9
 800165a:	9300      	str	r3, [sp, #0]
 800165c:	2302      	movs	r3, #2
 800165e:	4319      	orrs	r1, r3
 8001660:	4689      	mov	r9, r1
 8001662:	2002      	movs	r0, #2
 8001664:	e69d      	b.n	80013a2 <__aeabi_dmul+0x86>
 8001666:	465b      	mov	r3, fp
 8001668:	9701      	str	r7, [sp, #4]
 800166a:	2b02      	cmp	r3, #2
 800166c:	d000      	beq.n	8001670 <__aeabi_dmul+0x354>
 800166e:	e6ad      	b.n	80013cc <__aeabi_dmul+0xb0>
 8001670:	e6c3      	b.n	80013fa <__aeabi_dmul+0xde>
 8001672:	4a0d      	ldr	r2, [pc, #52]	; (80016a8 <__aeabi_dmul+0x38c>)
 8001674:	2003      	movs	r0, #3
 8001676:	4694      	mov	ip, r2
 8001678:	4463      	add	r3, ip
 800167a:	464a      	mov	r2, r9
 800167c:	9300      	str	r3, [sp, #0]
 800167e:	2303      	movs	r3, #3
 8001680:	431a      	orrs	r2, r3
 8001682:	4691      	mov	r9, r2
 8001684:	4652      	mov	r2, sl
 8001686:	e68c      	b.n	80013a2 <__aeabi_dmul+0x86>
 8001688:	220c      	movs	r2, #12
 800168a:	9300      	str	r3, [sp, #0]
 800168c:	2303      	movs	r3, #3
 800168e:	0005      	movs	r5, r0
 8001690:	4691      	mov	r9, r2
 8001692:	469b      	mov	fp, r3
 8001694:	e666      	b.n	8001364 <__aeabi_dmul+0x48>
 8001696:	2304      	movs	r3, #4
 8001698:	4699      	mov	r9, r3
 800169a:	2300      	movs	r3, #0
 800169c:	9300      	str	r3, [sp, #0]
 800169e:	3301      	adds	r3, #1
 80016a0:	2400      	movs	r4, #0
 80016a2:	469b      	mov	fp, r3
 80016a4:	e65e      	b.n	8001364 <__aeabi_dmul+0x48>
 80016a6:	46c0      	nop			; (mov r8, r8)
 80016a8:	000007ff 	.word	0x000007ff
 80016ac:	fffffc01 	.word	0xfffffc01
 80016b0:	0800dc08 	.word	0x0800dc08
 80016b4:	000003ff 	.word	0x000003ff
 80016b8:	feffffff 	.word	0xfeffffff
 80016bc:	000007fe 	.word	0x000007fe
 80016c0:	fffffc0d 	.word	0xfffffc0d
 80016c4:	4649      	mov	r1, r9
 80016c6:	2301      	movs	r3, #1
 80016c8:	4319      	orrs	r1, r3
 80016ca:	4689      	mov	r9, r1
 80016cc:	2600      	movs	r6, #0
 80016ce:	2001      	movs	r0, #1
 80016d0:	e667      	b.n	80013a2 <__aeabi_dmul+0x86>
 80016d2:	2300      	movs	r3, #0
 80016d4:	2480      	movs	r4, #128	; 0x80
 80016d6:	2500      	movs	r5, #0
 80016d8:	4a43      	ldr	r2, [pc, #268]	; (80017e8 <__aeabi_dmul+0x4cc>)
 80016da:	9301      	str	r3, [sp, #4]
 80016dc:	0324      	lsls	r4, r4, #12
 80016de:	e67e      	b.n	80013de <__aeabi_dmul+0xc2>
 80016e0:	2001      	movs	r0, #1
 80016e2:	1a40      	subs	r0, r0, r1
 80016e4:	2838      	cmp	r0, #56	; 0x38
 80016e6:	dd00      	ble.n	80016ea <__aeabi_dmul+0x3ce>
 80016e8:	e676      	b.n	80013d8 <__aeabi_dmul+0xbc>
 80016ea:	281f      	cmp	r0, #31
 80016ec:	dd5b      	ble.n	80017a6 <__aeabi_dmul+0x48a>
 80016ee:	221f      	movs	r2, #31
 80016f0:	0023      	movs	r3, r4
 80016f2:	4252      	negs	r2, r2
 80016f4:	1a51      	subs	r1, r2, r1
 80016f6:	40cb      	lsrs	r3, r1
 80016f8:	0019      	movs	r1, r3
 80016fa:	2820      	cmp	r0, #32
 80016fc:	d003      	beq.n	8001706 <__aeabi_dmul+0x3ea>
 80016fe:	4a3b      	ldr	r2, [pc, #236]	; (80017ec <__aeabi_dmul+0x4d0>)
 8001700:	4462      	add	r2, ip
 8001702:	4094      	lsls	r4, r2
 8001704:	4325      	orrs	r5, r4
 8001706:	1e6a      	subs	r2, r5, #1
 8001708:	4195      	sbcs	r5, r2
 800170a:	002a      	movs	r2, r5
 800170c:	430a      	orrs	r2, r1
 800170e:	2107      	movs	r1, #7
 8001710:	000d      	movs	r5, r1
 8001712:	2400      	movs	r4, #0
 8001714:	4015      	ands	r5, r2
 8001716:	4211      	tst	r1, r2
 8001718:	d05b      	beq.n	80017d2 <__aeabi_dmul+0x4b6>
 800171a:	210f      	movs	r1, #15
 800171c:	2400      	movs	r4, #0
 800171e:	4011      	ands	r1, r2
 8001720:	2904      	cmp	r1, #4
 8001722:	d053      	beq.n	80017cc <__aeabi_dmul+0x4b0>
 8001724:	1d11      	adds	r1, r2, #4
 8001726:	4291      	cmp	r1, r2
 8001728:	4192      	sbcs	r2, r2
 800172a:	4252      	negs	r2, r2
 800172c:	18a4      	adds	r4, r4, r2
 800172e:	000a      	movs	r2, r1
 8001730:	0223      	lsls	r3, r4, #8
 8001732:	d54b      	bpl.n	80017cc <__aeabi_dmul+0x4b0>
 8001734:	2201      	movs	r2, #1
 8001736:	2400      	movs	r4, #0
 8001738:	2500      	movs	r5, #0
 800173a:	e650      	b.n	80013de <__aeabi_dmul+0xc2>
 800173c:	2380      	movs	r3, #128	; 0x80
 800173e:	031b      	lsls	r3, r3, #12
 8001740:	421c      	tst	r4, r3
 8001742:	d009      	beq.n	8001758 <__aeabi_dmul+0x43c>
 8001744:	421e      	tst	r6, r3
 8001746:	d107      	bne.n	8001758 <__aeabi_dmul+0x43c>
 8001748:	4333      	orrs	r3, r6
 800174a:	031c      	lsls	r4, r3, #12
 800174c:	4643      	mov	r3, r8
 800174e:	0015      	movs	r5, r2
 8001750:	0b24      	lsrs	r4, r4, #12
 8001752:	4a25      	ldr	r2, [pc, #148]	; (80017e8 <__aeabi_dmul+0x4cc>)
 8001754:	9301      	str	r3, [sp, #4]
 8001756:	e642      	b.n	80013de <__aeabi_dmul+0xc2>
 8001758:	2280      	movs	r2, #128	; 0x80
 800175a:	0312      	lsls	r2, r2, #12
 800175c:	4314      	orrs	r4, r2
 800175e:	0324      	lsls	r4, r4, #12
 8001760:	4a21      	ldr	r2, [pc, #132]	; (80017e8 <__aeabi_dmul+0x4cc>)
 8001762:	0b24      	lsrs	r4, r4, #12
 8001764:	9701      	str	r7, [sp, #4]
 8001766:	e63a      	b.n	80013de <__aeabi_dmul+0xc2>
 8001768:	f000 fc80 	bl	800206c <__clzsi2>
 800176c:	0001      	movs	r1, r0
 800176e:	0002      	movs	r2, r0
 8001770:	3115      	adds	r1, #21
 8001772:	3220      	adds	r2, #32
 8001774:	291c      	cmp	r1, #28
 8001776:	dc00      	bgt.n	800177a <__aeabi_dmul+0x45e>
 8001778:	e74b      	b.n	8001612 <__aeabi_dmul+0x2f6>
 800177a:	0034      	movs	r4, r6
 800177c:	3808      	subs	r0, #8
 800177e:	2500      	movs	r5, #0
 8001780:	4084      	lsls	r4, r0
 8001782:	e750      	b.n	8001626 <__aeabi_dmul+0x30a>
 8001784:	f000 fc72 	bl	800206c <__clzsi2>
 8001788:	0003      	movs	r3, r0
 800178a:	001a      	movs	r2, r3
 800178c:	3215      	adds	r2, #21
 800178e:	3020      	adds	r0, #32
 8001790:	2a1c      	cmp	r2, #28
 8001792:	dc00      	bgt.n	8001796 <__aeabi_dmul+0x47a>
 8001794:	e71e      	b.n	80015d4 <__aeabi_dmul+0x2b8>
 8001796:	4656      	mov	r6, sl
 8001798:	3b08      	subs	r3, #8
 800179a:	2200      	movs	r2, #0
 800179c:	409e      	lsls	r6, r3
 800179e:	e723      	b.n	80015e8 <__aeabi_dmul+0x2cc>
 80017a0:	9b00      	ldr	r3, [sp, #0]
 80017a2:	469c      	mov	ip, r3
 80017a4:	e6e6      	b.n	8001574 <__aeabi_dmul+0x258>
 80017a6:	4912      	ldr	r1, [pc, #72]	; (80017f0 <__aeabi_dmul+0x4d4>)
 80017a8:	0022      	movs	r2, r4
 80017aa:	4461      	add	r1, ip
 80017ac:	002e      	movs	r6, r5
 80017ae:	408d      	lsls	r5, r1
 80017b0:	408a      	lsls	r2, r1
 80017b2:	40c6      	lsrs	r6, r0
 80017b4:	1e69      	subs	r1, r5, #1
 80017b6:	418d      	sbcs	r5, r1
 80017b8:	4332      	orrs	r2, r6
 80017ba:	432a      	orrs	r2, r5
 80017bc:	40c4      	lsrs	r4, r0
 80017be:	0753      	lsls	r3, r2, #29
 80017c0:	d0b6      	beq.n	8001730 <__aeabi_dmul+0x414>
 80017c2:	210f      	movs	r1, #15
 80017c4:	4011      	ands	r1, r2
 80017c6:	2904      	cmp	r1, #4
 80017c8:	d1ac      	bne.n	8001724 <__aeabi_dmul+0x408>
 80017ca:	e7b1      	b.n	8001730 <__aeabi_dmul+0x414>
 80017cc:	0765      	lsls	r5, r4, #29
 80017ce:	0264      	lsls	r4, r4, #9
 80017d0:	0b24      	lsrs	r4, r4, #12
 80017d2:	08d2      	lsrs	r2, r2, #3
 80017d4:	4315      	orrs	r5, r2
 80017d6:	2200      	movs	r2, #0
 80017d8:	e601      	b.n	80013de <__aeabi_dmul+0xc2>
 80017da:	2280      	movs	r2, #128	; 0x80
 80017dc:	0312      	lsls	r2, r2, #12
 80017de:	4314      	orrs	r4, r2
 80017e0:	0324      	lsls	r4, r4, #12
 80017e2:	4a01      	ldr	r2, [pc, #4]	; (80017e8 <__aeabi_dmul+0x4cc>)
 80017e4:	0b24      	lsrs	r4, r4, #12
 80017e6:	e5fa      	b.n	80013de <__aeabi_dmul+0xc2>
 80017e8:	000007ff 	.word	0x000007ff
 80017ec:	0000043e 	.word	0x0000043e
 80017f0:	0000041e 	.word	0x0000041e

080017f4 <__aeabi_dsub>:
 80017f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017f6:	4657      	mov	r7, sl
 80017f8:	464e      	mov	r6, r9
 80017fa:	4645      	mov	r5, r8
 80017fc:	46de      	mov	lr, fp
 80017fe:	b5e0      	push	{r5, r6, r7, lr}
 8001800:	001e      	movs	r6, r3
 8001802:	0017      	movs	r7, r2
 8001804:	004a      	lsls	r2, r1, #1
 8001806:	030b      	lsls	r3, r1, #12
 8001808:	0d52      	lsrs	r2, r2, #21
 800180a:	0a5b      	lsrs	r3, r3, #9
 800180c:	4690      	mov	r8, r2
 800180e:	0f42      	lsrs	r2, r0, #29
 8001810:	431a      	orrs	r2, r3
 8001812:	0fcd      	lsrs	r5, r1, #31
 8001814:	4ccd      	ldr	r4, [pc, #820]	; (8001b4c <__aeabi_dsub+0x358>)
 8001816:	0331      	lsls	r1, r6, #12
 8001818:	00c3      	lsls	r3, r0, #3
 800181a:	4694      	mov	ip, r2
 800181c:	0070      	lsls	r0, r6, #1
 800181e:	0f7a      	lsrs	r2, r7, #29
 8001820:	0a49      	lsrs	r1, r1, #9
 8001822:	00ff      	lsls	r7, r7, #3
 8001824:	469a      	mov	sl, r3
 8001826:	46b9      	mov	r9, r7
 8001828:	0d40      	lsrs	r0, r0, #21
 800182a:	0ff6      	lsrs	r6, r6, #31
 800182c:	4311      	orrs	r1, r2
 800182e:	42a0      	cmp	r0, r4
 8001830:	d100      	bne.n	8001834 <__aeabi_dsub+0x40>
 8001832:	e0b1      	b.n	8001998 <__aeabi_dsub+0x1a4>
 8001834:	2201      	movs	r2, #1
 8001836:	4056      	eors	r6, r2
 8001838:	46b3      	mov	fp, r6
 800183a:	42b5      	cmp	r5, r6
 800183c:	d100      	bne.n	8001840 <__aeabi_dsub+0x4c>
 800183e:	e088      	b.n	8001952 <__aeabi_dsub+0x15e>
 8001840:	4642      	mov	r2, r8
 8001842:	1a12      	subs	r2, r2, r0
 8001844:	2a00      	cmp	r2, #0
 8001846:	dc00      	bgt.n	800184a <__aeabi_dsub+0x56>
 8001848:	e0ae      	b.n	80019a8 <__aeabi_dsub+0x1b4>
 800184a:	2800      	cmp	r0, #0
 800184c:	d100      	bne.n	8001850 <__aeabi_dsub+0x5c>
 800184e:	e0c1      	b.n	80019d4 <__aeabi_dsub+0x1e0>
 8001850:	48be      	ldr	r0, [pc, #760]	; (8001b4c <__aeabi_dsub+0x358>)
 8001852:	4580      	cmp	r8, r0
 8001854:	d100      	bne.n	8001858 <__aeabi_dsub+0x64>
 8001856:	e151      	b.n	8001afc <__aeabi_dsub+0x308>
 8001858:	2080      	movs	r0, #128	; 0x80
 800185a:	0400      	lsls	r0, r0, #16
 800185c:	4301      	orrs	r1, r0
 800185e:	2a38      	cmp	r2, #56	; 0x38
 8001860:	dd00      	ble.n	8001864 <__aeabi_dsub+0x70>
 8001862:	e17b      	b.n	8001b5c <__aeabi_dsub+0x368>
 8001864:	2a1f      	cmp	r2, #31
 8001866:	dd00      	ble.n	800186a <__aeabi_dsub+0x76>
 8001868:	e1ee      	b.n	8001c48 <__aeabi_dsub+0x454>
 800186a:	2020      	movs	r0, #32
 800186c:	003e      	movs	r6, r7
 800186e:	1a80      	subs	r0, r0, r2
 8001870:	000c      	movs	r4, r1
 8001872:	40d6      	lsrs	r6, r2
 8001874:	40d1      	lsrs	r1, r2
 8001876:	4087      	lsls	r7, r0
 8001878:	4662      	mov	r2, ip
 800187a:	4084      	lsls	r4, r0
 800187c:	1a52      	subs	r2, r2, r1
 800187e:	1e78      	subs	r0, r7, #1
 8001880:	4187      	sbcs	r7, r0
 8001882:	4694      	mov	ip, r2
 8001884:	4334      	orrs	r4, r6
 8001886:	4327      	orrs	r7, r4
 8001888:	1bdc      	subs	r4, r3, r7
 800188a:	42a3      	cmp	r3, r4
 800188c:	419b      	sbcs	r3, r3
 800188e:	4662      	mov	r2, ip
 8001890:	425b      	negs	r3, r3
 8001892:	1ad3      	subs	r3, r2, r3
 8001894:	4699      	mov	r9, r3
 8001896:	464b      	mov	r3, r9
 8001898:	021b      	lsls	r3, r3, #8
 800189a:	d400      	bmi.n	800189e <__aeabi_dsub+0xaa>
 800189c:	e118      	b.n	8001ad0 <__aeabi_dsub+0x2dc>
 800189e:	464b      	mov	r3, r9
 80018a0:	0258      	lsls	r0, r3, #9
 80018a2:	0a43      	lsrs	r3, r0, #9
 80018a4:	4699      	mov	r9, r3
 80018a6:	464b      	mov	r3, r9
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d100      	bne.n	80018ae <__aeabi_dsub+0xba>
 80018ac:	e137      	b.n	8001b1e <__aeabi_dsub+0x32a>
 80018ae:	4648      	mov	r0, r9
 80018b0:	f000 fbdc 	bl	800206c <__clzsi2>
 80018b4:	0001      	movs	r1, r0
 80018b6:	3908      	subs	r1, #8
 80018b8:	2320      	movs	r3, #32
 80018ba:	0022      	movs	r2, r4
 80018bc:	4648      	mov	r0, r9
 80018be:	1a5b      	subs	r3, r3, r1
 80018c0:	40da      	lsrs	r2, r3
 80018c2:	4088      	lsls	r0, r1
 80018c4:	408c      	lsls	r4, r1
 80018c6:	4643      	mov	r3, r8
 80018c8:	4310      	orrs	r0, r2
 80018ca:	4588      	cmp	r8, r1
 80018cc:	dd00      	ble.n	80018d0 <__aeabi_dsub+0xdc>
 80018ce:	e136      	b.n	8001b3e <__aeabi_dsub+0x34a>
 80018d0:	1ac9      	subs	r1, r1, r3
 80018d2:	1c4b      	adds	r3, r1, #1
 80018d4:	2b1f      	cmp	r3, #31
 80018d6:	dd00      	ble.n	80018da <__aeabi_dsub+0xe6>
 80018d8:	e0ea      	b.n	8001ab0 <__aeabi_dsub+0x2bc>
 80018da:	2220      	movs	r2, #32
 80018dc:	0026      	movs	r6, r4
 80018de:	1ad2      	subs	r2, r2, r3
 80018e0:	0001      	movs	r1, r0
 80018e2:	4094      	lsls	r4, r2
 80018e4:	40de      	lsrs	r6, r3
 80018e6:	40d8      	lsrs	r0, r3
 80018e8:	2300      	movs	r3, #0
 80018ea:	4091      	lsls	r1, r2
 80018ec:	1e62      	subs	r2, r4, #1
 80018ee:	4194      	sbcs	r4, r2
 80018f0:	4681      	mov	r9, r0
 80018f2:	4698      	mov	r8, r3
 80018f4:	4331      	orrs	r1, r6
 80018f6:	430c      	orrs	r4, r1
 80018f8:	0763      	lsls	r3, r4, #29
 80018fa:	d009      	beq.n	8001910 <__aeabi_dsub+0x11c>
 80018fc:	230f      	movs	r3, #15
 80018fe:	4023      	ands	r3, r4
 8001900:	2b04      	cmp	r3, #4
 8001902:	d005      	beq.n	8001910 <__aeabi_dsub+0x11c>
 8001904:	1d23      	adds	r3, r4, #4
 8001906:	42a3      	cmp	r3, r4
 8001908:	41a4      	sbcs	r4, r4
 800190a:	4264      	negs	r4, r4
 800190c:	44a1      	add	r9, r4
 800190e:	001c      	movs	r4, r3
 8001910:	464b      	mov	r3, r9
 8001912:	021b      	lsls	r3, r3, #8
 8001914:	d400      	bmi.n	8001918 <__aeabi_dsub+0x124>
 8001916:	e0de      	b.n	8001ad6 <__aeabi_dsub+0x2e2>
 8001918:	4641      	mov	r1, r8
 800191a:	4b8c      	ldr	r3, [pc, #560]	; (8001b4c <__aeabi_dsub+0x358>)
 800191c:	3101      	adds	r1, #1
 800191e:	4299      	cmp	r1, r3
 8001920:	d100      	bne.n	8001924 <__aeabi_dsub+0x130>
 8001922:	e0e7      	b.n	8001af4 <__aeabi_dsub+0x300>
 8001924:	464b      	mov	r3, r9
 8001926:	488a      	ldr	r0, [pc, #552]	; (8001b50 <__aeabi_dsub+0x35c>)
 8001928:	08e4      	lsrs	r4, r4, #3
 800192a:	4003      	ands	r3, r0
 800192c:	0018      	movs	r0, r3
 800192e:	0549      	lsls	r1, r1, #21
 8001930:	075b      	lsls	r3, r3, #29
 8001932:	0240      	lsls	r0, r0, #9
 8001934:	4323      	orrs	r3, r4
 8001936:	0d4a      	lsrs	r2, r1, #21
 8001938:	0b04      	lsrs	r4, r0, #12
 800193a:	0512      	lsls	r2, r2, #20
 800193c:	07ed      	lsls	r5, r5, #31
 800193e:	4322      	orrs	r2, r4
 8001940:	432a      	orrs	r2, r5
 8001942:	0018      	movs	r0, r3
 8001944:	0011      	movs	r1, r2
 8001946:	bcf0      	pop	{r4, r5, r6, r7}
 8001948:	46bb      	mov	fp, r7
 800194a:	46b2      	mov	sl, r6
 800194c:	46a9      	mov	r9, r5
 800194e:	46a0      	mov	r8, r4
 8001950:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001952:	4642      	mov	r2, r8
 8001954:	1a12      	subs	r2, r2, r0
 8001956:	2a00      	cmp	r2, #0
 8001958:	dd52      	ble.n	8001a00 <__aeabi_dsub+0x20c>
 800195a:	2800      	cmp	r0, #0
 800195c:	d100      	bne.n	8001960 <__aeabi_dsub+0x16c>
 800195e:	e09c      	b.n	8001a9a <__aeabi_dsub+0x2a6>
 8001960:	45a0      	cmp	r8, r4
 8001962:	d100      	bne.n	8001966 <__aeabi_dsub+0x172>
 8001964:	e0ca      	b.n	8001afc <__aeabi_dsub+0x308>
 8001966:	2080      	movs	r0, #128	; 0x80
 8001968:	0400      	lsls	r0, r0, #16
 800196a:	4301      	orrs	r1, r0
 800196c:	2a38      	cmp	r2, #56	; 0x38
 800196e:	dd00      	ble.n	8001972 <__aeabi_dsub+0x17e>
 8001970:	e149      	b.n	8001c06 <__aeabi_dsub+0x412>
 8001972:	2a1f      	cmp	r2, #31
 8001974:	dc00      	bgt.n	8001978 <__aeabi_dsub+0x184>
 8001976:	e197      	b.n	8001ca8 <__aeabi_dsub+0x4b4>
 8001978:	0010      	movs	r0, r2
 800197a:	000e      	movs	r6, r1
 800197c:	3820      	subs	r0, #32
 800197e:	40c6      	lsrs	r6, r0
 8001980:	2a20      	cmp	r2, #32
 8001982:	d004      	beq.n	800198e <__aeabi_dsub+0x19a>
 8001984:	2040      	movs	r0, #64	; 0x40
 8001986:	1a82      	subs	r2, r0, r2
 8001988:	4091      	lsls	r1, r2
 800198a:	430f      	orrs	r7, r1
 800198c:	46b9      	mov	r9, r7
 800198e:	464c      	mov	r4, r9
 8001990:	1e62      	subs	r2, r4, #1
 8001992:	4194      	sbcs	r4, r2
 8001994:	4334      	orrs	r4, r6
 8001996:	e13a      	b.n	8001c0e <__aeabi_dsub+0x41a>
 8001998:	000a      	movs	r2, r1
 800199a:	433a      	orrs	r2, r7
 800199c:	d028      	beq.n	80019f0 <__aeabi_dsub+0x1fc>
 800199e:	46b3      	mov	fp, r6
 80019a0:	42b5      	cmp	r5, r6
 80019a2:	d02b      	beq.n	80019fc <__aeabi_dsub+0x208>
 80019a4:	4a6b      	ldr	r2, [pc, #428]	; (8001b54 <__aeabi_dsub+0x360>)
 80019a6:	4442      	add	r2, r8
 80019a8:	2a00      	cmp	r2, #0
 80019aa:	d05d      	beq.n	8001a68 <__aeabi_dsub+0x274>
 80019ac:	4642      	mov	r2, r8
 80019ae:	4644      	mov	r4, r8
 80019b0:	1a82      	subs	r2, r0, r2
 80019b2:	2c00      	cmp	r4, #0
 80019b4:	d000      	beq.n	80019b8 <__aeabi_dsub+0x1c4>
 80019b6:	e0f5      	b.n	8001ba4 <__aeabi_dsub+0x3b0>
 80019b8:	4665      	mov	r5, ip
 80019ba:	431d      	orrs	r5, r3
 80019bc:	d100      	bne.n	80019c0 <__aeabi_dsub+0x1cc>
 80019be:	e19c      	b.n	8001cfa <__aeabi_dsub+0x506>
 80019c0:	1e55      	subs	r5, r2, #1
 80019c2:	2a01      	cmp	r2, #1
 80019c4:	d100      	bne.n	80019c8 <__aeabi_dsub+0x1d4>
 80019c6:	e1fb      	b.n	8001dc0 <__aeabi_dsub+0x5cc>
 80019c8:	4c60      	ldr	r4, [pc, #384]	; (8001b4c <__aeabi_dsub+0x358>)
 80019ca:	42a2      	cmp	r2, r4
 80019cc:	d100      	bne.n	80019d0 <__aeabi_dsub+0x1dc>
 80019ce:	e1bd      	b.n	8001d4c <__aeabi_dsub+0x558>
 80019d0:	002a      	movs	r2, r5
 80019d2:	e0f0      	b.n	8001bb6 <__aeabi_dsub+0x3c2>
 80019d4:	0008      	movs	r0, r1
 80019d6:	4338      	orrs	r0, r7
 80019d8:	d100      	bne.n	80019dc <__aeabi_dsub+0x1e8>
 80019da:	e0c3      	b.n	8001b64 <__aeabi_dsub+0x370>
 80019dc:	1e50      	subs	r0, r2, #1
 80019de:	2a01      	cmp	r2, #1
 80019e0:	d100      	bne.n	80019e4 <__aeabi_dsub+0x1f0>
 80019e2:	e1a8      	b.n	8001d36 <__aeabi_dsub+0x542>
 80019e4:	4c59      	ldr	r4, [pc, #356]	; (8001b4c <__aeabi_dsub+0x358>)
 80019e6:	42a2      	cmp	r2, r4
 80019e8:	d100      	bne.n	80019ec <__aeabi_dsub+0x1f8>
 80019ea:	e087      	b.n	8001afc <__aeabi_dsub+0x308>
 80019ec:	0002      	movs	r2, r0
 80019ee:	e736      	b.n	800185e <__aeabi_dsub+0x6a>
 80019f0:	2201      	movs	r2, #1
 80019f2:	4056      	eors	r6, r2
 80019f4:	46b3      	mov	fp, r6
 80019f6:	42b5      	cmp	r5, r6
 80019f8:	d000      	beq.n	80019fc <__aeabi_dsub+0x208>
 80019fa:	e721      	b.n	8001840 <__aeabi_dsub+0x4c>
 80019fc:	4a55      	ldr	r2, [pc, #340]	; (8001b54 <__aeabi_dsub+0x360>)
 80019fe:	4442      	add	r2, r8
 8001a00:	2a00      	cmp	r2, #0
 8001a02:	d100      	bne.n	8001a06 <__aeabi_dsub+0x212>
 8001a04:	e0b5      	b.n	8001b72 <__aeabi_dsub+0x37e>
 8001a06:	4642      	mov	r2, r8
 8001a08:	4644      	mov	r4, r8
 8001a0a:	1a82      	subs	r2, r0, r2
 8001a0c:	2c00      	cmp	r4, #0
 8001a0e:	d100      	bne.n	8001a12 <__aeabi_dsub+0x21e>
 8001a10:	e138      	b.n	8001c84 <__aeabi_dsub+0x490>
 8001a12:	4e4e      	ldr	r6, [pc, #312]	; (8001b4c <__aeabi_dsub+0x358>)
 8001a14:	42b0      	cmp	r0, r6
 8001a16:	d100      	bne.n	8001a1a <__aeabi_dsub+0x226>
 8001a18:	e1de      	b.n	8001dd8 <__aeabi_dsub+0x5e4>
 8001a1a:	2680      	movs	r6, #128	; 0x80
 8001a1c:	4664      	mov	r4, ip
 8001a1e:	0436      	lsls	r6, r6, #16
 8001a20:	4334      	orrs	r4, r6
 8001a22:	46a4      	mov	ip, r4
 8001a24:	2a38      	cmp	r2, #56	; 0x38
 8001a26:	dd00      	ble.n	8001a2a <__aeabi_dsub+0x236>
 8001a28:	e196      	b.n	8001d58 <__aeabi_dsub+0x564>
 8001a2a:	2a1f      	cmp	r2, #31
 8001a2c:	dd00      	ble.n	8001a30 <__aeabi_dsub+0x23c>
 8001a2e:	e224      	b.n	8001e7a <__aeabi_dsub+0x686>
 8001a30:	2620      	movs	r6, #32
 8001a32:	1ab4      	subs	r4, r6, r2
 8001a34:	46a2      	mov	sl, r4
 8001a36:	4664      	mov	r4, ip
 8001a38:	4656      	mov	r6, sl
 8001a3a:	40b4      	lsls	r4, r6
 8001a3c:	46a1      	mov	r9, r4
 8001a3e:	001c      	movs	r4, r3
 8001a40:	464e      	mov	r6, r9
 8001a42:	40d4      	lsrs	r4, r2
 8001a44:	4326      	orrs	r6, r4
 8001a46:	0034      	movs	r4, r6
 8001a48:	4656      	mov	r6, sl
 8001a4a:	40b3      	lsls	r3, r6
 8001a4c:	1e5e      	subs	r6, r3, #1
 8001a4e:	41b3      	sbcs	r3, r6
 8001a50:	431c      	orrs	r4, r3
 8001a52:	4663      	mov	r3, ip
 8001a54:	40d3      	lsrs	r3, r2
 8001a56:	18c9      	adds	r1, r1, r3
 8001a58:	19e4      	adds	r4, r4, r7
 8001a5a:	42bc      	cmp	r4, r7
 8001a5c:	41bf      	sbcs	r7, r7
 8001a5e:	427f      	negs	r7, r7
 8001a60:	46b9      	mov	r9, r7
 8001a62:	4680      	mov	r8, r0
 8001a64:	4489      	add	r9, r1
 8001a66:	e0d8      	b.n	8001c1a <__aeabi_dsub+0x426>
 8001a68:	4640      	mov	r0, r8
 8001a6a:	4c3b      	ldr	r4, [pc, #236]	; (8001b58 <__aeabi_dsub+0x364>)
 8001a6c:	3001      	adds	r0, #1
 8001a6e:	4220      	tst	r0, r4
 8001a70:	d000      	beq.n	8001a74 <__aeabi_dsub+0x280>
 8001a72:	e0b4      	b.n	8001bde <__aeabi_dsub+0x3ea>
 8001a74:	4640      	mov	r0, r8
 8001a76:	2800      	cmp	r0, #0
 8001a78:	d000      	beq.n	8001a7c <__aeabi_dsub+0x288>
 8001a7a:	e144      	b.n	8001d06 <__aeabi_dsub+0x512>
 8001a7c:	4660      	mov	r0, ip
 8001a7e:	4318      	orrs	r0, r3
 8001a80:	d100      	bne.n	8001a84 <__aeabi_dsub+0x290>
 8001a82:	e190      	b.n	8001da6 <__aeabi_dsub+0x5b2>
 8001a84:	0008      	movs	r0, r1
 8001a86:	4338      	orrs	r0, r7
 8001a88:	d000      	beq.n	8001a8c <__aeabi_dsub+0x298>
 8001a8a:	e1aa      	b.n	8001de2 <__aeabi_dsub+0x5ee>
 8001a8c:	4661      	mov	r1, ip
 8001a8e:	08db      	lsrs	r3, r3, #3
 8001a90:	0749      	lsls	r1, r1, #29
 8001a92:	430b      	orrs	r3, r1
 8001a94:	4661      	mov	r1, ip
 8001a96:	08cc      	lsrs	r4, r1, #3
 8001a98:	e027      	b.n	8001aea <__aeabi_dsub+0x2f6>
 8001a9a:	0008      	movs	r0, r1
 8001a9c:	4338      	orrs	r0, r7
 8001a9e:	d061      	beq.n	8001b64 <__aeabi_dsub+0x370>
 8001aa0:	1e50      	subs	r0, r2, #1
 8001aa2:	2a01      	cmp	r2, #1
 8001aa4:	d100      	bne.n	8001aa8 <__aeabi_dsub+0x2b4>
 8001aa6:	e139      	b.n	8001d1c <__aeabi_dsub+0x528>
 8001aa8:	42a2      	cmp	r2, r4
 8001aaa:	d027      	beq.n	8001afc <__aeabi_dsub+0x308>
 8001aac:	0002      	movs	r2, r0
 8001aae:	e75d      	b.n	800196c <__aeabi_dsub+0x178>
 8001ab0:	0002      	movs	r2, r0
 8001ab2:	391f      	subs	r1, #31
 8001ab4:	40ca      	lsrs	r2, r1
 8001ab6:	0011      	movs	r1, r2
 8001ab8:	2b20      	cmp	r3, #32
 8001aba:	d003      	beq.n	8001ac4 <__aeabi_dsub+0x2d0>
 8001abc:	2240      	movs	r2, #64	; 0x40
 8001abe:	1ad3      	subs	r3, r2, r3
 8001ac0:	4098      	lsls	r0, r3
 8001ac2:	4304      	orrs	r4, r0
 8001ac4:	1e63      	subs	r3, r4, #1
 8001ac6:	419c      	sbcs	r4, r3
 8001ac8:	2300      	movs	r3, #0
 8001aca:	4699      	mov	r9, r3
 8001acc:	4698      	mov	r8, r3
 8001ace:	430c      	orrs	r4, r1
 8001ad0:	0763      	lsls	r3, r4, #29
 8001ad2:	d000      	beq.n	8001ad6 <__aeabi_dsub+0x2e2>
 8001ad4:	e712      	b.n	80018fc <__aeabi_dsub+0x108>
 8001ad6:	464b      	mov	r3, r9
 8001ad8:	464a      	mov	r2, r9
 8001ada:	08e4      	lsrs	r4, r4, #3
 8001adc:	075b      	lsls	r3, r3, #29
 8001ade:	4323      	orrs	r3, r4
 8001ae0:	08d4      	lsrs	r4, r2, #3
 8001ae2:	4642      	mov	r2, r8
 8001ae4:	4919      	ldr	r1, [pc, #100]	; (8001b4c <__aeabi_dsub+0x358>)
 8001ae6:	428a      	cmp	r2, r1
 8001ae8:	d00e      	beq.n	8001b08 <__aeabi_dsub+0x314>
 8001aea:	0324      	lsls	r4, r4, #12
 8001aec:	0552      	lsls	r2, r2, #21
 8001aee:	0b24      	lsrs	r4, r4, #12
 8001af0:	0d52      	lsrs	r2, r2, #21
 8001af2:	e722      	b.n	800193a <__aeabi_dsub+0x146>
 8001af4:	000a      	movs	r2, r1
 8001af6:	2400      	movs	r4, #0
 8001af8:	2300      	movs	r3, #0
 8001afa:	e71e      	b.n	800193a <__aeabi_dsub+0x146>
 8001afc:	08db      	lsrs	r3, r3, #3
 8001afe:	4662      	mov	r2, ip
 8001b00:	0752      	lsls	r2, r2, #29
 8001b02:	4313      	orrs	r3, r2
 8001b04:	4662      	mov	r2, ip
 8001b06:	08d4      	lsrs	r4, r2, #3
 8001b08:	001a      	movs	r2, r3
 8001b0a:	4322      	orrs	r2, r4
 8001b0c:	d100      	bne.n	8001b10 <__aeabi_dsub+0x31c>
 8001b0e:	e1fc      	b.n	8001f0a <__aeabi_dsub+0x716>
 8001b10:	2280      	movs	r2, #128	; 0x80
 8001b12:	0312      	lsls	r2, r2, #12
 8001b14:	4314      	orrs	r4, r2
 8001b16:	0324      	lsls	r4, r4, #12
 8001b18:	4a0c      	ldr	r2, [pc, #48]	; (8001b4c <__aeabi_dsub+0x358>)
 8001b1a:	0b24      	lsrs	r4, r4, #12
 8001b1c:	e70d      	b.n	800193a <__aeabi_dsub+0x146>
 8001b1e:	0020      	movs	r0, r4
 8001b20:	f000 faa4 	bl	800206c <__clzsi2>
 8001b24:	0001      	movs	r1, r0
 8001b26:	3118      	adds	r1, #24
 8001b28:	291f      	cmp	r1, #31
 8001b2a:	dc00      	bgt.n	8001b2e <__aeabi_dsub+0x33a>
 8001b2c:	e6c4      	b.n	80018b8 <__aeabi_dsub+0xc4>
 8001b2e:	3808      	subs	r0, #8
 8001b30:	4084      	lsls	r4, r0
 8001b32:	4643      	mov	r3, r8
 8001b34:	0020      	movs	r0, r4
 8001b36:	2400      	movs	r4, #0
 8001b38:	4588      	cmp	r8, r1
 8001b3a:	dc00      	bgt.n	8001b3e <__aeabi_dsub+0x34a>
 8001b3c:	e6c8      	b.n	80018d0 <__aeabi_dsub+0xdc>
 8001b3e:	4a04      	ldr	r2, [pc, #16]	; (8001b50 <__aeabi_dsub+0x35c>)
 8001b40:	1a5b      	subs	r3, r3, r1
 8001b42:	4010      	ands	r0, r2
 8001b44:	4698      	mov	r8, r3
 8001b46:	4681      	mov	r9, r0
 8001b48:	e6d6      	b.n	80018f8 <__aeabi_dsub+0x104>
 8001b4a:	46c0      	nop			; (mov r8, r8)
 8001b4c:	000007ff 	.word	0x000007ff
 8001b50:	ff7fffff 	.word	0xff7fffff
 8001b54:	fffff801 	.word	0xfffff801
 8001b58:	000007fe 	.word	0x000007fe
 8001b5c:	430f      	orrs	r7, r1
 8001b5e:	1e7a      	subs	r2, r7, #1
 8001b60:	4197      	sbcs	r7, r2
 8001b62:	e691      	b.n	8001888 <__aeabi_dsub+0x94>
 8001b64:	4661      	mov	r1, ip
 8001b66:	08db      	lsrs	r3, r3, #3
 8001b68:	0749      	lsls	r1, r1, #29
 8001b6a:	430b      	orrs	r3, r1
 8001b6c:	4661      	mov	r1, ip
 8001b6e:	08cc      	lsrs	r4, r1, #3
 8001b70:	e7b8      	b.n	8001ae4 <__aeabi_dsub+0x2f0>
 8001b72:	4640      	mov	r0, r8
 8001b74:	4cd3      	ldr	r4, [pc, #844]	; (8001ec4 <__aeabi_dsub+0x6d0>)
 8001b76:	3001      	adds	r0, #1
 8001b78:	4220      	tst	r0, r4
 8001b7a:	d000      	beq.n	8001b7e <__aeabi_dsub+0x38a>
 8001b7c:	e0a2      	b.n	8001cc4 <__aeabi_dsub+0x4d0>
 8001b7e:	4640      	mov	r0, r8
 8001b80:	2800      	cmp	r0, #0
 8001b82:	d000      	beq.n	8001b86 <__aeabi_dsub+0x392>
 8001b84:	e101      	b.n	8001d8a <__aeabi_dsub+0x596>
 8001b86:	4660      	mov	r0, ip
 8001b88:	4318      	orrs	r0, r3
 8001b8a:	d100      	bne.n	8001b8e <__aeabi_dsub+0x39a>
 8001b8c:	e15e      	b.n	8001e4c <__aeabi_dsub+0x658>
 8001b8e:	0008      	movs	r0, r1
 8001b90:	4338      	orrs	r0, r7
 8001b92:	d000      	beq.n	8001b96 <__aeabi_dsub+0x3a2>
 8001b94:	e15f      	b.n	8001e56 <__aeabi_dsub+0x662>
 8001b96:	4661      	mov	r1, ip
 8001b98:	08db      	lsrs	r3, r3, #3
 8001b9a:	0749      	lsls	r1, r1, #29
 8001b9c:	430b      	orrs	r3, r1
 8001b9e:	4661      	mov	r1, ip
 8001ba0:	08cc      	lsrs	r4, r1, #3
 8001ba2:	e7a2      	b.n	8001aea <__aeabi_dsub+0x2f6>
 8001ba4:	4dc8      	ldr	r5, [pc, #800]	; (8001ec8 <__aeabi_dsub+0x6d4>)
 8001ba6:	42a8      	cmp	r0, r5
 8001ba8:	d100      	bne.n	8001bac <__aeabi_dsub+0x3b8>
 8001baa:	e0cf      	b.n	8001d4c <__aeabi_dsub+0x558>
 8001bac:	2580      	movs	r5, #128	; 0x80
 8001bae:	4664      	mov	r4, ip
 8001bb0:	042d      	lsls	r5, r5, #16
 8001bb2:	432c      	orrs	r4, r5
 8001bb4:	46a4      	mov	ip, r4
 8001bb6:	2a38      	cmp	r2, #56	; 0x38
 8001bb8:	dc56      	bgt.n	8001c68 <__aeabi_dsub+0x474>
 8001bba:	2a1f      	cmp	r2, #31
 8001bbc:	dd00      	ble.n	8001bc0 <__aeabi_dsub+0x3cc>
 8001bbe:	e0d1      	b.n	8001d64 <__aeabi_dsub+0x570>
 8001bc0:	2520      	movs	r5, #32
 8001bc2:	001e      	movs	r6, r3
 8001bc4:	1aad      	subs	r5, r5, r2
 8001bc6:	4664      	mov	r4, ip
 8001bc8:	40ab      	lsls	r3, r5
 8001bca:	40ac      	lsls	r4, r5
 8001bcc:	40d6      	lsrs	r6, r2
 8001bce:	1e5d      	subs	r5, r3, #1
 8001bd0:	41ab      	sbcs	r3, r5
 8001bd2:	4334      	orrs	r4, r6
 8001bd4:	4323      	orrs	r3, r4
 8001bd6:	4664      	mov	r4, ip
 8001bd8:	40d4      	lsrs	r4, r2
 8001bda:	1b09      	subs	r1, r1, r4
 8001bdc:	e049      	b.n	8001c72 <__aeabi_dsub+0x47e>
 8001bde:	4660      	mov	r0, ip
 8001be0:	1bdc      	subs	r4, r3, r7
 8001be2:	1a46      	subs	r6, r0, r1
 8001be4:	42a3      	cmp	r3, r4
 8001be6:	4180      	sbcs	r0, r0
 8001be8:	4240      	negs	r0, r0
 8001bea:	4681      	mov	r9, r0
 8001bec:	0030      	movs	r0, r6
 8001bee:	464e      	mov	r6, r9
 8001bf0:	1b80      	subs	r0, r0, r6
 8001bf2:	4681      	mov	r9, r0
 8001bf4:	0200      	lsls	r0, r0, #8
 8001bf6:	d476      	bmi.n	8001ce6 <__aeabi_dsub+0x4f2>
 8001bf8:	464b      	mov	r3, r9
 8001bfa:	4323      	orrs	r3, r4
 8001bfc:	d000      	beq.n	8001c00 <__aeabi_dsub+0x40c>
 8001bfe:	e652      	b.n	80018a6 <__aeabi_dsub+0xb2>
 8001c00:	2400      	movs	r4, #0
 8001c02:	2500      	movs	r5, #0
 8001c04:	e771      	b.n	8001aea <__aeabi_dsub+0x2f6>
 8001c06:	4339      	orrs	r1, r7
 8001c08:	000c      	movs	r4, r1
 8001c0a:	1e62      	subs	r2, r4, #1
 8001c0c:	4194      	sbcs	r4, r2
 8001c0e:	18e4      	adds	r4, r4, r3
 8001c10:	429c      	cmp	r4, r3
 8001c12:	419b      	sbcs	r3, r3
 8001c14:	425b      	negs	r3, r3
 8001c16:	4463      	add	r3, ip
 8001c18:	4699      	mov	r9, r3
 8001c1a:	464b      	mov	r3, r9
 8001c1c:	021b      	lsls	r3, r3, #8
 8001c1e:	d400      	bmi.n	8001c22 <__aeabi_dsub+0x42e>
 8001c20:	e756      	b.n	8001ad0 <__aeabi_dsub+0x2dc>
 8001c22:	2301      	movs	r3, #1
 8001c24:	469c      	mov	ip, r3
 8001c26:	4ba8      	ldr	r3, [pc, #672]	; (8001ec8 <__aeabi_dsub+0x6d4>)
 8001c28:	44e0      	add	r8, ip
 8001c2a:	4598      	cmp	r8, r3
 8001c2c:	d038      	beq.n	8001ca0 <__aeabi_dsub+0x4ac>
 8001c2e:	464b      	mov	r3, r9
 8001c30:	48a6      	ldr	r0, [pc, #664]	; (8001ecc <__aeabi_dsub+0x6d8>)
 8001c32:	2201      	movs	r2, #1
 8001c34:	4003      	ands	r3, r0
 8001c36:	0018      	movs	r0, r3
 8001c38:	0863      	lsrs	r3, r4, #1
 8001c3a:	4014      	ands	r4, r2
 8001c3c:	431c      	orrs	r4, r3
 8001c3e:	07c3      	lsls	r3, r0, #31
 8001c40:	431c      	orrs	r4, r3
 8001c42:	0843      	lsrs	r3, r0, #1
 8001c44:	4699      	mov	r9, r3
 8001c46:	e657      	b.n	80018f8 <__aeabi_dsub+0x104>
 8001c48:	0010      	movs	r0, r2
 8001c4a:	000e      	movs	r6, r1
 8001c4c:	3820      	subs	r0, #32
 8001c4e:	40c6      	lsrs	r6, r0
 8001c50:	2a20      	cmp	r2, #32
 8001c52:	d004      	beq.n	8001c5e <__aeabi_dsub+0x46a>
 8001c54:	2040      	movs	r0, #64	; 0x40
 8001c56:	1a82      	subs	r2, r0, r2
 8001c58:	4091      	lsls	r1, r2
 8001c5a:	430f      	orrs	r7, r1
 8001c5c:	46b9      	mov	r9, r7
 8001c5e:	464f      	mov	r7, r9
 8001c60:	1e7a      	subs	r2, r7, #1
 8001c62:	4197      	sbcs	r7, r2
 8001c64:	4337      	orrs	r7, r6
 8001c66:	e60f      	b.n	8001888 <__aeabi_dsub+0x94>
 8001c68:	4662      	mov	r2, ip
 8001c6a:	431a      	orrs	r2, r3
 8001c6c:	0013      	movs	r3, r2
 8001c6e:	1e5a      	subs	r2, r3, #1
 8001c70:	4193      	sbcs	r3, r2
 8001c72:	1afc      	subs	r4, r7, r3
 8001c74:	42a7      	cmp	r7, r4
 8001c76:	41bf      	sbcs	r7, r7
 8001c78:	427f      	negs	r7, r7
 8001c7a:	1bcb      	subs	r3, r1, r7
 8001c7c:	4699      	mov	r9, r3
 8001c7e:	465d      	mov	r5, fp
 8001c80:	4680      	mov	r8, r0
 8001c82:	e608      	b.n	8001896 <__aeabi_dsub+0xa2>
 8001c84:	4666      	mov	r6, ip
 8001c86:	431e      	orrs	r6, r3
 8001c88:	d100      	bne.n	8001c8c <__aeabi_dsub+0x498>
 8001c8a:	e0be      	b.n	8001e0a <__aeabi_dsub+0x616>
 8001c8c:	1e56      	subs	r6, r2, #1
 8001c8e:	2a01      	cmp	r2, #1
 8001c90:	d100      	bne.n	8001c94 <__aeabi_dsub+0x4a0>
 8001c92:	e109      	b.n	8001ea8 <__aeabi_dsub+0x6b4>
 8001c94:	4c8c      	ldr	r4, [pc, #560]	; (8001ec8 <__aeabi_dsub+0x6d4>)
 8001c96:	42a2      	cmp	r2, r4
 8001c98:	d100      	bne.n	8001c9c <__aeabi_dsub+0x4a8>
 8001c9a:	e119      	b.n	8001ed0 <__aeabi_dsub+0x6dc>
 8001c9c:	0032      	movs	r2, r6
 8001c9e:	e6c1      	b.n	8001a24 <__aeabi_dsub+0x230>
 8001ca0:	4642      	mov	r2, r8
 8001ca2:	2400      	movs	r4, #0
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	e648      	b.n	800193a <__aeabi_dsub+0x146>
 8001ca8:	2020      	movs	r0, #32
 8001caa:	000c      	movs	r4, r1
 8001cac:	1a80      	subs	r0, r0, r2
 8001cae:	003e      	movs	r6, r7
 8001cb0:	4087      	lsls	r7, r0
 8001cb2:	4084      	lsls	r4, r0
 8001cb4:	40d6      	lsrs	r6, r2
 8001cb6:	1e78      	subs	r0, r7, #1
 8001cb8:	4187      	sbcs	r7, r0
 8001cba:	40d1      	lsrs	r1, r2
 8001cbc:	4334      	orrs	r4, r6
 8001cbe:	433c      	orrs	r4, r7
 8001cc0:	448c      	add	ip, r1
 8001cc2:	e7a4      	b.n	8001c0e <__aeabi_dsub+0x41a>
 8001cc4:	4a80      	ldr	r2, [pc, #512]	; (8001ec8 <__aeabi_dsub+0x6d4>)
 8001cc6:	4290      	cmp	r0, r2
 8001cc8:	d100      	bne.n	8001ccc <__aeabi_dsub+0x4d8>
 8001cca:	e0e9      	b.n	8001ea0 <__aeabi_dsub+0x6ac>
 8001ccc:	19df      	adds	r7, r3, r7
 8001cce:	429f      	cmp	r7, r3
 8001cd0:	419b      	sbcs	r3, r3
 8001cd2:	4461      	add	r1, ip
 8001cd4:	425b      	negs	r3, r3
 8001cd6:	18c9      	adds	r1, r1, r3
 8001cd8:	07cc      	lsls	r4, r1, #31
 8001cda:	087f      	lsrs	r7, r7, #1
 8001cdc:	084b      	lsrs	r3, r1, #1
 8001cde:	4699      	mov	r9, r3
 8001ce0:	4680      	mov	r8, r0
 8001ce2:	433c      	orrs	r4, r7
 8001ce4:	e6f4      	b.n	8001ad0 <__aeabi_dsub+0x2dc>
 8001ce6:	1afc      	subs	r4, r7, r3
 8001ce8:	42a7      	cmp	r7, r4
 8001cea:	41bf      	sbcs	r7, r7
 8001cec:	4663      	mov	r3, ip
 8001cee:	427f      	negs	r7, r7
 8001cf0:	1ac9      	subs	r1, r1, r3
 8001cf2:	1bcb      	subs	r3, r1, r7
 8001cf4:	4699      	mov	r9, r3
 8001cf6:	465d      	mov	r5, fp
 8001cf8:	e5d5      	b.n	80018a6 <__aeabi_dsub+0xb2>
 8001cfa:	08ff      	lsrs	r7, r7, #3
 8001cfc:	074b      	lsls	r3, r1, #29
 8001cfe:	465d      	mov	r5, fp
 8001d00:	433b      	orrs	r3, r7
 8001d02:	08cc      	lsrs	r4, r1, #3
 8001d04:	e6ee      	b.n	8001ae4 <__aeabi_dsub+0x2f0>
 8001d06:	4662      	mov	r2, ip
 8001d08:	431a      	orrs	r2, r3
 8001d0a:	d000      	beq.n	8001d0e <__aeabi_dsub+0x51a>
 8001d0c:	e082      	b.n	8001e14 <__aeabi_dsub+0x620>
 8001d0e:	000b      	movs	r3, r1
 8001d10:	433b      	orrs	r3, r7
 8001d12:	d11b      	bne.n	8001d4c <__aeabi_dsub+0x558>
 8001d14:	2480      	movs	r4, #128	; 0x80
 8001d16:	2500      	movs	r5, #0
 8001d18:	0324      	lsls	r4, r4, #12
 8001d1a:	e6f9      	b.n	8001b10 <__aeabi_dsub+0x31c>
 8001d1c:	19dc      	adds	r4, r3, r7
 8001d1e:	429c      	cmp	r4, r3
 8001d20:	419b      	sbcs	r3, r3
 8001d22:	4461      	add	r1, ip
 8001d24:	4689      	mov	r9, r1
 8001d26:	425b      	negs	r3, r3
 8001d28:	4499      	add	r9, r3
 8001d2a:	464b      	mov	r3, r9
 8001d2c:	021b      	lsls	r3, r3, #8
 8001d2e:	d444      	bmi.n	8001dba <__aeabi_dsub+0x5c6>
 8001d30:	2301      	movs	r3, #1
 8001d32:	4698      	mov	r8, r3
 8001d34:	e6cc      	b.n	8001ad0 <__aeabi_dsub+0x2dc>
 8001d36:	1bdc      	subs	r4, r3, r7
 8001d38:	4662      	mov	r2, ip
 8001d3a:	42a3      	cmp	r3, r4
 8001d3c:	419b      	sbcs	r3, r3
 8001d3e:	1a51      	subs	r1, r2, r1
 8001d40:	425b      	negs	r3, r3
 8001d42:	1acb      	subs	r3, r1, r3
 8001d44:	4699      	mov	r9, r3
 8001d46:	2301      	movs	r3, #1
 8001d48:	4698      	mov	r8, r3
 8001d4a:	e5a4      	b.n	8001896 <__aeabi_dsub+0xa2>
 8001d4c:	08ff      	lsrs	r7, r7, #3
 8001d4e:	074b      	lsls	r3, r1, #29
 8001d50:	465d      	mov	r5, fp
 8001d52:	433b      	orrs	r3, r7
 8001d54:	08cc      	lsrs	r4, r1, #3
 8001d56:	e6d7      	b.n	8001b08 <__aeabi_dsub+0x314>
 8001d58:	4662      	mov	r2, ip
 8001d5a:	431a      	orrs	r2, r3
 8001d5c:	0014      	movs	r4, r2
 8001d5e:	1e63      	subs	r3, r4, #1
 8001d60:	419c      	sbcs	r4, r3
 8001d62:	e679      	b.n	8001a58 <__aeabi_dsub+0x264>
 8001d64:	0015      	movs	r5, r2
 8001d66:	4664      	mov	r4, ip
 8001d68:	3d20      	subs	r5, #32
 8001d6a:	40ec      	lsrs	r4, r5
 8001d6c:	46a0      	mov	r8, r4
 8001d6e:	2a20      	cmp	r2, #32
 8001d70:	d005      	beq.n	8001d7e <__aeabi_dsub+0x58a>
 8001d72:	2540      	movs	r5, #64	; 0x40
 8001d74:	4664      	mov	r4, ip
 8001d76:	1aaa      	subs	r2, r5, r2
 8001d78:	4094      	lsls	r4, r2
 8001d7a:	4323      	orrs	r3, r4
 8001d7c:	469a      	mov	sl, r3
 8001d7e:	4654      	mov	r4, sl
 8001d80:	1e63      	subs	r3, r4, #1
 8001d82:	419c      	sbcs	r4, r3
 8001d84:	4643      	mov	r3, r8
 8001d86:	4323      	orrs	r3, r4
 8001d88:	e773      	b.n	8001c72 <__aeabi_dsub+0x47e>
 8001d8a:	4662      	mov	r2, ip
 8001d8c:	431a      	orrs	r2, r3
 8001d8e:	d023      	beq.n	8001dd8 <__aeabi_dsub+0x5e4>
 8001d90:	000a      	movs	r2, r1
 8001d92:	433a      	orrs	r2, r7
 8001d94:	d000      	beq.n	8001d98 <__aeabi_dsub+0x5a4>
 8001d96:	e0a0      	b.n	8001eda <__aeabi_dsub+0x6e6>
 8001d98:	4662      	mov	r2, ip
 8001d9a:	08db      	lsrs	r3, r3, #3
 8001d9c:	0752      	lsls	r2, r2, #29
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	4662      	mov	r2, ip
 8001da2:	08d4      	lsrs	r4, r2, #3
 8001da4:	e6b0      	b.n	8001b08 <__aeabi_dsub+0x314>
 8001da6:	000b      	movs	r3, r1
 8001da8:	433b      	orrs	r3, r7
 8001daa:	d100      	bne.n	8001dae <__aeabi_dsub+0x5ba>
 8001dac:	e728      	b.n	8001c00 <__aeabi_dsub+0x40c>
 8001dae:	08ff      	lsrs	r7, r7, #3
 8001db0:	074b      	lsls	r3, r1, #29
 8001db2:	465d      	mov	r5, fp
 8001db4:	433b      	orrs	r3, r7
 8001db6:	08cc      	lsrs	r4, r1, #3
 8001db8:	e697      	b.n	8001aea <__aeabi_dsub+0x2f6>
 8001dba:	2302      	movs	r3, #2
 8001dbc:	4698      	mov	r8, r3
 8001dbe:	e736      	b.n	8001c2e <__aeabi_dsub+0x43a>
 8001dc0:	1afc      	subs	r4, r7, r3
 8001dc2:	42a7      	cmp	r7, r4
 8001dc4:	41bf      	sbcs	r7, r7
 8001dc6:	4663      	mov	r3, ip
 8001dc8:	427f      	negs	r7, r7
 8001dca:	1ac9      	subs	r1, r1, r3
 8001dcc:	1bcb      	subs	r3, r1, r7
 8001dce:	4699      	mov	r9, r3
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	465d      	mov	r5, fp
 8001dd4:	4698      	mov	r8, r3
 8001dd6:	e55e      	b.n	8001896 <__aeabi_dsub+0xa2>
 8001dd8:	074b      	lsls	r3, r1, #29
 8001dda:	08ff      	lsrs	r7, r7, #3
 8001ddc:	433b      	orrs	r3, r7
 8001dde:	08cc      	lsrs	r4, r1, #3
 8001de0:	e692      	b.n	8001b08 <__aeabi_dsub+0x314>
 8001de2:	1bdc      	subs	r4, r3, r7
 8001de4:	4660      	mov	r0, ip
 8001de6:	42a3      	cmp	r3, r4
 8001de8:	41b6      	sbcs	r6, r6
 8001dea:	1a40      	subs	r0, r0, r1
 8001dec:	4276      	negs	r6, r6
 8001dee:	1b80      	subs	r0, r0, r6
 8001df0:	4681      	mov	r9, r0
 8001df2:	0200      	lsls	r0, r0, #8
 8001df4:	d560      	bpl.n	8001eb8 <__aeabi_dsub+0x6c4>
 8001df6:	1afc      	subs	r4, r7, r3
 8001df8:	42a7      	cmp	r7, r4
 8001dfa:	41bf      	sbcs	r7, r7
 8001dfc:	4663      	mov	r3, ip
 8001dfe:	427f      	negs	r7, r7
 8001e00:	1ac9      	subs	r1, r1, r3
 8001e02:	1bcb      	subs	r3, r1, r7
 8001e04:	4699      	mov	r9, r3
 8001e06:	465d      	mov	r5, fp
 8001e08:	e576      	b.n	80018f8 <__aeabi_dsub+0x104>
 8001e0a:	08ff      	lsrs	r7, r7, #3
 8001e0c:	074b      	lsls	r3, r1, #29
 8001e0e:	433b      	orrs	r3, r7
 8001e10:	08cc      	lsrs	r4, r1, #3
 8001e12:	e667      	b.n	8001ae4 <__aeabi_dsub+0x2f0>
 8001e14:	000a      	movs	r2, r1
 8001e16:	08db      	lsrs	r3, r3, #3
 8001e18:	433a      	orrs	r2, r7
 8001e1a:	d100      	bne.n	8001e1e <__aeabi_dsub+0x62a>
 8001e1c:	e66f      	b.n	8001afe <__aeabi_dsub+0x30a>
 8001e1e:	4662      	mov	r2, ip
 8001e20:	0752      	lsls	r2, r2, #29
 8001e22:	4313      	orrs	r3, r2
 8001e24:	4662      	mov	r2, ip
 8001e26:	08d4      	lsrs	r4, r2, #3
 8001e28:	2280      	movs	r2, #128	; 0x80
 8001e2a:	0312      	lsls	r2, r2, #12
 8001e2c:	4214      	tst	r4, r2
 8001e2e:	d007      	beq.n	8001e40 <__aeabi_dsub+0x64c>
 8001e30:	08c8      	lsrs	r0, r1, #3
 8001e32:	4210      	tst	r0, r2
 8001e34:	d104      	bne.n	8001e40 <__aeabi_dsub+0x64c>
 8001e36:	465d      	mov	r5, fp
 8001e38:	0004      	movs	r4, r0
 8001e3a:	08fb      	lsrs	r3, r7, #3
 8001e3c:	0749      	lsls	r1, r1, #29
 8001e3e:	430b      	orrs	r3, r1
 8001e40:	0f5a      	lsrs	r2, r3, #29
 8001e42:	00db      	lsls	r3, r3, #3
 8001e44:	08db      	lsrs	r3, r3, #3
 8001e46:	0752      	lsls	r2, r2, #29
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	e65d      	b.n	8001b08 <__aeabi_dsub+0x314>
 8001e4c:	074b      	lsls	r3, r1, #29
 8001e4e:	08ff      	lsrs	r7, r7, #3
 8001e50:	433b      	orrs	r3, r7
 8001e52:	08cc      	lsrs	r4, r1, #3
 8001e54:	e649      	b.n	8001aea <__aeabi_dsub+0x2f6>
 8001e56:	19dc      	adds	r4, r3, r7
 8001e58:	429c      	cmp	r4, r3
 8001e5a:	419b      	sbcs	r3, r3
 8001e5c:	4461      	add	r1, ip
 8001e5e:	4689      	mov	r9, r1
 8001e60:	425b      	negs	r3, r3
 8001e62:	4499      	add	r9, r3
 8001e64:	464b      	mov	r3, r9
 8001e66:	021b      	lsls	r3, r3, #8
 8001e68:	d400      	bmi.n	8001e6c <__aeabi_dsub+0x678>
 8001e6a:	e631      	b.n	8001ad0 <__aeabi_dsub+0x2dc>
 8001e6c:	464a      	mov	r2, r9
 8001e6e:	4b17      	ldr	r3, [pc, #92]	; (8001ecc <__aeabi_dsub+0x6d8>)
 8001e70:	401a      	ands	r2, r3
 8001e72:	2301      	movs	r3, #1
 8001e74:	4691      	mov	r9, r2
 8001e76:	4698      	mov	r8, r3
 8001e78:	e62a      	b.n	8001ad0 <__aeabi_dsub+0x2dc>
 8001e7a:	0016      	movs	r6, r2
 8001e7c:	4664      	mov	r4, ip
 8001e7e:	3e20      	subs	r6, #32
 8001e80:	40f4      	lsrs	r4, r6
 8001e82:	46a0      	mov	r8, r4
 8001e84:	2a20      	cmp	r2, #32
 8001e86:	d005      	beq.n	8001e94 <__aeabi_dsub+0x6a0>
 8001e88:	2640      	movs	r6, #64	; 0x40
 8001e8a:	4664      	mov	r4, ip
 8001e8c:	1ab2      	subs	r2, r6, r2
 8001e8e:	4094      	lsls	r4, r2
 8001e90:	4323      	orrs	r3, r4
 8001e92:	469a      	mov	sl, r3
 8001e94:	4654      	mov	r4, sl
 8001e96:	1e63      	subs	r3, r4, #1
 8001e98:	419c      	sbcs	r4, r3
 8001e9a:	4643      	mov	r3, r8
 8001e9c:	431c      	orrs	r4, r3
 8001e9e:	e5db      	b.n	8001a58 <__aeabi_dsub+0x264>
 8001ea0:	0002      	movs	r2, r0
 8001ea2:	2400      	movs	r4, #0
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	e548      	b.n	800193a <__aeabi_dsub+0x146>
 8001ea8:	19dc      	adds	r4, r3, r7
 8001eaa:	42bc      	cmp	r4, r7
 8001eac:	41bf      	sbcs	r7, r7
 8001eae:	4461      	add	r1, ip
 8001eb0:	4689      	mov	r9, r1
 8001eb2:	427f      	negs	r7, r7
 8001eb4:	44b9      	add	r9, r7
 8001eb6:	e738      	b.n	8001d2a <__aeabi_dsub+0x536>
 8001eb8:	464b      	mov	r3, r9
 8001eba:	4323      	orrs	r3, r4
 8001ebc:	d100      	bne.n	8001ec0 <__aeabi_dsub+0x6cc>
 8001ebe:	e69f      	b.n	8001c00 <__aeabi_dsub+0x40c>
 8001ec0:	e606      	b.n	8001ad0 <__aeabi_dsub+0x2dc>
 8001ec2:	46c0      	nop			; (mov r8, r8)
 8001ec4:	000007fe 	.word	0x000007fe
 8001ec8:	000007ff 	.word	0x000007ff
 8001ecc:	ff7fffff 	.word	0xff7fffff
 8001ed0:	08ff      	lsrs	r7, r7, #3
 8001ed2:	074b      	lsls	r3, r1, #29
 8001ed4:	433b      	orrs	r3, r7
 8001ed6:	08cc      	lsrs	r4, r1, #3
 8001ed8:	e616      	b.n	8001b08 <__aeabi_dsub+0x314>
 8001eda:	4662      	mov	r2, ip
 8001edc:	08db      	lsrs	r3, r3, #3
 8001ede:	0752      	lsls	r2, r2, #29
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	4662      	mov	r2, ip
 8001ee4:	08d4      	lsrs	r4, r2, #3
 8001ee6:	2280      	movs	r2, #128	; 0x80
 8001ee8:	0312      	lsls	r2, r2, #12
 8001eea:	4214      	tst	r4, r2
 8001eec:	d007      	beq.n	8001efe <__aeabi_dsub+0x70a>
 8001eee:	08c8      	lsrs	r0, r1, #3
 8001ef0:	4210      	tst	r0, r2
 8001ef2:	d104      	bne.n	8001efe <__aeabi_dsub+0x70a>
 8001ef4:	465d      	mov	r5, fp
 8001ef6:	0004      	movs	r4, r0
 8001ef8:	08fb      	lsrs	r3, r7, #3
 8001efa:	0749      	lsls	r1, r1, #29
 8001efc:	430b      	orrs	r3, r1
 8001efe:	0f5a      	lsrs	r2, r3, #29
 8001f00:	00db      	lsls	r3, r3, #3
 8001f02:	0752      	lsls	r2, r2, #29
 8001f04:	08db      	lsrs	r3, r3, #3
 8001f06:	4313      	orrs	r3, r2
 8001f08:	e5fe      	b.n	8001b08 <__aeabi_dsub+0x314>
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	4a01      	ldr	r2, [pc, #4]	; (8001f14 <__aeabi_dsub+0x720>)
 8001f0e:	001c      	movs	r4, r3
 8001f10:	e513      	b.n	800193a <__aeabi_dsub+0x146>
 8001f12:	46c0      	nop			; (mov r8, r8)
 8001f14:	000007ff 	.word	0x000007ff

08001f18 <__aeabi_dcmpun>:
 8001f18:	b570      	push	{r4, r5, r6, lr}
 8001f1a:	0005      	movs	r5, r0
 8001f1c:	480c      	ldr	r0, [pc, #48]	; (8001f50 <__aeabi_dcmpun+0x38>)
 8001f1e:	031c      	lsls	r4, r3, #12
 8001f20:	0016      	movs	r6, r2
 8001f22:	005b      	lsls	r3, r3, #1
 8001f24:	030a      	lsls	r2, r1, #12
 8001f26:	0049      	lsls	r1, r1, #1
 8001f28:	0b12      	lsrs	r2, r2, #12
 8001f2a:	0d49      	lsrs	r1, r1, #21
 8001f2c:	0b24      	lsrs	r4, r4, #12
 8001f2e:	0d5b      	lsrs	r3, r3, #21
 8001f30:	4281      	cmp	r1, r0
 8001f32:	d008      	beq.n	8001f46 <__aeabi_dcmpun+0x2e>
 8001f34:	4a06      	ldr	r2, [pc, #24]	; (8001f50 <__aeabi_dcmpun+0x38>)
 8001f36:	2000      	movs	r0, #0
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d103      	bne.n	8001f44 <__aeabi_dcmpun+0x2c>
 8001f3c:	0020      	movs	r0, r4
 8001f3e:	4330      	orrs	r0, r6
 8001f40:	1e43      	subs	r3, r0, #1
 8001f42:	4198      	sbcs	r0, r3
 8001f44:	bd70      	pop	{r4, r5, r6, pc}
 8001f46:	2001      	movs	r0, #1
 8001f48:	432a      	orrs	r2, r5
 8001f4a:	d1fb      	bne.n	8001f44 <__aeabi_dcmpun+0x2c>
 8001f4c:	e7f2      	b.n	8001f34 <__aeabi_dcmpun+0x1c>
 8001f4e:	46c0      	nop			; (mov r8, r8)
 8001f50:	000007ff 	.word	0x000007ff

08001f54 <__aeabi_d2iz>:
 8001f54:	000a      	movs	r2, r1
 8001f56:	b530      	push	{r4, r5, lr}
 8001f58:	4c13      	ldr	r4, [pc, #76]	; (8001fa8 <__aeabi_d2iz+0x54>)
 8001f5a:	0053      	lsls	r3, r2, #1
 8001f5c:	0309      	lsls	r1, r1, #12
 8001f5e:	0005      	movs	r5, r0
 8001f60:	0b09      	lsrs	r1, r1, #12
 8001f62:	2000      	movs	r0, #0
 8001f64:	0d5b      	lsrs	r3, r3, #21
 8001f66:	0fd2      	lsrs	r2, r2, #31
 8001f68:	42a3      	cmp	r3, r4
 8001f6a:	dd04      	ble.n	8001f76 <__aeabi_d2iz+0x22>
 8001f6c:	480f      	ldr	r0, [pc, #60]	; (8001fac <__aeabi_d2iz+0x58>)
 8001f6e:	4283      	cmp	r3, r0
 8001f70:	dd02      	ble.n	8001f78 <__aeabi_d2iz+0x24>
 8001f72:	4b0f      	ldr	r3, [pc, #60]	; (8001fb0 <__aeabi_d2iz+0x5c>)
 8001f74:	18d0      	adds	r0, r2, r3
 8001f76:	bd30      	pop	{r4, r5, pc}
 8001f78:	2080      	movs	r0, #128	; 0x80
 8001f7a:	0340      	lsls	r0, r0, #13
 8001f7c:	4301      	orrs	r1, r0
 8001f7e:	480d      	ldr	r0, [pc, #52]	; (8001fb4 <__aeabi_d2iz+0x60>)
 8001f80:	1ac0      	subs	r0, r0, r3
 8001f82:	281f      	cmp	r0, #31
 8001f84:	dd08      	ble.n	8001f98 <__aeabi_d2iz+0x44>
 8001f86:	480c      	ldr	r0, [pc, #48]	; (8001fb8 <__aeabi_d2iz+0x64>)
 8001f88:	1ac3      	subs	r3, r0, r3
 8001f8a:	40d9      	lsrs	r1, r3
 8001f8c:	000b      	movs	r3, r1
 8001f8e:	4258      	negs	r0, r3
 8001f90:	2a00      	cmp	r2, #0
 8001f92:	d1f0      	bne.n	8001f76 <__aeabi_d2iz+0x22>
 8001f94:	0018      	movs	r0, r3
 8001f96:	e7ee      	b.n	8001f76 <__aeabi_d2iz+0x22>
 8001f98:	4c08      	ldr	r4, [pc, #32]	; (8001fbc <__aeabi_d2iz+0x68>)
 8001f9a:	40c5      	lsrs	r5, r0
 8001f9c:	46a4      	mov	ip, r4
 8001f9e:	4463      	add	r3, ip
 8001fa0:	4099      	lsls	r1, r3
 8001fa2:	000b      	movs	r3, r1
 8001fa4:	432b      	orrs	r3, r5
 8001fa6:	e7f2      	b.n	8001f8e <__aeabi_d2iz+0x3a>
 8001fa8:	000003fe 	.word	0x000003fe
 8001fac:	0000041d 	.word	0x0000041d
 8001fb0:	7fffffff 	.word	0x7fffffff
 8001fb4:	00000433 	.word	0x00000433
 8001fb8:	00000413 	.word	0x00000413
 8001fbc:	fffffbed 	.word	0xfffffbed

08001fc0 <__aeabi_i2d>:
 8001fc0:	b570      	push	{r4, r5, r6, lr}
 8001fc2:	2800      	cmp	r0, #0
 8001fc4:	d016      	beq.n	8001ff4 <__aeabi_i2d+0x34>
 8001fc6:	17c3      	asrs	r3, r0, #31
 8001fc8:	18c5      	adds	r5, r0, r3
 8001fca:	405d      	eors	r5, r3
 8001fcc:	0fc4      	lsrs	r4, r0, #31
 8001fce:	0028      	movs	r0, r5
 8001fd0:	f000 f84c 	bl	800206c <__clzsi2>
 8001fd4:	4a11      	ldr	r2, [pc, #68]	; (800201c <__aeabi_i2d+0x5c>)
 8001fd6:	1a12      	subs	r2, r2, r0
 8001fd8:	280a      	cmp	r0, #10
 8001fda:	dc16      	bgt.n	800200a <__aeabi_i2d+0x4a>
 8001fdc:	0003      	movs	r3, r0
 8001fde:	002e      	movs	r6, r5
 8001fe0:	3315      	adds	r3, #21
 8001fe2:	409e      	lsls	r6, r3
 8001fe4:	230b      	movs	r3, #11
 8001fe6:	1a18      	subs	r0, r3, r0
 8001fe8:	40c5      	lsrs	r5, r0
 8001fea:	0552      	lsls	r2, r2, #21
 8001fec:	032d      	lsls	r5, r5, #12
 8001fee:	0b2d      	lsrs	r5, r5, #12
 8001ff0:	0d53      	lsrs	r3, r2, #21
 8001ff2:	e003      	b.n	8001ffc <__aeabi_i2d+0x3c>
 8001ff4:	2400      	movs	r4, #0
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	2500      	movs	r5, #0
 8001ffa:	2600      	movs	r6, #0
 8001ffc:	051b      	lsls	r3, r3, #20
 8001ffe:	432b      	orrs	r3, r5
 8002000:	07e4      	lsls	r4, r4, #31
 8002002:	4323      	orrs	r3, r4
 8002004:	0030      	movs	r0, r6
 8002006:	0019      	movs	r1, r3
 8002008:	bd70      	pop	{r4, r5, r6, pc}
 800200a:	380b      	subs	r0, #11
 800200c:	4085      	lsls	r5, r0
 800200e:	0552      	lsls	r2, r2, #21
 8002010:	032d      	lsls	r5, r5, #12
 8002012:	2600      	movs	r6, #0
 8002014:	0b2d      	lsrs	r5, r5, #12
 8002016:	0d53      	lsrs	r3, r2, #21
 8002018:	e7f0      	b.n	8001ffc <__aeabi_i2d+0x3c>
 800201a:	46c0      	nop			; (mov r8, r8)
 800201c:	0000041e 	.word	0x0000041e

08002020 <__aeabi_ui2d>:
 8002020:	b510      	push	{r4, lr}
 8002022:	1e04      	subs	r4, r0, #0
 8002024:	d010      	beq.n	8002048 <__aeabi_ui2d+0x28>
 8002026:	f000 f821 	bl	800206c <__clzsi2>
 800202a:	4b0f      	ldr	r3, [pc, #60]	; (8002068 <__aeabi_ui2d+0x48>)
 800202c:	1a1b      	subs	r3, r3, r0
 800202e:	280a      	cmp	r0, #10
 8002030:	dc11      	bgt.n	8002056 <__aeabi_ui2d+0x36>
 8002032:	220b      	movs	r2, #11
 8002034:	0021      	movs	r1, r4
 8002036:	1a12      	subs	r2, r2, r0
 8002038:	40d1      	lsrs	r1, r2
 800203a:	3015      	adds	r0, #21
 800203c:	030a      	lsls	r2, r1, #12
 800203e:	055b      	lsls	r3, r3, #21
 8002040:	4084      	lsls	r4, r0
 8002042:	0b12      	lsrs	r2, r2, #12
 8002044:	0d5b      	lsrs	r3, r3, #21
 8002046:	e001      	b.n	800204c <__aeabi_ui2d+0x2c>
 8002048:	2300      	movs	r3, #0
 800204a:	2200      	movs	r2, #0
 800204c:	051b      	lsls	r3, r3, #20
 800204e:	4313      	orrs	r3, r2
 8002050:	0020      	movs	r0, r4
 8002052:	0019      	movs	r1, r3
 8002054:	bd10      	pop	{r4, pc}
 8002056:	0022      	movs	r2, r4
 8002058:	380b      	subs	r0, #11
 800205a:	4082      	lsls	r2, r0
 800205c:	055b      	lsls	r3, r3, #21
 800205e:	0312      	lsls	r2, r2, #12
 8002060:	2400      	movs	r4, #0
 8002062:	0b12      	lsrs	r2, r2, #12
 8002064:	0d5b      	lsrs	r3, r3, #21
 8002066:	e7f1      	b.n	800204c <__aeabi_ui2d+0x2c>
 8002068:	0000041e 	.word	0x0000041e

0800206c <__clzsi2>:
 800206c:	211c      	movs	r1, #28
 800206e:	2301      	movs	r3, #1
 8002070:	041b      	lsls	r3, r3, #16
 8002072:	4298      	cmp	r0, r3
 8002074:	d301      	bcc.n	800207a <__clzsi2+0xe>
 8002076:	0c00      	lsrs	r0, r0, #16
 8002078:	3910      	subs	r1, #16
 800207a:	0a1b      	lsrs	r3, r3, #8
 800207c:	4298      	cmp	r0, r3
 800207e:	d301      	bcc.n	8002084 <__clzsi2+0x18>
 8002080:	0a00      	lsrs	r0, r0, #8
 8002082:	3908      	subs	r1, #8
 8002084:	091b      	lsrs	r3, r3, #4
 8002086:	4298      	cmp	r0, r3
 8002088:	d301      	bcc.n	800208e <__clzsi2+0x22>
 800208a:	0900      	lsrs	r0, r0, #4
 800208c:	3904      	subs	r1, #4
 800208e:	a202      	add	r2, pc, #8	; (adr r2, 8002098 <__clzsi2+0x2c>)
 8002090:	5c10      	ldrb	r0, [r2, r0]
 8002092:	1840      	adds	r0, r0, r1
 8002094:	4770      	bx	lr
 8002096:	46c0      	nop			; (mov r8, r8)
 8002098:	02020304 	.word	0x02020304
 800209c:	01010101 	.word	0x01010101
	...

080020a8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80020ae:	1d3b      	adds	r3, r7, #4
 80020b0:	0018      	movs	r0, r3
 80020b2:	230c      	movs	r3, #12
 80020b4:	001a      	movs	r2, r3
 80020b6:	2100      	movs	r1, #0
 80020b8:	f008 ff79 	bl	800afae <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80020bc:	4b21      	ldr	r3, [pc, #132]	; (8002144 <MX_ADC1_Init+0x9c>)
 80020be:	4a22      	ldr	r2, [pc, #136]	; (8002148 <MX_ADC1_Init+0xa0>)
 80020c0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80020c2:	4b20      	ldr	r3, [pc, #128]	; (8002144 <MX_ADC1_Init+0x9c>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80020c8:	4b1e      	ldr	r3, [pc, #120]	; (8002144 <MX_ADC1_Init+0x9c>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80020ce:	4b1d      	ldr	r3, [pc, #116]	; (8002144 <MX_ADC1_Init+0x9c>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80020d4:	4b1b      	ldr	r3, [pc, #108]	; (8002144 <MX_ADC1_Init+0x9c>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80020da:	4b1a      	ldr	r3, [pc, #104]	; (8002144 <MX_ADC1_Init+0x9c>)
 80020dc:	2204      	movs	r2, #4
 80020de:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80020e0:	4b18      	ldr	r3, [pc, #96]	; (8002144 <MX_ADC1_Init+0x9c>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80020e6:	4b17      	ldr	r3, [pc, #92]	; (8002144 <MX_ADC1_Init+0x9c>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80020ec:	4b15      	ldr	r3, [pc, #84]	; (8002144 <MX_ADC1_Init+0x9c>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 80020f2:	4b14      	ldr	r3, [pc, #80]	; (8002144 <MX_ADC1_Init+0x9c>)
 80020f4:	2201      	movs	r2, #1
 80020f6:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80020f8:	4b12      	ldr	r3, [pc, #72]	; (8002144 <MX_ADC1_Init+0x9c>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80020fe:	4b11      	ldr	r3, [pc, #68]	; (8002144 <MX_ADC1_Init+0x9c>)
 8002100:	2200      	movs	r2, #0
 8002102:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002104:	4b0f      	ldr	r3, [pc, #60]	; (8002144 <MX_ADC1_Init+0x9c>)
 8002106:	222c      	movs	r2, #44	; 0x2c
 8002108:	2100      	movs	r1, #0
 800210a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800210c:	4b0d      	ldr	r3, [pc, #52]	; (8002144 <MX_ADC1_Init+0x9c>)
 800210e:	2200      	movs	r2, #0
 8002110:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_12CYCLES_5;
 8002112:	4b0c      	ldr	r3, [pc, #48]	; (8002144 <MX_ADC1_Init+0x9c>)
 8002114:	2203      	movs	r2, #3
 8002116:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_12CYCLES_5;
 8002118:	4b0a      	ldr	r3, [pc, #40]	; (8002144 <MX_ADC1_Init+0x9c>)
 800211a:	2203      	movs	r2, #3
 800211c:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 800211e:	4b09      	ldr	r3, [pc, #36]	; (8002144 <MX_ADC1_Init+0x9c>)
 8002120:	223c      	movs	r2, #60	; 0x3c
 8002122:	2100      	movs	r1, #0
 8002124:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8002126:	4b07      	ldr	r3, [pc, #28]	; (8002144 <MX_ADC1_Init+0x9c>)
 8002128:	2200      	movs	r2, #0
 800212a:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800212c:	4b05      	ldr	r3, [pc, #20]	; (8002144 <MX_ADC1_Init+0x9c>)
 800212e:	0018      	movs	r0, r3
 8002130:	f001 fe4e 	bl	8003dd0 <HAL_ADC_Init>
 8002134:	1e03      	subs	r3, r0, #0
 8002136:	d001      	beq.n	800213c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8002138:	f000 fc23 	bl	8002982 <Error_Handler>
//  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800213c:	46c0      	nop			; (mov r8, r8)
 800213e:	46bd      	mov	sp, r7
 8002140:	b004      	add	sp, #16
 8002142:	bd80      	pop	{r7, pc}
 8002144:	20000280 	.word	0x20000280
 8002148:	40012400 	.word	0x40012400

0800214c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800214c:	b590      	push	{r4, r7, lr}
 800214e:	b091      	sub	sp, #68	; 0x44
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002154:	232c      	movs	r3, #44	; 0x2c
 8002156:	18fb      	adds	r3, r7, r3
 8002158:	0018      	movs	r0, r3
 800215a:	2314      	movs	r3, #20
 800215c:	001a      	movs	r2, r3
 800215e:	2100      	movs	r1, #0
 8002160:	f008 ff25 	bl	800afae <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002164:	2414      	movs	r4, #20
 8002166:	193b      	adds	r3, r7, r4
 8002168:	0018      	movs	r0, r3
 800216a:	2318      	movs	r3, #24
 800216c:	001a      	movs	r2, r3
 800216e:	2100      	movs	r1, #0
 8002170:	f008 ff1d 	bl	800afae <memset>
  if(adcHandle->Instance==ADC1)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a31      	ldr	r2, [pc, #196]	; (8002240 <HAL_ADC_MspInit+0xf4>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d15c      	bne.n	8002238 <HAL_ADC_MspInit+0xec>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800217e:	193b      	adds	r3, r7, r4
 8002180:	2280      	movs	r2, #128	; 0x80
 8002182:	01d2      	lsls	r2, r2, #7
 8002184:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8002186:	193b      	adds	r3, r7, r4
 8002188:	2200      	movs	r2, #0
 800218a:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800218c:	193b      	adds	r3, r7, r4
 800218e:	0018      	movs	r0, r3
 8002190:	f004 f868 	bl	8006264 <HAL_RCCEx_PeriphCLKConfig>
 8002194:	1e03      	subs	r3, r0, #0
 8002196:	d001      	beq.n	800219c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8002198:	f000 fbf3 	bl	8002982 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800219c:	4b29      	ldr	r3, [pc, #164]	; (8002244 <HAL_ADC_MspInit+0xf8>)
 800219e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80021a0:	4b28      	ldr	r3, [pc, #160]	; (8002244 <HAL_ADC_MspInit+0xf8>)
 80021a2:	2180      	movs	r1, #128	; 0x80
 80021a4:	0349      	lsls	r1, r1, #13
 80021a6:	430a      	orrs	r2, r1
 80021a8:	641a      	str	r2, [r3, #64]	; 0x40
 80021aa:	4b26      	ldr	r3, [pc, #152]	; (8002244 <HAL_ADC_MspInit+0xf8>)
 80021ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80021ae:	2380      	movs	r3, #128	; 0x80
 80021b0:	035b      	lsls	r3, r3, #13
 80021b2:	4013      	ands	r3, r2
 80021b4:	613b      	str	r3, [r7, #16]
 80021b6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021b8:	4b22      	ldr	r3, [pc, #136]	; (8002244 <HAL_ADC_MspInit+0xf8>)
 80021ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80021bc:	4b21      	ldr	r3, [pc, #132]	; (8002244 <HAL_ADC_MspInit+0xf8>)
 80021be:	2101      	movs	r1, #1
 80021c0:	430a      	orrs	r2, r1
 80021c2:	635a      	str	r2, [r3, #52]	; 0x34
 80021c4:	4b1f      	ldr	r3, [pc, #124]	; (8002244 <HAL_ADC_MspInit+0xf8>)
 80021c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021c8:	2201      	movs	r2, #1
 80021ca:	4013      	ands	r3, r2
 80021cc:	60fb      	str	r3, [r7, #12]
 80021ce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021d0:	4b1c      	ldr	r3, [pc, #112]	; (8002244 <HAL_ADC_MspInit+0xf8>)
 80021d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80021d4:	4b1b      	ldr	r3, [pc, #108]	; (8002244 <HAL_ADC_MspInit+0xf8>)
 80021d6:	2102      	movs	r1, #2
 80021d8:	430a      	orrs	r2, r1
 80021da:	635a      	str	r2, [r3, #52]	; 0x34
 80021dc:	4b19      	ldr	r3, [pc, #100]	; (8002244 <HAL_ADC_MspInit+0xf8>)
 80021de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021e0:	2202      	movs	r2, #2
 80021e2:	4013      	ands	r3, r2
 80021e4:	60bb      	str	r3, [r7, #8]
 80021e6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    PB2     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = CURRENT_SEN_Pin;
 80021e8:	242c      	movs	r4, #44	; 0x2c
 80021ea:	193b      	adds	r3, r7, r4
 80021ec:	2201      	movs	r2, #1
 80021ee:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021f0:	193b      	adds	r3, r7, r4
 80021f2:	2203      	movs	r2, #3
 80021f4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f6:	193b      	adds	r3, r7, r4
 80021f8:	2200      	movs	r2, #0
 80021fa:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(CURRENT_SEN_GPIO_Port, &GPIO_InitStruct);
 80021fc:	193a      	adds	r2, r7, r4
 80021fe:	23a0      	movs	r3, #160	; 0xa0
 8002200:	05db      	lsls	r3, r3, #23
 8002202:	0011      	movs	r1, r2
 8002204:	0018      	movs	r0, r3
 8002206:	f003 f9a5 	bl	8005554 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VOLTG_SEN_Pin;
 800220a:	193b      	adds	r3, r7, r4
 800220c:	2204      	movs	r2, #4
 800220e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002210:	193b      	adds	r3, r7, r4
 8002212:	2203      	movs	r2, #3
 8002214:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002216:	193b      	adds	r3, r7, r4
 8002218:	2200      	movs	r2, #0
 800221a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(VOLTG_SEN_GPIO_Port, &GPIO_InitStruct);
 800221c:	193b      	adds	r3, r7, r4
 800221e:	4a0a      	ldr	r2, [pc, #40]	; (8002248 <HAL_ADC_MspInit+0xfc>)
 8002220:	0019      	movs	r1, r3
 8002222:	0010      	movs	r0, r2
 8002224:	f003 f996 	bl	8005554 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8002228:	2200      	movs	r2, #0
 800222a:	2100      	movs	r1, #0
 800222c:	200c      	movs	r0, #12
 800222e:	f002 ff03 	bl	8005038 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8002232:	200c      	movs	r0, #12
 8002234:	f002 ff15 	bl	8005062 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8002238:	46c0      	nop			; (mov r8, r8)
 800223a:	46bd      	mov	sp, r7
 800223c:	b011      	add	sp, #68	; 0x44
 800223e:	bd90      	pop	{r4, r7, pc}
 8002240:	40012400 	.word	0x40012400
 8002244:	40021000 	.word	0x40021000
 8002248:	50000400 	.word	0x50000400

0800224c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002252:	4b0c      	ldr	r3, [pc, #48]	; (8002284 <MX_DMA_Init+0x38>)
 8002254:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002256:	4b0b      	ldr	r3, [pc, #44]	; (8002284 <MX_DMA_Init+0x38>)
 8002258:	2101      	movs	r1, #1
 800225a:	430a      	orrs	r2, r1
 800225c:	639a      	str	r2, [r3, #56]	; 0x38
 800225e:	4b09      	ldr	r3, [pc, #36]	; (8002284 <MX_DMA_Init+0x38>)
 8002260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002262:	2201      	movs	r2, #1
 8002264:	4013      	ands	r3, r2
 8002266:	607b      	str	r3, [r7, #4]
 8002268:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800226a:	2200      	movs	r2, #0
 800226c:	2100      	movs	r1, #0
 800226e:	2009      	movs	r0, #9
 8002270:	f002 fee2 	bl	8005038 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002274:	2009      	movs	r0, #9
 8002276:	f002 fef4 	bl	8005062 <HAL_NVIC_EnableIRQ>

}
 800227a:	46c0      	nop			; (mov r8, r8)
 800227c:	46bd      	mov	sp, r7
 800227e:	b002      	add	sp, #8
 8002280:	bd80      	pop	{r7, pc}
 8002282:	46c0      	nop			; (mov r8, r8)
 8002284:	40021000 	.word	0x40021000

08002288 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002288:	b590      	push	{r4, r7, lr}
 800228a:	b089      	sub	sp, #36	; 0x24
 800228c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800228e:	240c      	movs	r4, #12
 8002290:	193b      	adds	r3, r7, r4
 8002292:	0018      	movs	r0, r3
 8002294:	2314      	movs	r3, #20
 8002296:	001a      	movs	r2, r3
 8002298:	2100      	movs	r1, #0
 800229a:	f008 fe88 	bl	800afae <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800229e:	4b39      	ldr	r3, [pc, #228]	; (8002384 <MX_GPIO_Init+0xfc>)
 80022a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80022a2:	4b38      	ldr	r3, [pc, #224]	; (8002384 <MX_GPIO_Init+0xfc>)
 80022a4:	2101      	movs	r1, #1
 80022a6:	430a      	orrs	r2, r1
 80022a8:	635a      	str	r2, [r3, #52]	; 0x34
 80022aa:	4b36      	ldr	r3, [pc, #216]	; (8002384 <MX_GPIO_Init+0xfc>)
 80022ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022ae:	2201      	movs	r2, #1
 80022b0:	4013      	ands	r3, r2
 80022b2:	60bb      	str	r3, [r7, #8]
 80022b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022b6:	4b33      	ldr	r3, [pc, #204]	; (8002384 <MX_GPIO_Init+0xfc>)
 80022b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80022ba:	4b32      	ldr	r3, [pc, #200]	; (8002384 <MX_GPIO_Init+0xfc>)
 80022bc:	2102      	movs	r1, #2
 80022be:	430a      	orrs	r2, r1
 80022c0:	635a      	str	r2, [r3, #52]	; 0x34
 80022c2:	4b30      	ldr	r3, [pc, #192]	; (8002384 <MX_GPIO_Init+0xfc>)
 80022c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022c6:	2202      	movs	r2, #2
 80022c8:	4013      	ands	r3, r2
 80022ca:	607b      	str	r3, [r7, #4]
 80022cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, STAT_LED_Pin|GATE_PWR_ENA_Pin, GPIO_PIN_RESET);
 80022ce:	2384      	movs	r3, #132	; 0x84
 80022d0:	0099      	lsls	r1, r3, #2
 80022d2:	23a0      	movs	r3, #160	; 0xa0
 80022d4:	05db      	lsls	r3, r3, #23
 80022d6:	2200      	movs	r2, #0
 80022d8:	0018      	movs	r0, r3
 80022da:	f003 fa9f 	bl	800581c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 80022de:	4b2a      	ldr	r3, [pc, #168]	; (8002388 <MX_GPIO_Init+0x100>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	2101      	movs	r1, #1
 80022e4:	0018      	movs	r0, r3
 80022e6:	f003 fa99 	bl	800581c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = STAT_LED_Pin|GATE_PWR_ENA_Pin;
 80022ea:	193b      	adds	r3, r7, r4
 80022ec:	2284      	movs	r2, #132	; 0x84
 80022ee:	0092      	lsls	r2, r2, #2
 80022f0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022f2:	193b      	adds	r3, r7, r4
 80022f4:	2201      	movs	r2, #1
 80022f6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f8:	193b      	adds	r3, r7, r4
 80022fa:	2200      	movs	r2, #0
 80022fc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022fe:	193b      	adds	r3, r7, r4
 8002300:	2200      	movs	r2, #0
 8002302:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002304:	193a      	adds	r2, r7, r4
 8002306:	23a0      	movs	r3, #160	; 0xa0
 8002308:	05db      	lsls	r3, r3, #23
 800230a:	0011      	movs	r1, r2
 800230c:	0018      	movs	r0, r3
 800230e:	f003 f921 	bl	8005554 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8002312:	193b      	adds	r3, r7, r4
 8002314:	2201      	movs	r2, #1
 8002316:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002318:	193b      	adds	r3, r7, r4
 800231a:	2201      	movs	r2, #1
 800231c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800231e:	193b      	adds	r3, r7, r4
 8002320:	2200      	movs	r2, #0
 8002322:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002324:	193b      	adds	r3, r7, r4
 8002326:	2200      	movs	r2, #0
 8002328:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 800232a:	193b      	adds	r3, r7, r4
 800232c:	4a16      	ldr	r2, [pc, #88]	; (8002388 <MX_GPIO_Init+0x100>)
 800232e:	0019      	movs	r1, r3
 8002330:	0010      	movs	r0, r2
 8002332:	f003 f90f 	bl	8005554 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RESET_CFG_Pin;
 8002336:	193b      	adds	r3, r7, r4
 8002338:	2280      	movs	r2, #128	; 0x80
 800233a:	0212      	lsls	r2, r2, #8
 800233c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800233e:	193b      	adds	r3, r7, r4
 8002340:	2200      	movs	r2, #0
 8002342:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002344:	193b      	adds	r3, r7, r4
 8002346:	2200      	movs	r2, #0
 8002348:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(RESET_CFG_GPIO_Port, &GPIO_InitStruct);
 800234a:	193a      	adds	r2, r7, r4
 800234c:	23a0      	movs	r3, #160	; 0xa0
 800234e:	05db      	lsls	r3, r3, #23
 8002350:	0011      	movs	r1, r2
 8002352:	0018      	movs	r0, r3
 8002354:	f003 f8fe 	bl	8005554 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = HALL_A_Pin|HALL_B_Pin|HALL_Z_Pin;
 8002358:	0021      	movs	r1, r4
 800235a:	187b      	adds	r3, r7, r1
 800235c:	22e0      	movs	r2, #224	; 0xe0
 800235e:	0052      	lsls	r2, r2, #1
 8002360:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002362:	187b      	adds	r3, r7, r1
 8002364:	2288      	movs	r2, #136	; 0x88
 8002366:	0352      	lsls	r2, r2, #13
 8002368:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236a:	187b      	adds	r3, r7, r1
 800236c:	2200      	movs	r2, #0
 800236e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002370:	187b      	adds	r3, r7, r1
 8002372:	4a05      	ldr	r2, [pc, #20]	; (8002388 <MX_GPIO_Init+0x100>)
 8002374:	0019      	movs	r1, r3
 8002376:	0010      	movs	r0, r2
 8002378:	f003 f8ec 	bl	8005554 <HAL_GPIO_Init>

}
 800237c:	46c0      	nop			; (mov r8, r8)
 800237e:	46bd      	mov	sp, r7
 8002380:	b009      	add	sp, #36	; 0x24
 8002382:	bd90      	pop	{r4, r7, pc}
 8002384:	40021000 	.word	0x40021000
 8002388:	50000400 	.word	0x50000400

0800238c <__io_putchar>:
#ifdef __GNUC__
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8002394:	2301      	movs	r3, #1
 8002396:	425b      	negs	r3, r3
 8002398:	1d39      	adds	r1, r7, #4
 800239a:	4804      	ldr	r0, [pc, #16]	; (80023ac <__io_putchar+0x20>)
 800239c:	2201      	movs	r2, #1
 800239e:	f005 ff63 	bl	8008268 <HAL_UART_Transmit>
  return ch;
 80023a2:	687b      	ldr	r3, [r7, #4]
}
 80023a4:	0018      	movs	r0, r3
 80023a6:	46bd      	mov	sp, r7
 80023a8:	b002      	add	sp, #8
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	20000508 	.word	0x20000508

080023b0 <HAL_TIM_PeriodElapsedCallback>:
volatile int adcSwitch = 1;

#include "../../DCMotor/DCMotor.h"

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
    if(htim->Instance == TIM17)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a19      	ldr	r2, [pc, #100]	; (8002424 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d12c      	bne.n	800241c <HAL_TIM_PeriodElapsedCallback+0x6c>
    {
        adcSwitch = !adcSwitch;
 80023c2:	4b19      	ldr	r3, [pc, #100]	; (8002428 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	425a      	negs	r2, r3
 80023c8:	4153      	adcs	r3, r2
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	001a      	movs	r2, r3
 80023ce:	4b16      	ldr	r3, [pc, #88]	; (8002428 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80023d0:	601a      	str	r2, [r3, #0]
        if (adcSwitch == 1)
 80023d2:	4b15      	ldr	r3, [pc, #84]	; (8002428 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	2b01      	cmp	r3, #1
 80023d8:	d110      	bne.n	80023fc <HAL_TIM_PeriodElapsedCallback+0x4c>
        {
            rawVoltage = HAL_ADC_GetValue(&sensor_adc);
 80023da:	4b14      	ldr	r3, [pc, #80]	; (800242c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80023dc:	0018      	movs	r0, r3
 80023de:	f001 ffbd 	bl	800435c <HAL_ADC_GetValue>
 80023e2:	0003      	movs	r3, r0
 80023e4:	b29a      	uxth	r2, r3
 80023e6:	4b12      	ldr	r3, [pc, #72]	; (8002430 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80023e8:	801a      	strh	r2, [r3, #0]
            HAL_ADC_Stop(&sensor_adc);
 80023ea:	4b10      	ldr	r3, [pc, #64]	; (800242c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80023ec:	0018      	movs	r0, r3
 80023ee:	f001 fee5 	bl	80041bc <HAL_ADC_Stop>
            DCMotor_GetSensor(0, 100);
 80023f2:	2164      	movs	r1, #100	; 0x64
 80023f4:	2000      	movs	r0, #0
 80023f6:	f001 f9ed 	bl	80037d4 <DCMotor_GetSensor>
            rawCurrent = HAL_ADC_GetValue(&sensor_adc);
            HAL_ADC_Stop(&sensor_adc);
            DCMotor_GetSensor(1, 100);
        }
    }
}
 80023fa:	e00f      	b.n	800241c <HAL_TIM_PeriodElapsedCallback+0x6c>
            rawCurrent = HAL_ADC_GetValue(&sensor_adc);
 80023fc:	4b0b      	ldr	r3, [pc, #44]	; (800242c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80023fe:	0018      	movs	r0, r3
 8002400:	f001 ffac 	bl	800435c <HAL_ADC_GetValue>
 8002404:	0003      	movs	r3, r0
 8002406:	b29a      	uxth	r2, r3
 8002408:	4b0a      	ldr	r3, [pc, #40]	; (8002434 <HAL_TIM_PeriodElapsedCallback+0x84>)
 800240a:	801a      	strh	r2, [r3, #0]
            HAL_ADC_Stop(&sensor_adc);
 800240c:	4b07      	ldr	r3, [pc, #28]	; (800242c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800240e:	0018      	movs	r0, r3
 8002410:	f001 fed4 	bl	80041bc <HAL_ADC_Stop>
            DCMotor_GetSensor(1, 100);
 8002414:	2164      	movs	r1, #100	; 0x64
 8002416:	2001      	movs	r0, #1
 8002418:	f001 f9dc 	bl	80037d4 <DCMotor_GetSensor>
}
 800241c:	46c0      	nop			; (mov r8, r8)
 800241e:	46bd      	mov	sp, r7
 8002420:	b002      	add	sp, #8
 8002422:	bd80      	pop	{r7, pc}
 8002424:	40014800 	.word	0x40014800
 8002428:	20000004 	.word	0x20000004
 800242c:	20000280 	.word	0x20000280
 8002430:	20000312 	.word	0x20000312
 8002434:	20000310 	.word	0x20000310

08002438 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b084      	sub	sp, #16
 800243c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800243e:	f001 faa7 	bl	8003990 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002442:	f000 f845 	bl	80024d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002446:	f7ff ff1f 	bl	8002288 <MX_GPIO_Init>
  MX_ADC1_Init();
 800244a:	f7ff fe2d 	bl	80020a8 <MX_ADC1_Init>
  MX_SPI1_Init();
 800244e:	f000 faa1 	bl	8002994 <MX_SPI1_Init>
  MX_DMA_Init();
 8002452:	f7ff fefb 	bl	800224c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002456:	f000 ff0f 	bl	8003278 <MX_USART2_UART_Init>
  MX_TIM14_Init();
 800245a:	f000 fd57 	bl	8002f0c <MX_TIM14_Init>
  MX_TIM16_Init();
 800245e:	f000 fd7b 	bl	8002f58 <MX_TIM16_Init>
  MX_TIM3_Init();
 8002462:	f000 fcc1 	bl	8002de8 <MX_TIM3_Init>
  MX_TIM17_Init();
 8002466:	f000 fdf9 	bl	800305c <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */

    // printf("hello\r\n");
    HAL_ADCEx_Calibration_Start(&hadc1);
 800246a:	4b17      	ldr	r3, [pc, #92]	; (80024c8 <main+0x90>)
 800246c:	0018      	movs	r0, r3
 800246e:	f002 fc2f 	bl	8004cd0 <HAL_ADCEx_Calibration_Start>
    W25qxx_Init();
 8002472:	f008 fc6d 	bl	800ad50 <W25qxx_Init>

    HAL_GPIO_WritePin(GATE_PWR_ENA_GPIO_Port, GATE_PWR_ENA_Pin, 1);
 8002476:	2380      	movs	r3, #128	; 0x80
 8002478:	0099      	lsls	r1, r3, #2
 800247a:	23a0      	movs	r3, #160	; 0xa0
 800247c:	05db      	lsls	r3, r3, #23
 800247e:	2201      	movs	r2, #1
 8002480:	0018      	movs	r0, r3
 8002482:	f003 f9cb 	bl	800581c <HAL_GPIO_WritePin>

    DCMotor_Init();
 8002486:	f000 ffd1 	bl	800342c <DCMotor_Init>
    // printf("i max: %ld\r\n", i_max);
    // HAL_Delay(2000);

    // MedianFilter_In(motor.current_filter, HAL_ADC_GetValue(&sensor_adc));

    for (size_t i = 0; i < REG_HOLDING_NREGS; i++) usRegHoldingBuf[i] = 0;
 800248a:	2300      	movs	r3, #0
 800248c:	607b      	str	r3, [r7, #4]
 800248e:	e007      	b.n	80024a0 <main+0x68>
 8002490:	4b0e      	ldr	r3, [pc, #56]	; (80024cc <main+0x94>)
 8002492:	687a      	ldr	r2, [r7, #4]
 8002494:	0052      	lsls	r2, r2, #1
 8002496:	2100      	movs	r1, #0
 8002498:	52d1      	strh	r1, [r2, r3]
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	3301      	adds	r3, #1
 800249e:	607b      	str	r3, [r7, #4]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2b15      	cmp	r3, #21
 80024a4:	d9f4      	bls.n	8002490 <main+0x58>
    eMBInit(MB_RTU, 2, 3, 9600, MB_PAR_NONE);
 80024a6:	2396      	movs	r3, #150	; 0x96
 80024a8:	019b      	lsls	r3, r3, #6
 80024aa:	2200      	movs	r2, #0
 80024ac:	9200      	str	r2, [sp, #0]
 80024ae:	2203      	movs	r2, #3
 80024b0:	2102      	movs	r1, #2
 80024b2:	2000      	movs	r0, #0
 80024b4:	f007 f8c2 	bl	800963c <eMBInit>
    eMBEnable();
 80024b8:	f007 f958 	bl	800976c <eMBEnable>
        // }

        // // printf("\r\n");
        // HAL_Delay(100);

        eMBPoll();
 80024bc:	f007 f974 	bl	80097a8 <eMBPoll>
        DCMotor_Run();
 80024c0:	f001 f906 	bl	80036d0 <DCMotor_Run>
        eMBPoll();
 80024c4:	e7fa      	b.n	80024bc <main+0x84>
 80024c6:	46c0      	nop			; (mov r8, r8)
 80024c8:	20000280 	.word	0x20000280
 80024cc:	200002e4 	.word	0x200002e4

080024d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80024d0:	b590      	push	{r4, r7, lr}
 80024d2:	b093      	sub	sp, #76	; 0x4c
 80024d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80024d6:	2414      	movs	r4, #20
 80024d8:	193b      	adds	r3, r7, r4
 80024da:	0018      	movs	r0, r3
 80024dc:	2334      	movs	r3, #52	; 0x34
 80024de:	001a      	movs	r2, r3
 80024e0:	2100      	movs	r1, #0
 80024e2:	f008 fd64 	bl	800afae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80024e6:	1d3b      	adds	r3, r7, #4
 80024e8:	0018      	movs	r0, r3
 80024ea:	2310      	movs	r3, #16
 80024ec:	001a      	movs	r2, r3
 80024ee:	2100      	movs	r1, #0
 80024f0:	f008 fd5d 	bl	800afae <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80024f4:	2380      	movs	r3, #128	; 0x80
 80024f6:	009b      	lsls	r3, r3, #2
 80024f8:	0018      	movs	r0, r3
 80024fa:	f003 f9ad 	bl	8005858 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80024fe:	193b      	adds	r3, r7, r4
 8002500:	2202      	movs	r2, #2
 8002502:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002504:	193b      	adds	r3, r7, r4
 8002506:	2280      	movs	r2, #128	; 0x80
 8002508:	0052      	lsls	r2, r2, #1
 800250a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800250c:	0021      	movs	r1, r4
 800250e:	187b      	adds	r3, r7, r1
 8002510:	2200      	movs	r2, #0
 8002512:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002514:	187b      	adds	r3, r7, r1
 8002516:	2240      	movs	r2, #64	; 0x40
 8002518:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800251a:	187b      	adds	r3, r7, r1
 800251c:	2202      	movs	r2, #2
 800251e:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002520:	187b      	adds	r3, r7, r1
 8002522:	2202      	movs	r2, #2
 8002524:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002526:	187b      	adds	r3, r7, r1
 8002528:	2200      	movs	r2, #0
 800252a:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 800252c:	187b      	adds	r3, r7, r1
 800252e:	2208      	movs	r2, #8
 8002530:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002532:	187b      	adds	r3, r7, r1
 8002534:	2280      	movs	r2, #128	; 0x80
 8002536:	0292      	lsls	r2, r2, #10
 8002538:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800253a:	187b      	adds	r3, r7, r1
 800253c:	2280      	movs	r2, #128	; 0x80
 800253e:	0592      	lsls	r2, r2, #22
 8002540:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002542:	187b      	adds	r3, r7, r1
 8002544:	0018      	movs	r0, r3
 8002546:	f003 f9d3 	bl	80058f0 <HAL_RCC_OscConfig>
 800254a:	1e03      	subs	r3, r0, #0
 800254c:	d001      	beq.n	8002552 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800254e:	f000 fa18 	bl	8002982 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002552:	1d3b      	adds	r3, r7, #4
 8002554:	2207      	movs	r2, #7
 8002556:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002558:	1d3b      	adds	r3, r7, #4
 800255a:	2202      	movs	r2, #2
 800255c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800255e:	1d3b      	adds	r3, r7, #4
 8002560:	2200      	movs	r2, #0
 8002562:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002564:	1d3b      	adds	r3, r7, #4
 8002566:	2200      	movs	r2, #0
 8002568:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800256a:	1d3b      	adds	r3, r7, #4
 800256c:	2102      	movs	r1, #2
 800256e:	0018      	movs	r0, r3
 8002570:	f003 fcce 	bl	8005f10 <HAL_RCC_ClockConfig>
 8002574:	1e03      	subs	r3, r0, #0
 8002576:	d001      	beq.n	800257c <SystemClock_Config+0xac>
  {
    Error_Handler();
 8002578:	f000 fa03 	bl	8002982 <Error_Handler>
  }
}
 800257c:	46c0      	nop			; (mov r8, r8)
 800257e:	46bd      	mov	sp, r7
 8002580:	b013      	add	sp, #76	; 0x4c
 8002582:	bd90      	pop	{r4, r7, pc}

08002584 <fetchHoldingRegsData>:
 *
 *@param iRegIndex 
 *@return uint8_t 
 */
uint8_t fetchHoldingRegsData(int iRegIndex)
{
 8002584:	b590      	push	{r4, r7, lr}
 8002586:	b085      	sub	sp, #20
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
    uint8_t numUs = 1;
 800258c:	230f      	movs	r3, #15
 800258e:	18fb      	adds	r3, r7, r3
 8002590:	2201      	movs	r2, #1
 8002592:	701a      	strb	r2, [r3, #0]
    switch (iRegIndex)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2b0c      	cmp	r3, #12
 8002598:	d848      	bhi.n	800262c <fetchHoldingRegsData+0xa8>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	009a      	lsls	r2, r3, #2
 800259e:	4b2b      	ldr	r3, [pc, #172]	; (800264c <fetchHoldingRegsData+0xc8>)
 80025a0:	18d3      	adds	r3, r2, r3
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	469f      	mov	pc, r3
    {
        case HREG_DCMOTOR_RUN:
            if (usRegHoldingBuf[HREG_DCMOTOR_RUN] == 0)
 80025a6:	4b2a      	ldr	r3, [pc, #168]	; (8002650 <fetchHoldingRegsData+0xcc>)
 80025a8:	881b      	ldrh	r3, [r3, #0]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d101      	bne.n	80025b2 <fetchHoldingRegsData+0x2e>
            {
                DCMotor_Stop();
 80025ae:	f001 f8e3 	bl	8003778 <DCMotor_Stop>
            }
        case HREG_DCMOTOR_DIRECTION:
            if(DCMotor_GetCurrentSpeed() == 0)
 80025b2:	f001 f9e3 	bl	800397c <DCMotor_GetCurrentSpeed>
 80025b6:	1e03      	subs	r3, r0, #0
 80025b8:	d13f      	bne.n	800263a <fetchHoldingRegsData+0xb6>
            {
                DCMotor_GetDirection();
 80025ba:	f000 ffd3 	bl	8003564 <DCMotor_GetDirection>
            }
            break;
 80025be:	e03c      	b.n	800263a <fetchHoldingRegsData+0xb6>
            // usRegHoldingBuf[HREG_DCMOTOR_SET_ELAPSED_TIME] = DCMotor_GetAcceleration();
            break;
        case HREG_DCMOTOR_SET_SPEED:
            break;
        case HREG_DCMOTOR_SET_LIMIT_VOLTAGE:
            usRegHoldingBuf[HREG_DCMOTOR_SET_LIMIT_VOLTAGE] = DCMotor_GetAcceleration();
 80025c0:	f000 ff82 	bl	80034c8 <DCMotor_GetAcceleration>
 80025c4:	0003      	movs	r3, r0
 80025c6:	b29a      	uxth	r2, r3
 80025c8:	4b21      	ldr	r3, [pc, #132]	; (8002650 <fetchHoldingRegsData+0xcc>)
 80025ca:	811a      	strh	r2, [r3, #8]
            break;
 80025cc:	e036      	b.n	800263c <fetchHoldingRegsData+0xb8>
        case HREG_DCMOTOR_SET_LIMIT_CURRENT:
            usRegHoldingBuf[HREG_DCMOTOR_SET_LIMIT_CURRENT] = HAL_GetTick();
 80025ce:	f001 fa5b 	bl	8003a88 <HAL_GetTick>
 80025d2:	0003      	movs	r3, r0
 80025d4:	b29a      	uxth	r2, r3
 80025d6:	4b1e      	ldr	r3, [pc, #120]	; (8002650 <fetchHoldingRegsData+0xcc>)
 80025d8:	815a      	strh	r2, [r3, #10]
            break;
 80025da:	e02f      	b.n	800263c <fetchHoldingRegsData+0xb8>
        case HREG_DCMOTOR_GET_CURRENT_SPEED:
            usRegHoldingBuf[HREG_DCMOTOR_GET_CURRENT_SPEED] = DCMotor_GetCurrentSpeed();
 80025dc:	f001 f9ce 	bl	800397c <DCMotor_GetCurrentSpeed>
 80025e0:	0003      	movs	r3, r0
 80025e2:	b29a      	uxth	r2, r3
 80025e4:	4b1a      	ldr	r3, [pc, #104]	; (8002650 <fetchHoldingRegsData+0xcc>)
 80025e6:	819a      	strh	r2, [r3, #12]
            break;
 80025e8:	e028      	b.n	800263c <fetchHoldingRegsData+0xb8>
        case HREG_DCMOTOR_GET_VOLTAGE:
            usRegHoldingBuf[HREG_DCMOTOR_GET_VOLTAGE] = DCMotor_GetVoltageValue();
 80025ea:	f001 f977 	bl	80038dc <DCMotor_GetVoltageValue>
 80025ee:	0003      	movs	r3, r0
 80025f0:	b29a      	uxth	r2, r3
 80025f2:	4b17      	ldr	r3, [pc, #92]	; (8002650 <fetchHoldingRegsData+0xcc>)
 80025f4:	81da      	strh	r2, [r3, #14]
            break;
 80025f6:	e021      	b.n	800263c <fetchHoldingRegsData+0xb8>
        case HREG_DCMOTOR_GET_CURRENT:
            MedianFilter_In(motor.current_filter, DCMotor_GetCurrentValue());
 80025f8:	4b16      	ldr	r3, [pc, #88]	; (8002654 <fetchHoldingRegsData+0xd0>)
 80025fa:	69dc      	ldr	r4, [r3, #28]
 80025fc:	f001 f92c 	bl	8003858 <DCMotor_GetCurrentValue>
 8002600:	0003      	movs	r3, r0
 8002602:	0019      	movs	r1, r3
 8002604:	0020      	movs	r0, r4
 8002606:	f006 fef8 	bl	80093fa <MedianFilter_In>
            usRegHoldingBuf[HREG_DCMOTOR_GET_CURRENT] = MedianFilter_Out(motor.current_filter);
 800260a:	4b12      	ldr	r3, [pc, #72]	; (8002654 <fetchHoldingRegsData+0xd0>)
 800260c:	69db      	ldr	r3, [r3, #28]
 800260e:	0018      	movs	r0, r3
 8002610:	f007 f800 	bl	8009614 <MedianFilter_Out>
 8002614:	0003      	movs	r3, r0
 8002616:	b29a      	uxth	r2, r3
 8002618:	4b0d      	ldr	r3, [pc, #52]	; (8002650 <fetchHoldingRegsData+0xcc>)
 800261a:	821a      	strh	r2, [r3, #16]
            break;
 800261c:	e00e      	b.n	800263c <fetchHoldingRegsData+0xb8>
        case HREG_DCMOTOR_GET_RESISTANCE:
            usRegHoldingBuf[HREG_DCMOTOR_GET_RESISTANCE] = DCMotor_GetResistanceValue();
 800261e:	f001 f995 	bl	800394c <DCMotor_GetResistanceValue>
 8002622:	0003      	movs	r3, r0
 8002624:	b29a      	uxth	r2, r3
 8002626:	4b0a      	ldr	r3, [pc, #40]	; (8002650 <fetchHoldingRegsData+0xcc>)
 8002628:	825a      	strh	r2, [r3, #18]
            break;
 800262a:	e007      	b.n	800263c <fetchHoldingRegsData+0xb8>
        case HREG_MODBUS_ADDRESS:
            break;
        case HREG_MODBUS_BAUDRATE:
            break;
        default:
            numUs = 0;
 800262c:	230f      	movs	r3, #15
 800262e:	18fb      	adds	r3, r7, r3
 8002630:	2200      	movs	r2, #0
 8002632:	701a      	strb	r2, [r3, #0]
            break;
 8002634:	e002      	b.n	800263c <fetchHoldingRegsData+0xb8>
            break;
 8002636:	46c0      	nop			; (mov r8, r8)
 8002638:	e000      	b.n	800263c <fetchHoldingRegsData+0xb8>
            break;
 800263a:	46c0      	nop			; (mov r8, r8)
    }
    return numUs;
 800263c:	230f      	movs	r3, #15
 800263e:	18fb      	adds	r3, r7, r3
 8002640:	781b      	ldrb	r3, [r3, #0]
}
 8002642:	0018      	movs	r0, r3
 8002644:	46bd      	mov	sp, r7
 8002646:	b005      	add	sp, #20
 8002648:	bd90      	pop	{r4, r7, pc}
 800264a:	46c0      	nop			; (mov r8, r8)
 800264c:	0800dc48 	.word	0x0800dc48
 8002650:	200002e4 	.word	0x200002e4
 8002654:	20000598 	.word	0x20000598

08002658 <validateWriteHoldingRegs>:
 *@param iRegIndex 
 *@param usNRegs 
 *@return result
 */
uint8_t validateWriteHoldingRegs(int iRegIndex, uint16_t usNRegs)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
 8002660:	000a      	movs	r2, r1
 8002662:	1cbb      	adds	r3, r7, #2
 8002664:	801a      	strh	r2, [r3, #0]
    uint8_t result = 1;
 8002666:	230b      	movs	r3, #11
 8002668:	18fb      	adds	r3, r7, r3
 800266a:	2201      	movs	r2, #1
 800266c:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < usNRegs; ++i)
 800266e:	2300      	movs	r3, #0
 8002670:	60fb      	str	r3, [r7, #12]
 8002672:	e014      	b.n	800269e <validateWriteHoldingRegs+0x46>
    {
        switch (iRegIndex + i)
 8002674:	687a      	ldr	r2, [r7, #4]
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	18d3      	adds	r3, r2, r3
 800267a:	2b05      	cmp	r3, #5
 800267c:	d804      	bhi.n	8002688 <validateWriteHoldingRegs+0x30>
 800267e:	009a      	lsls	r2, r3, #2
 8002680:	4b0d      	ldr	r3, [pc, #52]	; (80026b8 <validateWriteHoldingRegs+0x60>)
 8002682:	18d3      	adds	r3, r2, r3
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	469f      	mov	pc, r3
            case HREG_DCMOTOR_SET_LIMIT_VOLTAGE:
                break;
            case HREG_DCMOTOR_SET_LIMIT_CURRENT:
                break;
            default:
                if (i == 0) return 0;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d103      	bne.n	8002696 <validateWriteHoldingRegs+0x3e>
 800268e:	2300      	movs	r3, #0
 8002690:	e00d      	b.n	80026ae <validateWriteHoldingRegs+0x56>
                break;
 8002692:	46c0      	nop			; (mov r8, r8)
 8002694:	e000      	b.n	8002698 <validateWriteHoldingRegs+0x40>
                break;
 8002696:	46c0      	nop			; (mov r8, r8)
    for (size_t i = 0; i < usNRegs; ++i)
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	3301      	adds	r3, #1
 800269c:	60fb      	str	r3, [r7, #12]
 800269e:	1cbb      	adds	r3, r7, #2
 80026a0:	881b      	ldrh	r3, [r3, #0]
 80026a2:	68fa      	ldr	r2, [r7, #12]
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d3e5      	bcc.n	8002674 <validateWriteHoldingRegs+0x1c>
        }
    }
    return result;
 80026a8:	230b      	movs	r3, #11
 80026aa:	18fb      	adds	r3, r7, r3
 80026ac:	781b      	ldrb	r3, [r3, #0]
}
 80026ae:	0018      	movs	r0, r3
 80026b0:	46bd      	mov	sp, r7
 80026b2:	b004      	add	sp, #16
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	46c0      	nop			; (mov r8, r8)
 80026b8:	0800dc7c 	.word	0x0800dc7c

080026bc <writeHoldingRegs>:
 *
 *@param iRegIndex 
 *@param tempReg
 */
void writeHoldingRegs(int iRegIndex, uint16_t tempReg)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b084      	sub	sp, #16
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	000a      	movs	r2, r1
 80026c6:	1cbb      	adds	r3, r7, #2
 80026c8:	801a      	strh	r2, [r3, #0]
    switch (iRegIndex)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2b05      	cmp	r3, #5
 80026ce:	d846      	bhi.n	800275e <writeHoldingRegs+0xa2>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	009a      	lsls	r2, r3, #2
 80026d4:	4b28      	ldr	r3, [pc, #160]	; (8002778 <writeHoldingRegs+0xbc>)
 80026d6:	18d3      	adds	r3, r2, r3
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	469f      	mov	pc, r3
    {
        case HREG_DCMOTOR_RUN:
            if (tempReg > 1) break;
 80026dc:	1cbb      	adds	r3, r7, #2
 80026de:	881b      	ldrh	r3, [r3, #0]
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d840      	bhi.n	8002766 <writeHoldingRegs+0xaa>
            usRegHoldingBuf[HREG_DCMOTOR_RUN] = tempReg;
 80026e4:	4b25      	ldr	r3, [pc, #148]	; (800277c <writeHoldingRegs+0xc0>)
 80026e6:	1cba      	adds	r2, r7, #2
 80026e8:	8812      	ldrh	r2, [r2, #0]
 80026ea:	801a      	strh	r2, [r3, #0]
            DCMotor_Start(tempReg);
 80026ec:	1cbb      	adds	r3, r7, #2
 80026ee:	881b      	ldrh	r3, [r3, #0]
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	0018      	movs	r0, r3
 80026f4:	f000 ff26 	bl	8003544 <DCMotor_Start>
            break;
 80026f8:	e03a      	b.n	8002770 <writeHoldingRegs+0xb4>
        case HREG_DCMOTOR_DIRECTION:
            if (tempReg > 1) break;
 80026fa:	1cbb      	adds	r3, r7, #2
 80026fc:	881b      	ldrh	r3, [r3, #0]
 80026fe:	2b01      	cmp	r3, #1
 8002700:	d833      	bhi.n	800276a <writeHoldingRegs+0xae>
            usRegHoldingBuf[HREG_DCMOTOR_DIRECTION] = tempReg;
 8002702:	4b1e      	ldr	r3, [pc, #120]	; (800277c <writeHoldingRegs+0xc0>)
 8002704:	1cba      	adds	r2, r7, #2
 8002706:	8812      	ldrh	r2, [r2, #0]
 8002708:	805a      	strh	r2, [r3, #2]
            int s = DCMotor_GetCurrentSpeed();
 800270a:	f001 f937 	bl	800397c <DCMotor_GetCurrentSpeed>
 800270e:	0003      	movs	r3, r0
 8002710:	60fb      	str	r3, [r7, #12]
            DCMotor_SetDirection(tempReg);
 8002712:	1cbb      	adds	r3, r7, #2
 8002714:	881b      	ldrh	r3, [r3, #0]
 8002716:	b2db      	uxtb	r3, r3
 8002718:	0018      	movs	r0, r3
 800271a:	f000 ff03 	bl	8003524 <DCMotor_SetDirection>
            DCMotor_Stop();
 800271e:	f001 f82b 	bl	8003778 <DCMotor_Stop>
            // DCMotor_SetSpeed(s);
            break;
 8002722:	e025      	b.n	8002770 <writeHoldingRegs+0xb4>
        case HREG_DCMOTOR_SET_ELAPSED_TIME:
            usRegHoldingBuf[HREG_DCMOTOR_SET_ELAPSED_TIME] = tempReg;
 8002724:	4b15      	ldr	r3, [pc, #84]	; (800277c <writeHoldingRegs+0xc0>)
 8002726:	1cba      	adds	r2, r7, #2
 8002728:	8812      	ldrh	r2, [r2, #0]
 800272a:	809a      	strh	r2, [r3, #4]
            DCMotor_SetElapsedTime(tempReg);
 800272c:	1cbb      	adds	r3, r7, #2
 800272e:	881b      	ldrh	r3, [r3, #0]
 8002730:	0018      	movs	r0, r3
 8002732:	f000 febb 	bl	80034ac <DCMotor_SetElapsedTime>
            break;
 8002736:	e01b      	b.n	8002770 <writeHoldingRegs+0xb4>
        case HREG_DCMOTOR_SET_SPEED:
            if (tempReg > 100) break;
 8002738:	1cbb      	adds	r3, r7, #2
 800273a:	881b      	ldrh	r3, [r3, #0]
 800273c:	2b64      	cmp	r3, #100	; 0x64
 800273e:	d816      	bhi.n	800276e <writeHoldingRegs+0xb2>
            usRegHoldingBuf[HREG_DCMOTOR_SET_SPEED] = tempReg;
 8002740:	4b0e      	ldr	r3, [pc, #56]	; (800277c <writeHoldingRegs+0xc0>)
 8002742:	1cba      	adds	r2, r7, #2
 8002744:	8812      	ldrh	r2, [r2, #0]
 8002746:	80da      	strh	r2, [r3, #6]
            DCMotor_SetSpeed(tempReg);
 8002748:	1cbb      	adds	r3, r7, #2
 800274a:	881b      	ldrh	r3, [r3, #0]
 800274c:	0018      	movs	r0, r3
 800274e:	f000 fecb 	bl	80034e8 <DCMotor_SetSpeed>
            break;
 8002752:	e00d      	b.n	8002770 <writeHoldingRegs+0xb4>
        case HREG_DCMOTOR_SET_LIMIT_VOLTAGE:
            // usRegHoldingBuf[HREG_DCMOTOR_SET_LIMIT_VOLTAGE] = tempReg;
            break;
        case HREG_DCMOTOR_SET_LIMIT_CURRENT:
            usRegHoldingBuf[HREG_DCMOTOR_SET_LIMIT_CURRENT] = tempReg;
 8002754:	4b09      	ldr	r3, [pc, #36]	; (800277c <writeHoldingRegs+0xc0>)
 8002756:	1cba      	adds	r2, r7, #2
 8002758:	8812      	ldrh	r2, [r2, #0]
 800275a:	815a      	strh	r2, [r3, #10]
            break;
 800275c:	e008      	b.n	8002770 <writeHoldingRegs+0xb4>
        //    	writeDeviceAddress(itoa(usRegHoldingBuf[HREG_NEW_MODBUS_ADDRESS], value, 10));
        //     break;
        
        default:
           	// usRegHoldingBuf[iRegIndex] = tempReg;
            break;
 800275e:	46c0      	nop			; (mov r8, r8)
 8002760:	e006      	b.n	8002770 <writeHoldingRegs+0xb4>
            break;
 8002762:	46c0      	nop			; (mov r8, r8)
 8002764:	e004      	b.n	8002770 <writeHoldingRegs+0xb4>
            if (tempReg > 1) break;
 8002766:	46c0      	nop			; (mov r8, r8)
 8002768:	e002      	b.n	8002770 <writeHoldingRegs+0xb4>
            if (tempReg > 1) break;
 800276a:	46c0      	nop			; (mov r8, r8)
 800276c:	e000      	b.n	8002770 <writeHoldingRegs+0xb4>
            if (tempReg > 100) break;
 800276e:	46c0      	nop			; (mov r8, r8)
    }
}
 8002770:	46c0      	nop			; (mov r8, r8)
 8002772:	46bd      	mov	sp, r7
 8002774:	b004      	add	sp, #16
 8002776:	bd80      	pop	{r7, pc}
 8002778:	0800dc94 	.word	0x0800dc94
 800277c:	200002e4 	.word	0x200002e4

08002780 <eMBRegHoldingCB>:

eMBErrorCode eMBRegHoldingCB(UCHAR *pucRegBuffer, USHORT usAddress, USHORT usNRegs, eMBRegisterMode eMode)
{
 8002780:	b5b0      	push	{r4, r5, r7, lr}
 8002782:	b088      	sub	sp, #32
 8002784:	af00      	add	r7, sp, #0
 8002786:	60f8      	str	r0, [r7, #12]
 8002788:	000c      	movs	r4, r1
 800278a:	0010      	movs	r0, r2
 800278c:	0019      	movs	r1, r3
 800278e:	250a      	movs	r5, #10
 8002790:	197b      	adds	r3, r7, r5
 8002792:	1c22      	adds	r2, r4, #0
 8002794:	801a      	strh	r2, [r3, #0]
 8002796:	2408      	movs	r4, #8
 8002798:	193b      	adds	r3, r7, r4
 800279a:	1c02      	adds	r2, r0, #0
 800279c:	801a      	strh	r2, [r3, #0]
 800279e:	1dfb      	adds	r3, r7, #7
 80027a0:	1c0a      	adds	r2, r1, #0
 80027a2:	701a      	strb	r2, [r3, #0]
    eMBErrorCode eStatus = MB_ENOERR;
 80027a4:	231f      	movs	r3, #31
 80027a6:	18fb      	adds	r3, r7, r3
 80027a8:	2200      	movs	r2, #0
 80027aa:	701a      	strb	r2, [r3, #0]
    int iRegIndex;

    if (eMode == MB_REG_READ)
 80027ac:	1dfb      	adds	r3, r7, #7
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d159      	bne.n	8002868 <eMBRegHoldingCB+0xe8>
    {
        if ((usAddress >= REG_HOLDING_START) &&
 80027b4:	197b      	adds	r3, r7, r5
 80027b6:	881b      	ldrh	r3, [r3, #0]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d051      	beq.n	8002860 <eMBRegHoldingCB+0xe0>
            (usAddress + usNRegs <= REG_HOLDING_START + REG_HOLDING_NREGS))
 80027bc:	197b      	adds	r3, r7, r5
 80027be:	881a      	ldrh	r2, [r3, #0]
 80027c0:	193b      	adds	r3, r7, r4
 80027c2:	881b      	ldrh	r3, [r3, #0]
 80027c4:	18d3      	adds	r3, r2, r3
        if ((usAddress >= REG_HOLDING_START) &&
 80027c6:	2b17      	cmp	r3, #23
 80027c8:	dc4a      	bgt.n	8002860 <eMBRegHoldingCB+0xe0>
        {
            iRegIndex = (int)(usAddress - usRegHoldingStart);
 80027ca:	197b      	adds	r3, r7, r5
 80027cc:	881b      	ldrh	r3, [r3, #0]
 80027ce:	4a4e      	ldr	r2, [pc, #312]	; (8002908 <eMBRegHoldingCB+0x188>)
 80027d0:	8812      	ldrh	r2, [r2, #0]
 80027d2:	1a9b      	subs	r3, r3, r2
 80027d4:	61bb      	str	r3, [r7, #24]
            while (usNRegs > 0)
 80027d6:	e03d      	b.n	8002854 <eMBRegHoldingCB+0xd4>
            {
                uint8_t numUs = fetchHoldingRegsData(iRegIndex);
 80027d8:	2513      	movs	r5, #19
 80027da:	197c      	adds	r4, r7, r5
 80027dc:	69bb      	ldr	r3, [r7, #24]
 80027de:	0018      	movs	r0, r3
 80027e0:	f7ff fed0 	bl	8002584 <fetchHoldingRegsData>
 80027e4:	0003      	movs	r3, r0
 80027e6:	7023      	strb	r3, [r4, #0]
                if (numUs < 1)
 80027e8:	197b      	adds	r3, r7, r5
 80027ea:	781b      	ldrb	r3, [r3, #0]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d101      	bne.n	80027f4 <eMBRegHoldingCB+0x74>
                {
                    return MB_ENORES;
 80027f0:	2304      	movs	r3, #4
 80027f2:	e084      	b.n	80028fe <eMBRegHoldingCB+0x17e>
                }

                for (size_t i = 0; i < numUs; ++i)
 80027f4:	2300      	movs	r3, #0
 80027f6:	617b      	str	r3, [r7, #20]
 80027f8:	e026      	b.n	8002848 <eMBRegHoldingCB+0xc8>
                {
                    if (usNRegs > 0)
 80027fa:	2008      	movs	r0, #8
 80027fc:	183b      	adds	r3, r7, r0
 80027fe:	881b      	ldrh	r3, [r3, #0]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d01c      	beq.n	800283e <eMBRegHoldingCB+0xbe>
                    {
                        *pucRegBuffer++ = (unsigned char)(usRegHoldingBuf[iRegIndex] >> 8);
 8002804:	4b41      	ldr	r3, [pc, #260]	; (800290c <eMBRegHoldingCB+0x18c>)
 8002806:	69ba      	ldr	r2, [r7, #24]
 8002808:	0052      	lsls	r2, r2, #1
 800280a:	5ad3      	ldrh	r3, [r2, r3]
 800280c:	0a1b      	lsrs	r3, r3, #8
 800280e:	b299      	uxth	r1, r3
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	1c5a      	adds	r2, r3, #1
 8002814:	60fa      	str	r2, [r7, #12]
 8002816:	b2ca      	uxtb	r2, r1
 8002818:	701a      	strb	r2, [r3, #0]
                        *pucRegBuffer++ = (unsigned char)(usRegHoldingBuf[iRegIndex] &0xFF);
 800281a:	4b3c      	ldr	r3, [pc, #240]	; (800290c <eMBRegHoldingCB+0x18c>)
 800281c:	69ba      	ldr	r2, [r7, #24]
 800281e:	0052      	lsls	r2, r2, #1
 8002820:	5ad1      	ldrh	r1, [r2, r3]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	1c5a      	adds	r2, r3, #1
 8002826:	60fa      	str	r2, [r7, #12]
 8002828:	b2ca      	uxtb	r2, r1
 800282a:	701a      	strb	r2, [r3, #0]
                        iRegIndex++;
 800282c:	69bb      	ldr	r3, [r7, #24]
 800282e:	3301      	adds	r3, #1
 8002830:	61bb      	str	r3, [r7, #24]
                        usNRegs--;
 8002832:	183b      	adds	r3, r7, r0
 8002834:	881a      	ldrh	r2, [r3, #0]
 8002836:	183b      	adds	r3, r7, r0
 8002838:	3a01      	subs	r2, #1
 800283a:	801a      	strh	r2, [r3, #0]
 800283c:	e001      	b.n	8002842 <eMBRegHoldingCB+0xc2>
                    }
                    else
                    {
                        return MB_ENORES;
 800283e:	2304      	movs	r3, #4
 8002840:	e05d      	b.n	80028fe <eMBRegHoldingCB+0x17e>
                for (size_t i = 0; i < numUs; ++i)
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	3301      	adds	r3, #1
 8002846:	617b      	str	r3, [r7, #20]
 8002848:	2313      	movs	r3, #19
 800284a:	18fb      	adds	r3, r7, r3
 800284c:	781b      	ldrb	r3, [r3, #0]
 800284e:	697a      	ldr	r2, [r7, #20]
 8002850:	429a      	cmp	r2, r3
 8002852:	d3d2      	bcc.n	80027fa <eMBRegHoldingCB+0x7a>
            while (usNRegs > 0)
 8002854:	2308      	movs	r3, #8
 8002856:	18fb      	adds	r3, r7, r3
 8002858:	881b      	ldrh	r3, [r3, #0]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d1bc      	bne.n	80027d8 <eMBRegHoldingCB+0x58>
        if ((usAddress >= REG_HOLDING_START) &&
 800285e:	e003      	b.n	8002868 <eMBRegHoldingCB+0xe8>
                }
            }
        }
        else
        {
            eStatus = MB_ENOREG;
 8002860:	231f      	movs	r3, #31
 8002862:	18fb      	adds	r3, r7, r3
 8002864:	2201      	movs	r2, #1
 8002866:	701a      	strb	r2, [r3, #0]
        }
    }

    if (eMode == MB_REG_WRITE)
 8002868:	1dfb      	adds	r3, r7, #7
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	2b01      	cmp	r3, #1
 800286e:	d143      	bne.n	80028f8 <eMBRegHoldingCB+0x178>
    {
        if ((usAddress >= REG_HOLDING_START) && (usAddress + usNRegs <= REG_HOLDING_START + REG_HOLDING_NREGS))
 8002870:	210a      	movs	r1, #10
 8002872:	187b      	adds	r3, r7, r1
 8002874:	881b      	ldrh	r3, [r3, #0]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d03a      	beq.n	80028f0 <eMBRegHoldingCB+0x170>
 800287a:	187b      	adds	r3, r7, r1
 800287c:	881a      	ldrh	r2, [r3, #0]
 800287e:	2008      	movs	r0, #8
 8002880:	183b      	adds	r3, r7, r0
 8002882:	881b      	ldrh	r3, [r3, #0]
 8002884:	18d3      	adds	r3, r2, r3
 8002886:	2b17      	cmp	r3, #23
 8002888:	dc32      	bgt.n	80028f0 <eMBRegHoldingCB+0x170>
        {
            iRegIndex = (int)(usAddress - usRegHoldingStart);
 800288a:	187b      	adds	r3, r7, r1
 800288c:	881b      	ldrh	r3, [r3, #0]
 800288e:	4a1e      	ldr	r2, [pc, #120]	; (8002908 <eMBRegHoldingCB+0x188>)
 8002890:	8812      	ldrh	r2, [r2, #0]
 8002892:	1a9b      	subs	r3, r3, r2
 8002894:	61bb      	str	r3, [r7, #24]
            if (validateWriteHoldingRegs(iRegIndex, usNRegs) == 0)
 8002896:	183b      	adds	r3, r7, r0
 8002898:	881a      	ldrh	r2, [r3, #0]
 800289a:	69bb      	ldr	r3, [r7, #24]
 800289c:	0011      	movs	r1, r2
 800289e:	0018      	movs	r0, r3
 80028a0:	f7ff feda 	bl	8002658 <validateWriteHoldingRegs>
 80028a4:	1e03      	subs	r3, r0, #0
 80028a6:	d11d      	bne.n	80028e4 <eMBRegHoldingCB+0x164>
                return MB_EINVAL;	// bad request
 80028a8:	2302      	movs	r3, #2
 80028aa:	e028      	b.n	80028fe <eMBRegHoldingCB+0x17e>

            while (usNRegs > 0)
            {
                writeHoldingRegs(iRegIndex, (USHORT)(((unsigned int) *pucRegBuffer << 8) | ((unsigned int) *(pucRegBuffer + 1))));
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	781b      	ldrb	r3, [r3, #0]
 80028b0:	b29b      	uxth	r3, r3
 80028b2:	021b      	lsls	r3, r3, #8
 80028b4:	b29a      	uxth	r2, r3
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	3301      	adds	r3, #1
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	b29b      	uxth	r3, r3
 80028be:	4313      	orrs	r3, r2
 80028c0:	b29a      	uxth	r2, r3
 80028c2:	69bb      	ldr	r3, [r7, #24]
 80028c4:	0011      	movs	r1, r2
 80028c6:	0018      	movs	r0, r3
 80028c8:	f7ff fef8 	bl	80026bc <writeHoldingRegs>
                pucRegBuffer += 2;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	3302      	adds	r3, #2
 80028d0:	60fb      	str	r3, [r7, #12]
                usNRegs--;
 80028d2:	2108      	movs	r1, #8
 80028d4:	187b      	adds	r3, r7, r1
 80028d6:	881a      	ldrh	r2, [r3, #0]
 80028d8:	187b      	adds	r3, r7, r1
 80028da:	3a01      	subs	r2, #1
 80028dc:	801a      	strh	r2, [r3, #0]
                iRegIndex++;
 80028de:	69bb      	ldr	r3, [r7, #24]
 80028e0:	3301      	adds	r3, #1
 80028e2:	61bb      	str	r3, [r7, #24]
            while (usNRegs > 0)
 80028e4:	2308      	movs	r3, #8
 80028e6:	18fb      	adds	r3, r7, r3
 80028e8:	881b      	ldrh	r3, [r3, #0]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d1de      	bne.n	80028ac <eMBRegHoldingCB+0x12c>
        if ((usAddress >= REG_HOLDING_START) && (usAddress + usNRegs <= REG_HOLDING_START + REG_HOLDING_NREGS))
 80028ee:	e003      	b.n	80028f8 <eMBRegHoldingCB+0x178>
            }
        }
        else eStatus = MB_ENOREG;
 80028f0:	231f      	movs	r3, #31
 80028f2:	18fb      	adds	r3, r7, r3
 80028f4:	2201      	movs	r2, #1
 80028f6:	701a      	strb	r2, [r3, #0]
    }

    return eStatus;
 80028f8:	231f      	movs	r3, #31
 80028fa:	18fb      	adds	r3, r7, r3
 80028fc:	781b      	ldrb	r3, [r3, #0]
}
 80028fe:	0018      	movs	r0, r3
 8002900:	46bd      	mov	sp, r7
 8002902:	b008      	add	sp, #32
 8002904:	bdb0      	pop	{r4, r5, r7, pc}
 8002906:	46c0      	nop			; (mov r8, r8)
 8002908:	20000000 	.word	0x20000000
 800290c:	200002e4 	.word	0x200002e4

08002910 <eMBRegInputCB>:

eMBErrorCode eMBRegInputCB(UCHAR *pucRegBuffer, USHORT usAddress, USHORT usNRegs)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b082      	sub	sp, #8
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
 8002918:	0008      	movs	r0, r1
 800291a:	0011      	movs	r1, r2
 800291c:	1cbb      	adds	r3, r7, #2
 800291e:	1c02      	adds	r2, r0, #0
 8002920:	801a      	strh	r2, [r3, #0]
 8002922:	003b      	movs	r3, r7
 8002924:	1c0a      	adds	r2, r1, #0
 8002926:	801a      	strh	r2, [r3, #0]
    return MB_ENOREG;
 8002928:	2301      	movs	r3, #1
}
 800292a:	0018      	movs	r0, r3
 800292c:	46bd      	mov	sp, r7
 800292e:	b002      	add	sp, #8
 8002930:	bd80      	pop	{r7, pc}

08002932 <eMBRegCoilsCB>:

eMBErrorCode eMBRegCoilsCB(UCHAR *pucRegBuffer, USHORT usAddress, USHORT usNCoils, eMBRegisterMode eMode)
{
 8002932:	b590      	push	{r4, r7, lr}
 8002934:	b085      	sub	sp, #20
 8002936:	af00      	add	r7, sp, #0
 8002938:	60f8      	str	r0, [r7, #12]
 800293a:	000c      	movs	r4, r1
 800293c:	0010      	movs	r0, r2
 800293e:	0019      	movs	r1, r3
 8002940:	230a      	movs	r3, #10
 8002942:	18fb      	adds	r3, r7, r3
 8002944:	1c22      	adds	r2, r4, #0
 8002946:	801a      	strh	r2, [r3, #0]
 8002948:	2308      	movs	r3, #8
 800294a:	18fb      	adds	r3, r7, r3
 800294c:	1c02      	adds	r2, r0, #0
 800294e:	801a      	strh	r2, [r3, #0]
 8002950:	1dfb      	adds	r3, r7, #7
 8002952:	1c0a      	adds	r2, r1, #0
 8002954:	701a      	strb	r2, [r3, #0]
    return MB_ENOREG;
 8002956:	2301      	movs	r3, #1
}
 8002958:	0018      	movs	r0, r3
 800295a:	46bd      	mov	sp, r7
 800295c:	b005      	add	sp, #20
 800295e:	bd90      	pop	{r4, r7, pc}

08002960 <eMBRegDiscreteCB>:

eMBErrorCode eMBRegDiscreteCB(UCHAR *pucRegBuffer, USHORT usAddress, USHORT usNDiscrete)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b082      	sub	sp, #8
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	0008      	movs	r0, r1
 800296a:	0011      	movs	r1, r2
 800296c:	1cbb      	adds	r3, r7, #2
 800296e:	1c02      	adds	r2, r0, #0
 8002970:	801a      	strh	r2, [r3, #0]
 8002972:	003b      	movs	r3, r7
 8002974:	1c0a      	adds	r2, r1, #0
 8002976:	801a      	strh	r2, [r3, #0]
    return MB_ENOREG;
 8002978:	2301      	movs	r3, #1
}
 800297a:	0018      	movs	r0, r3
 800297c:	46bd      	mov	sp, r7
 800297e:	b002      	add	sp, #8
 8002980:	bd80      	pop	{r7, pc}

08002982 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002982:	b580      	push	{r7, lr}
 8002984:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002986:	b672      	cpsid	i
}
 8002988:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
    /*User can add his own implementation to report the HAL error return state */
    __disable_irq();
    HAL_NVIC_SystemReset();
 800298a:	f002 fb7a 	bl	8005082 <HAL_NVIC_SystemReset>
  /* USER CODE END Error_Handler_Debug */
}
 800298e:	46c0      	nop			; (mov r8, r8)
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}

08002994 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002998:	4b1b      	ldr	r3, [pc, #108]	; (8002a08 <MX_SPI1_Init+0x74>)
 800299a:	4a1c      	ldr	r2, [pc, #112]	; (8002a0c <MX_SPI1_Init+0x78>)
 800299c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800299e:	4b1a      	ldr	r3, [pc, #104]	; (8002a08 <MX_SPI1_Init+0x74>)
 80029a0:	2282      	movs	r2, #130	; 0x82
 80029a2:	0052      	lsls	r2, r2, #1
 80029a4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80029a6:	4b18      	ldr	r3, [pc, #96]	; (8002a08 <MX_SPI1_Init+0x74>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80029ac:	4b16      	ldr	r3, [pc, #88]	; (8002a08 <MX_SPI1_Init+0x74>)
 80029ae:	22e0      	movs	r2, #224	; 0xe0
 80029b0:	00d2      	lsls	r2, r2, #3
 80029b2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80029b4:	4b14      	ldr	r3, [pc, #80]	; (8002a08 <MX_SPI1_Init+0x74>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80029ba:	4b13      	ldr	r3, [pc, #76]	; (8002a08 <MX_SPI1_Init+0x74>)
 80029bc:	2200      	movs	r2, #0
 80029be:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80029c0:	4b11      	ldr	r3, [pc, #68]	; (8002a08 <MX_SPI1_Init+0x74>)
 80029c2:	2280      	movs	r2, #128	; 0x80
 80029c4:	0092      	lsls	r2, r2, #2
 80029c6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80029c8:	4b0f      	ldr	r3, [pc, #60]	; (8002a08 <MX_SPI1_Init+0x74>)
 80029ca:	2218      	movs	r2, #24
 80029cc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80029ce:	4b0e      	ldr	r3, [pc, #56]	; (8002a08 <MX_SPI1_Init+0x74>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80029d4:	4b0c      	ldr	r3, [pc, #48]	; (8002a08 <MX_SPI1_Init+0x74>)
 80029d6:	2200      	movs	r2, #0
 80029d8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80029da:	4b0b      	ldr	r3, [pc, #44]	; (8002a08 <MX_SPI1_Init+0x74>)
 80029dc:	2200      	movs	r2, #0
 80029de:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80029e0:	4b09      	ldr	r3, [pc, #36]	; (8002a08 <MX_SPI1_Init+0x74>)
 80029e2:	2207      	movs	r2, #7
 80029e4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80029e6:	4b08      	ldr	r3, [pc, #32]	; (8002a08 <MX_SPI1_Init+0x74>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80029ec:	4b06      	ldr	r3, [pc, #24]	; (8002a08 <MX_SPI1_Init+0x74>)
 80029ee:	2208      	movs	r2, #8
 80029f0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80029f2:	4b05      	ldr	r3, [pc, #20]	; (8002a08 <MX_SPI1_Init+0x74>)
 80029f4:	0018      	movs	r0, r3
 80029f6:	f003 fd5b 	bl	80064b0 <HAL_SPI_Init>
 80029fa:	1e03      	subs	r3, r0, #0
 80029fc:	d001      	beq.n	8002a02 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80029fe:	f7ff ffc0 	bl	8002982 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002a02:	46c0      	nop			; (mov r8, r8)
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	20000314 	.word	0x20000314
 8002a0c:	40013000 	.word	0x40013000

08002a10 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002a10:	b590      	push	{r4, r7, lr}
 8002a12:	b08b      	sub	sp, #44	; 0x2c
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a18:	2414      	movs	r4, #20
 8002a1a:	193b      	adds	r3, r7, r4
 8002a1c:	0018      	movs	r0, r3
 8002a1e:	2314      	movs	r3, #20
 8002a20:	001a      	movs	r2, r3
 8002a22:	2100      	movs	r1, #0
 8002a24:	f008 fac3 	bl	800afae <memset>
  if(spiHandle->Instance==SPI1)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a1b      	ldr	r2, [pc, #108]	; (8002a9c <HAL_SPI_MspInit+0x8c>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d130      	bne.n	8002a94 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002a32:	4b1b      	ldr	r3, [pc, #108]	; (8002aa0 <HAL_SPI_MspInit+0x90>)
 8002a34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a36:	4b1a      	ldr	r3, [pc, #104]	; (8002aa0 <HAL_SPI_MspInit+0x90>)
 8002a38:	2180      	movs	r1, #128	; 0x80
 8002a3a:	0149      	lsls	r1, r1, #5
 8002a3c:	430a      	orrs	r2, r1
 8002a3e:	641a      	str	r2, [r3, #64]	; 0x40
 8002a40:	4b17      	ldr	r3, [pc, #92]	; (8002aa0 <HAL_SPI_MspInit+0x90>)
 8002a42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a44:	2380      	movs	r3, #128	; 0x80
 8002a46:	015b      	lsls	r3, r3, #5
 8002a48:	4013      	ands	r3, r2
 8002a4a:	613b      	str	r3, [r7, #16]
 8002a4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a4e:	4b14      	ldr	r3, [pc, #80]	; (8002aa0 <HAL_SPI_MspInit+0x90>)
 8002a50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a52:	4b13      	ldr	r3, [pc, #76]	; (8002aa0 <HAL_SPI_MspInit+0x90>)
 8002a54:	2101      	movs	r1, #1
 8002a56:	430a      	orrs	r2, r1
 8002a58:	635a      	str	r2, [r3, #52]	; 0x34
 8002a5a:	4b11      	ldr	r3, [pc, #68]	; (8002aa0 <HAL_SPI_MspInit+0x90>)
 8002a5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a5e:	2201      	movs	r2, #1
 8002a60:	4013      	ands	r3, r2
 8002a62:	60fb      	str	r3, [r7, #12]
 8002a64:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002a66:	0021      	movs	r1, r4
 8002a68:	187b      	adds	r3, r7, r1
 8002a6a:	22e0      	movs	r2, #224	; 0xe0
 8002a6c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a6e:	187b      	adds	r3, r7, r1
 8002a70:	2202      	movs	r2, #2
 8002a72:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a74:	187b      	adds	r3, r7, r1
 8002a76:	2200      	movs	r2, #0
 8002a78:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a7a:	187b      	adds	r3, r7, r1
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8002a80:	187b      	adds	r3, r7, r1
 8002a82:	2200      	movs	r2, #0
 8002a84:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a86:	187a      	adds	r2, r7, r1
 8002a88:	23a0      	movs	r3, #160	; 0xa0
 8002a8a:	05db      	lsls	r3, r3, #23
 8002a8c:	0011      	movs	r1, r2
 8002a8e:	0018      	movs	r0, r3
 8002a90:	f002 fd60 	bl	8005554 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002a94:	46c0      	nop			; (mov r8, r8)
 8002a96:	46bd      	mov	sp, r7
 8002a98:	b00b      	add	sp, #44	; 0x2c
 8002a9a:	bd90      	pop	{r4, r7, pc}
 8002a9c:	40013000 	.word	0x40013000
 8002aa0:	40021000 	.word	0x40021000

08002aa4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002aaa:	4b0f      	ldr	r3, [pc, #60]	; (8002ae8 <HAL_MspInit+0x44>)
 8002aac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002aae:	4b0e      	ldr	r3, [pc, #56]	; (8002ae8 <HAL_MspInit+0x44>)
 8002ab0:	2101      	movs	r1, #1
 8002ab2:	430a      	orrs	r2, r1
 8002ab4:	641a      	str	r2, [r3, #64]	; 0x40
 8002ab6:	4b0c      	ldr	r3, [pc, #48]	; (8002ae8 <HAL_MspInit+0x44>)
 8002ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aba:	2201      	movs	r2, #1
 8002abc:	4013      	ands	r3, r2
 8002abe:	607b      	str	r3, [r7, #4]
 8002ac0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ac2:	4b09      	ldr	r3, [pc, #36]	; (8002ae8 <HAL_MspInit+0x44>)
 8002ac4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002ac6:	4b08      	ldr	r3, [pc, #32]	; (8002ae8 <HAL_MspInit+0x44>)
 8002ac8:	2180      	movs	r1, #128	; 0x80
 8002aca:	0549      	lsls	r1, r1, #21
 8002acc:	430a      	orrs	r2, r1
 8002ace:	63da      	str	r2, [r3, #60]	; 0x3c
 8002ad0:	4b05      	ldr	r3, [pc, #20]	; (8002ae8 <HAL_MspInit+0x44>)
 8002ad2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002ad4:	2380      	movs	r3, #128	; 0x80
 8002ad6:	055b      	lsls	r3, r3, #21
 8002ad8:	4013      	ands	r3, r2
 8002ada:	603b      	str	r3, [r7, #0]
 8002adc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ade:	46c0      	nop			; (mov r8, r8)
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	b002      	add	sp, #8
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	46c0      	nop			; (mov r8, r8)
 8002ae8:	40021000 	.word	0x40021000

08002aec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002af0:	e7fe      	b.n	8002af0 <NMI_Handler+0x4>

08002af2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002af2:	b580      	push	{r7, lr}
 8002af4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002af6:	e7fe      	b.n	8002af6 <HardFault_Handler+0x4>

08002af8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002afc:	46c0      	nop			; (mov r8, r8)
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}

08002b02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b02:	b580      	push	{r7, lr}
 8002b04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b06:	46c0      	nop			; (mov r8, r8)
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}

08002b0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b10:	f000 ffa8 	bl	8003a64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b14:	46c0      	nop			; (mov r8, r8)
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}
	...

08002b1c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim16_ch1);
 8002b20:	4b03      	ldr	r3, [pc, #12]	; (8002b30 <DMA1_Channel1_IRQHandler+0x14>)
 8002b22:	0018      	movs	r0, r3
 8002b24:	f002 fc14 	bl	8005350 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002b28:	46c0      	nop			; (mov r8, r8)
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	46c0      	nop			; (mov r8, r8)
 8002b30:	200004ac 	.word	0x200004ac

08002b34 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 interrupt.
  */
void ADC1_IRQHandler(void)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002b38:	4b03      	ldr	r3, [pc, #12]	; (8002b48 <ADC1_IRQHandler+0x14>)
 8002b3a:	0018      	movs	r0, r3
 8002b3c:	f001 fc1a 	bl	8004374 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8002b40:	46c0      	nop			; (mov r8, r8)
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	46c0      	nop			; (mov r8, r8)
 8002b48:	20000280 	.word	0x20000280

08002b4c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002b50:	4b03      	ldr	r3, [pc, #12]	; (8002b60 <TIM3_IRQHandler+0x14>)
 8002b52:	0018      	movs	r0, r3
 8002b54:	f004 fb18 	bl	8007188 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002b58:	46c0      	nop			; (mov r8, r8)
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	46c0      	nop			; (mov r8, r8)
 8002b60:	2000037c 	.word	0x2000037c

08002b64 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */
	if(__HAL_TIM_GET_FLAG(&htim14, TIM_FLAG_UPDATE) != RESET && __HAL_TIM_GET_IT_SOURCE(&htim14, TIM_IT_UPDATE) !=RESET) {
 8002b68:	4b13      	ldr	r3, [pc, #76]	; (8002bb8 <TIM14_IRQHandler+0x54>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	691b      	ldr	r3, [r3, #16]
 8002b6e:	2201      	movs	r2, #1
 8002b70:	4013      	ands	r3, r2
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d118      	bne.n	8002ba8 <TIM14_IRQHandler+0x44>
 8002b76:	4b10      	ldr	r3, [pc, #64]	; (8002bb8 <TIM14_IRQHandler+0x54>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	68db      	ldr	r3, [r3, #12]
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	4013      	ands	r3, r2
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d111      	bne.n	8002ba8 <TIM14_IRQHandler+0x44>
    __HAL_TIM_CLEAR_IT(&htim14, TIM_IT_UPDATE);
 8002b84:	4b0c      	ldr	r3, [pc, #48]	; (8002bb8 <TIM14_IRQHandler+0x54>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2202      	movs	r2, #2
 8002b8a:	4252      	negs	r2, r2
 8002b8c:	611a      	str	r2, [r3, #16]
    if (!--downcounter)
 8002b8e:	4b0b      	ldr	r3, [pc, #44]	; (8002bbc <TIM14_IRQHandler+0x58>)
 8002b90:	881b      	ldrh	r3, [r3, #0]
 8002b92:	3b01      	subs	r3, #1
 8002b94:	b29a      	uxth	r2, r3
 8002b96:	4b09      	ldr	r3, [pc, #36]	; (8002bbc <TIM14_IRQHandler+0x58>)
 8002b98:	801a      	strh	r2, [r3, #0]
 8002b9a:	4b08      	ldr	r3, [pc, #32]	; (8002bbc <TIM14_IRQHandler+0x58>)
 8002b9c:	881b      	ldrh	r3, [r3, #0]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d102      	bne.n	8002ba8 <TIM14_IRQHandler+0x44>
      pxMBPortCBTimerExpired();
 8002ba2:	4b07      	ldr	r3, [pc, #28]	; (8002bc0 <TIM14_IRQHandler+0x5c>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4798      	blx	r3
  }

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8002ba8:	4b03      	ldr	r3, [pc, #12]	; (8002bb8 <TIM14_IRQHandler+0x54>)
 8002baa:	0018      	movs	r0, r3
 8002bac:	f004 faec 	bl	8007188 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8002bb0:	46c0      	nop			; (mov r8, r8)
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	46c0      	nop			; (mov r8, r8)
 8002bb8:	200003c8 	.word	0x200003c8
 8002bbc:	20000730 	.word	0x20000730
 8002bc0:	200005f0 	.word	0x200005f0

08002bc4 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8002bc8:	4b03      	ldr	r3, [pc, #12]	; (8002bd8 <TIM17_IRQHandler+0x14>)
 8002bca:	0018      	movs	r0, r3
 8002bcc:	f004 fadc 	bl	8007188 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8002bd0:	46c0      	nop			; (mov r8, r8)
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	46c0      	nop			; (mov r8, r8)
 8002bd8:	20000460 	.word	0x20000460

08002bdc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b082      	sub	sp, #8
 8002be0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	uint32_t tmp_flag = __HAL_UART_GET_FLAG(&huart2, UART_FLAG_RXNE);
 8002be2:	4b1c      	ldr	r3, [pc, #112]	; (8002c54 <USART2_IRQHandler+0x78>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	69db      	ldr	r3, [r3, #28]
 8002be8:	2220      	movs	r2, #32
 8002bea:	4013      	ands	r3, r2
 8002bec:	3b20      	subs	r3, #32
 8002bee:	425a      	negs	r2, r3
 8002bf0:	4153      	adcs	r3, r2
 8002bf2:	b2db      	uxtb	r3, r3
 8002bf4:	607b      	str	r3, [r7, #4]
  uint32_t tmp_it_source = __HAL_UART_GET_IT_SOURCE(&huart2, UART_IT_RXNE);
 8002bf6:	4b17      	ldr	r3, [pc, #92]	; (8002c54 <USART2_IRQHandler+0x78>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	2220      	movs	r2, #32
 8002bfe:	4013      	ands	r3, r2
 8002c00:	1e5a      	subs	r2, r3, #1
 8002c02:	4193      	sbcs	r3, r2
 8002c04:	b2db      	uxtb	r3, r3
 8002c06:	603b      	str	r3, [r7, #0]
  
  if((tmp_flag != RESET) && (tmp_it_source != RESET)) {
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d00a      	beq.n	8002c24 <USART2_IRQHandler+0x48>
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d007      	beq.n	8002c24 <USART2_IRQHandler+0x48>
    pxMBFrameCBByteReceived();
 8002c14:	4b10      	ldr	r3, [pc, #64]	; (8002c58 <USART2_IRQHandler+0x7c>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4798      	blx	r3
    __HAL_UART_CLEAR_PEFLAG(&huart2);    
 8002c1a:	4b0e      	ldr	r3, [pc, #56]	; (8002c54 <USART2_IRQHandler+0x78>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	2201      	movs	r2, #1
 8002c20:	621a      	str	r2, [r3, #32]
    return;
 8002c22:	e014      	b.n	8002c4e <USART2_IRQHandler+0x72>
  }
  
  if((__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) != RESET) &&(__HAL_UART_GET_IT_SOURCE(&huart2, UART_IT_TXE) != RESET)) {
 8002c24:	4b0b      	ldr	r3, [pc, #44]	; (8002c54 <USART2_IRQHandler+0x78>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	69db      	ldr	r3, [r3, #28]
 8002c2a:	2280      	movs	r2, #128	; 0x80
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	2b80      	cmp	r3, #128	; 0x80
 8002c30:	d109      	bne.n	8002c46 <USART2_IRQHandler+0x6a>
 8002c32:	4b08      	ldr	r3, [pc, #32]	; (8002c54 <USART2_IRQHandler+0x78>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	2280      	movs	r2, #128	; 0x80
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	d003      	beq.n	8002c46 <USART2_IRQHandler+0x6a>
    pxMBFrameCBTransmitterEmpty();    
 8002c3e:	4b07      	ldr	r3, [pc, #28]	; (8002c5c <USART2_IRQHandler+0x80>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4798      	blx	r3
    return;
 8002c44:	e003      	b.n	8002c4e <USART2_IRQHandler+0x72>
  }

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002c46:	4b03      	ldr	r3, [pc, #12]	; (8002c54 <USART2_IRQHandler+0x78>)
 8002c48:	0018      	movs	r0, r3
 8002c4a:	f005 fbb9 	bl	80083c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	b002      	add	sp, #8
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	20000508 	.word	0x20000508
 8002c58:	200005e8 	.word	0x200005e8
 8002c5c:	200005ec 	.word	0x200005ec

08002c60 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	af00      	add	r7, sp, #0
	return 1;
 8002c64:	2301      	movs	r3, #1
}
 8002c66:	0018      	movs	r0, r3
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}

08002c6c <_kill>:

int _kill(int pid, int sig)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b082      	sub	sp, #8
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
 8002c74:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002c76:	f008 f94d 	bl	800af14 <__errno>
 8002c7a:	0003      	movs	r3, r0
 8002c7c:	2216      	movs	r2, #22
 8002c7e:	601a      	str	r2, [r3, #0]
	return -1;
 8002c80:	2301      	movs	r3, #1
 8002c82:	425b      	negs	r3, r3
}
 8002c84:	0018      	movs	r0, r3
 8002c86:	46bd      	mov	sp, r7
 8002c88:	b002      	add	sp, #8
 8002c8a:	bd80      	pop	{r7, pc}

08002c8c <_exit>:

void _exit (int status)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002c94:	2301      	movs	r3, #1
 8002c96:	425a      	negs	r2, r3
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	0011      	movs	r1, r2
 8002c9c:	0018      	movs	r0, r3
 8002c9e:	f7ff ffe5 	bl	8002c6c <_kill>
	while (1) {}		/* Make sure we hang here */
 8002ca2:	e7fe      	b.n	8002ca2 <_exit+0x16>

08002ca4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b086      	sub	sp, #24
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	60f8      	str	r0, [r7, #12]
 8002cac:	60b9      	str	r1, [r7, #8]
 8002cae:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	617b      	str	r3, [r7, #20]
 8002cb4:	e00a      	b.n	8002ccc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002cb6:	e000      	b.n	8002cba <_read+0x16>
 8002cb8:	bf00      	nop
 8002cba:	0001      	movs	r1, r0
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	1c5a      	adds	r2, r3, #1
 8002cc0:	60ba      	str	r2, [r7, #8]
 8002cc2:	b2ca      	uxtb	r2, r1
 8002cc4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	3301      	adds	r3, #1
 8002cca:	617b      	str	r3, [r7, #20]
 8002ccc:	697a      	ldr	r2, [r7, #20]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	dbf0      	blt.n	8002cb6 <_read+0x12>
	}

return len;
 8002cd4:	687b      	ldr	r3, [r7, #4]
}
 8002cd6:	0018      	movs	r0, r3
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	b006      	add	sp, #24
 8002cdc:	bd80      	pop	{r7, pc}

08002cde <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002cde:	b580      	push	{r7, lr}
 8002ce0:	b086      	sub	sp, #24
 8002ce2:	af00      	add	r7, sp, #0
 8002ce4:	60f8      	str	r0, [r7, #12]
 8002ce6:	60b9      	str	r1, [r7, #8]
 8002ce8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cea:	2300      	movs	r3, #0
 8002cec:	617b      	str	r3, [r7, #20]
 8002cee:	e009      	b.n	8002d04 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	1c5a      	adds	r2, r3, #1
 8002cf4:	60ba      	str	r2, [r7, #8]
 8002cf6:	781b      	ldrb	r3, [r3, #0]
 8002cf8:	0018      	movs	r0, r3
 8002cfa:	f7ff fb47 	bl	800238c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	3301      	adds	r3, #1
 8002d02:	617b      	str	r3, [r7, #20]
 8002d04:	697a      	ldr	r2, [r7, #20]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	dbf1      	blt.n	8002cf0 <_write+0x12>
	}
	return len;
 8002d0c:	687b      	ldr	r3, [r7, #4]
}
 8002d0e:	0018      	movs	r0, r3
 8002d10:	46bd      	mov	sp, r7
 8002d12:	b006      	add	sp, #24
 8002d14:	bd80      	pop	{r7, pc}

08002d16 <_close>:

int _close(int file)
{
 8002d16:	b580      	push	{r7, lr}
 8002d18:	b082      	sub	sp, #8
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	6078      	str	r0, [r7, #4]
	return -1;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	425b      	negs	r3, r3
}
 8002d22:	0018      	movs	r0, r3
 8002d24:	46bd      	mov	sp, r7
 8002d26:	b002      	add	sp, #8
 8002d28:	bd80      	pop	{r7, pc}

08002d2a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d2a:	b580      	push	{r7, lr}
 8002d2c:	b082      	sub	sp, #8
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	6078      	str	r0, [r7, #4]
 8002d32:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	2280      	movs	r2, #128	; 0x80
 8002d38:	0192      	lsls	r2, r2, #6
 8002d3a:	605a      	str	r2, [r3, #4]
	return 0;
 8002d3c:	2300      	movs	r3, #0
}
 8002d3e:	0018      	movs	r0, r3
 8002d40:	46bd      	mov	sp, r7
 8002d42:	b002      	add	sp, #8
 8002d44:	bd80      	pop	{r7, pc}

08002d46 <_isatty>:

int _isatty(int file)
{
 8002d46:	b580      	push	{r7, lr}
 8002d48:	b082      	sub	sp, #8
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	6078      	str	r0, [r7, #4]
	return 1;
 8002d4e:	2301      	movs	r3, #1
}
 8002d50:	0018      	movs	r0, r3
 8002d52:	46bd      	mov	sp, r7
 8002d54:	b002      	add	sp, #8
 8002d56:	bd80      	pop	{r7, pc}

08002d58 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b084      	sub	sp, #16
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	60f8      	str	r0, [r7, #12]
 8002d60:	60b9      	str	r1, [r7, #8]
 8002d62:	607a      	str	r2, [r7, #4]
	return 0;
 8002d64:	2300      	movs	r3, #0
}
 8002d66:	0018      	movs	r0, r3
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	b004      	add	sp, #16
 8002d6c:	bd80      	pop	{r7, pc}
	...

08002d70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b086      	sub	sp, #24
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d78:	4a14      	ldr	r2, [pc, #80]	; (8002dcc <_sbrk+0x5c>)
 8002d7a:	4b15      	ldr	r3, [pc, #84]	; (8002dd0 <_sbrk+0x60>)
 8002d7c:	1ad3      	subs	r3, r2, r3
 8002d7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d84:	4b13      	ldr	r3, [pc, #76]	; (8002dd4 <_sbrk+0x64>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d102      	bne.n	8002d92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d8c:	4b11      	ldr	r3, [pc, #68]	; (8002dd4 <_sbrk+0x64>)
 8002d8e:	4a12      	ldr	r2, [pc, #72]	; (8002dd8 <_sbrk+0x68>)
 8002d90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d92:	4b10      	ldr	r3, [pc, #64]	; (8002dd4 <_sbrk+0x64>)
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	18d3      	adds	r3, r2, r3
 8002d9a:	693a      	ldr	r2, [r7, #16]
 8002d9c:	429a      	cmp	r2, r3
 8002d9e:	d207      	bcs.n	8002db0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002da0:	f008 f8b8 	bl	800af14 <__errno>
 8002da4:	0003      	movs	r3, r0
 8002da6:	220c      	movs	r2, #12
 8002da8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002daa:	2301      	movs	r3, #1
 8002dac:	425b      	negs	r3, r3
 8002dae:	e009      	b.n	8002dc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002db0:	4b08      	ldr	r3, [pc, #32]	; (8002dd4 <_sbrk+0x64>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002db6:	4b07      	ldr	r3, [pc, #28]	; (8002dd4 <_sbrk+0x64>)
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	18d2      	adds	r2, r2, r3
 8002dbe:	4b05      	ldr	r3, [pc, #20]	; (8002dd4 <_sbrk+0x64>)
 8002dc0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
}
 8002dc4:	0018      	movs	r0, r3
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	b006      	add	sp, #24
 8002dca:	bd80      	pop	{r7, pc}
 8002dcc:	20002000 	.word	0x20002000
 8002dd0:	00000400 	.word	0x00000400
 8002dd4:	20000378 	.word	0x20000378
 8002dd8:	20000770 	.word	0x20000770

08002ddc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002de0:	46c0      	nop			; (mov r8, r8)
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
	...

08002de8 <MX_TIM3_Init>:
TIM_HandleTypeDef htim17;
DMA_HandleTypeDef hdma_tim16_ch1;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b08e      	sub	sp, #56	; 0x38
 8002dec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002dee:	2328      	movs	r3, #40	; 0x28
 8002df0:	18fb      	adds	r3, r7, r3
 8002df2:	0018      	movs	r0, r3
 8002df4:	2310      	movs	r3, #16
 8002df6:	001a      	movs	r2, r3
 8002df8:	2100      	movs	r1, #0
 8002dfa:	f008 f8d8 	bl	800afae <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002dfe:	231c      	movs	r3, #28
 8002e00:	18fb      	adds	r3, r7, r3
 8002e02:	0018      	movs	r0, r3
 8002e04:	230c      	movs	r3, #12
 8002e06:	001a      	movs	r2, r3
 8002e08:	2100      	movs	r1, #0
 8002e0a:	f008 f8d0 	bl	800afae <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e0e:	003b      	movs	r3, r7
 8002e10:	0018      	movs	r0, r3
 8002e12:	231c      	movs	r3, #28
 8002e14:	001a      	movs	r2, r3
 8002e16:	2100      	movs	r1, #0
 8002e18:	f008 f8c9 	bl	800afae <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002e1c:	4b39      	ldr	r3, [pc, #228]	; (8002f04 <MX_TIM3_Init+0x11c>)
 8002e1e:	4a3a      	ldr	r2, [pc, #232]	; (8002f08 <MX_TIM3_Init+0x120>)
 8002e20:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 64-1;
 8002e22:	4b38      	ldr	r3, [pc, #224]	; (8002f04 <MX_TIM3_Init+0x11c>)
 8002e24:	223f      	movs	r2, #63	; 0x3f
 8002e26:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e28:	4b36      	ldr	r3, [pc, #216]	; (8002f04 <MX_TIM3_Init+0x11c>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8002e2e:	4b35      	ldr	r3, [pc, #212]	; (8002f04 <MX_TIM3_Init+0x11c>)
 8002e30:	2263      	movs	r2, #99	; 0x63
 8002e32:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e34:	4b33      	ldr	r3, [pc, #204]	; (8002f04 <MX_TIM3_Init+0x11c>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002e3a:	4b32      	ldr	r3, [pc, #200]	; (8002f04 <MX_TIM3_Init+0x11c>)
 8002e3c:	2280      	movs	r2, #128	; 0x80
 8002e3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002e40:	4b30      	ldr	r3, [pc, #192]	; (8002f04 <MX_TIM3_Init+0x11c>)
 8002e42:	0018      	movs	r0, r3
 8002e44:	f003 ff34 	bl	8006cb0 <HAL_TIM_Base_Init>
 8002e48:	1e03      	subs	r3, r0, #0
 8002e4a:	d001      	beq.n	8002e50 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8002e4c:	f7ff fd99 	bl	8002982 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e50:	2128      	movs	r1, #40	; 0x28
 8002e52:	187b      	adds	r3, r7, r1
 8002e54:	2280      	movs	r2, #128	; 0x80
 8002e56:	0152      	lsls	r2, r2, #5
 8002e58:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002e5a:	187a      	adds	r2, r7, r1
 8002e5c:	4b29      	ldr	r3, [pc, #164]	; (8002f04 <MX_TIM3_Init+0x11c>)
 8002e5e:	0011      	movs	r1, r2
 8002e60:	0018      	movs	r0, r3
 8002e62:	f004 fc23 	bl	80076ac <HAL_TIM_ConfigClockSource>
 8002e66:	1e03      	subs	r3, r0, #0
 8002e68:	d001      	beq.n	8002e6e <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8002e6a:	f7ff fd8a 	bl	8002982 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002e6e:	4b25      	ldr	r3, [pc, #148]	; (8002f04 <MX_TIM3_Init+0x11c>)
 8002e70:	0018      	movs	r0, r3
 8002e72:	f004 f851 	bl	8006f18 <HAL_TIM_PWM_Init>
 8002e76:	1e03      	subs	r3, r0, #0
 8002e78:	d001      	beq.n	8002e7e <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8002e7a:	f7ff fd82 	bl	8002982 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e7e:	211c      	movs	r1, #28
 8002e80:	187b      	adds	r3, r7, r1
 8002e82:	2200      	movs	r2, #0
 8002e84:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e86:	187b      	adds	r3, r7, r1
 8002e88:	2200      	movs	r2, #0
 8002e8a:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002e8c:	187a      	adds	r2, r7, r1
 8002e8e:	4b1d      	ldr	r3, [pc, #116]	; (8002f04 <MX_TIM3_Init+0x11c>)
 8002e90:	0011      	movs	r1, r2
 8002e92:	0018      	movs	r0, r3
 8002e94:	f005 f8c8 	bl	8008028 <HAL_TIMEx_MasterConfigSynchronization>
 8002e98:	1e03      	subs	r3, r0, #0
 8002e9a:	d001      	beq.n	8002ea0 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8002e9c:	f7ff fd71 	bl	8002982 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ea0:	003b      	movs	r3, r7
 8002ea2:	2260      	movs	r2, #96	; 0x60
 8002ea4:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8002ea6:	003b      	movs	r3, r7
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002eac:	003b      	movs	r3, r7
 8002eae:	2200      	movs	r2, #0
 8002eb0:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002eb2:	003b      	movs	r3, r7
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002eb8:	0039      	movs	r1, r7
 8002eba:	4b12      	ldr	r3, [pc, #72]	; (8002f04 <MX_TIM3_Init+0x11c>)
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	0018      	movs	r0, r3
 8002ec0:	f004 faf4 	bl	80074ac <HAL_TIM_PWM_ConfigChannel>
 8002ec4:	1e03      	subs	r3, r0, #0
 8002ec6:	d001      	beq.n	8002ecc <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 8002ec8:	f7ff fd5b 	bl	8002982 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002ecc:	0039      	movs	r1, r7
 8002ece:	4b0d      	ldr	r3, [pc, #52]	; (8002f04 <MX_TIM3_Init+0x11c>)
 8002ed0:	2204      	movs	r2, #4
 8002ed2:	0018      	movs	r0, r3
 8002ed4:	f004 faea 	bl	80074ac <HAL_TIM_PWM_ConfigChannel>
 8002ed8:	1e03      	subs	r3, r0, #0
 8002eda:	d001      	beq.n	8002ee0 <MX_TIM3_Init+0xf8>
  {
    Error_Handler();
 8002edc:	f7ff fd51 	bl	8002982 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002ee0:	0039      	movs	r1, r7
 8002ee2:	4b08      	ldr	r3, [pc, #32]	; (8002f04 <MX_TIM3_Init+0x11c>)
 8002ee4:	220c      	movs	r2, #12
 8002ee6:	0018      	movs	r0, r3
 8002ee8:	f004 fae0 	bl	80074ac <HAL_TIM_PWM_ConfigChannel>
 8002eec:	1e03      	subs	r3, r0, #0
 8002eee:	d001      	beq.n	8002ef4 <MX_TIM3_Init+0x10c>
  {
    Error_Handler();
 8002ef0:	f7ff fd47 	bl	8002982 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002ef4:	4b03      	ldr	r3, [pc, #12]	; (8002f04 <MX_TIM3_Init+0x11c>)
 8002ef6:	0018      	movs	r0, r3
 8002ef8:	f000 f980 	bl	80031fc <HAL_TIM_MspPostInit>

}
 8002efc:	46c0      	nop			; (mov r8, r8)
 8002efe:	46bd      	mov	sp, r7
 8002f00:	b00e      	add	sp, #56	; 0x38
 8002f02:	bd80      	pop	{r7, pc}
 8002f04:	2000037c 	.word	0x2000037c
 8002f08:	40000400 	.word	0x40000400

08002f0c <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8002f10:	4b0e      	ldr	r3, [pc, #56]	; (8002f4c <MX_TIM14_Init+0x40>)
 8002f12:	4a0f      	ldr	r2, [pc, #60]	; (8002f50 <MX_TIM14_Init+0x44>)
 8002f14:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 64-1;
 8002f16:	4b0d      	ldr	r3, [pc, #52]	; (8002f4c <MX_TIM14_Init+0x40>)
 8002f18:	223f      	movs	r2, #63	; 0x3f
 8002f1a:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f1c:	4b0b      	ldr	r3, [pc, #44]	; (8002f4c <MX_TIM14_Init+0x40>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8002f22:	4b0a      	ldr	r3, [pc, #40]	; (8002f4c <MX_TIM14_Init+0x40>)
 8002f24:	4a0b      	ldr	r2, [pc, #44]	; (8002f54 <MX_TIM14_Init+0x48>)
 8002f26:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f28:	4b08      	ldr	r3, [pc, #32]	; (8002f4c <MX_TIM14_Init+0x40>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f2e:	4b07      	ldr	r3, [pc, #28]	; (8002f4c <MX_TIM14_Init+0x40>)
 8002f30:	2200      	movs	r2, #0
 8002f32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8002f34:	4b05      	ldr	r3, [pc, #20]	; (8002f4c <MX_TIM14_Init+0x40>)
 8002f36:	0018      	movs	r0, r3
 8002f38:	f003 feba 	bl	8006cb0 <HAL_TIM_Base_Init>
 8002f3c:	1e03      	subs	r3, r0, #0
 8002f3e:	d001      	beq.n	8002f44 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8002f40:	f7ff fd1f 	bl	8002982 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8002f44:	46c0      	nop			; (mov r8, r8)
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	46c0      	nop			; (mov r8, r8)
 8002f4c:	200003c8 	.word	0x200003c8
 8002f50:	40002000 	.word	0x40002000
 8002f54:	0000ffff 	.word	0x0000ffff

08002f58 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b094      	sub	sp, #80	; 0x50
 8002f5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f5e:	2334      	movs	r3, #52	; 0x34
 8002f60:	18fb      	adds	r3, r7, r3
 8002f62:	0018      	movs	r0, r3
 8002f64:	231c      	movs	r3, #28
 8002f66:	001a      	movs	r2, r3
 8002f68:	2100      	movs	r1, #0
 8002f6a:	f008 f820 	bl	800afae <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002f6e:	003b      	movs	r3, r7
 8002f70:	0018      	movs	r0, r3
 8002f72:	2334      	movs	r3, #52	; 0x34
 8002f74:	001a      	movs	r2, r3
 8002f76:	2100      	movs	r1, #0
 8002f78:	f008 f819 	bl	800afae <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8002f7c:	4b35      	ldr	r3, [pc, #212]	; (8003054 <MX_TIM16_Init+0xfc>)
 8002f7e:	4a36      	ldr	r2, [pc, #216]	; (8003058 <MX_TIM16_Init+0x100>)
 8002f80:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 8002f82:	4b34      	ldr	r3, [pc, #208]	; (8003054 <MX_TIM16_Init+0xfc>)
 8002f84:	2200      	movs	r2, #0
 8002f86:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f88:	4b32      	ldr	r3, [pc, #200]	; (8003054 <MX_TIM16_Init+0xfc>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 100;
 8002f8e:	4b31      	ldr	r3, [pc, #196]	; (8003054 <MX_TIM16_Init+0xfc>)
 8002f90:	2264      	movs	r2, #100	; 0x64
 8002f92:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f94:	4b2f      	ldr	r3, [pc, #188]	; (8003054 <MX_TIM16_Init+0xfc>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8002f9a:	4b2e      	ldr	r3, [pc, #184]	; (8003054 <MX_TIM16_Init+0xfc>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fa0:	4b2c      	ldr	r3, [pc, #176]	; (8003054 <MX_TIM16_Init+0xfc>)
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8002fa6:	4b2b      	ldr	r3, [pc, #172]	; (8003054 <MX_TIM16_Init+0xfc>)
 8002fa8:	0018      	movs	r0, r3
 8002faa:	f003 fe81 	bl	8006cb0 <HAL_TIM_Base_Init>
 8002fae:	1e03      	subs	r3, r0, #0
 8002fb0:	d001      	beq.n	8002fb6 <MX_TIM16_Init+0x5e>
  {
    Error_Handler();
 8002fb2:	f7ff fce6 	bl	8002982 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim16) != HAL_OK)
 8002fb6:	4b27      	ldr	r3, [pc, #156]	; (8003054 <MX_TIM16_Init+0xfc>)
 8002fb8:	0018      	movs	r0, r3
 8002fba:	f003 ff4d 	bl	8006e58 <HAL_TIM_OC_Init>
 8002fbe:	1e03      	subs	r3, r0, #0
 8002fc0:	d001      	beq.n	8002fc6 <MX_TIM16_Init+0x6e>
  {
    Error_Handler();
 8002fc2:	f7ff fcde 	bl	8002982 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002fc6:	2134      	movs	r1, #52	; 0x34
 8002fc8:	187b      	adds	r3, r7, r1
 8002fca:	2200      	movs	r2, #0
 8002fcc:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8002fce:	187b      	adds	r3, r7, r1
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002fd4:	187b      	adds	r3, r7, r1
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002fda:	187b      	adds	r3, r7, r1
 8002fdc:	2200      	movs	r2, #0
 8002fde:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002fe0:	187b      	adds	r3, r7, r1
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002fe6:	187b      	adds	r3, r7, r1
 8002fe8:	2200      	movs	r2, #0
 8002fea:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002fec:	187b      	adds	r3, r7, r1
 8002fee:	2200      	movs	r2, #0
 8002ff0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ff2:	1879      	adds	r1, r7, r1
 8002ff4:	4b17      	ldr	r3, [pc, #92]	; (8003054 <MX_TIM16_Init+0xfc>)
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	0018      	movs	r0, r3
 8002ffa:	f004 f9f7 	bl	80073ec <HAL_TIM_OC_ConfigChannel>
 8002ffe:	1e03      	subs	r3, r0, #0
 8003000:	d001      	beq.n	8003006 <MX_TIM16_Init+0xae>
  {
    Error_Handler();
 8003002:	f7ff fcbe 	bl	8002982 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003006:	003b      	movs	r3, r7
 8003008:	2200      	movs	r2, #0
 800300a:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800300c:	003b      	movs	r3, r7
 800300e:	2200      	movs	r2, #0
 8003010:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003012:	003b      	movs	r3, r7
 8003014:	2200      	movs	r2, #0
 8003016:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003018:	003b      	movs	r3, r7
 800301a:	2200      	movs	r2, #0
 800301c:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800301e:	003b      	movs	r3, r7
 8003020:	2200      	movs	r2, #0
 8003022:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003024:	003b      	movs	r3, r7
 8003026:	2280      	movs	r2, #128	; 0x80
 8003028:	0192      	lsls	r2, r2, #6
 800302a:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800302c:	003b      	movs	r3, r7
 800302e:	2200      	movs	r2, #0
 8003030:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003032:	003b      	movs	r3, r7
 8003034:	2200      	movs	r2, #0
 8003036:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8003038:	003a      	movs	r2, r7
 800303a:	4b06      	ldr	r3, [pc, #24]	; (8003054 <MX_TIM16_Init+0xfc>)
 800303c:	0011      	movs	r1, r2
 800303e:	0018      	movs	r0, r3
 8003040:	f005 f854 	bl	80080ec <HAL_TIMEx_ConfigBreakDeadTime>
 8003044:	1e03      	subs	r3, r0, #0
 8003046:	d001      	beq.n	800304c <MX_TIM16_Init+0xf4>
  {
    Error_Handler();
 8003048:	f7ff fc9b 	bl	8002982 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800304c:	46c0      	nop			; (mov r8, r8)
 800304e:	46bd      	mov	sp, r7
 8003050:	b014      	add	sp, #80	; 0x50
 8003052:	bd80      	pop	{r7, pc}
 8003054:	20000414 	.word	0x20000414
 8003058:	40014400 	.word	0x40014400

0800305c <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8003060:	4b0f      	ldr	r3, [pc, #60]	; (80030a0 <MX_TIM17_Init+0x44>)
 8003062:	4a10      	ldr	r2, [pc, #64]	; (80030a4 <MX_TIM17_Init+0x48>)
 8003064:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 1000-1;
 8003066:	4b0e      	ldr	r3, [pc, #56]	; (80030a0 <MX_TIM17_Init+0x44>)
 8003068:	4a0f      	ldr	r2, [pc, #60]	; (80030a8 <MX_TIM17_Init+0x4c>)
 800306a:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800306c:	4b0c      	ldr	r3, [pc, #48]	; (80030a0 <MX_TIM17_Init+0x44>)
 800306e:	2200      	movs	r2, #0
 8003070:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 6400-1;
 8003072:	4b0b      	ldr	r3, [pc, #44]	; (80030a0 <MX_TIM17_Init+0x44>)
 8003074:	4a0d      	ldr	r2, [pc, #52]	; (80030ac <MX_TIM17_Init+0x50>)
 8003076:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003078:	4b09      	ldr	r3, [pc, #36]	; (80030a0 <MX_TIM17_Init+0x44>)
 800307a:	2200      	movs	r2, #0
 800307c:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 800307e:	4b08      	ldr	r3, [pc, #32]	; (80030a0 <MX_TIM17_Init+0x44>)
 8003080:	2200      	movs	r2, #0
 8003082:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003084:	4b06      	ldr	r3, [pc, #24]	; (80030a0 <MX_TIM17_Init+0x44>)
 8003086:	2280      	movs	r2, #128	; 0x80
 8003088:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800308a:	4b05      	ldr	r3, [pc, #20]	; (80030a0 <MX_TIM17_Init+0x44>)
 800308c:	0018      	movs	r0, r3
 800308e:	f003 fe0f 	bl	8006cb0 <HAL_TIM_Base_Init>
 8003092:	1e03      	subs	r3, r0, #0
 8003094:	d001      	beq.n	800309a <MX_TIM17_Init+0x3e>
  {
    Error_Handler();
 8003096:	f7ff fc74 	bl	8002982 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 800309a:	46c0      	nop			; (mov r8, r8)
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	20000460 	.word	0x20000460
 80030a4:	40014800 	.word	0x40014800
 80030a8:	000003e7 	.word	0x000003e7
 80030ac:	000018ff 	.word	0x000018ff

080030b0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b086      	sub	sp, #24
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a48      	ldr	r2, [pc, #288]	; (80031e0 <HAL_TIM_Base_MspInit+0x130>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d114      	bne.n	80030ec <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80030c2:	4b48      	ldr	r3, [pc, #288]	; (80031e4 <HAL_TIM_Base_MspInit+0x134>)
 80030c4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80030c6:	4b47      	ldr	r3, [pc, #284]	; (80031e4 <HAL_TIM_Base_MspInit+0x134>)
 80030c8:	2102      	movs	r1, #2
 80030ca:	430a      	orrs	r2, r1
 80030cc:	63da      	str	r2, [r3, #60]	; 0x3c
 80030ce:	4b45      	ldr	r3, [pc, #276]	; (80031e4 <HAL_TIM_Base_MspInit+0x134>)
 80030d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030d2:	2202      	movs	r2, #2
 80030d4:	4013      	ands	r3, r2
 80030d6:	617b      	str	r3, [r7, #20]
 80030d8:	697b      	ldr	r3, [r7, #20]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80030da:	2200      	movs	r2, #0
 80030dc:	2100      	movs	r1, #0
 80030de:	2010      	movs	r0, #16
 80030e0:	f001 ffaa 	bl	8005038 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80030e4:	2010      	movs	r0, #16
 80030e6:	f001 ffbc 	bl	8005062 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 80030ea:	e075      	b.n	80031d8 <HAL_TIM_Base_MspInit+0x128>
  else if(tim_baseHandle->Instance==TIM14)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a3d      	ldr	r2, [pc, #244]	; (80031e8 <HAL_TIM_Base_MspInit+0x138>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d116      	bne.n	8003124 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80030f6:	4b3b      	ldr	r3, [pc, #236]	; (80031e4 <HAL_TIM_Base_MspInit+0x134>)
 80030f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030fa:	4b3a      	ldr	r3, [pc, #232]	; (80031e4 <HAL_TIM_Base_MspInit+0x134>)
 80030fc:	2180      	movs	r1, #128	; 0x80
 80030fe:	0209      	lsls	r1, r1, #8
 8003100:	430a      	orrs	r2, r1
 8003102:	641a      	str	r2, [r3, #64]	; 0x40
 8003104:	4b37      	ldr	r3, [pc, #220]	; (80031e4 <HAL_TIM_Base_MspInit+0x134>)
 8003106:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003108:	2380      	movs	r3, #128	; 0x80
 800310a:	021b      	lsls	r3, r3, #8
 800310c:	4013      	ands	r3, r2
 800310e:	613b      	str	r3, [r7, #16]
 8003110:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8003112:	2200      	movs	r2, #0
 8003114:	2100      	movs	r1, #0
 8003116:	2013      	movs	r0, #19
 8003118:	f001 ff8e 	bl	8005038 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 800311c:	2013      	movs	r0, #19
 800311e:	f001 ffa0 	bl	8005062 <HAL_NVIC_EnableIRQ>
}
 8003122:	e059      	b.n	80031d8 <HAL_TIM_Base_MspInit+0x128>
  else if(tim_baseHandle->Instance==TIM16)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a30      	ldr	r2, [pc, #192]	; (80031ec <HAL_TIM_Base_MspInit+0x13c>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d139      	bne.n	80031a2 <HAL_TIM_Base_MspInit+0xf2>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800312e:	4b2d      	ldr	r3, [pc, #180]	; (80031e4 <HAL_TIM_Base_MspInit+0x134>)
 8003130:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003132:	4b2c      	ldr	r3, [pc, #176]	; (80031e4 <HAL_TIM_Base_MspInit+0x134>)
 8003134:	2180      	movs	r1, #128	; 0x80
 8003136:	0289      	lsls	r1, r1, #10
 8003138:	430a      	orrs	r2, r1
 800313a:	641a      	str	r2, [r3, #64]	; 0x40
 800313c:	4b29      	ldr	r3, [pc, #164]	; (80031e4 <HAL_TIM_Base_MspInit+0x134>)
 800313e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003140:	2380      	movs	r3, #128	; 0x80
 8003142:	029b      	lsls	r3, r3, #10
 8003144:	4013      	ands	r3, r2
 8003146:	60fb      	str	r3, [r7, #12]
 8003148:	68fb      	ldr	r3, [r7, #12]
    hdma_tim16_ch1.Instance = DMA1_Channel1;
 800314a:	4b29      	ldr	r3, [pc, #164]	; (80031f0 <HAL_TIM_Base_MspInit+0x140>)
 800314c:	4a29      	ldr	r2, [pc, #164]	; (80031f4 <HAL_TIM_Base_MspInit+0x144>)
 800314e:	601a      	str	r2, [r3, #0]
    hdma_tim16_ch1.Init.Request = DMA_REQUEST_TIM16_CH1;
 8003150:	4b27      	ldr	r3, [pc, #156]	; (80031f0 <HAL_TIM_Base_MspInit+0x140>)
 8003152:	222c      	movs	r2, #44	; 0x2c
 8003154:	605a      	str	r2, [r3, #4]
    hdma_tim16_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003156:	4b26      	ldr	r3, [pc, #152]	; (80031f0 <HAL_TIM_Base_MspInit+0x140>)
 8003158:	2210      	movs	r2, #16
 800315a:	609a      	str	r2, [r3, #8]
    hdma_tim16_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800315c:	4b24      	ldr	r3, [pc, #144]	; (80031f0 <HAL_TIM_Base_MspInit+0x140>)
 800315e:	2200      	movs	r2, #0
 8003160:	60da      	str	r2, [r3, #12]
    hdma_tim16_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003162:	4b23      	ldr	r3, [pc, #140]	; (80031f0 <HAL_TIM_Base_MspInit+0x140>)
 8003164:	2280      	movs	r2, #128	; 0x80
 8003166:	611a      	str	r2, [r3, #16]
    hdma_tim16_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003168:	4b21      	ldr	r3, [pc, #132]	; (80031f0 <HAL_TIM_Base_MspInit+0x140>)
 800316a:	2280      	movs	r2, #128	; 0x80
 800316c:	0092      	lsls	r2, r2, #2
 800316e:	615a      	str	r2, [r3, #20]
    hdma_tim16_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003170:	4b1f      	ldr	r3, [pc, #124]	; (80031f0 <HAL_TIM_Base_MspInit+0x140>)
 8003172:	2280      	movs	r2, #128	; 0x80
 8003174:	0112      	lsls	r2, r2, #4
 8003176:	619a      	str	r2, [r3, #24]
    hdma_tim16_ch1.Init.Mode = DMA_CIRCULAR;
 8003178:	4b1d      	ldr	r3, [pc, #116]	; (80031f0 <HAL_TIM_Base_MspInit+0x140>)
 800317a:	2220      	movs	r2, #32
 800317c:	61da      	str	r2, [r3, #28]
    hdma_tim16_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800317e:	4b1c      	ldr	r3, [pc, #112]	; (80031f0 <HAL_TIM_Base_MspInit+0x140>)
 8003180:	2200      	movs	r2, #0
 8003182:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim16_ch1) != HAL_OK)
 8003184:	4b1a      	ldr	r3, [pc, #104]	; (80031f0 <HAL_TIM_Base_MspInit+0x140>)
 8003186:	0018      	movs	r0, r3
 8003188:	f001 ff8c 	bl	80050a4 <HAL_DMA_Init>
 800318c:	1e03      	subs	r3, r0, #0
 800318e:	d001      	beq.n	8003194 <HAL_TIM_Base_MspInit+0xe4>
      Error_Handler();
 8003190:	f7ff fbf7 	bl	8002982 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim16_ch1);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	4a16      	ldr	r2, [pc, #88]	; (80031f0 <HAL_TIM_Base_MspInit+0x140>)
 8003198:	625a      	str	r2, [r3, #36]	; 0x24
 800319a:	4b15      	ldr	r3, [pc, #84]	; (80031f0 <HAL_TIM_Base_MspInit+0x140>)
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	629a      	str	r2, [r3, #40]	; 0x28
}
 80031a0:	e01a      	b.n	80031d8 <HAL_TIM_Base_MspInit+0x128>
  else if(tim_baseHandle->Instance==TIM17)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a14      	ldr	r2, [pc, #80]	; (80031f8 <HAL_TIM_Base_MspInit+0x148>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d115      	bne.n	80031d8 <HAL_TIM_Base_MspInit+0x128>
    __HAL_RCC_TIM17_CLK_ENABLE();
 80031ac:	4b0d      	ldr	r3, [pc, #52]	; (80031e4 <HAL_TIM_Base_MspInit+0x134>)
 80031ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031b0:	4b0c      	ldr	r3, [pc, #48]	; (80031e4 <HAL_TIM_Base_MspInit+0x134>)
 80031b2:	2180      	movs	r1, #128	; 0x80
 80031b4:	02c9      	lsls	r1, r1, #11
 80031b6:	430a      	orrs	r2, r1
 80031b8:	641a      	str	r2, [r3, #64]	; 0x40
 80031ba:	4b0a      	ldr	r3, [pc, #40]	; (80031e4 <HAL_TIM_Base_MspInit+0x134>)
 80031bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031be:	2380      	movs	r3, #128	; 0x80
 80031c0:	02db      	lsls	r3, r3, #11
 80031c2:	4013      	ands	r3, r2
 80031c4:	60bb      	str	r3, [r7, #8]
 80031c6:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 80031c8:	2200      	movs	r2, #0
 80031ca:	2100      	movs	r1, #0
 80031cc:	2016      	movs	r0, #22
 80031ce:	f001 ff33 	bl	8005038 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 80031d2:	2016      	movs	r0, #22
 80031d4:	f001 ff45 	bl	8005062 <HAL_NVIC_EnableIRQ>
}
 80031d8:	46c0      	nop			; (mov r8, r8)
 80031da:	46bd      	mov	sp, r7
 80031dc:	b006      	add	sp, #24
 80031de:	bd80      	pop	{r7, pc}
 80031e0:	40000400 	.word	0x40000400
 80031e4:	40021000 	.word	0x40021000
 80031e8:	40002000 	.word	0x40002000
 80031ec:	40014400 	.word	0x40014400
 80031f0:	200004ac 	.word	0x200004ac
 80031f4:	40020008 	.word	0x40020008
 80031f8:	40014800 	.word	0x40014800

080031fc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80031fc:	b590      	push	{r4, r7, lr}
 80031fe:	b089      	sub	sp, #36	; 0x24
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003204:	240c      	movs	r4, #12
 8003206:	193b      	adds	r3, r7, r4
 8003208:	0018      	movs	r0, r3
 800320a:	2314      	movs	r3, #20
 800320c:	001a      	movs	r2, r3
 800320e:	2100      	movs	r1, #0
 8003210:	f007 fecd 	bl	800afae <memset>
  if(timHandle->Instance==TIM3)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a14      	ldr	r2, [pc, #80]	; (800326c <HAL_TIM_MspPostInit+0x70>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d121      	bne.n	8003262 <HAL_TIM_MspPostInit+0x66>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800321e:	4b14      	ldr	r3, [pc, #80]	; (8003270 <HAL_TIM_MspPostInit+0x74>)
 8003220:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003222:	4b13      	ldr	r3, [pc, #76]	; (8003270 <HAL_TIM_MspPostInit+0x74>)
 8003224:	2102      	movs	r1, #2
 8003226:	430a      	orrs	r2, r1
 8003228:	635a      	str	r2, [r3, #52]	; 0x34
 800322a:	4b11      	ldr	r3, [pc, #68]	; (8003270 <HAL_TIM_MspPostInit+0x74>)
 800322c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800322e:	2202      	movs	r2, #2
 8003230:	4013      	ands	r3, r2
 8003232:	60bb      	str	r3, [r7, #8]
 8003234:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = PWM_SD_Pin|PWM_RVS_Pin|PWM_FWD_Pin;
 8003236:	0021      	movs	r1, r4
 8003238:	187b      	adds	r3, r7, r1
 800323a:	2232      	movs	r2, #50	; 0x32
 800323c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800323e:	187b      	adds	r3, r7, r1
 8003240:	2202      	movs	r2, #2
 8003242:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003244:	187b      	adds	r3, r7, r1
 8003246:	2200      	movs	r2, #0
 8003248:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800324a:	187b      	adds	r3, r7, r1
 800324c:	2200      	movs	r2, #0
 800324e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8003250:	187b      	adds	r3, r7, r1
 8003252:	2201      	movs	r2, #1
 8003254:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003256:	187b      	adds	r3, r7, r1
 8003258:	4a06      	ldr	r2, [pc, #24]	; (8003274 <HAL_TIM_MspPostInit+0x78>)
 800325a:	0019      	movs	r1, r3
 800325c:	0010      	movs	r0, r2
 800325e:	f002 f979 	bl	8005554 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003262:	46c0      	nop			; (mov r8, r8)
 8003264:	46bd      	mov	sp, r7
 8003266:	b009      	add	sp, #36	; 0x24
 8003268:	bd90      	pop	{r4, r7, pc}
 800326a:	46c0      	nop			; (mov r8, r8)
 800326c:	40000400 	.word	0x40000400
 8003270:	40021000 	.word	0x40021000
 8003274:	50000400 	.word	0x50000400

08003278 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800327c:	4b17      	ldr	r3, [pc, #92]	; (80032dc <MX_USART2_UART_Init+0x64>)
 800327e:	4a18      	ldr	r2, [pc, #96]	; (80032e0 <MX_USART2_UART_Init+0x68>)
 8003280:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8003282:	4b16      	ldr	r3, [pc, #88]	; (80032dc <MX_USART2_UART_Init+0x64>)
 8003284:	2296      	movs	r2, #150	; 0x96
 8003286:	0192      	lsls	r2, r2, #6
 8003288:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800328a:	4b14      	ldr	r3, [pc, #80]	; (80032dc <MX_USART2_UART_Init+0x64>)
 800328c:	2200      	movs	r2, #0
 800328e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003290:	4b12      	ldr	r3, [pc, #72]	; (80032dc <MX_USART2_UART_Init+0x64>)
 8003292:	2200      	movs	r2, #0
 8003294:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003296:	4b11      	ldr	r3, [pc, #68]	; (80032dc <MX_USART2_UART_Init+0x64>)
 8003298:	2200      	movs	r2, #0
 800329a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800329c:	4b0f      	ldr	r3, [pc, #60]	; (80032dc <MX_USART2_UART_Init+0x64>)
 800329e:	220c      	movs	r2, #12
 80032a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80032a2:	4b0e      	ldr	r3, [pc, #56]	; (80032dc <MX_USART2_UART_Init+0x64>)
 80032a4:	2200      	movs	r2, #0
 80032a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80032a8:	4b0c      	ldr	r3, [pc, #48]	; (80032dc <MX_USART2_UART_Init+0x64>)
 80032aa:	2200      	movs	r2, #0
 80032ac:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80032ae:	4b0b      	ldr	r3, [pc, #44]	; (80032dc <MX_USART2_UART_Init+0x64>)
 80032b0:	2200      	movs	r2, #0
 80032b2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80032b4:	4b09      	ldr	r3, [pc, #36]	; (80032dc <MX_USART2_UART_Init+0x64>)
 80032b6:	2200      	movs	r2, #0
 80032b8:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80032ba:	4b08      	ldr	r3, [pc, #32]	; (80032dc <MX_USART2_UART_Init+0x64>)
 80032bc:	2200      	movs	r2, #0
 80032be:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80032c0:	4806      	ldr	r0, [pc, #24]	; (80032dc <MX_USART2_UART_Init+0x64>)
 80032c2:	2300      	movs	r3, #0
 80032c4:	2200      	movs	r2, #0
 80032c6:	2100      	movs	r1, #0
 80032c8:	f005 ff8a 	bl	80091e0 <HAL_RS485Ex_Init>
 80032cc:	1e03      	subs	r3, r0, #0
 80032ce:	d001      	beq.n	80032d4 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 80032d0:	f7ff fb57 	bl	8002982 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80032d4:	46c0      	nop			; (mov r8, r8)
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	46c0      	nop			; (mov r8, r8)
 80032dc:	20000508 	.word	0x20000508
 80032e0:	40004400 	.word	0x40004400

080032e4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80032e4:	b590      	push	{r4, r7, lr}
 80032e6:	b08b      	sub	sp, #44	; 0x2c
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032ec:	2414      	movs	r4, #20
 80032ee:	193b      	adds	r3, r7, r4
 80032f0:	0018      	movs	r0, r3
 80032f2:	2314      	movs	r3, #20
 80032f4:	001a      	movs	r2, r3
 80032f6:	2100      	movs	r1, #0
 80032f8:	f007 fe59 	bl	800afae <memset>
  if(uartHandle->Instance==USART2)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a1f      	ldr	r2, [pc, #124]	; (8003380 <HAL_UART_MspInit+0x9c>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d138      	bne.n	8003378 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003306:	4b1f      	ldr	r3, [pc, #124]	; (8003384 <HAL_UART_MspInit+0xa0>)
 8003308:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800330a:	4b1e      	ldr	r3, [pc, #120]	; (8003384 <HAL_UART_MspInit+0xa0>)
 800330c:	2180      	movs	r1, #128	; 0x80
 800330e:	0289      	lsls	r1, r1, #10
 8003310:	430a      	orrs	r2, r1
 8003312:	63da      	str	r2, [r3, #60]	; 0x3c
 8003314:	4b1b      	ldr	r3, [pc, #108]	; (8003384 <HAL_UART_MspInit+0xa0>)
 8003316:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003318:	2380      	movs	r3, #128	; 0x80
 800331a:	029b      	lsls	r3, r3, #10
 800331c:	4013      	ands	r3, r2
 800331e:	613b      	str	r3, [r7, #16]
 8003320:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003322:	4b18      	ldr	r3, [pc, #96]	; (8003384 <HAL_UART_MspInit+0xa0>)
 8003324:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003326:	4b17      	ldr	r3, [pc, #92]	; (8003384 <HAL_UART_MspInit+0xa0>)
 8003328:	2101      	movs	r1, #1
 800332a:	430a      	orrs	r2, r1
 800332c:	635a      	str	r2, [r3, #52]	; 0x34
 800332e:	4b15      	ldr	r3, [pc, #84]	; (8003384 <HAL_UART_MspInit+0xa0>)
 8003330:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003332:	2201      	movs	r2, #1
 8003334:	4013      	ands	r3, r2
 8003336:	60fb      	str	r3, [r7, #12]
 8003338:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA1     ------> USART2_DE
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800333a:	0021      	movs	r1, r4
 800333c:	187b      	adds	r3, r7, r1
 800333e:	220e      	movs	r2, #14
 8003340:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003342:	187b      	adds	r3, r7, r1
 8003344:	2202      	movs	r2, #2
 8003346:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003348:	187b      	adds	r3, r7, r1
 800334a:	2200      	movs	r2, #0
 800334c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800334e:	187b      	adds	r3, r7, r1
 8003350:	2200      	movs	r2, #0
 8003352:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8003354:	187b      	adds	r3, r7, r1
 8003356:	2201      	movs	r2, #1
 8003358:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800335a:	187a      	adds	r2, r7, r1
 800335c:	23a0      	movs	r3, #160	; 0xa0
 800335e:	05db      	lsls	r3, r3, #23
 8003360:	0011      	movs	r1, r2
 8003362:	0018      	movs	r0, r3
 8003364:	f002 f8f6 	bl	8005554 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003368:	2200      	movs	r2, #0
 800336a:	2100      	movs	r1, #0
 800336c:	201c      	movs	r0, #28
 800336e:	f001 fe63 	bl	8005038 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003372:	201c      	movs	r0, #28
 8003374:	f001 fe75 	bl	8005062 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003378:	46c0      	nop			; (mov r8, r8)
 800337a:	46bd      	mov	sp, r7
 800337c:	b00b      	add	sp, #44	; 0x2c
 800337e:	bd90      	pop	{r4, r7, pc}
 8003380:	40004400 	.word	0x40004400
 8003384:	40021000 	.word	0x40021000

08003388 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003388:	480d      	ldr	r0, [pc, #52]	; (80033c0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800338a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800338c:	f7ff fd26 	bl	8002ddc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003390:	480c      	ldr	r0, [pc, #48]	; (80033c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8003392:	490d      	ldr	r1, [pc, #52]	; (80033c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003394:	4a0d      	ldr	r2, [pc, #52]	; (80033cc <LoopForever+0xe>)
  movs r3, #0
 8003396:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003398:	e002      	b.n	80033a0 <LoopCopyDataInit>

0800339a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800339a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800339c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800339e:	3304      	adds	r3, #4

080033a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80033a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80033a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80033a4:	d3f9      	bcc.n	800339a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80033a6:	4a0a      	ldr	r2, [pc, #40]	; (80033d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80033a8:	4c0a      	ldr	r4, [pc, #40]	; (80033d4 <LoopForever+0x16>)
  movs r3, #0
 80033aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80033ac:	e001      	b.n	80033b2 <LoopFillZerobss>

080033ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80033ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80033b0:	3204      	adds	r2, #4

080033b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80033b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80033b4:	d3fb      	bcc.n	80033ae <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80033b6:	f007 fdc3 	bl	800af40 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80033ba:	f7ff f83d 	bl	8002438 <main>

080033be <LoopForever>:

LoopForever:
  b LoopForever
 80033be:	e7fe      	b.n	80033be <LoopForever>
  ldr   r0, =_estack
 80033c0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80033c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80033c8:	20000264 	.word	0x20000264
  ldr r2, =_sidata
 80033cc:	0800e440 	.word	0x0800e440
  ldr r2, =_sbss
 80033d0:	20000264 	.word	0x20000264
  ldr r4, =_ebss
 80033d4:	2000076c 	.word	0x2000076c

080033d8 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80033d8:	e7fe      	b.n	80033d8 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>

080033da <map>:

#define __slower -=1
#define __faster +=1

long map(long x, long in_min, long in_max, long out_min, long out_max)
{
 80033da:	b580      	push	{r7, lr}
 80033dc:	b084      	sub	sp, #16
 80033de:	af00      	add	r7, sp, #0
 80033e0:	60f8      	str	r0, [r7, #12]
 80033e2:	60b9      	str	r1, [r7, #8]
 80033e4:	607a      	str	r2, [r7, #4]
 80033e6:	603b      	str	r3, [r7, #0]
    return (x - in_min) * (out_max - out_min + 1) / (in_max - in_min + 1) + out_min;
 80033e8:	68fa      	ldr	r2, [r7, #12]
 80033ea:	68bb      	ldr	r3, [r7, #8]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	69b9      	ldr	r1, [r7, #24]
 80033f0:	683a      	ldr	r2, [r7, #0]
 80033f2:	1a8a      	subs	r2, r1, r2
 80033f4:	3201      	adds	r2, #1
 80033f6:	435a      	muls	r2, r3
 80033f8:	0010      	movs	r0, r2
 80033fa:	687a      	ldr	r2, [r7, #4]
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	1ad3      	subs	r3, r2, r3
 8003400:	3301      	adds	r3, #1
 8003402:	0019      	movs	r1, r3
 8003404:	f7fc ff22 	bl	800024c <__divsi3>
 8003408:	0003      	movs	r3, r0
 800340a:	001a      	movs	r2, r3
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	18d3      	adds	r3, r2, r3
}
 8003410:	0018      	movs	r0, r3
 8003412:	46bd      	mov	sp, r7
 8003414:	b004      	add	sp, #16
 8003416:	bd80      	pop	{r7, pc}

08003418 <Timer_GetMaxPeriod>:

uint32_t Timer_GetMaxPeriod()
{
 8003418:	b580      	push	{r7, lr}
 800341a:	af00      	add	r7, sp, #0
    return motor_tim.Init.Period;
 800341c:	4b02      	ldr	r3, [pc, #8]	; (8003428 <Timer_GetMaxPeriod+0x10>)
 800341e:	68db      	ldr	r3, [r3, #12]
}
 8003420:	0018      	movs	r0, r3
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	46c0      	nop			; (mov r8, r8)
 8003428:	2000037c 	.word	0x2000037c

0800342c <DCMotor_Init>:
/**
 * @brief Initialize DC Motor
 * 
 */
void DCMotor_Init()
{
 800342c:	b5b0      	push	{r4, r5, r7, lr}
 800342e:	af00      	add	r7, sp, #0
    motor.is_running = 0;
 8003430:	4b1c      	ldr	r3, [pc, #112]	; (80034a4 <DCMotor_Init+0x78>)
 8003432:	2200      	movs	r2, #0
 8003434:	701a      	strb	r2, [r3, #0]
    motor.direction_flag = 1;
 8003436:	4b1b      	ldr	r3, [pc, #108]	; (80034a4 <DCMotor_Init+0x78>)
 8003438:	2201      	movs	r2, #1
 800343a:	761a      	strb	r2, [r3, #24]
    motor.motor_speed = 0;
 800343c:	4b19      	ldr	r3, [pc, #100]	; (80034a4 <DCMotor_Init+0x78>)
 800343e:	2200      	movs	r2, #0
 8003440:	605a      	str	r2, [r3, #4]
    motor.set_speed = 0;
 8003442:	4b18      	ldr	r3, [pc, #96]	; (80034a4 <DCMotor_Init+0x78>)
 8003444:	2200      	movs	r2, #0
 8003446:	629a      	str	r2, [r3, #40]	; 0x28
    motor.elapsed_time = 500;
 8003448:	4b16      	ldr	r3, [pc, #88]	; (80034a4 <DCMotor_Init+0x78>)
 800344a:	22fa      	movs	r2, #250	; 0xfa
 800344c:	0052      	lsls	r2, r2, #1
 800344e:	611a      	str	r2, [r3, #16]
    motor.current_filter = New_MedianFilter(30, 0);
 8003450:	2100      	movs	r1, #0
 8003452:	201e      	movs	r0, #30
 8003454:	f005 ff4e 	bl	80092f4 <New_MedianFilter>
 8003458:	0002      	movs	r2, r0
 800345a:	4b12      	ldr	r3, [pc, #72]	; (80034a4 <DCMotor_Init+0x78>)
 800345c:	61da      	str	r2, [r3, #28]
    
    HAL_TIM_PWM_Start(&motor_tim, clockwise);
 800345e:	4b12      	ldr	r3, [pc, #72]	; (80034a8 <DCMotor_Init+0x7c>)
 8003460:	2100      	movs	r1, #0
 8003462:	0018      	movs	r0, r3
 8003464:	f003 fdb8 	bl	8006fd8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&motor_tim, counterclockwise);
 8003468:	4b0f      	ldr	r3, [pc, #60]	; (80034a8 <DCMotor_Init+0x7c>)
 800346a:	2104      	movs	r1, #4
 800346c:	0018      	movs	r0, r3
 800346e:	f003 fdb3 	bl	8006fd8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&motor_tim, sd_pin);
 8003472:	4b0d      	ldr	r3, [pc, #52]	; (80034a8 <DCMotor_Init+0x7c>)
 8003474:	210c      	movs	r1, #12
 8003476:	0018      	movs	r0, r3
 8003478:	f003 fdae 	bl	8006fd8 <HAL_TIM_PWM_Start>
    __HAL_TIM_SET_COMPARE(&motor_tim, clockwise, 0);
 800347c:	4b0a      	ldr	r3, [pc, #40]	; (80034a8 <DCMotor_Init+0x7c>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	2200      	movs	r2, #0
 8003482:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_TIM_SET_COMPARE(&motor_tim, counterclockwise, 0);
 8003484:	4b08      	ldr	r3, [pc, #32]	; (80034a8 <DCMotor_Init+0x7c>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	2200      	movs	r2, #0
 800348a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_TIM_SET_COMPARE(&motor_tim, sd_pin, Timer_GetMaxPeriod());
 800348c:	4b06      	ldr	r3, [pc, #24]	; (80034a8 <DCMotor_Init+0x7c>)
 800348e:	681c      	ldr	r4, [r3, #0]
 8003490:	f7ff ffc2 	bl	8003418 <Timer_GetMaxPeriod>
 8003494:	0003      	movs	r3, r0
 8003496:	6423      	str	r3, [r4, #64]	; 0x40

    DCMotor_GetDirection();
 8003498:	f000 f864 	bl	8003564 <DCMotor_GetDirection>
}
 800349c:	46c0      	nop			; (mov r8, r8)
 800349e:	46bd      	mov	sp, r7
 80034a0:	bdb0      	pop	{r4, r5, r7, pc}
 80034a2:	46c0      	nop			; (mov r8, r8)
 80034a4:	20000598 	.word	0x20000598
 80034a8:	2000037c 	.word	0x2000037c

080034ac <DCMotor_SetElapsedTime>:
 * @brief Set Acceleration time
 * 
 * @param millisecond
 */
void DCMotor_SetElapsedTime(uint32_t millisecond)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b082      	sub	sp, #8
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
    motor.elapsed_time = millisecond;
 80034b4:	4b03      	ldr	r3, [pc, #12]	; (80034c4 <DCMotor_SetElapsedTime+0x18>)
 80034b6:	687a      	ldr	r2, [r7, #4]
 80034b8:	611a      	str	r2, [r3, #16]
}
 80034ba:	46c0      	nop			; (mov r8, r8)
 80034bc:	46bd      	mov	sp, r7
 80034be:	b002      	add	sp, #8
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	46c0      	nop			; (mov r8, r8)
 80034c4:	20000598 	.word	0x20000598

080034c8 <DCMotor_GetAcceleration>:

uint32_t DCMotor_GetAcceleration()
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	af00      	add	r7, sp, #0
    return motor.elapsed_time / motor.set_speed;
 80034cc:	4b05      	ldr	r3, [pc, #20]	; (80034e4 <DCMotor_GetAcceleration+0x1c>)
 80034ce:	691a      	ldr	r2, [r3, #16]
 80034d0:	4b04      	ldr	r3, [pc, #16]	; (80034e4 <DCMotor_GetAcceleration+0x1c>)
 80034d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034d4:	0019      	movs	r1, r3
 80034d6:	0010      	movs	r0, r2
 80034d8:	f7fc fe2e 	bl	8000138 <__udivsi3>
 80034dc:	0003      	movs	r3, r0
}
 80034de:	0018      	movs	r0, r3
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	20000598 	.word	0x20000598

080034e8 <DCMotor_SetSpeed>:

void DCMotor_SetSpeed(int speed)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b084      	sub	sp, #16
 80034ec:	af02      	add	r7, sp, #8
 80034ee:	6078      	str	r0, [r7, #4]
    speed = map(speed, 0, 100, 0, Timer_GetMaxPeriod());
 80034f0:	f7ff ff92 	bl	8003418 <Timer_GetMaxPeriod>
 80034f4:	0003      	movs	r3, r0
 80034f6:	6878      	ldr	r0, [r7, #4]
 80034f8:	9300      	str	r3, [sp, #0]
 80034fa:	2300      	movs	r3, #0
 80034fc:	2264      	movs	r2, #100	; 0x64
 80034fe:	2100      	movs	r1, #0
 8003500:	f7ff ff6b 	bl	80033da <map>
 8003504:	0003      	movs	r3, r0
 8003506:	607b      	str	r3, [r7, #4]
    motor.motor_old_speed = motor.motor_speed;
 8003508:	4b05      	ldr	r3, [pc, #20]	; (8003520 <DCMotor_SetSpeed+0x38>)
 800350a:	685a      	ldr	r2, [r3, #4]
 800350c:	4b04      	ldr	r3, [pc, #16]	; (8003520 <DCMotor_SetSpeed+0x38>)
 800350e:	609a      	str	r2, [r3, #8]
    // motor.motor_speed = speed;
    motor.set_speed = speed;
 8003510:	4b03      	ldr	r3, [pc, #12]	; (8003520 <DCMotor_SetSpeed+0x38>)
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003516:	46c0      	nop			; (mov r8, r8)
 8003518:	46bd      	mov	sp, r7
 800351a:	b002      	add	sp, #8
 800351c:	bd80      	pop	{r7, pc}
 800351e:	46c0      	nop			; (mov r8, r8)
 8003520:	20000598 	.word	0x20000598

08003524 <DCMotor_SetDirection>:

void DCMotor_SetDirection(uint8_t dir)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b082      	sub	sp, #8
 8003528:	af00      	add	r7, sp, #0
 800352a:	0002      	movs	r2, r0
 800352c:	1dfb      	adds	r3, r7, #7
 800352e:	701a      	strb	r2, [r3, #0]
    // if (dir == 1) motor.direction = clockwise;
    // else motor.direction = counterclockwise;

    motor.direction_flag = dir; 
 8003530:	4b03      	ldr	r3, [pc, #12]	; (8003540 <DCMotor_SetDirection+0x1c>)
 8003532:	1dfa      	adds	r2, r7, #7
 8003534:	7812      	ldrb	r2, [r2, #0]
 8003536:	761a      	strb	r2, [r3, #24]
}
 8003538:	46c0      	nop			; (mov r8, r8)
 800353a:	46bd      	mov	sp, r7
 800353c:	b002      	add	sp, #8
 800353e:	bd80      	pop	{r7, pc}
 8003540:	20000598 	.word	0x20000598

08003544 <DCMotor_Start>:

void DCMotor_Start(uint8_t status)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b082      	sub	sp, #8
 8003548:	af00      	add	r7, sp, #0
 800354a:	0002      	movs	r2, r0
 800354c:	1dfb      	adds	r3, r7, #7
 800354e:	701a      	strb	r2, [r3, #0]
    motor.is_running = status;
 8003550:	4b03      	ldr	r3, [pc, #12]	; (8003560 <DCMotor_Start+0x1c>)
 8003552:	1dfa      	adds	r2, r7, #7
 8003554:	7812      	ldrb	r2, [r2, #0]
 8003556:	701a      	strb	r2, [r3, #0]
}
 8003558:	46c0      	nop			; (mov r8, r8)
 800355a:	46bd      	mov	sp, r7
 800355c:	b002      	add	sp, #8
 800355e:	bd80      	pop	{r7, pc}
 8003560:	20000598 	.word	0x20000598

08003564 <DCMotor_GetDirection>:
{
    return motor.is_running;
}

void DCMotor_GetDirection()
{
 8003564:	b580      	push	{r7, lr}
 8003566:	af00      	add	r7, sp, #0
    // return motor.direction;
    // return motor.direction_flag;

    if (motor.direction_flag == 1) motor.direction = clockwise;
 8003568:	4b06      	ldr	r3, [pc, #24]	; (8003584 <DCMotor_GetDirection+0x20>)
 800356a:	7e1b      	ldrb	r3, [r3, #24]
 800356c:	2b01      	cmp	r3, #1
 800356e:	d103      	bne.n	8003578 <DCMotor_GetDirection+0x14>
 8003570:	4b04      	ldr	r3, [pc, #16]	; (8003584 <DCMotor_GetDirection+0x20>)
 8003572:	2200      	movs	r2, #0
 8003574:	615a      	str	r2, [r3, #20]
    else motor.direction = counterclockwise;
}
 8003576:	e002      	b.n	800357e <DCMotor_GetDirection+0x1a>
    else motor.direction = counterclockwise;
 8003578:	4b02      	ldr	r3, [pc, #8]	; (8003584 <DCMotor_GetDirection+0x20>)
 800357a:	2204      	movs	r2, #4
 800357c:	615a      	str	r2, [r3, #20]
}
 800357e:	46c0      	nop			; (mov r8, r8)
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}
 8003584:	20000598 	.word	0x20000598

08003588 <__run_faster>:
//     if (DCMotor_GetDirection() == 1) motor.direction = clockwise;
//     else motor.direction = counterclockwise;
// }

void __run_faster()
{
 8003588:	b580      	push	{r7, lr}
 800358a:	af00      	add	r7, sp, #0
    if (motor.motor_speed <= motor.set_speed) 
 800358c:	4b25      	ldr	r3, [pc, #148]	; (8003624 <__run_faster+0x9c>)
 800358e:	685a      	ldr	r2, [r3, #4]
 8003590:	4b24      	ldr	r3, [pc, #144]	; (8003624 <__run_faster+0x9c>)
 8003592:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003594:	429a      	cmp	r2, r3
 8003596:	dc41      	bgt.n	800361c <__run_faster+0x94>
    {
        motor.motor_speed += 1;
 8003598:	4b22      	ldr	r3, [pc, #136]	; (8003624 <__run_faster+0x9c>)
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	1c5a      	adds	r2, r3, #1
 800359e:	4b21      	ldr	r3, [pc, #132]	; (8003624 <__run_faster+0x9c>)
 80035a0:	605a      	str	r2, [r3, #4]
        __HAL_TIM_SET_COMPARE(&motor_tim, motor.direction, motor.motor_speed);
 80035a2:	4b20      	ldr	r3, [pc, #128]	; (8003624 <__run_faster+0x9c>)
 80035a4:	695b      	ldr	r3, [r3, #20]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d105      	bne.n	80035b6 <__run_faster+0x2e>
 80035aa:	4b1e      	ldr	r3, [pc, #120]	; (8003624 <__run_faster+0x9c>)
 80035ac:	685a      	ldr	r2, [r3, #4]
 80035ae:	4b1e      	ldr	r3, [pc, #120]	; (8003628 <__run_faster+0xa0>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	635a      	str	r2, [r3, #52]	; 0x34
 80035b4:	e033      	b.n	800361e <__run_faster+0x96>
 80035b6:	4b1b      	ldr	r3, [pc, #108]	; (8003624 <__run_faster+0x9c>)
 80035b8:	695b      	ldr	r3, [r3, #20]
 80035ba:	2b04      	cmp	r3, #4
 80035bc:	d106      	bne.n	80035cc <__run_faster+0x44>
 80035be:	4b19      	ldr	r3, [pc, #100]	; (8003624 <__run_faster+0x9c>)
 80035c0:	6859      	ldr	r1, [r3, #4]
 80035c2:	4b19      	ldr	r3, [pc, #100]	; (8003628 <__run_faster+0xa0>)
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	000b      	movs	r3, r1
 80035c8:	6393      	str	r3, [r2, #56]	; 0x38
 80035ca:	e028      	b.n	800361e <__run_faster+0x96>
 80035cc:	4b15      	ldr	r3, [pc, #84]	; (8003624 <__run_faster+0x9c>)
 80035ce:	695b      	ldr	r3, [r3, #20]
 80035d0:	2b08      	cmp	r3, #8
 80035d2:	d106      	bne.n	80035e2 <__run_faster+0x5a>
 80035d4:	4b13      	ldr	r3, [pc, #76]	; (8003624 <__run_faster+0x9c>)
 80035d6:	6859      	ldr	r1, [r3, #4]
 80035d8:	4b13      	ldr	r3, [pc, #76]	; (8003628 <__run_faster+0xa0>)
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	000b      	movs	r3, r1
 80035de:	63d3      	str	r3, [r2, #60]	; 0x3c
 80035e0:	e01d      	b.n	800361e <__run_faster+0x96>
 80035e2:	4b10      	ldr	r3, [pc, #64]	; (8003624 <__run_faster+0x9c>)
 80035e4:	695b      	ldr	r3, [r3, #20]
 80035e6:	2b0c      	cmp	r3, #12
 80035e8:	d106      	bne.n	80035f8 <__run_faster+0x70>
 80035ea:	4b0e      	ldr	r3, [pc, #56]	; (8003624 <__run_faster+0x9c>)
 80035ec:	6859      	ldr	r1, [r3, #4]
 80035ee:	4b0e      	ldr	r3, [pc, #56]	; (8003628 <__run_faster+0xa0>)
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	000b      	movs	r3, r1
 80035f4:	6413      	str	r3, [r2, #64]	; 0x40
 80035f6:	e012      	b.n	800361e <__run_faster+0x96>
 80035f8:	4b0a      	ldr	r3, [pc, #40]	; (8003624 <__run_faster+0x9c>)
 80035fa:	695b      	ldr	r3, [r3, #20]
 80035fc:	2b10      	cmp	r3, #16
 80035fe:	d106      	bne.n	800360e <__run_faster+0x86>
 8003600:	4b08      	ldr	r3, [pc, #32]	; (8003624 <__run_faster+0x9c>)
 8003602:	6859      	ldr	r1, [r3, #4]
 8003604:	4b08      	ldr	r3, [pc, #32]	; (8003628 <__run_faster+0xa0>)
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	000b      	movs	r3, r1
 800360a:	6593      	str	r3, [r2, #88]	; 0x58
 800360c:	e007      	b.n	800361e <__run_faster+0x96>
 800360e:	4b05      	ldr	r3, [pc, #20]	; (8003624 <__run_faster+0x9c>)
 8003610:	6859      	ldr	r1, [r3, #4]
 8003612:	4b05      	ldr	r3, [pc, #20]	; (8003628 <__run_faster+0xa0>)
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	000b      	movs	r3, r1
 8003618:	65d3      	str	r3, [r2, #92]	; 0x5c
 800361a:	e000      	b.n	800361e <__run_faster+0x96>
    }
    else return;
 800361c:	46c0      	nop			; (mov r8, r8)
}
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}
 8003622:	46c0      	nop			; (mov r8, r8)
 8003624:	20000598 	.word	0x20000598
 8003628:	2000037c 	.word	0x2000037c

0800362c <__run_slower>:

void __run_slower()
{
 800362c:	b580      	push	{r7, lr}
 800362e:	af00      	add	r7, sp, #0
    if (motor.motor_speed > motor.set_speed) 
 8003630:	4b25      	ldr	r3, [pc, #148]	; (80036c8 <__run_slower+0x9c>)
 8003632:	685a      	ldr	r2, [r3, #4]
 8003634:	4b24      	ldr	r3, [pc, #144]	; (80036c8 <__run_slower+0x9c>)
 8003636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003638:	429a      	cmp	r2, r3
 800363a:	dd41      	ble.n	80036c0 <__run_slower+0x94>
    {
        motor.motor_speed -= 1;
 800363c:	4b22      	ldr	r3, [pc, #136]	; (80036c8 <__run_slower+0x9c>)
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	1e5a      	subs	r2, r3, #1
 8003642:	4b21      	ldr	r3, [pc, #132]	; (80036c8 <__run_slower+0x9c>)
 8003644:	605a      	str	r2, [r3, #4]
        __HAL_TIM_SET_COMPARE(&motor_tim, motor.direction, motor.motor_speed);
 8003646:	4b20      	ldr	r3, [pc, #128]	; (80036c8 <__run_slower+0x9c>)
 8003648:	695b      	ldr	r3, [r3, #20]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d105      	bne.n	800365a <__run_slower+0x2e>
 800364e:	4b1e      	ldr	r3, [pc, #120]	; (80036c8 <__run_slower+0x9c>)
 8003650:	685a      	ldr	r2, [r3, #4]
 8003652:	4b1e      	ldr	r3, [pc, #120]	; (80036cc <__run_slower+0xa0>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	635a      	str	r2, [r3, #52]	; 0x34
 8003658:	e033      	b.n	80036c2 <__run_slower+0x96>
 800365a:	4b1b      	ldr	r3, [pc, #108]	; (80036c8 <__run_slower+0x9c>)
 800365c:	695b      	ldr	r3, [r3, #20]
 800365e:	2b04      	cmp	r3, #4
 8003660:	d106      	bne.n	8003670 <__run_slower+0x44>
 8003662:	4b19      	ldr	r3, [pc, #100]	; (80036c8 <__run_slower+0x9c>)
 8003664:	6859      	ldr	r1, [r3, #4]
 8003666:	4b19      	ldr	r3, [pc, #100]	; (80036cc <__run_slower+0xa0>)
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	000b      	movs	r3, r1
 800366c:	6393      	str	r3, [r2, #56]	; 0x38
 800366e:	e028      	b.n	80036c2 <__run_slower+0x96>
 8003670:	4b15      	ldr	r3, [pc, #84]	; (80036c8 <__run_slower+0x9c>)
 8003672:	695b      	ldr	r3, [r3, #20]
 8003674:	2b08      	cmp	r3, #8
 8003676:	d106      	bne.n	8003686 <__run_slower+0x5a>
 8003678:	4b13      	ldr	r3, [pc, #76]	; (80036c8 <__run_slower+0x9c>)
 800367a:	6859      	ldr	r1, [r3, #4]
 800367c:	4b13      	ldr	r3, [pc, #76]	; (80036cc <__run_slower+0xa0>)
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	000b      	movs	r3, r1
 8003682:	63d3      	str	r3, [r2, #60]	; 0x3c
 8003684:	e01d      	b.n	80036c2 <__run_slower+0x96>
 8003686:	4b10      	ldr	r3, [pc, #64]	; (80036c8 <__run_slower+0x9c>)
 8003688:	695b      	ldr	r3, [r3, #20]
 800368a:	2b0c      	cmp	r3, #12
 800368c:	d106      	bne.n	800369c <__run_slower+0x70>
 800368e:	4b0e      	ldr	r3, [pc, #56]	; (80036c8 <__run_slower+0x9c>)
 8003690:	6859      	ldr	r1, [r3, #4]
 8003692:	4b0e      	ldr	r3, [pc, #56]	; (80036cc <__run_slower+0xa0>)
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	000b      	movs	r3, r1
 8003698:	6413      	str	r3, [r2, #64]	; 0x40
 800369a:	e012      	b.n	80036c2 <__run_slower+0x96>
 800369c:	4b0a      	ldr	r3, [pc, #40]	; (80036c8 <__run_slower+0x9c>)
 800369e:	695b      	ldr	r3, [r3, #20]
 80036a0:	2b10      	cmp	r3, #16
 80036a2:	d106      	bne.n	80036b2 <__run_slower+0x86>
 80036a4:	4b08      	ldr	r3, [pc, #32]	; (80036c8 <__run_slower+0x9c>)
 80036a6:	6859      	ldr	r1, [r3, #4]
 80036a8:	4b08      	ldr	r3, [pc, #32]	; (80036cc <__run_slower+0xa0>)
 80036aa:	681a      	ldr	r2, [r3, #0]
 80036ac:	000b      	movs	r3, r1
 80036ae:	6593      	str	r3, [r2, #88]	; 0x58
 80036b0:	e007      	b.n	80036c2 <__run_slower+0x96>
 80036b2:	4b05      	ldr	r3, [pc, #20]	; (80036c8 <__run_slower+0x9c>)
 80036b4:	6859      	ldr	r1, [r3, #4]
 80036b6:	4b05      	ldr	r3, [pc, #20]	; (80036cc <__run_slower+0xa0>)
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	000b      	movs	r3, r1
 80036bc:	65d3      	str	r3, [r2, #92]	; 0x5c
 80036be:	e000      	b.n	80036c2 <__run_slower+0x96>
    }
    else return;
 80036c0:	46c0      	nop			; (mov r8, r8)
}
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	46c0      	nop			; (mov r8, r8)
 80036c8:	20000598 	.word	0x20000598
 80036cc:	2000037c 	.word	0x2000037c

080036d0 <DCMotor_Run>:

void DCMotor_Run()
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b082      	sub	sp, #8
 80036d4:	af00      	add	r7, sp, #0
    int _accel;
    if(motor.motor_speed < motor.set_speed)
 80036d6:	4b17      	ldr	r3, [pc, #92]	; (8003734 <DCMotor_Run+0x64>)
 80036d8:	685a      	ldr	r2, [r3, #4]
 80036da:	4b16      	ldr	r3, [pc, #88]	; (8003734 <DCMotor_Run+0x64>)
 80036dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036de:	429a      	cmp	r2, r3
 80036e0:	da0d      	bge.n	80036fe <DCMotor_Run+0x2e>
    {
        _accel = motor.elapsed_time / motor.set_speed;
 80036e2:	4b14      	ldr	r3, [pc, #80]	; (8003734 <DCMotor_Run+0x64>)
 80036e4:	691a      	ldr	r2, [r3, #16]
 80036e6:	4b13      	ldr	r3, [pc, #76]	; (8003734 <DCMotor_Run+0x64>)
 80036e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ea:	0019      	movs	r1, r3
 80036ec:	0010      	movs	r0, r2
 80036ee:	f7fc fd23 	bl	8000138 <__udivsi3>
 80036f2:	0003      	movs	r3, r0
 80036f4:	607b      	str	r3, [r7, #4]
        motor.__running = &__run_faster;
 80036f6:	4b0f      	ldr	r3, [pc, #60]	; (8003734 <DCMotor_Run+0x64>)
 80036f8:	4a0f      	ldr	r2, [pc, #60]	; (8003738 <DCMotor_Run+0x68>)
 80036fa:	631a      	str	r2, [r3, #48]	; 0x30
 80036fc:	e00c      	b.n	8003718 <DCMotor_Run+0x48>
    }
    else
    {
        _accel = motor.elapsed_time / motor.motor_speed;
 80036fe:	4b0d      	ldr	r3, [pc, #52]	; (8003734 <DCMotor_Run+0x64>)
 8003700:	691a      	ldr	r2, [r3, #16]
 8003702:	4b0c      	ldr	r3, [pc, #48]	; (8003734 <DCMotor_Run+0x64>)
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	0019      	movs	r1, r3
 8003708:	0010      	movs	r0, r2
 800370a:	f7fc fd15 	bl	8000138 <__udivsi3>
 800370e:	0003      	movs	r3, r0
 8003710:	607b      	str	r3, [r7, #4]
        motor.__running = &__run_slower;
 8003712:	4b08      	ldr	r3, [pc, #32]	; (8003734 <DCMotor_Run+0x64>)
 8003714:	4a09      	ldr	r2, [pc, #36]	; (800373c <DCMotor_Run+0x6c>)
 8003716:	631a      	str	r2, [r3, #48]	; 0x30
    }

    if(!motor.is_running) DCMotor_Stop();
 8003718:	4b06      	ldr	r3, [pc, #24]	; (8003734 <DCMotor_Run+0x64>)
 800371a:	781b      	ldrb	r3, [r3, #0]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d101      	bne.n	8003724 <DCMotor_Run+0x54>
 8003720:	f000 f82a 	bl	8003778 <DCMotor_Stop>

    DCMotor_Update(_accel);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	0018      	movs	r0, r3
 8003728:	f000 f80a 	bl	8003740 <DCMotor_Update>
}
 800372c:	46c0      	nop			; (mov r8, r8)
 800372e:	46bd      	mov	sp, r7
 8003730:	b002      	add	sp, #8
 8003732:	bd80      	pop	{r7, pc}
 8003734:	20000598 	.word	0x20000598
 8003738:	08003589 	.word	0x08003589
 800373c:	0800362d 	.word	0x0800362d

08003740 <DCMotor_Update>:

void DCMotor_Update(int _accel)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b082      	sub	sp, #8
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
    if((HAL_GetTick() - motor.ticks) > _accel)
 8003748:	f000 f99e 	bl	8003a88 <HAL_GetTick>
 800374c:	0002      	movs	r2, r0
 800374e:	4b09      	ldr	r3, [pc, #36]	; (8003774 <DCMotor_Update+0x34>)
 8003750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003752:	1ad2      	subs	r2, r2, r3
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	429a      	cmp	r2, r3
 8003758:	d907      	bls.n	800376a <DCMotor_Update+0x2a>
    {
        motor.ticks = HAL_GetTick();
 800375a:	f000 f995 	bl	8003a88 <HAL_GetTick>
 800375e:	0002      	movs	r2, r0
 8003760:	4b04      	ldr	r3, [pc, #16]	; (8003774 <DCMotor_Update+0x34>)
 8003762:	62da      	str	r2, [r3, #44]	; 0x2c
        motor.__running();
 8003764:	4b03      	ldr	r3, [pc, #12]	; (8003774 <DCMotor_Update+0x34>)
 8003766:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003768:	4798      	blx	r3
    }
}
 800376a:	46c0      	nop			; (mov r8, r8)
 800376c:	46bd      	mov	sp, r7
 800376e:	b002      	add	sp, #8
 8003770:	bd80      	pop	{r7, pc}
 8003772:	46c0      	nop			; (mov r8, r8)
 8003774:	20000598 	.word	0x20000598

08003778 <DCMotor_Stop>:
//         motor.__running();
//     }
// }

void DCMotor_Stop()
{
 8003778:	b580      	push	{r7, lr}
 800377a:	af00      	add	r7, sp, #0
    DCMotor_SetSpeed(0);
 800377c:	2000      	movs	r0, #0
 800377e:	f7ff feb3 	bl	80034e8 <DCMotor_SetSpeed>
    if(DCMotor_GetCurrentSpeed() == 0)
 8003782:	f000 f8fb 	bl	800397c <DCMotor_GetCurrentSpeed>
 8003786:	1e03      	subs	r3, r0, #0
 8003788:	d101      	bne.n	800378e <DCMotor_Stop+0x16>
    {
        DCMotor_Reset();
 800378a:	f000 f80b 	bl	80037a4 <DCMotor_Reset>
    }
    motor.__running = &__run_slower;
 800378e:	4b03      	ldr	r3, [pc, #12]	; (800379c <DCMotor_Stop+0x24>)
 8003790:	4a03      	ldr	r2, [pc, #12]	; (80037a0 <DCMotor_Stop+0x28>)
 8003792:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003794:	46c0      	nop			; (mov r8, r8)
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}
 800379a:	46c0      	nop			; (mov r8, r8)
 800379c:	20000598 	.word	0x20000598
 80037a0:	0800362d 	.word	0x0800362d

080037a4 <DCMotor_Reset>:
    HAL_Delay(time_in_millis);
    __HAL_TIM_SET_COMPARE(&motor_tim, motor.direction, 0);
}

void DCMotor_Reset()
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	af00      	add	r7, sp, #0
    motor.motor_speed = 0;
 80037a8:	4b08      	ldr	r3, [pc, #32]	; (80037cc <DCMotor_Reset+0x28>)
 80037aa:	2200      	movs	r2, #0
 80037ac:	605a      	str	r2, [r3, #4]
    motor.motor_old_speed = 0;
 80037ae:	4b07      	ldr	r3, [pc, #28]	; (80037cc <DCMotor_Reset+0x28>)
 80037b0:	2200      	movs	r2, #0
 80037b2:	609a      	str	r2, [r3, #8]
    __HAL_TIM_SET_COMPARE(&motor_tim, clockwise, 0);
 80037b4:	4b06      	ldr	r3, [pc, #24]	; (80037d0 <DCMotor_Reset+0x2c>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	2200      	movs	r2, #0
 80037ba:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_TIM_SET_COMPARE(&motor_tim, counterclockwise, 0);
 80037bc:	4b04      	ldr	r3, [pc, #16]	; (80037d0 <DCMotor_Reset+0x2c>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	2200      	movs	r2, #0
 80037c2:	639a      	str	r2, [r3, #56]	; 0x38
}
 80037c4:	46c0      	nop			; (mov r8, r8)
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}
 80037ca:	46c0      	nop			; (mov r8, r8)
 80037cc:	20000598 	.word	0x20000598
 80037d0:	2000037c 	.word	0x2000037c

080037d4 <DCMotor_GetSensor>:
    __HAL_TIM_SET_COMPARE(&motor_tim, sd_pin, Timer_GetMaxPeriod());
    DCMotor_Reset();
}

void DCMotor_GetSensor(uint8_t channel, int time_in_millis)
{
 80037d4:	b590      	push	{r4, r7, lr}
 80037d6:	b087      	sub	sp, #28
 80037d8:	af00      	add	r7, sp, #0
 80037da:	0002      	movs	r2, r0
 80037dc:	6039      	str	r1, [r7, #0]
 80037de:	1dfb      	adds	r3, r7, #7
 80037e0:	701a      	strb	r2, [r3, #0]
    ADC_ChannelConfTypeDef sConfig = {0};
 80037e2:	240c      	movs	r4, #12
 80037e4:	193b      	adds	r3, r7, r4
 80037e6:	0018      	movs	r0, r3
 80037e8:	230c      	movs	r3, #12
 80037ea:	001a      	movs	r2, r3
 80037ec:	2100      	movs	r1, #0
 80037ee:	f007 fbde 	bl	800afae <memset>
    if (channel == 0)
 80037f2:	1dfb      	adds	r3, r7, #7
 80037f4:	781b      	ldrb	r3, [r3, #0]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d102      	bne.n	8003800 <DCMotor_GetSensor+0x2c>
        sConfig.Channel = current_sensor_pin;
 80037fa:	193b      	adds	r3, r7, r4
 80037fc:	2201      	movs	r2, #1
 80037fe:	601a      	str	r2, [r3, #0]
    if (channel == 1)
 8003800:	1dfb      	adds	r3, r7, #7
 8003802:	781b      	ldrb	r3, [r3, #0]
 8003804:	2b01      	cmp	r3, #1
 8003806:	d103      	bne.n	8003810 <DCMotor_GetSensor+0x3c>
        sConfig.Channel = voltage_sensor_pin;
 8003808:	230c      	movs	r3, #12
 800380a:	18fb      	adds	r3, r7, r3
 800380c:	4a10      	ldr	r2, [pc, #64]	; (8003850 <DCMotor_GetSensor+0x7c>)
 800380e:	601a      	str	r2, [r3, #0]

    sConfig.Rank = adc_rank;
 8003810:	210c      	movs	r1, #12
 8003812:	187b      	adds	r3, r7, r1
 8003814:	2200      	movs	r2, #0
 8003816:	605a      	str	r2, [r3, #4]
    sConfig.SamplingTime = adc_sampling;
 8003818:	187b      	adds	r3, r7, r1
 800381a:	2200      	movs	r2, #0
 800381c:	609a      	str	r2, [r3, #8]
    if (HAL_ADC_ConfigChannel(&sensor_adc, &sConfig) != HAL_OK)
 800381e:	187a      	adds	r2, r7, r1
 8003820:	4b0c      	ldr	r3, [pc, #48]	; (8003854 <DCMotor_GetSensor+0x80>)
 8003822:	0011      	movs	r1, r2
 8003824:	0018      	movs	r0, r3
 8003826:	f000 fed5 	bl	80045d4 <HAL_ADC_ConfigChannel>
 800382a:	1e03      	subs	r3, r0, #0
 800382c:	d001      	beq.n	8003832 <DCMotor_GetSensor+0x5e>
        Error_Handler();
 800382e:	f7ff f8a8 	bl	8002982 <Error_Handler>

    HAL_ADC_Start(&sensor_adc);
 8003832:	4b08      	ldr	r3, [pc, #32]	; (8003854 <DCMotor_GetSensor+0x80>)
 8003834:	0018      	movs	r0, r3
 8003836:	f000 fc73 	bl	8004120 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&sensor_adc, time_in_millis);
 800383a:	683a      	ldr	r2, [r7, #0]
 800383c:	4b05      	ldr	r3, [pc, #20]	; (8003854 <DCMotor_GetSensor+0x80>)
 800383e:	0011      	movs	r1, r2
 8003840:	0018      	movs	r0, r3
 8003842:	f000 fcf7 	bl	8004234 <HAL_ADC_PollForConversion>
}
 8003846:	46c0      	nop			; (mov r8, r8)
 8003848:	46bd      	mov	sp, r7
 800384a:	b007      	add	sp, #28
 800384c:	bd90      	pop	{r4, r7, pc}
 800384e:	46c0      	nop			; (mov r8, r8)
 8003850:	28000400 	.word	0x28000400
 8003854:	20000280 	.word	0x20000280

08003858 <DCMotor_GetCurrentValue>:
{
    return MedianFilter_GetMax(motor.current_filter);
}

int DCMotor_GetCurrentValue()
{
 8003858:	b580      	push	{r7, lr}
 800385a:	af00      	add	r7, sp, #0
    DCMotor_GetSensor(0, 1);
 800385c:	2101      	movs	r1, #1
 800385e:	2000      	movs	r0, #0
 8003860:	f7ff ffb8 	bl	80037d4 <DCMotor_GetSensor>
    HAL_ADC_Stop(&sensor_adc);
 8003864:	4b18      	ldr	r3, [pc, #96]	; (80038c8 <DCMotor_GetCurrentValue+0x70>)
 8003866:	0018      	movs	r0, r3
 8003868:	f000 fca8 	bl	80041bc <HAL_ADC_Stop>
    return (((HAL_ADC_GetValue(&sensor_adc) / 4096.0) * 10.5) * 5.0) * 100;
 800386c:	4b16      	ldr	r3, [pc, #88]	; (80038c8 <DCMotor_GetCurrentValue+0x70>)
 800386e:	0018      	movs	r0, r3
 8003870:	f000 fd74 	bl	800435c <HAL_ADC_GetValue>
 8003874:	0003      	movs	r3, r0
 8003876:	0018      	movs	r0, r3
 8003878:	f7fe fbd2 	bl	8002020 <__aeabi_ui2d>
 800387c:	2200      	movs	r2, #0
 800387e:	4b13      	ldr	r3, [pc, #76]	; (80038cc <DCMotor_GetCurrentValue+0x74>)
 8003880:	f7fd f94a 	bl	8000b18 <__aeabi_ddiv>
 8003884:	0002      	movs	r2, r0
 8003886:	000b      	movs	r3, r1
 8003888:	0010      	movs	r0, r2
 800388a:	0019      	movs	r1, r3
 800388c:	2200      	movs	r2, #0
 800388e:	4b10      	ldr	r3, [pc, #64]	; (80038d0 <DCMotor_GetCurrentValue+0x78>)
 8003890:	f7fd fd44 	bl	800131c <__aeabi_dmul>
 8003894:	0002      	movs	r2, r0
 8003896:	000b      	movs	r3, r1
 8003898:	0010      	movs	r0, r2
 800389a:	0019      	movs	r1, r3
 800389c:	2200      	movs	r2, #0
 800389e:	4b0d      	ldr	r3, [pc, #52]	; (80038d4 <DCMotor_GetCurrentValue+0x7c>)
 80038a0:	f7fd fd3c 	bl	800131c <__aeabi_dmul>
 80038a4:	0002      	movs	r2, r0
 80038a6:	000b      	movs	r3, r1
 80038a8:	0010      	movs	r0, r2
 80038aa:	0019      	movs	r1, r3
 80038ac:	2200      	movs	r2, #0
 80038ae:	4b0a      	ldr	r3, [pc, #40]	; (80038d8 <DCMotor_GetCurrentValue+0x80>)
 80038b0:	f7fd fd34 	bl	800131c <__aeabi_dmul>
 80038b4:	0002      	movs	r2, r0
 80038b6:	000b      	movs	r3, r1
 80038b8:	0010      	movs	r0, r2
 80038ba:	0019      	movs	r1, r3
 80038bc:	f7fe fb4a 	bl	8001f54 <__aeabi_d2iz>
 80038c0:	0003      	movs	r3, r0
}
 80038c2:	0018      	movs	r0, r3
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bd80      	pop	{r7, pc}
 80038c8:	20000280 	.word	0x20000280
 80038cc:	40b00000 	.word	0x40b00000
 80038d0:	40250000 	.word	0x40250000
 80038d4:	40140000 	.word	0x40140000
 80038d8:	40590000 	.word	0x40590000

080038dc <DCMotor_GetVoltageValue>:

int DCMotor_GetVoltageValue()
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	af00      	add	r7, sp, #0
    DCMotor_GetSensor(1, 1);
 80038e0:	2101      	movs	r1, #1
 80038e2:	2001      	movs	r0, #1
 80038e4:	f7ff ff76 	bl	80037d4 <DCMotor_GetSensor>
    HAL_ADC_Stop(&sensor_adc);
 80038e8:	4b14      	ldr	r3, [pc, #80]	; (800393c <DCMotor_GetVoltageValue+0x60>)
 80038ea:	0018      	movs	r0, r3
 80038ec:	f000 fc66 	bl	80041bc <HAL_ADC_Stop>
    return ((HAL_ADC_GetValue(&sensor_adc) / 4096.0) * 43.0) * 100;
 80038f0:	4b12      	ldr	r3, [pc, #72]	; (800393c <DCMotor_GetVoltageValue+0x60>)
 80038f2:	0018      	movs	r0, r3
 80038f4:	f000 fd32 	bl	800435c <HAL_ADC_GetValue>
 80038f8:	0003      	movs	r3, r0
 80038fa:	0018      	movs	r0, r3
 80038fc:	f7fe fb90 	bl	8002020 <__aeabi_ui2d>
 8003900:	2200      	movs	r2, #0
 8003902:	4b0f      	ldr	r3, [pc, #60]	; (8003940 <DCMotor_GetVoltageValue+0x64>)
 8003904:	f7fd f908 	bl	8000b18 <__aeabi_ddiv>
 8003908:	0002      	movs	r2, r0
 800390a:	000b      	movs	r3, r1
 800390c:	0010      	movs	r0, r2
 800390e:	0019      	movs	r1, r3
 8003910:	2200      	movs	r2, #0
 8003912:	4b0c      	ldr	r3, [pc, #48]	; (8003944 <DCMotor_GetVoltageValue+0x68>)
 8003914:	f7fd fd02 	bl	800131c <__aeabi_dmul>
 8003918:	0002      	movs	r2, r0
 800391a:	000b      	movs	r3, r1
 800391c:	0010      	movs	r0, r2
 800391e:	0019      	movs	r1, r3
 8003920:	2200      	movs	r2, #0
 8003922:	4b09      	ldr	r3, [pc, #36]	; (8003948 <DCMotor_GetVoltageValue+0x6c>)
 8003924:	f7fd fcfa 	bl	800131c <__aeabi_dmul>
 8003928:	0002      	movs	r2, r0
 800392a:	000b      	movs	r3, r1
 800392c:	0010      	movs	r0, r2
 800392e:	0019      	movs	r1, r3
 8003930:	f7fe fb10 	bl	8001f54 <__aeabi_d2iz>
 8003934:	0003      	movs	r3, r0
}
 8003936:	0018      	movs	r0, r3
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}
 800393c:	20000280 	.word	0x20000280
 8003940:	40b00000 	.word	0x40b00000
 8003944:	40458000 	.word	0x40458000
 8003948:	40590000 	.word	0x40590000

0800394c <DCMotor_GetResistanceValue>:

int DCMotor_GetResistanceValue()
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b082      	sub	sp, #8
 8003950:	af00      	add	r7, sp, #0
    int i = DCMotor_GetCurrentValue();
 8003952:	f7ff ff81 	bl	8003858 <DCMotor_GetCurrentValue>
 8003956:	0003      	movs	r3, r0
 8003958:	607b      	str	r3, [r7, #4]
    int v = DCMotor_GetVoltageValue();
 800395a:	f7ff ffbf 	bl	80038dc <DCMotor_GetVoltageValue>
 800395e:	0003      	movs	r3, r0
 8003960:	603b      	str	r3, [r7, #0]
    return (v / i) * 100;
 8003962:	6879      	ldr	r1, [r7, #4]
 8003964:	6838      	ldr	r0, [r7, #0]
 8003966:	f7fc fc71 	bl	800024c <__divsi3>
 800396a:	0003      	movs	r3, r0
 800396c:	001a      	movs	r2, r3
 800396e:	2364      	movs	r3, #100	; 0x64
 8003970:	4353      	muls	r3, r2
}
 8003972:	0018      	movs	r0, r3
 8003974:	46bd      	mov	sp, r7
 8003976:	b002      	add	sp, #8
 8003978:	bd80      	pop	{r7, pc}
	...

0800397c <DCMotor_GetCurrentSpeed>:
{
    return motor.current_limit;
}

int DCMotor_GetCurrentSpeed()
{
 800397c:	b580      	push	{r7, lr}
 800397e:	af00      	add	r7, sp, #0
    return motor.motor_speed;
 8003980:	4b02      	ldr	r3, [pc, #8]	; (800398c <DCMotor_GetCurrentSpeed+0x10>)
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	0018      	movs	r0, r3
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
 800398a:	46c0      	nop			; (mov r8, r8)
 800398c:	20000598 	.word	0x20000598

08003990 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b082      	sub	sp, #8
 8003994:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003996:	1dfb      	adds	r3, r7, #7
 8003998:	2200      	movs	r2, #0
 800399a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800399c:	4b0b      	ldr	r3, [pc, #44]	; (80039cc <HAL_Init+0x3c>)
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	4b0a      	ldr	r3, [pc, #40]	; (80039cc <HAL_Init+0x3c>)
 80039a2:	2180      	movs	r1, #128	; 0x80
 80039a4:	0049      	lsls	r1, r1, #1
 80039a6:	430a      	orrs	r2, r1
 80039a8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80039aa:	2003      	movs	r0, #3
 80039ac:	f000 f810 	bl	80039d0 <HAL_InitTick>
 80039b0:	1e03      	subs	r3, r0, #0
 80039b2:	d003      	beq.n	80039bc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80039b4:	1dfb      	adds	r3, r7, #7
 80039b6:	2201      	movs	r2, #1
 80039b8:	701a      	strb	r2, [r3, #0]
 80039ba:	e001      	b.n	80039c0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80039bc:	f7ff f872 	bl	8002aa4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80039c0:	1dfb      	adds	r3, r7, #7
 80039c2:	781b      	ldrb	r3, [r3, #0]
}
 80039c4:	0018      	movs	r0, r3
 80039c6:	46bd      	mov	sp, r7
 80039c8:	b002      	add	sp, #8
 80039ca:	bd80      	pop	{r7, pc}
 80039cc:	40022000 	.word	0x40022000

080039d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80039d0:	b590      	push	{r4, r7, lr}
 80039d2:	b085      	sub	sp, #20
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80039d8:	230f      	movs	r3, #15
 80039da:	18fb      	adds	r3, r7, r3
 80039dc:	2200      	movs	r2, #0
 80039de:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80039e0:	4b1d      	ldr	r3, [pc, #116]	; (8003a58 <HAL_InitTick+0x88>)
 80039e2:	781b      	ldrb	r3, [r3, #0]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d02b      	beq.n	8003a40 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80039e8:	4b1c      	ldr	r3, [pc, #112]	; (8003a5c <HAL_InitTick+0x8c>)
 80039ea:	681c      	ldr	r4, [r3, #0]
 80039ec:	4b1a      	ldr	r3, [pc, #104]	; (8003a58 <HAL_InitTick+0x88>)
 80039ee:	781b      	ldrb	r3, [r3, #0]
 80039f0:	0019      	movs	r1, r3
 80039f2:	23fa      	movs	r3, #250	; 0xfa
 80039f4:	0098      	lsls	r0, r3, #2
 80039f6:	f7fc fb9f 	bl	8000138 <__udivsi3>
 80039fa:	0003      	movs	r3, r0
 80039fc:	0019      	movs	r1, r3
 80039fe:	0020      	movs	r0, r4
 8003a00:	f7fc fb9a 	bl	8000138 <__udivsi3>
 8003a04:	0003      	movs	r3, r0
 8003a06:	0018      	movs	r0, r3
 8003a08:	f001 fb3f 	bl	800508a <HAL_SYSTICK_Config>
 8003a0c:	1e03      	subs	r3, r0, #0
 8003a0e:	d112      	bne.n	8003a36 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2b03      	cmp	r3, #3
 8003a14:	d80a      	bhi.n	8003a2c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003a16:	6879      	ldr	r1, [r7, #4]
 8003a18:	2301      	movs	r3, #1
 8003a1a:	425b      	negs	r3, r3
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	0018      	movs	r0, r3
 8003a20:	f001 fb0a 	bl	8005038 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003a24:	4b0e      	ldr	r3, [pc, #56]	; (8003a60 <HAL_InitTick+0x90>)
 8003a26:	687a      	ldr	r2, [r7, #4]
 8003a28:	601a      	str	r2, [r3, #0]
 8003a2a:	e00d      	b.n	8003a48 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003a2c:	230f      	movs	r3, #15
 8003a2e:	18fb      	adds	r3, r7, r3
 8003a30:	2201      	movs	r2, #1
 8003a32:	701a      	strb	r2, [r3, #0]
 8003a34:	e008      	b.n	8003a48 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003a36:	230f      	movs	r3, #15
 8003a38:	18fb      	adds	r3, r7, r3
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	701a      	strb	r2, [r3, #0]
 8003a3e:	e003      	b.n	8003a48 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003a40:	230f      	movs	r3, #15
 8003a42:	18fb      	adds	r3, r7, r3
 8003a44:	2201      	movs	r2, #1
 8003a46:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003a48:	230f      	movs	r3, #15
 8003a4a:	18fb      	adds	r3, r7, r3
 8003a4c:	781b      	ldrb	r3, [r3, #0]
}
 8003a4e:	0018      	movs	r0, r3
 8003a50:	46bd      	mov	sp, r7
 8003a52:	b005      	add	sp, #20
 8003a54:	bd90      	pop	{r4, r7, pc}
 8003a56:	46c0      	nop			; (mov r8, r8)
 8003a58:	20000010 	.word	0x20000010
 8003a5c:	20000008 	.word	0x20000008
 8003a60:	2000000c 	.word	0x2000000c

08003a64 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003a68:	4b05      	ldr	r3, [pc, #20]	; (8003a80 <HAL_IncTick+0x1c>)
 8003a6a:	781b      	ldrb	r3, [r3, #0]
 8003a6c:	001a      	movs	r2, r3
 8003a6e:	4b05      	ldr	r3, [pc, #20]	; (8003a84 <HAL_IncTick+0x20>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	18d2      	adds	r2, r2, r3
 8003a74:	4b03      	ldr	r3, [pc, #12]	; (8003a84 <HAL_IncTick+0x20>)
 8003a76:	601a      	str	r2, [r3, #0]
}
 8003a78:	46c0      	nop			; (mov r8, r8)
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	46c0      	nop			; (mov r8, r8)
 8003a80:	20000010 	.word	0x20000010
 8003a84:	200005cc 	.word	0x200005cc

08003a88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	af00      	add	r7, sp, #0
  return uwTick;
 8003a8c:	4b02      	ldr	r3, [pc, #8]	; (8003a98 <HAL_GetTick+0x10>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
}
 8003a90:	0018      	movs	r0, r3
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}
 8003a96:	46c0      	nop			; (mov r8, r8)
 8003a98:	200005cc 	.word	0x200005cc

08003a9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b084      	sub	sp, #16
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003aa4:	f7ff fff0 	bl	8003a88 <HAL_GetTick>
 8003aa8:	0003      	movs	r3, r0
 8003aaa:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	3301      	adds	r3, #1
 8003ab4:	d005      	beq.n	8003ac2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003ab6:	4b0a      	ldr	r3, [pc, #40]	; (8003ae0 <HAL_Delay+0x44>)
 8003ab8:	781b      	ldrb	r3, [r3, #0]
 8003aba:	001a      	movs	r2, r3
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	189b      	adds	r3, r3, r2
 8003ac0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003ac2:	46c0      	nop			; (mov r8, r8)
 8003ac4:	f7ff ffe0 	bl	8003a88 <HAL_GetTick>
 8003ac8:	0002      	movs	r2, r0
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	68fa      	ldr	r2, [r7, #12]
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	d8f7      	bhi.n	8003ac4 <HAL_Delay+0x28>
  {
  }
}
 8003ad4:	46c0      	nop			; (mov r8, r8)
 8003ad6:	46c0      	nop			; (mov r8, r8)
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	b004      	add	sp, #16
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	46c0      	nop			; (mov r8, r8)
 8003ae0:	20000010 	.word	0x20000010

08003ae4 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b082      	sub	sp, #8
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
 8003aec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a05      	ldr	r2, [pc, #20]	; (8003b08 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8003af4:	401a      	ands	r2, r3
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	431a      	orrs	r2, r3
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	601a      	str	r2, [r3, #0]
}
 8003afe:	46c0      	nop			; (mov r8, r8)
 8003b00:	46bd      	mov	sp, r7
 8003b02:	b002      	add	sp, #8
 8003b04:	bd80      	pop	{r7, pc}
 8003b06:	46c0      	nop			; (mov r8, r8)
 8003b08:	fe3fffff 	.word	0xfe3fffff

08003b0c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b082      	sub	sp, #8
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	23e0      	movs	r3, #224	; 0xe0
 8003b1a:	045b      	lsls	r3, r3, #17
 8003b1c:	4013      	ands	r3, r2
}
 8003b1e:	0018      	movs	r0, r3
 8003b20:	46bd      	mov	sp, r7
 8003b22:	b002      	add	sp, #8
 8003b24:	bd80      	pop	{r7, pc}

08003b26 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8003b26:	b580      	push	{r7, lr}
 8003b28:	b084      	sub	sp, #16
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	60f8      	str	r0, [r7, #12]
 8003b2e:	60b9      	str	r1, [r7, #8]
 8003b30:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	695b      	ldr	r3, [r3, #20]
 8003b36:	68ba      	ldr	r2, [r7, #8]
 8003b38:	2104      	movs	r1, #4
 8003b3a:	400a      	ands	r2, r1
 8003b3c:	2107      	movs	r1, #7
 8003b3e:	4091      	lsls	r1, r2
 8003b40:	000a      	movs	r2, r1
 8003b42:	43d2      	mvns	r2, r2
 8003b44:	401a      	ands	r2, r3
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	2104      	movs	r1, #4
 8003b4a:	400b      	ands	r3, r1
 8003b4c:	6879      	ldr	r1, [r7, #4]
 8003b4e:	4099      	lsls	r1, r3
 8003b50:	000b      	movs	r3, r1
 8003b52:	431a      	orrs	r2, r3
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8003b58:	46c0      	nop			; (mov r8, r8)
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	b004      	add	sp, #16
 8003b5e:	bd80      	pop	{r7, pc}

08003b60 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b082      	sub	sp, #8
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
 8003b68:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	695b      	ldr	r3, [r3, #20]
 8003b6e:	683a      	ldr	r2, [r7, #0]
 8003b70:	2104      	movs	r1, #4
 8003b72:	400a      	ands	r2, r1
 8003b74:	2107      	movs	r1, #7
 8003b76:	4091      	lsls	r1, r2
 8003b78:	000a      	movs	r2, r1
 8003b7a:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	2104      	movs	r1, #4
 8003b80:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003b82:	40da      	lsrs	r2, r3
 8003b84:	0013      	movs	r3, r2
}
 8003b86:	0018      	movs	r0, r3
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	b002      	add	sp, #8
 8003b8c:	bd80      	pop	{r7, pc}

08003b8e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003b8e:	b580      	push	{r7, lr}
 8003b90:	b082      	sub	sp, #8
 8003b92:	af00      	add	r7, sp, #0
 8003b94:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	68da      	ldr	r2, [r3, #12]
 8003b9a:	23c0      	movs	r3, #192	; 0xc0
 8003b9c:	011b      	lsls	r3, r3, #4
 8003b9e:	4013      	ands	r3, r2
 8003ba0:	d101      	bne.n	8003ba6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e000      	b.n	8003ba8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003ba6:	2300      	movs	r3, #0
}
 8003ba8:	0018      	movs	r0, r3
 8003baa:	46bd      	mov	sp, r7
 8003bac:	b002      	add	sp, #8
 8003bae:	bd80      	pop	{r7, pc}

08003bb0 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b084      	sub	sp, #16
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	60f8      	str	r0, [r7, #12]
 8003bb8:	60b9      	str	r1, [r7, #8]
 8003bba:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bc0:	68ba      	ldr	r2, [r7, #8]
 8003bc2:	211f      	movs	r1, #31
 8003bc4:	400a      	ands	r2, r1
 8003bc6:	210f      	movs	r1, #15
 8003bc8:	4091      	lsls	r1, r2
 8003bca:	000a      	movs	r2, r1
 8003bcc:	43d2      	mvns	r2, r2
 8003bce:	401a      	ands	r2, r3
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	0e9b      	lsrs	r3, r3, #26
 8003bd4:	210f      	movs	r1, #15
 8003bd6:	4019      	ands	r1, r3
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	201f      	movs	r0, #31
 8003bdc:	4003      	ands	r3, r0
 8003bde:	4099      	lsls	r1, r3
 8003be0:	000b      	movs	r3, r1
 8003be2:	431a      	orrs	r2, r3
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003be8:	46c0      	nop			; (mov r8, r8)
 8003bea:	46bd      	mov	sp, r7
 8003bec:	b004      	add	sp, #16
 8003bee:	bd80      	pop	{r7, pc}

08003bf0 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b082      	sub	sp, #8
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	035b      	lsls	r3, r3, #13
 8003c02:	0b5b      	lsrs	r3, r3, #13
 8003c04:	431a      	orrs	r2, r3
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003c0a:	46c0      	nop			; (mov r8, r8)
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	b002      	add	sp, #8
 8003c10:	bd80      	pop	{r7, pc}

08003c12 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003c12:	b580      	push	{r7, lr}
 8003c14:	b082      	sub	sp, #8
 8003c16:	af00      	add	r7, sp, #0
 8003c18:	6078      	str	r0, [r7, #4]
 8003c1a:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c20:	683a      	ldr	r2, [r7, #0]
 8003c22:	0352      	lsls	r2, r2, #13
 8003c24:	0b52      	lsrs	r2, r2, #13
 8003c26:	43d2      	mvns	r2, r2
 8003c28:	401a      	ands	r2, r3
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003c2e:	46c0      	nop			; (mov r8, r8)
 8003c30:	46bd      	mov	sp, r7
 8003c32:	b002      	add	sp, #8
 8003c34:	bd80      	pop	{r7, pc}

08003c36 <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(ADC_TypeDef *ADCx)
{
 8003c36:	b580      	push	{r7, lr}
 8003c38:	b082      	sub	sp, #8
 8003c3a:	af00      	add	r7, sp, #0
 8003c3c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	68db      	ldr	r3, [r3, #12]
 8003c42:	2203      	movs	r2, #3
 8003c44:	4013      	ands	r3, r2
}
 8003c46:	0018      	movs	r0, r3
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	b002      	add	sp, #8
 8003c4c:	bd80      	pop	{r7, pc}
	...

08003c50 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b084      	sub	sp, #16
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	60f8      	str	r0, [r7, #12]
 8003c58:	60b9      	str	r1, [r7, #8]
 8003c5a:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	695b      	ldr	r3, [r3, #20]
 8003c60:	68ba      	ldr	r2, [r7, #8]
 8003c62:	0212      	lsls	r2, r2, #8
 8003c64:	43d2      	mvns	r2, r2
 8003c66:	401a      	ands	r2, r3
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	021b      	lsls	r3, r3, #8
 8003c6c:	6879      	ldr	r1, [r7, #4]
 8003c6e:	400b      	ands	r3, r1
 8003c70:	4904      	ldr	r1, [pc, #16]	; (8003c84 <LL_ADC_SetChannelSamplingTime+0x34>)
 8003c72:	400b      	ands	r3, r1
 8003c74:	431a      	orrs	r2, r3
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8003c7a:	46c0      	nop			; (mov r8, r8)
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	b004      	add	sp, #16
 8003c80:	bd80      	pop	{r7, pc}
 8003c82:	46c0      	nop			; (mov r8, r8)
 8003c84:	07ffff00 	.word	0x07ffff00

08003c88 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b082      	sub	sp, #8
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	4a05      	ldr	r2, [pc, #20]	; (8003cac <LL_ADC_EnableInternalRegulator+0x24>)
 8003c96:	4013      	ands	r3, r2
 8003c98:	2280      	movs	r2, #128	; 0x80
 8003c9a:	0552      	lsls	r2, r2, #21
 8003c9c:	431a      	orrs	r2, r3
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003ca2:	46c0      	nop			; (mov r8, r8)
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	b002      	add	sp, #8
 8003ca8:	bd80      	pop	{r7, pc}
 8003caa:	46c0      	nop			; (mov r8, r8)
 8003cac:	6fffffe8 	.word	0x6fffffe8

08003cb0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b082      	sub	sp, #8
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	689a      	ldr	r2, [r3, #8]
 8003cbc:	2380      	movs	r3, #128	; 0x80
 8003cbe:	055b      	lsls	r3, r3, #21
 8003cc0:	401a      	ands	r2, r3
 8003cc2:	2380      	movs	r3, #128	; 0x80
 8003cc4:	055b      	lsls	r3, r3, #21
 8003cc6:	429a      	cmp	r2, r3
 8003cc8:	d101      	bne.n	8003cce <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e000      	b.n	8003cd0 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8003cce:	2300      	movs	r3, #0
}
 8003cd0:	0018      	movs	r0, r3
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	b002      	add	sp, #8
 8003cd6:	bd80      	pop	{r7, pc}

08003cd8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b082      	sub	sp, #8
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	4a04      	ldr	r2, [pc, #16]	; (8003cf8 <LL_ADC_Enable+0x20>)
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	2201      	movs	r2, #1
 8003cea:	431a      	orrs	r2, r3
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003cf0:	46c0      	nop			; (mov r8, r8)
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	b002      	add	sp, #8
 8003cf6:	bd80      	pop	{r7, pc}
 8003cf8:	7fffffe8 	.word	0x7fffffe8

08003cfc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b082      	sub	sp, #8
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	4a04      	ldr	r2, [pc, #16]	; (8003d1c <LL_ADC_Disable+0x20>)
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	2202      	movs	r2, #2
 8003d0e:	431a      	orrs	r2, r3
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003d14:	46c0      	nop			; (mov r8, r8)
 8003d16:	46bd      	mov	sp, r7
 8003d18:	b002      	add	sp, #8
 8003d1a:	bd80      	pop	{r7, pc}
 8003d1c:	7fffffe8 	.word	0x7fffffe8

08003d20 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b082      	sub	sp, #8
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	4013      	ands	r3, r2
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d101      	bne.n	8003d38 <LL_ADC_IsEnabled+0x18>
 8003d34:	2301      	movs	r3, #1
 8003d36:	e000      	b.n	8003d3a <LL_ADC_IsEnabled+0x1a>
 8003d38:	2300      	movs	r3, #0
}
 8003d3a:	0018      	movs	r0, r3
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	b002      	add	sp, #8
 8003d40:	bd80      	pop	{r7, pc}

08003d42 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8003d42:	b580      	push	{r7, lr}
 8003d44:	b082      	sub	sp, #8
 8003d46:	af00      	add	r7, sp, #0
 8003d48:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	689b      	ldr	r3, [r3, #8]
 8003d4e:	2202      	movs	r2, #2
 8003d50:	4013      	ands	r3, r2
 8003d52:	2b02      	cmp	r3, #2
 8003d54:	d101      	bne.n	8003d5a <LL_ADC_IsDisableOngoing+0x18>
 8003d56:	2301      	movs	r3, #1
 8003d58:	e000      	b.n	8003d5c <LL_ADC_IsDisableOngoing+0x1a>
 8003d5a:	2300      	movs	r3, #0
}
 8003d5c:	0018      	movs	r0, r3
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	b002      	add	sp, #8
 8003d62:	bd80      	pop	{r7, pc}

08003d64 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b082      	sub	sp, #8
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	4a04      	ldr	r2, [pc, #16]	; (8003d84 <LL_ADC_REG_StartConversion+0x20>)
 8003d72:	4013      	ands	r3, r2
 8003d74:	2204      	movs	r2, #4
 8003d76:	431a      	orrs	r2, r3
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003d7c:	46c0      	nop			; (mov r8, r8)
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	b002      	add	sp, #8
 8003d82:	bd80      	pop	{r7, pc}
 8003d84:	7fffffe8 	.word	0x7fffffe8

08003d88 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b082      	sub	sp, #8
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	4a04      	ldr	r2, [pc, #16]	; (8003da8 <LL_ADC_REG_StopConversion+0x20>)
 8003d96:	4013      	ands	r3, r2
 8003d98:	2210      	movs	r2, #16
 8003d9a:	431a      	orrs	r2, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003da0:	46c0      	nop			; (mov r8, r8)
 8003da2:	46bd      	mov	sp, r7
 8003da4:	b002      	add	sp, #8
 8003da6:	bd80      	pop	{r7, pc}
 8003da8:	7fffffe8 	.word	0x7fffffe8

08003dac <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b082      	sub	sp, #8
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	2204      	movs	r2, #4
 8003dba:	4013      	ands	r3, r2
 8003dbc:	2b04      	cmp	r3, #4
 8003dbe:	d101      	bne.n	8003dc4 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	e000      	b.n	8003dc6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003dc4:	2300      	movs	r3, #0
}
 8003dc6:	0018      	movs	r0, r3
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	b002      	add	sp, #8
 8003dcc:	bd80      	pop	{r7, pc}
	...

08003dd0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b088      	sub	sp, #32
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003dd8:	231f      	movs	r3, #31
 8003dda:	18fb      	adds	r3, r7, r3
 8003ddc:	2200      	movs	r2, #0
 8003dde:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8003de0:	2300      	movs	r3, #0
 8003de2:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8003de4:	2300      	movs	r3, #0
 8003de6:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003de8:	2300      	movs	r3, #0
 8003dea:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d101      	bne.n	8003df6 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	e17f      	b.n	80040f6 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d10a      	bne.n	8003e14 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	0018      	movs	r0, r3
 8003e02:	f7fe f9a3 	bl	800214c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2254      	movs	r2, #84	; 0x54
 8003e10:	2100      	movs	r1, #0
 8003e12:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	0018      	movs	r0, r3
 8003e1a:	f7ff ff49 	bl	8003cb0 <LL_ADC_IsInternalRegulatorEnabled>
 8003e1e:	1e03      	subs	r3, r0, #0
 8003e20:	d115      	bne.n	8003e4e <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	0018      	movs	r0, r3
 8003e28:	f7ff ff2e 	bl	8003c88 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003e2c:	4bb4      	ldr	r3, [pc, #720]	; (8004100 <HAL_ADC_Init+0x330>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	49b4      	ldr	r1, [pc, #720]	; (8004104 <HAL_ADC_Init+0x334>)
 8003e32:	0018      	movs	r0, r3
 8003e34:	f7fc f980 	bl	8000138 <__udivsi3>
 8003e38:	0003      	movs	r3, r0
 8003e3a:	3301      	adds	r3, #1
 8003e3c:	005b      	lsls	r3, r3, #1
 8003e3e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003e40:	e002      	b.n	8003e48 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	3b01      	subs	r3, #1
 8003e46:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d1f9      	bne.n	8003e42 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	0018      	movs	r0, r3
 8003e54:	f7ff ff2c 	bl	8003cb0 <LL_ADC_IsInternalRegulatorEnabled>
 8003e58:	1e03      	subs	r3, r0, #0
 8003e5a:	d10f      	bne.n	8003e7c <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e60:	2210      	movs	r2, #16
 8003e62:	431a      	orrs	r2, r3
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	431a      	orrs	r2, r3
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003e74:	231f      	movs	r3, #31
 8003e76:	18fb      	adds	r3, r7, r3
 8003e78:	2201      	movs	r2, #1
 8003e7a:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	0018      	movs	r0, r3
 8003e82:	f7ff ff93 	bl	8003dac <LL_ADC_REG_IsConversionOngoing>
 8003e86:	0003      	movs	r3, r0
 8003e88:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e8e:	2210      	movs	r2, #16
 8003e90:	4013      	ands	r3, r2
 8003e92:	d000      	beq.n	8003e96 <HAL_ADC_Init+0xc6>
 8003e94:	e122      	b.n	80040dc <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d000      	beq.n	8003e9e <HAL_ADC_Init+0xce>
 8003e9c:	e11e      	b.n	80040dc <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ea2:	4a99      	ldr	r2, [pc, #612]	; (8004108 <HAL_ADC_Init+0x338>)
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	2202      	movs	r2, #2
 8003ea8:	431a      	orrs	r2, r3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	0018      	movs	r0, r3
 8003eb4:	f7ff ff34 	bl	8003d20 <LL_ADC_IsEnabled>
 8003eb8:	1e03      	subs	r3, r0, #0
 8003eba:	d000      	beq.n	8003ebe <HAL_ADC_Init+0xee>
 8003ebc:	e0ad      	b.n	800401a <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	7e1b      	ldrb	r3, [r3, #24]
 8003ec6:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003ec8:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	7e5b      	ldrb	r3, [r3, #25]
 8003ece:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003ed0:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	7e9b      	ldrb	r3, [r3, #26]
 8003ed6:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003ed8:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d002      	beq.n	8003ee8 <HAL_ADC_Init+0x118>
 8003ee2:	2380      	movs	r3, #128	; 0x80
 8003ee4:	015b      	lsls	r3, r3, #5
 8003ee6:	e000      	b.n	8003eea <HAL_ADC_Init+0x11a>
 8003ee8:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003eea:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003ef0:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	691b      	ldr	r3, [r3, #16]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	da04      	bge.n	8003f04 <HAL_ADC_Init+0x134>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	691b      	ldr	r3, [r3, #16]
 8003efe:	005b      	lsls	r3, r3, #1
 8003f00:	085b      	lsrs	r3, r3, #1
 8003f02:	e001      	b.n	8003f08 <HAL_ADC_Init+0x138>
 8003f04:	2380      	movs	r3, #128	; 0x80
 8003f06:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8003f08:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	212c      	movs	r1, #44	; 0x2c
 8003f0e:	5c5b      	ldrb	r3, [r3, r1]
 8003f10:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003f12:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003f14:	69ba      	ldr	r2, [r7, #24]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2220      	movs	r2, #32
 8003f1e:	5c9b      	ldrb	r3, [r3, r2]
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d115      	bne.n	8003f50 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	7e9b      	ldrb	r3, [r3, #26]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d105      	bne.n	8003f38 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003f2c:	69bb      	ldr	r3, [r7, #24]
 8003f2e:	2280      	movs	r2, #128	; 0x80
 8003f30:	0252      	lsls	r2, r2, #9
 8003f32:	4313      	orrs	r3, r2
 8003f34:	61bb      	str	r3, [r7, #24]
 8003f36:	e00b      	b.n	8003f50 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f3c:	2220      	movs	r2, #32
 8003f3e:	431a      	orrs	r2, r3
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f48:	2201      	movs	r2, #1
 8003f4a:	431a      	orrs	r2, r3
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d00a      	beq.n	8003f6e <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f5c:	23e0      	movs	r3, #224	; 0xe0
 8003f5e:	005b      	lsls	r3, r3, #1
 8003f60:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003f66:	4313      	orrs	r3, r2
 8003f68:	69ba      	ldr	r2, [r7, #24]
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	68db      	ldr	r3, [r3, #12]
 8003f74:	4a65      	ldr	r2, [pc, #404]	; (800410c <HAL_ADC_Init+0x33c>)
 8003f76:	4013      	ands	r3, r2
 8003f78:	0019      	movs	r1, r3
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	69ba      	ldr	r2, [r7, #24]
 8003f80:	430a      	orrs	r2, r1
 8003f82:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	0f9b      	lsrs	r3, r3, #30
 8003f8a:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003f90:	4313      	orrs	r3, r2
 8003f92:	697a      	ldr	r2, [r7, #20]
 8003f94:	4313      	orrs	r3, r2
 8003f96:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	223c      	movs	r2, #60	; 0x3c
 8003f9c:	5c9b      	ldrb	r3, [r3, r2]
 8003f9e:	2b01      	cmp	r3, #1
 8003fa0:	d111      	bne.n	8003fc6 <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	0f9b      	lsrs	r3, r3, #30
 8003fa8:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003fae:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8003fb4:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8003fba:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	691b      	ldr	r3, [r3, #16]
 8003fcc:	4a50      	ldr	r2, [pc, #320]	; (8004110 <HAL_ADC_Init+0x340>)
 8003fce:	4013      	ands	r3, r2
 8003fd0:	0019      	movs	r1, r3
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	697a      	ldr	r2, [r7, #20]
 8003fd8:	430a      	orrs	r2, r1
 8003fda:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	685a      	ldr	r2, [r3, #4]
 8003fe0:	23c0      	movs	r3, #192	; 0xc0
 8003fe2:	061b      	lsls	r3, r3, #24
 8003fe4:	429a      	cmp	r2, r3
 8003fe6:	d018      	beq.n	800401a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003fec:	2380      	movs	r3, #128	; 0x80
 8003fee:	05db      	lsls	r3, r3, #23
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	d012      	beq.n	800401a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003ff8:	2380      	movs	r3, #128	; 0x80
 8003ffa:	061b      	lsls	r3, r3, #24
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	d00c      	beq.n	800401a <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8004000:	4b44      	ldr	r3, [pc, #272]	; (8004114 <HAL_ADC_Init+0x344>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a44      	ldr	r2, [pc, #272]	; (8004118 <HAL_ADC_Init+0x348>)
 8004006:	4013      	ands	r3, r2
 8004008:	0019      	movs	r1, r3
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	685a      	ldr	r2, [r3, #4]
 800400e:	23f0      	movs	r3, #240	; 0xf0
 8004010:	039b      	lsls	r3, r3, #14
 8004012:	401a      	ands	r2, r3
 8004014:	4b3f      	ldr	r3, [pc, #252]	; (8004114 <HAL_ADC_Init+0x344>)
 8004016:	430a      	orrs	r2, r1
 8004018:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6818      	ldr	r0, [r3, #0]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004022:	001a      	movs	r2, r3
 8004024:	2100      	movs	r1, #0
 8004026:	f7ff fd7e 	bl	8003b26 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6818      	ldr	r0, [r3, #0]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004032:	493a      	ldr	r1, [pc, #232]	; (800411c <HAL_ADC_Init+0x34c>)
 8004034:	001a      	movs	r2, r3
 8004036:	f7ff fd76 	bl	8003b26 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d109      	bne.n	8004056 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	2110      	movs	r1, #16
 800404e:	4249      	negs	r1, r1
 8004050:	430a      	orrs	r2, r1
 8004052:	629a      	str	r2, [r3, #40]	; 0x28
 8004054:	e018      	b.n	8004088 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	691a      	ldr	r2, [r3, #16]
 800405a:	2380      	movs	r3, #128	; 0x80
 800405c:	039b      	lsls	r3, r3, #14
 800405e:	429a      	cmp	r2, r3
 8004060:	d112      	bne.n	8004088 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	69db      	ldr	r3, [r3, #28]
 800406c:	3b01      	subs	r3, #1
 800406e:	009b      	lsls	r3, r3, #2
 8004070:	221c      	movs	r2, #28
 8004072:	4013      	ands	r3, r2
 8004074:	2210      	movs	r2, #16
 8004076:	4252      	negs	r2, r2
 8004078:	409a      	lsls	r2, r3
 800407a:	0011      	movs	r1, r2
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	430a      	orrs	r2, r1
 8004086:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	2100      	movs	r1, #0
 800408e:	0018      	movs	r0, r3
 8004090:	f7ff fd66 	bl	8003b60 <LL_ADC_GetSamplingTimeCommonChannels>
 8004094:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800409a:	429a      	cmp	r2, r3
 800409c:	d10b      	bne.n	80040b6 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2200      	movs	r2, #0
 80040a2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040a8:	2203      	movs	r2, #3
 80040aa:	4393      	bics	r3, r2
 80040ac:	2201      	movs	r2, #1
 80040ae:	431a      	orrs	r2, r3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80040b4:	e01c      	b.n	80040f0 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040ba:	2212      	movs	r2, #18
 80040bc:	4393      	bics	r3, r2
 80040be:	2210      	movs	r2, #16
 80040c0:	431a      	orrs	r2, r3
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040ca:	2201      	movs	r2, #1
 80040cc:	431a      	orrs	r2, r3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 80040d2:	231f      	movs	r3, #31
 80040d4:	18fb      	adds	r3, r7, r3
 80040d6:	2201      	movs	r2, #1
 80040d8:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80040da:	e009      	b.n	80040f0 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040e0:	2210      	movs	r2, #16
 80040e2:	431a      	orrs	r2, r3
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80040e8:	231f      	movs	r3, #31
 80040ea:	18fb      	adds	r3, r7, r3
 80040ec:	2201      	movs	r2, #1
 80040ee:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80040f0:	231f      	movs	r3, #31
 80040f2:	18fb      	adds	r3, r7, r3
 80040f4:	781b      	ldrb	r3, [r3, #0]
}
 80040f6:	0018      	movs	r0, r3
 80040f8:	46bd      	mov	sp, r7
 80040fa:	b008      	add	sp, #32
 80040fc:	bd80      	pop	{r7, pc}
 80040fe:	46c0      	nop			; (mov r8, r8)
 8004100:	20000008 	.word	0x20000008
 8004104:	00030d40 	.word	0x00030d40
 8004108:	fffffefd 	.word	0xfffffefd
 800410c:	fffe0201 	.word	0xfffe0201
 8004110:	1ffffc02 	.word	0x1ffffc02
 8004114:	40012708 	.word	0x40012708
 8004118:	ffc3ffff 	.word	0xffc3ffff
 800411c:	07ffff04 	.word	0x07ffff04

08004120 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004120:	b5b0      	push	{r4, r5, r7, lr}
 8004122:	b084      	sub	sp, #16
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	0018      	movs	r0, r3
 800412e:	f7ff fe3d 	bl	8003dac <LL_ADC_REG_IsConversionOngoing>
 8004132:	1e03      	subs	r3, r0, #0
 8004134:	d135      	bne.n	80041a2 <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2254      	movs	r2, #84	; 0x54
 800413a:	5c9b      	ldrb	r3, [r3, r2]
 800413c:	2b01      	cmp	r3, #1
 800413e:	d101      	bne.n	8004144 <HAL_ADC_Start+0x24>
 8004140:	2302      	movs	r3, #2
 8004142:	e035      	b.n	80041b0 <HAL_ADC_Start+0x90>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2254      	movs	r2, #84	; 0x54
 8004148:	2101      	movs	r1, #1
 800414a:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800414c:	250f      	movs	r5, #15
 800414e:	197c      	adds	r4, r7, r5
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	0018      	movs	r0, r3
 8004154:	f000 fc58 	bl	8004a08 <ADC_Enable>
 8004158:	0003      	movs	r3, r0
 800415a:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800415c:	197b      	adds	r3, r7, r5
 800415e:	781b      	ldrb	r3, [r3, #0]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d119      	bne.n	8004198 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004168:	4a13      	ldr	r2, [pc, #76]	; (80041b8 <HAL_ADC_Start+0x98>)
 800416a:	4013      	ands	r3, r2
 800416c:	2280      	movs	r2, #128	; 0x80
 800416e:	0052      	lsls	r2, r2, #1
 8004170:	431a      	orrs	r2, r3
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2200      	movs	r2, #0
 800417a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	221c      	movs	r2, #28
 8004182:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2254      	movs	r2, #84	; 0x54
 8004188:	2100      	movs	r1, #0
 800418a:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	0018      	movs	r0, r3
 8004192:	f7ff fde7 	bl	8003d64 <LL_ADC_REG_StartConversion>
 8004196:	e008      	b.n	80041aa <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2254      	movs	r2, #84	; 0x54
 800419c:	2100      	movs	r1, #0
 800419e:	5499      	strb	r1, [r3, r2]
 80041a0:	e003      	b.n	80041aa <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80041a2:	230f      	movs	r3, #15
 80041a4:	18fb      	adds	r3, r7, r3
 80041a6:	2202      	movs	r2, #2
 80041a8:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80041aa:	230f      	movs	r3, #15
 80041ac:	18fb      	adds	r3, r7, r3
 80041ae:	781b      	ldrb	r3, [r3, #0]
}
 80041b0:	0018      	movs	r0, r3
 80041b2:	46bd      	mov	sp, r7
 80041b4:	b004      	add	sp, #16
 80041b6:	bdb0      	pop	{r4, r5, r7, pc}
 80041b8:	fffff0fe 	.word	0xfffff0fe

080041bc <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80041bc:	b5b0      	push	{r4, r5, r7, lr}
 80041be:	b084      	sub	sp, #16
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2254      	movs	r2, #84	; 0x54
 80041c8:	5c9b      	ldrb	r3, [r3, r2]
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d101      	bne.n	80041d2 <HAL_ADC_Stop+0x16>
 80041ce:	2302      	movs	r3, #2
 80041d0:	e029      	b.n	8004226 <HAL_ADC_Stop+0x6a>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2254      	movs	r2, #84	; 0x54
 80041d6:	2101      	movs	r1, #1
 80041d8:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 80041da:	250f      	movs	r5, #15
 80041dc:	197c      	adds	r4, r7, r5
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	0018      	movs	r0, r3
 80041e2:	f000 fbcf 	bl	8004984 <ADC_ConversionStop>
 80041e6:	0003      	movs	r3, r0
 80041e8:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80041ea:	197b      	adds	r3, r7, r5
 80041ec:	781b      	ldrb	r3, [r3, #0]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d112      	bne.n	8004218 <HAL_ADC_Stop+0x5c>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80041f2:	197c      	adds	r4, r7, r5
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	0018      	movs	r0, r3
 80041f8:	f000 fc8c 	bl	8004b14 <ADC_Disable>
 80041fc:	0003      	movs	r3, r0
 80041fe:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004200:	197b      	adds	r3, r7, r5
 8004202:	781b      	ldrb	r3, [r3, #0]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d107      	bne.n	8004218 <HAL_ADC_Stop+0x5c>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800420c:	4a08      	ldr	r2, [pc, #32]	; (8004230 <HAL_ADC_Stop+0x74>)
 800420e:	4013      	ands	r3, r2
 8004210:	2201      	movs	r2, #1
 8004212:	431a      	orrs	r2, r3
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2254      	movs	r2, #84	; 0x54
 800421c:	2100      	movs	r1, #0
 800421e:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8004220:	230f      	movs	r3, #15
 8004222:	18fb      	adds	r3, r7, r3
 8004224:	781b      	ldrb	r3, [r3, #0]
}
 8004226:	0018      	movs	r0, r3
 8004228:	46bd      	mov	sp, r7
 800422a:	b004      	add	sp, #16
 800422c:	bdb0      	pop	{r4, r5, r7, pc}
 800422e:	46c0      	nop			; (mov r8, r8)
 8004230:	fffffefe 	.word	0xfffffefe

08004234 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b084      	sub	sp, #16
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	695b      	ldr	r3, [r3, #20]
 8004242:	2b08      	cmp	r3, #8
 8004244:	d102      	bne.n	800424c <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8004246:	2308      	movs	r3, #8
 8004248:	60fb      	str	r3, [r7, #12]
 800424a:	e00f      	b.n	800426c <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	68db      	ldr	r3, [r3, #12]
 8004252:	2201      	movs	r2, #1
 8004254:	4013      	ands	r3, r2
 8004256:	d007      	beq.n	8004268 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800425c:	2220      	movs	r2, #32
 800425e:	431a      	orrs	r2, r3
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8004264:	2301      	movs	r3, #1
 8004266:	e072      	b.n	800434e <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8004268:	2304      	movs	r3, #4
 800426a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800426c:	f7ff fc0c 	bl	8003a88 <HAL_GetTick>
 8004270:	0003      	movs	r3, r0
 8004272:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004274:	e01f      	b.n	80042b6 <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	3301      	adds	r3, #1
 800427a:	d01c      	beq.n	80042b6 <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800427c:	f7ff fc04 	bl	8003a88 <HAL_GetTick>
 8004280:	0002      	movs	r2, r0
 8004282:	68bb      	ldr	r3, [r7, #8]
 8004284:	1ad3      	subs	r3, r2, r3
 8004286:	683a      	ldr	r2, [r7, #0]
 8004288:	429a      	cmp	r2, r3
 800428a:	d302      	bcc.n	8004292 <HAL_ADC_PollForConversion+0x5e>
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d111      	bne.n	80042b6 <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	68fa      	ldr	r2, [r7, #12]
 800429a:	4013      	ands	r3, r2
 800429c:	d10b      	bne.n	80042b6 <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042a2:	2204      	movs	r2, #4
 80042a4:	431a      	orrs	r2, r3
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2254      	movs	r2, #84	; 0x54
 80042ae:	2100      	movs	r1, #0
 80042b0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80042b2:	2303      	movs	r3, #3
 80042b4:	e04b      	b.n	800434e <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	68fa      	ldr	r2, [r7, #12]
 80042be:	4013      	ands	r3, r2
 80042c0:	d0d9      	beq.n	8004276 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042c6:	2280      	movs	r2, #128	; 0x80
 80042c8:	0092      	lsls	r2, r2, #2
 80042ca:	431a      	orrs	r2, r3
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	0018      	movs	r0, r3
 80042d6:	f7ff fc5a 	bl	8003b8e <LL_ADC_REG_IsTriggerSourceSWStart>
 80042da:	1e03      	subs	r3, r0, #0
 80042dc:	d02e      	beq.n	800433c <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	7e9b      	ldrb	r3, [r3, #26]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d12a      	bne.n	800433c <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	2208      	movs	r2, #8
 80042ee:	4013      	ands	r3, r2
 80042f0:	2b08      	cmp	r3, #8
 80042f2:	d123      	bne.n	800433c <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	0018      	movs	r0, r3
 80042fa:	f7ff fd57 	bl	8003dac <LL_ADC_REG_IsConversionOngoing>
 80042fe:	1e03      	subs	r3, r0, #0
 8004300:	d110      	bne.n	8004324 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	685a      	ldr	r2, [r3, #4]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	210c      	movs	r1, #12
 800430e:	438a      	bics	r2, r1
 8004310:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004316:	4a10      	ldr	r2, [pc, #64]	; (8004358 <HAL_ADC_PollForConversion+0x124>)
 8004318:	4013      	ands	r3, r2
 800431a:	2201      	movs	r2, #1
 800431c:	431a      	orrs	r2, r3
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	659a      	str	r2, [r3, #88]	; 0x58
 8004322:	e00b      	b.n	800433c <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004328:	2220      	movs	r2, #32
 800432a:	431a      	orrs	r2, r3
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004334:	2201      	movs	r2, #1
 8004336:	431a      	orrs	r2, r3
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	7e1b      	ldrb	r3, [r3, #24]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d103      	bne.n	800434c <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	220c      	movs	r2, #12
 800434a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800434c:	2300      	movs	r3, #0
}
 800434e:	0018      	movs	r0, r3
 8004350:	46bd      	mov	sp, r7
 8004352:	b004      	add	sp, #16
 8004354:	bd80      	pop	{r7, pc}
 8004356:	46c0      	nop			; (mov r8, r8)
 8004358:	fffffefe 	.word	0xfffffefe

0800435c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b082      	sub	sp, #8
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800436a:	0018      	movs	r0, r3
 800436c:	46bd      	mov	sp, r7
 800436e:	b002      	add	sp, #8
 8004370:	bd80      	pop	{r7, pc}
	...

08004374 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b086      	sub	sp, #24
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800437c:	2300      	movs	r3, #0
 800437e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	2202      	movs	r2, #2
 8004394:	4013      	ands	r3, r2
 8004396:	d017      	beq.n	80043c8 <HAL_ADC_IRQHandler+0x54>
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2202      	movs	r2, #2
 800439c:	4013      	ands	r3, r2
 800439e:	d013      	beq.n	80043c8 <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043a4:	2210      	movs	r2, #16
 80043a6:	4013      	ands	r3, r2
 80043a8:	d106      	bne.n	80043b8 <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043ae:	2280      	movs	r2, #128	; 0x80
 80043b0:	0112      	lsls	r2, r2, #4
 80043b2:	431a      	orrs	r2, r3
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	659a      	str	r2, [r3, #88]	; 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	0018      	movs	r0, r3
 80043bc:	f000 fd6e 	bl	8004e9c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	2202      	movs	r2, #2
 80043c6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	2204      	movs	r2, #4
 80043cc:	4013      	ands	r3, r2
 80043ce:	d003      	beq.n	80043d8 <HAL_ADC_IRQHandler+0x64>
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2204      	movs	r2, #4
 80043d4:	4013      	ands	r3, r2
 80043d6:	d107      	bne.n	80043e8 <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80043d8:	693b      	ldr	r3, [r7, #16]
 80043da:	2208      	movs	r2, #8
 80043dc:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80043de:	d04d      	beq.n	800447c <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	2208      	movs	r2, #8
 80043e4:	4013      	ands	r3, r2
 80043e6:	d049      	beq.n	800447c <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043ec:	2210      	movs	r2, #16
 80043ee:	4013      	ands	r3, r2
 80043f0:	d106      	bne.n	8004400 <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043f6:	2280      	movs	r2, #128	; 0x80
 80043f8:	0092      	lsls	r2, r2, #2
 80043fa:	431a      	orrs	r2, r3
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	0018      	movs	r0, r3
 8004406:	f7ff fbc2 	bl	8003b8e <LL_ADC_REG_IsTriggerSourceSWStart>
 800440a:	1e03      	subs	r3, r0, #0
 800440c:	d02e      	beq.n	800446c <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	7e9b      	ldrb	r3, [r3, #26]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d12a      	bne.n	800446c <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	2208      	movs	r2, #8
 800441e:	4013      	ands	r3, r2
 8004420:	2b08      	cmp	r3, #8
 8004422:	d123      	bne.n	800446c <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	0018      	movs	r0, r3
 800442a:	f7ff fcbf 	bl	8003dac <LL_ADC_REG_IsConversionOngoing>
 800442e:	1e03      	subs	r3, r0, #0
 8004430:	d110      	bne.n	8004454 <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	685a      	ldr	r2, [r3, #4]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	210c      	movs	r1, #12
 800443e:	438a      	bics	r2, r1
 8004440:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004446:	4a56      	ldr	r2, [pc, #344]	; (80045a0 <HAL_ADC_IRQHandler+0x22c>)
 8004448:	4013      	ands	r3, r2
 800444a:	2201      	movs	r2, #1
 800444c:	431a      	orrs	r2, r3
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	659a      	str	r2, [r3, #88]	; 0x58
 8004452:	e00b      	b.n	800446c <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004458:	2220      	movs	r2, #32
 800445a:	431a      	orrs	r2, r3
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004464:	2201      	movs	r2, #1
 8004466:	431a      	orrs	r2, r3
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	65da      	str	r2, [r3, #92]	; 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	0018      	movs	r0, r3
 8004470:	f000 f898 	bl	80045a4 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	220c      	movs	r2, #12
 800447a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	2280      	movs	r2, #128	; 0x80
 8004480:	4013      	ands	r3, r2
 8004482:	d012      	beq.n	80044aa <HAL_ADC_IRQHandler+0x136>
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2280      	movs	r2, #128	; 0x80
 8004488:	4013      	ands	r3, r2
 800448a:	d00e      	beq.n	80044aa <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004490:	2280      	movs	r2, #128	; 0x80
 8004492:	0252      	lsls	r2, r2, #9
 8004494:	431a      	orrs	r2, r3
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	0018      	movs	r0, r3
 800449e:	f000 f889 	bl	80045b4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	2280      	movs	r2, #128	; 0x80
 80044a8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80044aa:	693a      	ldr	r2, [r7, #16]
 80044ac:	2380      	movs	r3, #128	; 0x80
 80044ae:	005b      	lsls	r3, r3, #1
 80044b0:	4013      	ands	r3, r2
 80044b2:	d014      	beq.n	80044de <HAL_ADC_IRQHandler+0x16a>
 80044b4:	68fa      	ldr	r2, [r7, #12]
 80044b6:	2380      	movs	r3, #128	; 0x80
 80044b8:	005b      	lsls	r3, r3, #1
 80044ba:	4013      	ands	r3, r2
 80044bc:	d00f      	beq.n	80044de <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044c2:	2280      	movs	r2, #128	; 0x80
 80044c4:	0292      	lsls	r2, r2, #10
 80044c6:	431a      	orrs	r2, r3
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	0018      	movs	r0, r3
 80044d0:	f000 fcd4 	bl	8004e7c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	2280      	movs	r2, #128	; 0x80
 80044da:	0052      	lsls	r2, r2, #1
 80044dc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80044de:	693a      	ldr	r2, [r7, #16]
 80044e0:	2380      	movs	r3, #128	; 0x80
 80044e2:	009b      	lsls	r3, r3, #2
 80044e4:	4013      	ands	r3, r2
 80044e6:	d014      	beq.n	8004512 <HAL_ADC_IRQHandler+0x19e>
 80044e8:	68fa      	ldr	r2, [r7, #12]
 80044ea:	2380      	movs	r3, #128	; 0x80
 80044ec:	009b      	lsls	r3, r3, #2
 80044ee:	4013      	ands	r3, r2
 80044f0:	d00f      	beq.n	8004512 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044f6:	2280      	movs	r2, #128	; 0x80
 80044f8:	02d2      	lsls	r2, r2, #11
 80044fa:	431a      	orrs	r2, r3
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	0018      	movs	r0, r3
 8004504:	f000 fcc2 	bl	8004e8c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	2280      	movs	r2, #128	; 0x80
 800450e:	0092      	lsls	r2, r2, #2
 8004510:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	2210      	movs	r2, #16
 8004516:	4013      	ands	r3, r2
 8004518:	d02b      	beq.n	8004572 <HAL_ADC_IRQHandler+0x1fe>
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2210      	movs	r2, #16
 800451e:	4013      	ands	r3, r2
 8004520:	d027      	beq.n	8004572 <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004526:	2b00      	cmp	r3, #0
 8004528:	d102      	bne.n	8004530 <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 800452a:	2301      	movs	r3, #1
 800452c:	617b      	str	r3, [r7, #20]
 800452e:	e008      	b.n	8004542 <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	0018      	movs	r0, r3
 8004536:	f7ff fb7e 	bl	8003c36 <LL_ADC_REG_GetDMATransfer>
 800453a:	1e03      	subs	r3, r0, #0
 800453c:	d001      	beq.n	8004542 <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 800453e:	2301      	movs	r3, #1
 8004540:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	2b01      	cmp	r3, #1
 8004546:	d110      	bne.n	800456a <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800454c:	2280      	movs	r2, #128	; 0x80
 800454e:	00d2      	lsls	r2, r2, #3
 8004550:	431a      	orrs	r2, r3
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800455a:	2202      	movs	r2, #2
 800455c:	431a      	orrs	r2, r3
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	65da      	str	r2, [r3, #92]	; 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	0018      	movs	r0, r3
 8004566:	f000 f82d 	bl	80045c4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	2210      	movs	r2, #16
 8004570:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 8004572:	693a      	ldr	r2, [r7, #16]
 8004574:	2380      	movs	r3, #128	; 0x80
 8004576:	019b      	lsls	r3, r3, #6
 8004578:	4013      	ands	r3, r2
 800457a:	d00d      	beq.n	8004598 <HAL_ADC_IRQHandler+0x224>
 800457c:	68fa      	ldr	r2, [r7, #12]
 800457e:	2380      	movs	r3, #128	; 0x80
 8004580:	019b      	lsls	r3, r3, #6
 8004582:	4013      	ands	r3, r2
 8004584:	d008      	beq.n	8004598 <HAL_ADC_IRQHandler+0x224>
  {
    /* Channel configuration ready callback */
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	0018      	movs	r0, r3
 800458a:	f000 fc8f 	bl	8004eac <HAL_ADCEx_ChannelConfigReadyCallback>

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	2280      	movs	r2, #128	; 0x80
 8004594:	0192      	lsls	r2, r2, #6
 8004596:	601a      	str	r2, [r3, #0]
  }
}
 8004598:	46c0      	nop			; (mov r8, r8)
 800459a:	46bd      	mov	sp, r7
 800459c:	b006      	add	sp, #24
 800459e:	bd80      	pop	{r7, pc}
 80045a0:	fffffefe 	.word	0xfffffefe

080045a4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b082      	sub	sp, #8
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80045ac:	46c0      	nop			; (mov r8, r8)
 80045ae:	46bd      	mov	sp, r7
 80045b0:	b002      	add	sp, #8
 80045b2:	bd80      	pop	{r7, pc}

080045b4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b082      	sub	sp, #8
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80045bc:	46c0      	nop			; (mov r8, r8)
 80045be:	46bd      	mov	sp, r7
 80045c0:	b002      	add	sp, #8
 80045c2:	bd80      	pop	{r7, pc}

080045c4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b082      	sub	sp, #8
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80045cc:	46c0      	nop			; (mov r8, r8)
 80045ce:	46bd      	mov	sp, r7
 80045d0:	b002      	add	sp, #8
 80045d2:	bd80      	pop	{r7, pc}

080045d4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b086      	sub	sp, #24
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
 80045dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80045de:	2317      	movs	r3, #23
 80045e0:	18fb      	adds	r3, r7, r3
 80045e2:	2200      	movs	r2, #0
 80045e4:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80045e6:	2300      	movs	r3, #0
 80045e8:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2254      	movs	r2, #84	; 0x54
 80045ee:	5c9b      	ldrb	r3, [r3, r2]
 80045f0:	2b01      	cmp	r3, #1
 80045f2:	d101      	bne.n	80045f8 <HAL_ADC_ConfigChannel+0x24>
 80045f4:	2302      	movs	r3, #2
 80045f6:	e1c0      	b.n	800497a <HAL_ADC_ConfigChannel+0x3a6>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2254      	movs	r2, #84	; 0x54
 80045fc:	2101      	movs	r1, #1
 80045fe:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	0018      	movs	r0, r3
 8004606:	f7ff fbd1 	bl	8003dac <LL_ADC_REG_IsConversionOngoing>
 800460a:	1e03      	subs	r3, r0, #0
 800460c:	d000      	beq.n	8004610 <HAL_ADC_ConfigChannel+0x3c>
 800460e:	e1a3      	b.n	8004958 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	2b02      	cmp	r3, #2
 8004616:	d100      	bne.n	800461a <HAL_ADC_ConfigChannel+0x46>
 8004618:	e143      	b.n	80048a2 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	691a      	ldr	r2, [r3, #16]
 800461e:	2380      	movs	r3, #128	; 0x80
 8004620:	061b      	lsls	r3, r3, #24
 8004622:	429a      	cmp	r2, r3
 8004624:	d004      	beq.n	8004630 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800462a:	4ac1      	ldr	r2, [pc, #772]	; (8004930 <HAL_ADC_ConfigChannel+0x35c>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d108      	bne.n	8004642 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	0019      	movs	r1, r3
 800463a:	0010      	movs	r0, r2
 800463c:	f7ff fad8 	bl	8003bf0 <LL_ADC_REG_SetSequencerChAdd>
 8004640:	e0c9      	b.n	80047d6 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	685b      	ldr	r3, [r3, #4]
 800464a:	211f      	movs	r1, #31
 800464c:	400b      	ands	r3, r1
 800464e:	210f      	movs	r1, #15
 8004650:	4099      	lsls	r1, r3
 8004652:	000b      	movs	r3, r1
 8004654:	43db      	mvns	r3, r3
 8004656:	4013      	ands	r3, r2
 8004658:	0019      	movs	r1, r3
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	035b      	lsls	r3, r3, #13
 8004660:	0b5b      	lsrs	r3, r3, #13
 8004662:	d105      	bne.n	8004670 <HAL_ADC_ConfigChannel+0x9c>
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	0e9b      	lsrs	r3, r3, #26
 800466a:	221f      	movs	r2, #31
 800466c:	4013      	ands	r3, r2
 800466e:	e098      	b.n	80047a2 <HAL_ADC_ConfigChannel+0x1ce>
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	2201      	movs	r2, #1
 8004676:	4013      	ands	r3, r2
 8004678:	d000      	beq.n	800467c <HAL_ADC_ConfigChannel+0xa8>
 800467a:	e091      	b.n	80047a0 <HAL_ADC_ConfigChannel+0x1cc>
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	2202      	movs	r2, #2
 8004682:	4013      	ands	r3, r2
 8004684:	d000      	beq.n	8004688 <HAL_ADC_ConfigChannel+0xb4>
 8004686:	e089      	b.n	800479c <HAL_ADC_ConfigChannel+0x1c8>
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	2204      	movs	r2, #4
 800468e:	4013      	ands	r3, r2
 8004690:	d000      	beq.n	8004694 <HAL_ADC_ConfigChannel+0xc0>
 8004692:	e081      	b.n	8004798 <HAL_ADC_ConfigChannel+0x1c4>
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	2208      	movs	r2, #8
 800469a:	4013      	ands	r3, r2
 800469c:	d000      	beq.n	80046a0 <HAL_ADC_ConfigChannel+0xcc>
 800469e:	e079      	b.n	8004794 <HAL_ADC_ConfigChannel+0x1c0>
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	2210      	movs	r2, #16
 80046a6:	4013      	ands	r3, r2
 80046a8:	d000      	beq.n	80046ac <HAL_ADC_ConfigChannel+0xd8>
 80046aa:	e071      	b.n	8004790 <HAL_ADC_ConfigChannel+0x1bc>
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	2220      	movs	r2, #32
 80046b2:	4013      	ands	r3, r2
 80046b4:	d000      	beq.n	80046b8 <HAL_ADC_ConfigChannel+0xe4>
 80046b6:	e069      	b.n	800478c <HAL_ADC_ConfigChannel+0x1b8>
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	2240      	movs	r2, #64	; 0x40
 80046be:	4013      	ands	r3, r2
 80046c0:	d000      	beq.n	80046c4 <HAL_ADC_ConfigChannel+0xf0>
 80046c2:	e061      	b.n	8004788 <HAL_ADC_ConfigChannel+0x1b4>
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	2280      	movs	r2, #128	; 0x80
 80046ca:	4013      	ands	r3, r2
 80046cc:	d000      	beq.n	80046d0 <HAL_ADC_ConfigChannel+0xfc>
 80046ce:	e059      	b.n	8004784 <HAL_ADC_ConfigChannel+0x1b0>
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	681a      	ldr	r2, [r3, #0]
 80046d4:	2380      	movs	r3, #128	; 0x80
 80046d6:	005b      	lsls	r3, r3, #1
 80046d8:	4013      	ands	r3, r2
 80046da:	d151      	bne.n	8004780 <HAL_ADC_ConfigChannel+0x1ac>
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	2380      	movs	r3, #128	; 0x80
 80046e2:	009b      	lsls	r3, r3, #2
 80046e4:	4013      	ands	r3, r2
 80046e6:	d149      	bne.n	800477c <HAL_ADC_ConfigChannel+0x1a8>
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	681a      	ldr	r2, [r3, #0]
 80046ec:	2380      	movs	r3, #128	; 0x80
 80046ee:	00db      	lsls	r3, r3, #3
 80046f0:	4013      	ands	r3, r2
 80046f2:	d141      	bne.n	8004778 <HAL_ADC_ConfigChannel+0x1a4>
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	681a      	ldr	r2, [r3, #0]
 80046f8:	2380      	movs	r3, #128	; 0x80
 80046fa:	011b      	lsls	r3, r3, #4
 80046fc:	4013      	ands	r3, r2
 80046fe:	d139      	bne.n	8004774 <HAL_ADC_ConfigChannel+0x1a0>
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	2380      	movs	r3, #128	; 0x80
 8004706:	015b      	lsls	r3, r3, #5
 8004708:	4013      	ands	r3, r2
 800470a:	d131      	bne.n	8004770 <HAL_ADC_ConfigChannel+0x19c>
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	2380      	movs	r3, #128	; 0x80
 8004712:	019b      	lsls	r3, r3, #6
 8004714:	4013      	ands	r3, r2
 8004716:	d129      	bne.n	800476c <HAL_ADC_ConfigChannel+0x198>
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	2380      	movs	r3, #128	; 0x80
 800471e:	01db      	lsls	r3, r3, #7
 8004720:	4013      	ands	r3, r2
 8004722:	d121      	bne.n	8004768 <HAL_ADC_ConfigChannel+0x194>
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	681a      	ldr	r2, [r3, #0]
 8004728:	2380      	movs	r3, #128	; 0x80
 800472a:	021b      	lsls	r3, r3, #8
 800472c:	4013      	ands	r3, r2
 800472e:	d119      	bne.n	8004764 <HAL_ADC_ConfigChannel+0x190>
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	681a      	ldr	r2, [r3, #0]
 8004734:	2380      	movs	r3, #128	; 0x80
 8004736:	025b      	lsls	r3, r3, #9
 8004738:	4013      	ands	r3, r2
 800473a:	d111      	bne.n	8004760 <HAL_ADC_ConfigChannel+0x18c>
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	681a      	ldr	r2, [r3, #0]
 8004740:	2380      	movs	r3, #128	; 0x80
 8004742:	029b      	lsls	r3, r3, #10
 8004744:	4013      	ands	r3, r2
 8004746:	d109      	bne.n	800475c <HAL_ADC_ConfigChannel+0x188>
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	2380      	movs	r3, #128	; 0x80
 800474e:	02db      	lsls	r3, r3, #11
 8004750:	4013      	ands	r3, r2
 8004752:	d001      	beq.n	8004758 <HAL_ADC_ConfigChannel+0x184>
 8004754:	2312      	movs	r3, #18
 8004756:	e024      	b.n	80047a2 <HAL_ADC_ConfigChannel+0x1ce>
 8004758:	2300      	movs	r3, #0
 800475a:	e022      	b.n	80047a2 <HAL_ADC_ConfigChannel+0x1ce>
 800475c:	2311      	movs	r3, #17
 800475e:	e020      	b.n	80047a2 <HAL_ADC_ConfigChannel+0x1ce>
 8004760:	2310      	movs	r3, #16
 8004762:	e01e      	b.n	80047a2 <HAL_ADC_ConfigChannel+0x1ce>
 8004764:	230f      	movs	r3, #15
 8004766:	e01c      	b.n	80047a2 <HAL_ADC_ConfigChannel+0x1ce>
 8004768:	230e      	movs	r3, #14
 800476a:	e01a      	b.n	80047a2 <HAL_ADC_ConfigChannel+0x1ce>
 800476c:	230d      	movs	r3, #13
 800476e:	e018      	b.n	80047a2 <HAL_ADC_ConfigChannel+0x1ce>
 8004770:	230c      	movs	r3, #12
 8004772:	e016      	b.n	80047a2 <HAL_ADC_ConfigChannel+0x1ce>
 8004774:	230b      	movs	r3, #11
 8004776:	e014      	b.n	80047a2 <HAL_ADC_ConfigChannel+0x1ce>
 8004778:	230a      	movs	r3, #10
 800477a:	e012      	b.n	80047a2 <HAL_ADC_ConfigChannel+0x1ce>
 800477c:	2309      	movs	r3, #9
 800477e:	e010      	b.n	80047a2 <HAL_ADC_ConfigChannel+0x1ce>
 8004780:	2308      	movs	r3, #8
 8004782:	e00e      	b.n	80047a2 <HAL_ADC_ConfigChannel+0x1ce>
 8004784:	2307      	movs	r3, #7
 8004786:	e00c      	b.n	80047a2 <HAL_ADC_ConfigChannel+0x1ce>
 8004788:	2306      	movs	r3, #6
 800478a:	e00a      	b.n	80047a2 <HAL_ADC_ConfigChannel+0x1ce>
 800478c:	2305      	movs	r3, #5
 800478e:	e008      	b.n	80047a2 <HAL_ADC_ConfigChannel+0x1ce>
 8004790:	2304      	movs	r3, #4
 8004792:	e006      	b.n	80047a2 <HAL_ADC_ConfigChannel+0x1ce>
 8004794:	2303      	movs	r3, #3
 8004796:	e004      	b.n	80047a2 <HAL_ADC_ConfigChannel+0x1ce>
 8004798:	2302      	movs	r3, #2
 800479a:	e002      	b.n	80047a2 <HAL_ADC_ConfigChannel+0x1ce>
 800479c:	2301      	movs	r3, #1
 800479e:	e000      	b.n	80047a2 <HAL_ADC_ConfigChannel+0x1ce>
 80047a0:	2300      	movs	r3, #0
 80047a2:	683a      	ldr	r2, [r7, #0]
 80047a4:	6852      	ldr	r2, [r2, #4]
 80047a6:	201f      	movs	r0, #31
 80047a8:	4002      	ands	r2, r0
 80047aa:	4093      	lsls	r3, r2
 80047ac:	000a      	movs	r2, r1
 80047ae:	431a      	orrs	r2, r3
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	089b      	lsrs	r3, r3, #2
 80047ba:	1c5a      	adds	r2, r3, #1
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	69db      	ldr	r3, [r3, #28]
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d808      	bhi.n	80047d6 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6818      	ldr	r0, [r3, #0]
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	6859      	ldr	r1, [r3, #4]
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	001a      	movs	r2, r3
 80047d2:	f7ff f9ed 	bl	8003bb0 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6818      	ldr	r0, [r3, #0]
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	6819      	ldr	r1, [r3, #0]
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	001a      	movs	r2, r3
 80047e4:	f7ff fa34 	bl	8003c50 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	db00      	blt.n	80047f2 <HAL_ADC_ConfigChannel+0x21e>
 80047f0:	e0bc      	b.n	800496c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80047f2:	4b50      	ldr	r3, [pc, #320]	; (8004934 <HAL_ADC_ConfigChannel+0x360>)
 80047f4:	0018      	movs	r0, r3
 80047f6:	f7ff f989 	bl	8003b0c <LL_ADC_GetCommonPathInternalCh>
 80047fa:	0003      	movs	r3, r0
 80047fc:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a4d      	ldr	r2, [pc, #308]	; (8004938 <HAL_ADC_ConfigChannel+0x364>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d122      	bne.n	800484e <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004808:	693a      	ldr	r2, [r7, #16]
 800480a:	2380      	movs	r3, #128	; 0x80
 800480c:	041b      	lsls	r3, r3, #16
 800480e:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004810:	d11d      	bne.n	800484e <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	2280      	movs	r2, #128	; 0x80
 8004816:	0412      	lsls	r2, r2, #16
 8004818:	4313      	orrs	r3, r2
 800481a:	4a46      	ldr	r2, [pc, #280]	; (8004934 <HAL_ADC_ConfigChannel+0x360>)
 800481c:	0019      	movs	r1, r3
 800481e:	0010      	movs	r0, r2
 8004820:	f7ff f960 	bl	8003ae4 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004824:	4b45      	ldr	r3, [pc, #276]	; (800493c <HAL_ADC_ConfigChannel+0x368>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4945      	ldr	r1, [pc, #276]	; (8004940 <HAL_ADC_ConfigChannel+0x36c>)
 800482a:	0018      	movs	r0, r3
 800482c:	f7fb fc84 	bl	8000138 <__udivsi3>
 8004830:	0003      	movs	r3, r0
 8004832:	1c5a      	adds	r2, r3, #1
 8004834:	0013      	movs	r3, r2
 8004836:	005b      	lsls	r3, r3, #1
 8004838:	189b      	adds	r3, r3, r2
 800483a:	009b      	lsls	r3, r3, #2
 800483c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800483e:	e002      	b.n	8004846 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	3b01      	subs	r3, #1
 8004844:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d1f9      	bne.n	8004840 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800484c:	e08e      	b.n	800496c <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a3c      	ldr	r2, [pc, #240]	; (8004944 <HAL_ADC_ConfigChannel+0x370>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d10e      	bne.n	8004876 <HAL_ADC_ConfigChannel+0x2a2>
 8004858:	693a      	ldr	r2, [r7, #16]
 800485a:	2380      	movs	r3, #128	; 0x80
 800485c:	045b      	lsls	r3, r3, #17
 800485e:	4013      	ands	r3, r2
 8004860:	d109      	bne.n	8004876 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	2280      	movs	r2, #128	; 0x80
 8004866:	0452      	lsls	r2, r2, #17
 8004868:	4313      	orrs	r3, r2
 800486a:	4a32      	ldr	r2, [pc, #200]	; (8004934 <HAL_ADC_ConfigChannel+0x360>)
 800486c:	0019      	movs	r1, r3
 800486e:	0010      	movs	r0, r2
 8004870:	f7ff f938 	bl	8003ae4 <LL_ADC_SetCommonPathInternalCh>
 8004874:	e07a      	b.n	800496c <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a33      	ldr	r2, [pc, #204]	; (8004948 <HAL_ADC_ConfigChannel+0x374>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d000      	beq.n	8004882 <HAL_ADC_ConfigChannel+0x2ae>
 8004880:	e074      	b.n	800496c <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004882:	693a      	ldr	r2, [r7, #16]
 8004884:	2380      	movs	r3, #128	; 0x80
 8004886:	03db      	lsls	r3, r3, #15
 8004888:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800488a:	d000      	beq.n	800488e <HAL_ADC_ConfigChannel+0x2ba>
 800488c:	e06e      	b.n	800496c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	2280      	movs	r2, #128	; 0x80
 8004892:	03d2      	lsls	r2, r2, #15
 8004894:	4313      	orrs	r3, r2
 8004896:	4a27      	ldr	r2, [pc, #156]	; (8004934 <HAL_ADC_ConfigChannel+0x360>)
 8004898:	0019      	movs	r1, r3
 800489a:	0010      	movs	r0, r2
 800489c:	f7ff f922 	bl	8003ae4 <LL_ADC_SetCommonPathInternalCh>
 80048a0:	e064      	b.n	800496c <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	691a      	ldr	r2, [r3, #16]
 80048a6:	2380      	movs	r3, #128	; 0x80
 80048a8:	061b      	lsls	r3, r3, #24
 80048aa:	429a      	cmp	r2, r3
 80048ac:	d004      	beq.n	80048b8 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80048b2:	4a1f      	ldr	r2, [pc, #124]	; (8004930 <HAL_ADC_ConfigChannel+0x35c>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d107      	bne.n	80048c8 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	0019      	movs	r1, r3
 80048c2:	0010      	movs	r0, r2
 80048c4:	f7ff f9a5 	bl	8003c12 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	da4d      	bge.n	800496c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80048d0:	4b18      	ldr	r3, [pc, #96]	; (8004934 <HAL_ADC_ConfigChannel+0x360>)
 80048d2:	0018      	movs	r0, r3
 80048d4:	f7ff f91a 	bl	8003b0c <LL_ADC_GetCommonPathInternalCh>
 80048d8:	0003      	movs	r3, r0
 80048da:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a15      	ldr	r2, [pc, #84]	; (8004938 <HAL_ADC_ConfigChannel+0x364>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d108      	bne.n	80048f8 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	4a18      	ldr	r2, [pc, #96]	; (800494c <HAL_ADC_ConfigChannel+0x378>)
 80048ea:	4013      	ands	r3, r2
 80048ec:	4a11      	ldr	r2, [pc, #68]	; (8004934 <HAL_ADC_ConfigChannel+0x360>)
 80048ee:	0019      	movs	r1, r3
 80048f0:	0010      	movs	r0, r2
 80048f2:	f7ff f8f7 	bl	8003ae4 <LL_ADC_SetCommonPathInternalCh>
 80048f6:	e039      	b.n	800496c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a11      	ldr	r2, [pc, #68]	; (8004944 <HAL_ADC_ConfigChannel+0x370>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d108      	bne.n	8004914 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	4a12      	ldr	r2, [pc, #72]	; (8004950 <HAL_ADC_ConfigChannel+0x37c>)
 8004906:	4013      	ands	r3, r2
 8004908:	4a0a      	ldr	r2, [pc, #40]	; (8004934 <HAL_ADC_ConfigChannel+0x360>)
 800490a:	0019      	movs	r1, r3
 800490c:	0010      	movs	r0, r2
 800490e:	f7ff f8e9 	bl	8003ae4 <LL_ADC_SetCommonPathInternalCh>
 8004912:	e02b      	b.n	800496c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a0b      	ldr	r2, [pc, #44]	; (8004948 <HAL_ADC_ConfigChannel+0x374>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d126      	bne.n	800496c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	4a0c      	ldr	r2, [pc, #48]	; (8004954 <HAL_ADC_ConfigChannel+0x380>)
 8004922:	4013      	ands	r3, r2
 8004924:	4a03      	ldr	r2, [pc, #12]	; (8004934 <HAL_ADC_ConfigChannel+0x360>)
 8004926:	0019      	movs	r1, r3
 8004928:	0010      	movs	r0, r2
 800492a:	f7ff f8db 	bl	8003ae4 <LL_ADC_SetCommonPathInternalCh>
 800492e:	e01d      	b.n	800496c <HAL_ADC_ConfigChannel+0x398>
 8004930:	80000004 	.word	0x80000004
 8004934:	40012708 	.word	0x40012708
 8004938:	b0001000 	.word	0xb0001000
 800493c:	20000008 	.word	0x20000008
 8004940:	00030d40 	.word	0x00030d40
 8004944:	b8004000 	.word	0xb8004000
 8004948:	b4002000 	.word	0xb4002000
 800494c:	ff7fffff 	.word	0xff7fffff
 8004950:	feffffff 	.word	0xfeffffff
 8004954:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800495c:	2220      	movs	r2, #32
 800495e:	431a      	orrs	r2, r3
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004964:	2317      	movs	r3, #23
 8004966:	18fb      	adds	r3, r7, r3
 8004968:	2201      	movs	r2, #1
 800496a:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2254      	movs	r2, #84	; 0x54
 8004970:	2100      	movs	r1, #0
 8004972:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8004974:	2317      	movs	r3, #23
 8004976:	18fb      	adds	r3, r7, r3
 8004978:	781b      	ldrb	r3, [r3, #0]
}
 800497a:	0018      	movs	r0, r3
 800497c:	46bd      	mov	sp, r7
 800497e:	b006      	add	sp, #24
 8004980:	bd80      	pop	{r7, pc}
 8004982:	46c0      	nop			; (mov r8, r8)

08004984 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b084      	sub	sp, #16
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	0018      	movs	r0, r3
 8004992:	f7ff fa0b 	bl	8003dac <LL_ADC_REG_IsConversionOngoing>
 8004996:	1e03      	subs	r3, r0, #0
 8004998:	d031      	beq.n	80049fe <ADC_ConversionStop+0x7a>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	0018      	movs	r0, r3
 80049a0:	f7ff f9cf 	bl	8003d42 <LL_ADC_IsDisableOngoing>
 80049a4:	1e03      	subs	r3, r0, #0
 80049a6:	d104      	bne.n	80049b2 <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	0018      	movs	r0, r3
 80049ae:	f7ff f9eb 	bl	8003d88 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80049b2:	f7ff f869 	bl	8003a88 <HAL_GetTick>
 80049b6:	0003      	movs	r3, r0
 80049b8:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80049ba:	e01a      	b.n	80049f2 <ADC_ConversionStop+0x6e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80049bc:	f7ff f864 	bl	8003a88 <HAL_GetTick>
 80049c0:	0002      	movs	r2, r0
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	1ad3      	subs	r3, r2, r3
 80049c6:	2b02      	cmp	r3, #2
 80049c8:	d913      	bls.n	80049f2 <ADC_ConversionStop+0x6e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	2204      	movs	r2, #4
 80049d2:	4013      	ands	r3, r2
 80049d4:	d00d      	beq.n	80049f2 <ADC_ConversionStop+0x6e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049da:	2210      	movs	r2, #16
 80049dc:	431a      	orrs	r2, r3
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049e6:	2201      	movs	r2, #1
 80049e8:	431a      	orrs	r2, r3
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e006      	b.n	8004a00 <ADC_ConversionStop+0x7c>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	2204      	movs	r2, #4
 80049fa:	4013      	ands	r3, r2
 80049fc:	d1de      	bne.n	80049bc <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80049fe:	2300      	movs	r3, #0
}
 8004a00:	0018      	movs	r0, r3
 8004a02:	46bd      	mov	sp, r7
 8004a04:	b004      	add	sp, #16
 8004a06:	bd80      	pop	{r7, pc}

08004a08 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b084      	sub	sp, #16
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004a10:	2300      	movs	r3, #0
 8004a12:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	0018      	movs	r0, r3
 8004a1a:	f7ff f981 	bl	8003d20 <LL_ADC_IsEnabled>
 8004a1e:	1e03      	subs	r3, r0, #0
 8004a20:	d000      	beq.n	8004a24 <ADC_Enable+0x1c>
 8004a22:	e069      	b.n	8004af8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	4a36      	ldr	r2, [pc, #216]	; (8004b04 <ADC_Enable+0xfc>)
 8004a2c:	4013      	ands	r3, r2
 8004a2e:	d00d      	beq.n	8004a4c <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a34:	2210      	movs	r2, #16
 8004a36:	431a      	orrs	r2, r3
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a40:	2201      	movs	r2, #1
 8004a42:	431a      	orrs	r2, r3
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e056      	b.n	8004afa <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	0018      	movs	r0, r3
 8004a52:	f7ff f941 	bl	8003cd8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004a56:	4b2c      	ldr	r3, [pc, #176]	; (8004b08 <ADC_Enable+0x100>)
 8004a58:	0018      	movs	r0, r3
 8004a5a:	f7ff f857 	bl	8003b0c <LL_ADC_GetCommonPathInternalCh>
 8004a5e:	0002      	movs	r2, r0
 8004a60:	2380      	movs	r3, #128	; 0x80
 8004a62:	041b      	lsls	r3, r3, #16
 8004a64:	4013      	ands	r3, r2
 8004a66:	d00f      	beq.n	8004a88 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004a68:	4b28      	ldr	r3, [pc, #160]	; (8004b0c <ADC_Enable+0x104>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4928      	ldr	r1, [pc, #160]	; (8004b10 <ADC_Enable+0x108>)
 8004a6e:	0018      	movs	r0, r3
 8004a70:	f7fb fb62 	bl	8000138 <__udivsi3>
 8004a74:	0003      	movs	r3, r0
 8004a76:	3301      	adds	r3, #1
 8004a78:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004a7a:	e002      	b.n	8004a82 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	3b01      	subs	r3, #1
 8004a80:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d1f9      	bne.n	8004a7c <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	7e5b      	ldrb	r3, [r3, #25]
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d033      	beq.n	8004af8 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8004a90:	f7fe fffa 	bl	8003a88 <HAL_GetTick>
 8004a94:	0003      	movs	r3, r0
 8004a96:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004a98:	e027      	b.n	8004aea <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	0018      	movs	r0, r3
 8004aa0:	f7ff f93e 	bl	8003d20 <LL_ADC_IsEnabled>
 8004aa4:	1e03      	subs	r3, r0, #0
 8004aa6:	d104      	bne.n	8004ab2 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	0018      	movs	r0, r3
 8004aae:	f7ff f913 	bl	8003cd8 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004ab2:	f7fe ffe9 	bl	8003a88 <HAL_GetTick>
 8004ab6:	0002      	movs	r2, r0
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	1ad3      	subs	r3, r2, r3
 8004abc:	2b02      	cmp	r3, #2
 8004abe:	d914      	bls.n	8004aea <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	4013      	ands	r3, r2
 8004aca:	2b01      	cmp	r3, #1
 8004acc:	d00d      	beq.n	8004aea <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ad2:	2210      	movs	r2, #16
 8004ad4:	431a      	orrs	r2, r3
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ade:	2201      	movs	r2, #1
 8004ae0:	431a      	orrs	r2, r3
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	e007      	b.n	8004afa <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	2201      	movs	r2, #1
 8004af2:	4013      	ands	r3, r2
 8004af4:	2b01      	cmp	r3, #1
 8004af6:	d1d0      	bne.n	8004a9a <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004af8:	2300      	movs	r3, #0
}
 8004afa:	0018      	movs	r0, r3
 8004afc:	46bd      	mov	sp, r7
 8004afe:	b004      	add	sp, #16
 8004b00:	bd80      	pop	{r7, pc}
 8004b02:	46c0      	nop			; (mov r8, r8)
 8004b04:	80000017 	.word	0x80000017
 8004b08:	40012708 	.word	0x40012708
 8004b0c:	20000008 	.word	0x20000008
 8004b10:	00030d40 	.word	0x00030d40

08004b14 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b084      	sub	sp, #16
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	0018      	movs	r0, r3
 8004b22:	f7ff f90e 	bl	8003d42 <LL_ADC_IsDisableOngoing>
 8004b26:	0003      	movs	r3, r0
 8004b28:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	0018      	movs	r0, r3
 8004b30:	f7ff f8f6 	bl	8003d20 <LL_ADC_IsEnabled>
 8004b34:	1e03      	subs	r3, r0, #0
 8004b36:	d046      	beq.n	8004bc6 <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d143      	bne.n	8004bc6 <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	689b      	ldr	r3, [r3, #8]
 8004b44:	2205      	movs	r2, #5
 8004b46:	4013      	ands	r3, r2
 8004b48:	2b01      	cmp	r3, #1
 8004b4a:	d10d      	bne.n	8004b68 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	0018      	movs	r0, r3
 8004b52:	f7ff f8d3 	bl	8003cfc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	2203      	movs	r2, #3
 8004b5c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004b5e:	f7fe ff93 	bl	8003a88 <HAL_GetTick>
 8004b62:	0003      	movs	r3, r0
 8004b64:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004b66:	e028      	b.n	8004bba <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b6c:	2210      	movs	r2, #16
 8004b6e:	431a      	orrs	r2, r3
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b78:	2201      	movs	r2, #1
 8004b7a:	431a      	orrs	r2, r3
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8004b80:	2301      	movs	r3, #1
 8004b82:	e021      	b.n	8004bc8 <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004b84:	f7fe ff80 	bl	8003a88 <HAL_GetTick>
 8004b88:	0002      	movs	r2, r0
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	1ad3      	subs	r3, r2, r3
 8004b8e:	2b02      	cmp	r3, #2
 8004b90:	d913      	bls.n	8004bba <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	2201      	movs	r2, #1
 8004b9a:	4013      	ands	r3, r2
 8004b9c:	d00d      	beq.n	8004bba <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ba2:	2210      	movs	r2, #16
 8004ba4:	431a      	orrs	r2, r3
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bae:	2201      	movs	r2, #1
 8004bb0:	431a      	orrs	r2, r3
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	e006      	b.n	8004bc8 <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	4013      	ands	r3, r2
 8004bc4:	d1de      	bne.n	8004b84 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004bc6:	2300      	movs	r3, #0
}
 8004bc8:	0018      	movs	r0, r3
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	b004      	add	sp, #16
 8004bce:	bd80      	pop	{r7, pc}

08004bd0 <LL_ADC_SetCalibrationFactor>:
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b082      	sub	sp, #8
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
 8004bd8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	22b4      	movs	r2, #180	; 0xb4
 8004bde:	589b      	ldr	r3, [r3, r2]
 8004be0:	227f      	movs	r2, #127	; 0x7f
 8004be2:	4393      	bics	r3, r2
 8004be4:	001a      	movs	r2, r3
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	431a      	orrs	r2, r3
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	21b4      	movs	r1, #180	; 0xb4
 8004bee:	505a      	str	r2, [r3, r1]
}
 8004bf0:	46c0      	nop			; (mov r8, r8)
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	b002      	add	sp, #8
 8004bf6:	bd80      	pop	{r7, pc}

08004bf8 <LL_ADC_GetCalibrationFactor>:
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b082      	sub	sp, #8
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	22b4      	movs	r2, #180	; 0xb4
 8004c04:	589b      	ldr	r3, [r3, r2]
 8004c06:	227f      	movs	r2, #127	; 0x7f
 8004c08:	4013      	ands	r3, r2
}
 8004c0a:	0018      	movs	r0, r3
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	b002      	add	sp, #8
 8004c10:	bd80      	pop	{r7, pc}
	...

08004c14 <LL_ADC_Enable>:
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b082      	sub	sp, #8
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	4a04      	ldr	r2, [pc, #16]	; (8004c34 <LL_ADC_Enable+0x20>)
 8004c22:	4013      	ands	r3, r2
 8004c24:	2201      	movs	r2, #1
 8004c26:	431a      	orrs	r2, r3
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	609a      	str	r2, [r3, #8]
}
 8004c2c:	46c0      	nop			; (mov r8, r8)
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	b002      	add	sp, #8
 8004c32:	bd80      	pop	{r7, pc}
 8004c34:	7fffffe8 	.word	0x7fffffe8

08004c38 <LL_ADC_Disable>:
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b082      	sub	sp, #8
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	689b      	ldr	r3, [r3, #8]
 8004c44:	4a04      	ldr	r2, [pc, #16]	; (8004c58 <LL_ADC_Disable+0x20>)
 8004c46:	4013      	ands	r3, r2
 8004c48:	2202      	movs	r2, #2
 8004c4a:	431a      	orrs	r2, r3
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	609a      	str	r2, [r3, #8]
}
 8004c50:	46c0      	nop			; (mov r8, r8)
 8004c52:	46bd      	mov	sp, r7
 8004c54:	b002      	add	sp, #8
 8004c56:	bd80      	pop	{r7, pc}
 8004c58:	7fffffe8 	.word	0x7fffffe8

08004c5c <LL_ADC_IsEnabled>:
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b082      	sub	sp, #8
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	2201      	movs	r2, #1
 8004c6a:	4013      	ands	r3, r2
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d101      	bne.n	8004c74 <LL_ADC_IsEnabled+0x18>
 8004c70:	2301      	movs	r3, #1
 8004c72:	e000      	b.n	8004c76 <LL_ADC_IsEnabled+0x1a>
 8004c74:	2300      	movs	r3, #0
}
 8004c76:	0018      	movs	r0, r3
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	b002      	add	sp, #8
 8004c7c:	bd80      	pop	{r7, pc}
	...

08004c80 <LL_ADC_StartCalibration>:
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b082      	sub	sp, #8
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	4a05      	ldr	r2, [pc, #20]	; (8004ca4 <LL_ADC_StartCalibration+0x24>)
 8004c8e:	4013      	ands	r3, r2
 8004c90:	2280      	movs	r2, #128	; 0x80
 8004c92:	0612      	lsls	r2, r2, #24
 8004c94:	431a      	orrs	r2, r3
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	609a      	str	r2, [r3, #8]
}
 8004c9a:	46c0      	nop			; (mov r8, r8)
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	b002      	add	sp, #8
 8004ca0:	bd80      	pop	{r7, pc}
 8004ca2:	46c0      	nop			; (mov r8, r8)
 8004ca4:	7fffffe8 	.word	0x7fffffe8

08004ca8 <LL_ADC_IsCalibrationOnGoing>:
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b082      	sub	sp, #8
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	0fdb      	lsrs	r3, r3, #31
 8004cb6:	07da      	lsls	r2, r3, #31
 8004cb8:	2380      	movs	r3, #128	; 0x80
 8004cba:	061b      	lsls	r3, r3, #24
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d101      	bne.n	8004cc4 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	e000      	b.n	8004cc6 <LL_ADC_IsCalibrationOnGoing+0x1e>
 8004cc4:	2300      	movs	r3, #0
}
 8004cc6:	0018      	movs	r0, r3
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	b002      	add	sp, #8
 8004ccc:	bd80      	pop	{r7, pc}
	...

08004cd0 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8004cd0:	b590      	push	{r4, r7, lr}
 8004cd2:	b089      	sub	sp, #36	; 0x24
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	60bb      	str	r3, [r7, #8]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 8004cdc:	2300      	movs	r3, #0
 8004cde:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2254      	movs	r2, #84	; 0x54
 8004ce4:	5c9b      	ldrb	r3, [r3, r2]
 8004ce6:	2b01      	cmp	r3, #1
 8004ce8:	d101      	bne.n	8004cee <HAL_ADCEx_Calibration_Start+0x1e>
 8004cea:	2302      	movs	r3, #2
 8004cec:	e0ba      	b.n	8004e64 <HAL_ADCEx_Calibration_Start+0x194>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2254      	movs	r2, #84	; 0x54
 8004cf2:	2101      	movs	r1, #1
 8004cf4:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004cf6:	2317      	movs	r3, #23
 8004cf8:	18fc      	adds	r4, r7, r3
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	0018      	movs	r0, r3
 8004cfe:	f7ff ff09 	bl	8004b14 <ADC_Disable>
 8004d02:	0003      	movs	r3, r0
 8004d04:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	0018      	movs	r0, r3
 8004d0c:	f7ff ffa6 	bl	8004c5c <LL_ADC_IsEnabled>
 8004d10:	1e03      	subs	r3, r0, #0
 8004d12:	d000      	beq.n	8004d16 <HAL_ADCEx_Calibration_Start+0x46>
 8004d14:	e099      	b.n	8004e4a <HAL_ADCEx_Calibration_Start+0x17a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d1a:	4a54      	ldr	r2, [pc, #336]	; (8004e6c <HAL_ADCEx_Calibration_Start+0x19c>)
 8004d1c:	4013      	ands	r3, r2
 8004d1e:	2202      	movs	r2, #2
 8004d20:	431a      	orrs	r2, r3
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	4a50      	ldr	r2, [pc, #320]	; (8004e70 <HAL_ADCEx_Calibration_Start+0x1a0>)
 8004d2e:	4013      	ands	r3, r2
 8004d30:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	68da      	ldr	r2, [r3, #12]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	494d      	ldr	r1, [pc, #308]	; (8004e74 <HAL_ADCEx_Calibration_Start+0x1a4>)
 8004d3e:	400a      	ands	r2, r1
 8004d40:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8004d42:	2300      	movs	r3, #0
 8004d44:	61fb      	str	r3, [r7, #28]
 8004d46:	e02d      	b.n	8004da4 <HAL_ADCEx_Calibration_Start+0xd4>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	0018      	movs	r0, r3
 8004d4e:	f7ff ff97 	bl	8004c80 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004d52:	e014      	b.n	8004d7e <HAL_ADCEx_Calibration_Start+0xae>
      {
        wait_loop_index++;
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	3301      	adds	r3, #1
 8004d58:	60bb      	str	r3, [r7, #8]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	4a46      	ldr	r2, [pc, #280]	; (8004e78 <HAL_ADCEx_Calibration_Start+0x1a8>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d90d      	bls.n	8004d7e <HAL_ADCEx_Calibration_Start+0xae>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d66:	2212      	movs	r2, #18
 8004d68:	4393      	bics	r3, r2
 8004d6a:	2210      	movs	r2, #16
 8004d6c:	431a      	orrs	r2, r3
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	659a      	str	r2, [r3, #88]	; 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2254      	movs	r2, #84	; 0x54
 8004d76:	2100      	movs	r1, #0
 8004d78:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	e072      	b.n	8004e64 <HAL_ADCEx_Calibration_Start+0x194>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	0018      	movs	r0, r3
 8004d84:	f7ff ff90 	bl	8004ca8 <LL_ADC_IsCalibrationOnGoing>
 8004d88:	1e03      	subs	r3, r0, #0
 8004d8a:	d1e3      	bne.n	8004d54 <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	0018      	movs	r0, r3
 8004d92:	f7ff ff31 	bl	8004bf8 <LL_ADC_GetCalibrationFactor>
 8004d96:	0002      	movs	r2, r0
 8004d98:	69bb      	ldr	r3, [r7, #24]
 8004d9a:	189b      	adds	r3, r3, r2
 8004d9c:	61bb      	str	r3, [r7, #24]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8004d9e:	69fb      	ldr	r3, [r7, #28]
 8004da0:	3301      	adds	r3, #1
 8004da2:	61fb      	str	r3, [r7, #28]
 8004da4:	69fb      	ldr	r3, [r7, #28]
 8004da6:	2b07      	cmp	r3, #7
 8004da8:	d9ce      	bls.n	8004d48 <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 8004daa:	69f9      	ldr	r1, [r7, #28]
 8004dac:	69b8      	ldr	r0, [r7, #24]
 8004dae:	f7fb f9c3 	bl	8000138 <__udivsi3>
 8004db2:	0003      	movs	r3, r0
 8004db4:	61bb      	str	r3, [r7, #24]
    /* Apply calibration factor */
    LL_ADC_Enable(hadc->Instance);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	0018      	movs	r0, r3
 8004dbc:	f7ff ff2a 	bl	8004c14 <LL_ADC_Enable>
    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	69ba      	ldr	r2, [r7, #24]
 8004dc6:	0011      	movs	r1, r2
 8004dc8:	0018      	movs	r0, r3
 8004dca:	f7ff ff01 	bl	8004bd0 <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	0018      	movs	r0, r3
 8004dd4:	f7ff ff30 	bl	8004c38 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004dd8:	f7fe fe56 	bl	8003a88 <HAL_GetTick>
 8004ddc:	0003      	movs	r3, r0
 8004dde:	60fb      	str	r3, [r7, #12]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004de0:	e01b      	b.n	8004e1a <HAL_ADCEx_Calibration_Start+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004de2:	f7fe fe51 	bl	8003a88 <HAL_GetTick>
 8004de6:	0002      	movs	r2, r0
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	1ad3      	subs	r3, r2, r3
 8004dec:	2b02      	cmp	r3, #2
 8004dee:	d914      	bls.n	8004e1a <HAL_ADCEx_Calibration_Start+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	0018      	movs	r0, r3
 8004df6:	f7ff ff31 	bl	8004c5c <LL_ADC_IsEnabled>
 8004dfa:	1e03      	subs	r3, r0, #0
 8004dfc:	d00d      	beq.n	8004e1a <HAL_ADCEx_Calibration_Start+0x14a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e02:	2210      	movs	r2, #16
 8004e04:	431a      	orrs	r2, r3
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e0e:	2201      	movs	r2, #1
 8004e10:	431a      	orrs	r2, r3
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	e024      	b.n	8004e64 <HAL_ADCEx_Calibration_Start+0x194>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	0018      	movs	r0, r3
 8004e20:	f7ff ff1c 	bl	8004c5c <LL_ADC_IsEnabled>
 8004e24:	1e03      	subs	r3, r0, #0
 8004e26:	d1dc      	bne.n	8004de2 <HAL_ADCEx_Calibration_Start+0x112>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	68d9      	ldr	r1, [r3, #12]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	693a      	ldr	r2, [r7, #16]
 8004e34:	430a      	orrs	r2, r1
 8004e36:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e3c:	2203      	movs	r2, #3
 8004e3e:	4393      	bics	r3, r2
 8004e40:	2201      	movs	r2, #1
 8004e42:	431a      	orrs	r2, r3
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	659a      	str	r2, [r3, #88]	; 0x58
 8004e48:	e005      	b.n	8004e56 <HAL_ADCEx_Calibration_Start+0x186>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e4e:	2210      	movs	r2, #16
 8004e50:	431a      	orrs	r2, r3
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	659a      	str	r2, [r3, #88]	; 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2254      	movs	r2, #84	; 0x54
 8004e5a:	2100      	movs	r1, #0
 8004e5c:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8004e5e:	2317      	movs	r3, #23
 8004e60:	18fb      	adds	r3, r7, r3
 8004e62:	781b      	ldrb	r3, [r3, #0]
}
 8004e64:	0018      	movs	r0, r3
 8004e66:	46bd      	mov	sp, r7
 8004e68:	b009      	add	sp, #36	; 0x24
 8004e6a:	bd90      	pop	{r4, r7, pc}
 8004e6c:	fffffefd 	.word	0xfffffefd
 8004e70:	00008003 	.word	0x00008003
 8004e74:	ffff7ffc 	.word	0xffff7ffc
 8004e78:	0002f1ff 	.word	0x0002f1ff

08004e7c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b082      	sub	sp, #8
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004e84:	46c0      	nop			; (mov r8, r8)
 8004e86:	46bd      	mov	sp, r7
 8004e88:	b002      	add	sp, #8
 8004e8a:	bd80      	pop	{r7, pc}

08004e8c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b082      	sub	sp, #8
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004e94:	46c0      	nop			; (mov r8, r8)
 8004e96:	46bd      	mov	sp, r7
 8004e98:	b002      	add	sp, #8
 8004e9a:	bd80      	pop	{r7, pc}

08004e9c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b082      	sub	sp, #8
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004ea4:	46c0      	nop			; (mov r8, r8)
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	b002      	add	sp, #8
 8004eaa:	bd80      	pop	{r7, pc}

08004eac <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b082      	sub	sp, #8
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 8004eb4:	46c0      	nop			; (mov r8, r8)
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	b002      	add	sp, #8
 8004eba:	bd80      	pop	{r7, pc}

08004ebc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b082      	sub	sp, #8
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	0002      	movs	r2, r0
 8004ec4:	1dfb      	adds	r3, r7, #7
 8004ec6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004ec8:	1dfb      	adds	r3, r7, #7
 8004eca:	781b      	ldrb	r3, [r3, #0]
 8004ecc:	2b7f      	cmp	r3, #127	; 0x7f
 8004ece:	d809      	bhi.n	8004ee4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ed0:	1dfb      	adds	r3, r7, #7
 8004ed2:	781b      	ldrb	r3, [r3, #0]
 8004ed4:	001a      	movs	r2, r3
 8004ed6:	231f      	movs	r3, #31
 8004ed8:	401a      	ands	r2, r3
 8004eda:	4b04      	ldr	r3, [pc, #16]	; (8004eec <__NVIC_EnableIRQ+0x30>)
 8004edc:	2101      	movs	r1, #1
 8004ede:	4091      	lsls	r1, r2
 8004ee0:	000a      	movs	r2, r1
 8004ee2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8004ee4:	46c0      	nop			; (mov r8, r8)
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	b002      	add	sp, #8
 8004eea:	bd80      	pop	{r7, pc}
 8004eec:	e000e100 	.word	0xe000e100

08004ef0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004ef0:	b590      	push	{r4, r7, lr}
 8004ef2:	b083      	sub	sp, #12
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	0002      	movs	r2, r0
 8004ef8:	6039      	str	r1, [r7, #0]
 8004efa:	1dfb      	adds	r3, r7, #7
 8004efc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004efe:	1dfb      	adds	r3, r7, #7
 8004f00:	781b      	ldrb	r3, [r3, #0]
 8004f02:	2b7f      	cmp	r3, #127	; 0x7f
 8004f04:	d828      	bhi.n	8004f58 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004f06:	4a2f      	ldr	r2, [pc, #188]	; (8004fc4 <__NVIC_SetPriority+0xd4>)
 8004f08:	1dfb      	adds	r3, r7, #7
 8004f0a:	781b      	ldrb	r3, [r3, #0]
 8004f0c:	b25b      	sxtb	r3, r3
 8004f0e:	089b      	lsrs	r3, r3, #2
 8004f10:	33c0      	adds	r3, #192	; 0xc0
 8004f12:	009b      	lsls	r3, r3, #2
 8004f14:	589b      	ldr	r3, [r3, r2]
 8004f16:	1dfa      	adds	r2, r7, #7
 8004f18:	7812      	ldrb	r2, [r2, #0]
 8004f1a:	0011      	movs	r1, r2
 8004f1c:	2203      	movs	r2, #3
 8004f1e:	400a      	ands	r2, r1
 8004f20:	00d2      	lsls	r2, r2, #3
 8004f22:	21ff      	movs	r1, #255	; 0xff
 8004f24:	4091      	lsls	r1, r2
 8004f26:	000a      	movs	r2, r1
 8004f28:	43d2      	mvns	r2, r2
 8004f2a:	401a      	ands	r2, r3
 8004f2c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	019b      	lsls	r3, r3, #6
 8004f32:	22ff      	movs	r2, #255	; 0xff
 8004f34:	401a      	ands	r2, r3
 8004f36:	1dfb      	adds	r3, r7, #7
 8004f38:	781b      	ldrb	r3, [r3, #0]
 8004f3a:	0018      	movs	r0, r3
 8004f3c:	2303      	movs	r3, #3
 8004f3e:	4003      	ands	r3, r0
 8004f40:	00db      	lsls	r3, r3, #3
 8004f42:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004f44:	481f      	ldr	r0, [pc, #124]	; (8004fc4 <__NVIC_SetPriority+0xd4>)
 8004f46:	1dfb      	adds	r3, r7, #7
 8004f48:	781b      	ldrb	r3, [r3, #0]
 8004f4a:	b25b      	sxtb	r3, r3
 8004f4c:	089b      	lsrs	r3, r3, #2
 8004f4e:	430a      	orrs	r2, r1
 8004f50:	33c0      	adds	r3, #192	; 0xc0
 8004f52:	009b      	lsls	r3, r3, #2
 8004f54:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004f56:	e031      	b.n	8004fbc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004f58:	4a1b      	ldr	r2, [pc, #108]	; (8004fc8 <__NVIC_SetPriority+0xd8>)
 8004f5a:	1dfb      	adds	r3, r7, #7
 8004f5c:	781b      	ldrb	r3, [r3, #0]
 8004f5e:	0019      	movs	r1, r3
 8004f60:	230f      	movs	r3, #15
 8004f62:	400b      	ands	r3, r1
 8004f64:	3b08      	subs	r3, #8
 8004f66:	089b      	lsrs	r3, r3, #2
 8004f68:	3306      	adds	r3, #6
 8004f6a:	009b      	lsls	r3, r3, #2
 8004f6c:	18d3      	adds	r3, r2, r3
 8004f6e:	3304      	adds	r3, #4
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	1dfa      	adds	r2, r7, #7
 8004f74:	7812      	ldrb	r2, [r2, #0]
 8004f76:	0011      	movs	r1, r2
 8004f78:	2203      	movs	r2, #3
 8004f7a:	400a      	ands	r2, r1
 8004f7c:	00d2      	lsls	r2, r2, #3
 8004f7e:	21ff      	movs	r1, #255	; 0xff
 8004f80:	4091      	lsls	r1, r2
 8004f82:	000a      	movs	r2, r1
 8004f84:	43d2      	mvns	r2, r2
 8004f86:	401a      	ands	r2, r3
 8004f88:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	019b      	lsls	r3, r3, #6
 8004f8e:	22ff      	movs	r2, #255	; 0xff
 8004f90:	401a      	ands	r2, r3
 8004f92:	1dfb      	adds	r3, r7, #7
 8004f94:	781b      	ldrb	r3, [r3, #0]
 8004f96:	0018      	movs	r0, r3
 8004f98:	2303      	movs	r3, #3
 8004f9a:	4003      	ands	r3, r0
 8004f9c:	00db      	lsls	r3, r3, #3
 8004f9e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004fa0:	4809      	ldr	r0, [pc, #36]	; (8004fc8 <__NVIC_SetPriority+0xd8>)
 8004fa2:	1dfb      	adds	r3, r7, #7
 8004fa4:	781b      	ldrb	r3, [r3, #0]
 8004fa6:	001c      	movs	r4, r3
 8004fa8:	230f      	movs	r3, #15
 8004faa:	4023      	ands	r3, r4
 8004fac:	3b08      	subs	r3, #8
 8004fae:	089b      	lsrs	r3, r3, #2
 8004fb0:	430a      	orrs	r2, r1
 8004fb2:	3306      	adds	r3, #6
 8004fb4:	009b      	lsls	r3, r3, #2
 8004fb6:	18c3      	adds	r3, r0, r3
 8004fb8:	3304      	adds	r3, #4
 8004fba:	601a      	str	r2, [r3, #0]
}
 8004fbc:	46c0      	nop			; (mov r8, r8)
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	b003      	add	sp, #12
 8004fc2:	bd90      	pop	{r4, r7, pc}
 8004fc4:	e000e100 	.word	0xe000e100
 8004fc8:	e000ed00 	.word	0xe000ed00

08004fcc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004fd0:	f3bf 8f4f 	dsb	sy
}
 8004fd4:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004fd6:	4b04      	ldr	r3, [pc, #16]	; (8004fe8 <__NVIC_SystemReset+0x1c>)
 8004fd8:	4a04      	ldr	r2, [pc, #16]	; (8004fec <__NVIC_SystemReset+0x20>)
 8004fda:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8004fdc:	f3bf 8f4f 	dsb	sy
}
 8004fe0:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8004fe2:	46c0      	nop			; (mov r8, r8)
 8004fe4:	e7fd      	b.n	8004fe2 <__NVIC_SystemReset+0x16>
 8004fe6:	46c0      	nop			; (mov r8, r8)
 8004fe8:	e000ed00 	.word	0xe000ed00
 8004fec:	05fa0004 	.word	0x05fa0004

08004ff0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b082      	sub	sp, #8
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	1e5a      	subs	r2, r3, #1
 8004ffc:	2380      	movs	r3, #128	; 0x80
 8004ffe:	045b      	lsls	r3, r3, #17
 8005000:	429a      	cmp	r2, r3
 8005002:	d301      	bcc.n	8005008 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005004:	2301      	movs	r3, #1
 8005006:	e010      	b.n	800502a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005008:	4b0a      	ldr	r3, [pc, #40]	; (8005034 <SysTick_Config+0x44>)
 800500a:	687a      	ldr	r2, [r7, #4]
 800500c:	3a01      	subs	r2, #1
 800500e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005010:	2301      	movs	r3, #1
 8005012:	425b      	negs	r3, r3
 8005014:	2103      	movs	r1, #3
 8005016:	0018      	movs	r0, r3
 8005018:	f7ff ff6a 	bl	8004ef0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800501c:	4b05      	ldr	r3, [pc, #20]	; (8005034 <SysTick_Config+0x44>)
 800501e:	2200      	movs	r2, #0
 8005020:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005022:	4b04      	ldr	r3, [pc, #16]	; (8005034 <SysTick_Config+0x44>)
 8005024:	2207      	movs	r2, #7
 8005026:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005028:	2300      	movs	r3, #0
}
 800502a:	0018      	movs	r0, r3
 800502c:	46bd      	mov	sp, r7
 800502e:	b002      	add	sp, #8
 8005030:	bd80      	pop	{r7, pc}
 8005032:	46c0      	nop			; (mov r8, r8)
 8005034:	e000e010 	.word	0xe000e010

08005038 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b084      	sub	sp, #16
 800503c:	af00      	add	r7, sp, #0
 800503e:	60b9      	str	r1, [r7, #8]
 8005040:	607a      	str	r2, [r7, #4]
 8005042:	210f      	movs	r1, #15
 8005044:	187b      	adds	r3, r7, r1
 8005046:	1c02      	adds	r2, r0, #0
 8005048:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800504a:	68ba      	ldr	r2, [r7, #8]
 800504c:	187b      	adds	r3, r7, r1
 800504e:	781b      	ldrb	r3, [r3, #0]
 8005050:	b25b      	sxtb	r3, r3
 8005052:	0011      	movs	r1, r2
 8005054:	0018      	movs	r0, r3
 8005056:	f7ff ff4b 	bl	8004ef0 <__NVIC_SetPriority>
}
 800505a:	46c0      	nop			; (mov r8, r8)
 800505c:	46bd      	mov	sp, r7
 800505e:	b004      	add	sp, #16
 8005060:	bd80      	pop	{r7, pc}

08005062 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005062:	b580      	push	{r7, lr}
 8005064:	b082      	sub	sp, #8
 8005066:	af00      	add	r7, sp, #0
 8005068:	0002      	movs	r2, r0
 800506a:	1dfb      	adds	r3, r7, #7
 800506c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800506e:	1dfb      	adds	r3, r7, #7
 8005070:	781b      	ldrb	r3, [r3, #0]
 8005072:	b25b      	sxtb	r3, r3
 8005074:	0018      	movs	r0, r3
 8005076:	f7ff ff21 	bl	8004ebc <__NVIC_EnableIRQ>
}
 800507a:	46c0      	nop			; (mov r8, r8)
 800507c:	46bd      	mov	sp, r7
 800507e:	b002      	add	sp, #8
 8005080:	bd80      	pop	{r7, pc}

08005082 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8005082:	b580      	push	{r7, lr}
 8005084:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8005086:	f7ff ffa1 	bl	8004fcc <__NVIC_SystemReset>

0800508a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800508a:	b580      	push	{r7, lr}
 800508c:	b082      	sub	sp, #8
 800508e:	af00      	add	r7, sp, #0
 8005090:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	0018      	movs	r0, r3
 8005096:	f7ff ffab 	bl	8004ff0 <SysTick_Config>
 800509a:	0003      	movs	r3, r0
}
 800509c:	0018      	movs	r0, r3
 800509e:	46bd      	mov	sp, r7
 80050a0:	b002      	add	sp, #8
 80050a2:	bd80      	pop	{r7, pc}

080050a4 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b082      	sub	sp, #8
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d101      	bne.n	80050b6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e077      	b.n	80051a6 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a3d      	ldr	r2, [pc, #244]	; (80051b0 <HAL_DMA_Init+0x10c>)
 80050bc:	4694      	mov	ip, r2
 80050be:	4463      	add	r3, ip
 80050c0:	2114      	movs	r1, #20
 80050c2:	0018      	movs	r0, r3
 80050c4:	f7fb f838 	bl	8000138 <__udivsi3>
 80050c8:	0003      	movs	r3, r0
 80050ca:	009a      	lsls	r2, r3, #2
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2225      	movs	r2, #37	; 0x25
 80050d4:	2102      	movs	r1, #2
 80050d6:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	681a      	ldr	r2, [r3, #0]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4934      	ldr	r1, [pc, #208]	; (80051b4 <HAL_DMA_Init+0x110>)
 80050e4:	400a      	ands	r2, r1
 80050e6:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	6819      	ldr	r1, [r3, #0]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	689a      	ldr	r2, [r3, #8]
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	68db      	ldr	r3, [r3, #12]
 80050f6:	431a      	orrs	r2, r3
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	691b      	ldr	r3, [r3, #16]
 80050fc:	431a      	orrs	r2, r3
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	695b      	ldr	r3, [r3, #20]
 8005102:	431a      	orrs	r2, r3
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	699b      	ldr	r3, [r3, #24]
 8005108:	431a      	orrs	r2, r3
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	69db      	ldr	r3, [r3, #28]
 800510e:	431a      	orrs	r2, r3
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6a1b      	ldr	r3, [r3, #32]
 8005114:	431a      	orrs	r2, r3
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	430a      	orrs	r2, r1
 800511c:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	0018      	movs	r0, r3
 8005122:	f000 f9c7 	bl	80054b4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	689a      	ldr	r2, [r3, #8]
 800512a:	2380      	movs	r3, #128	; 0x80
 800512c:	01db      	lsls	r3, r3, #7
 800512e:	429a      	cmp	r2, r3
 8005130:	d102      	bne.n	8005138 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2200      	movs	r2, #0
 8005136:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	685a      	ldr	r2, [r3, #4]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005140:	213f      	movs	r1, #63	; 0x3f
 8005142:	400a      	ands	r2, r1
 8005144:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800514a:	687a      	ldr	r2, [r7, #4]
 800514c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800514e:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d011      	beq.n	800517c <HAL_DMA_Init+0xd8>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	2b04      	cmp	r3, #4
 800515e:	d80d      	bhi.n	800517c <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	0018      	movs	r0, r3
 8005164:	f000 f9d2 	bl	800550c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800516c:	2200      	movs	r2, #0
 800516e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005174:	687a      	ldr	r2, [r7, #4]
 8005176:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005178:	605a      	str	r2, [r3, #4]
 800517a:	e008      	b.n	800518e <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2200      	movs	r2, #0
 8005180:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2200      	movs	r2, #0
 8005186:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2200      	movs	r2, #0
 800518c:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2200      	movs	r2, #0
 8005192:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2225      	movs	r2, #37	; 0x25
 8005198:	2101      	movs	r1, #1
 800519a:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2224      	movs	r2, #36	; 0x24
 80051a0:	2100      	movs	r1, #0
 80051a2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80051a4:	2300      	movs	r3, #0
}
 80051a6:	0018      	movs	r0, r3
 80051a8:	46bd      	mov	sp, r7
 80051aa:	b002      	add	sp, #8
 80051ac:	bd80      	pop	{r7, pc}
 80051ae:	46c0      	nop			; (mov r8, r8)
 80051b0:	bffdfff8 	.word	0xbffdfff8
 80051b4:	ffff800f 	.word	0xffff800f

080051b8 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b082      	sub	sp, #8
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d101      	bne.n	80051ca <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	e050      	b.n	800526c <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2225      	movs	r2, #37	; 0x25
 80051ce:	5c9b      	ldrb	r3, [r3, r2]
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	2b02      	cmp	r3, #2
 80051d4:	d008      	beq.n	80051e8 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2204      	movs	r2, #4
 80051da:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2224      	movs	r2, #36	; 0x24
 80051e0:	2100      	movs	r1, #0
 80051e2:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80051e4:	2301      	movs	r3, #1
 80051e6:	e041      	b.n	800526c <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	681a      	ldr	r2, [r3, #0]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	210e      	movs	r1, #14
 80051f4:	438a      	bics	r2, r1
 80051f6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051fc:	681a      	ldr	r2, [r3, #0]
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005202:	491c      	ldr	r1, [pc, #112]	; (8005274 <HAL_DMA_Abort+0xbc>)
 8005204:	400a      	ands	r2, r1
 8005206:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	2101      	movs	r1, #1
 8005214:	438a      	bics	r2, r1
 8005216:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8005218:	4b17      	ldr	r3, [pc, #92]	; (8005278 <HAL_DMA_Abort+0xc0>)
 800521a:	6859      	ldr	r1, [r3, #4]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005220:	221c      	movs	r2, #28
 8005222:	4013      	ands	r3, r2
 8005224:	2201      	movs	r2, #1
 8005226:	409a      	lsls	r2, r3
 8005228:	4b13      	ldr	r3, [pc, #76]	; (8005278 <HAL_DMA_Abort+0xc0>)
 800522a:	430a      	orrs	r2, r1
 800522c:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005232:	687a      	ldr	r2, [r7, #4]
 8005234:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005236:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800523c:	2b00      	cmp	r3, #0
 800523e:	d00c      	beq.n	800525a <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005244:	681a      	ldr	r2, [r3, #0]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800524a:	490a      	ldr	r1, [pc, #40]	; (8005274 <HAL_DMA_Abort+0xbc>)
 800524c:	400a      	ands	r2, r1
 800524e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005254:	687a      	ldr	r2, [r7, #4]
 8005256:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005258:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2225      	movs	r2, #37	; 0x25
 800525e:	2101      	movs	r1, #1
 8005260:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2224      	movs	r2, #36	; 0x24
 8005266:	2100      	movs	r1, #0
 8005268:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 800526a:	2300      	movs	r3, #0
}
 800526c:	0018      	movs	r0, r3
 800526e:	46bd      	mov	sp, r7
 8005270:	b002      	add	sp, #8
 8005272:	bd80      	pop	{r7, pc}
 8005274:	fffffeff 	.word	0xfffffeff
 8005278:	40020000 	.word	0x40020000

0800527c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b084      	sub	sp, #16
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005284:	210f      	movs	r1, #15
 8005286:	187b      	adds	r3, r7, r1
 8005288:	2200      	movs	r2, #0
 800528a:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2225      	movs	r2, #37	; 0x25
 8005290:	5c9b      	ldrb	r3, [r3, r2]
 8005292:	b2db      	uxtb	r3, r3
 8005294:	2b02      	cmp	r3, #2
 8005296:	d006      	beq.n	80052a6 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2204      	movs	r2, #4
 800529c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800529e:	187b      	adds	r3, r7, r1
 80052a0:	2201      	movs	r2, #1
 80052a2:	701a      	strb	r2, [r3, #0]
 80052a4:	e049      	b.n	800533a <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	210e      	movs	r1, #14
 80052b2:	438a      	bics	r2, r1
 80052b4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	2101      	movs	r1, #1
 80052c2:	438a      	bics	r2, r1
 80052c4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052ca:	681a      	ldr	r2, [r3, #0]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052d0:	491d      	ldr	r1, [pc, #116]	; (8005348 <HAL_DMA_Abort_IT+0xcc>)
 80052d2:	400a      	ands	r2, r1
 80052d4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 80052d6:	4b1d      	ldr	r3, [pc, #116]	; (800534c <HAL_DMA_Abort_IT+0xd0>)
 80052d8:	6859      	ldr	r1, [r3, #4]
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052de:	221c      	movs	r2, #28
 80052e0:	4013      	ands	r3, r2
 80052e2:	2201      	movs	r2, #1
 80052e4:	409a      	lsls	r2, r3
 80052e6:	4b19      	ldr	r3, [pc, #100]	; (800534c <HAL_DMA_Abort_IT+0xd0>)
 80052e8:	430a      	orrs	r2, r1
 80052ea:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052f0:	687a      	ldr	r2, [r7, #4]
 80052f2:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80052f4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d00c      	beq.n	8005318 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005308:	490f      	ldr	r1, [pc, #60]	; (8005348 <HAL_DMA_Abort_IT+0xcc>)
 800530a:	400a      	ands	r2, r1
 800530c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005312:	687a      	ldr	r2, [r7, #4]
 8005314:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005316:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2225      	movs	r2, #37	; 0x25
 800531c:	2101      	movs	r1, #1
 800531e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2224      	movs	r2, #36	; 0x24
 8005324:	2100      	movs	r1, #0
 8005326:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800532c:	2b00      	cmp	r3, #0
 800532e:	d004      	beq.n	800533a <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005334:	687a      	ldr	r2, [r7, #4]
 8005336:	0010      	movs	r0, r2
 8005338:	4798      	blx	r3
    }
  }
  return status;
 800533a:	230f      	movs	r3, #15
 800533c:	18fb      	adds	r3, r7, r3
 800533e:	781b      	ldrb	r3, [r3, #0]
}
 8005340:	0018      	movs	r0, r3
 8005342:	46bd      	mov	sp, r7
 8005344:	b004      	add	sp, #16
 8005346:	bd80      	pop	{r7, pc}
 8005348:	fffffeff 	.word	0xfffffeff
 800534c:	40020000 	.word	0x40020000

08005350 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b084      	sub	sp, #16
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8005358:	4b55      	ldr	r3, [pc, #340]	; (80054b0 <HAL_DMA_IRQHandler+0x160>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800536a:	221c      	movs	r2, #28
 800536c:	4013      	ands	r3, r2
 800536e:	2204      	movs	r2, #4
 8005370:	409a      	lsls	r2, r3
 8005372:	0013      	movs	r3, r2
 8005374:	68fa      	ldr	r2, [r7, #12]
 8005376:	4013      	ands	r3, r2
 8005378:	d027      	beq.n	80053ca <HAL_DMA_IRQHandler+0x7a>
 800537a:	68bb      	ldr	r3, [r7, #8]
 800537c:	2204      	movs	r2, #4
 800537e:	4013      	ands	r3, r2
 8005380:	d023      	beq.n	80053ca <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	2220      	movs	r2, #32
 800538a:	4013      	ands	r3, r2
 800538c:	d107      	bne.n	800539e <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	681a      	ldr	r2, [r3, #0]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	2104      	movs	r1, #4
 800539a:	438a      	bics	r2, r1
 800539c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 800539e:	4b44      	ldr	r3, [pc, #272]	; (80054b0 <HAL_DMA_IRQHandler+0x160>)
 80053a0:	6859      	ldr	r1, [r3, #4]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a6:	221c      	movs	r2, #28
 80053a8:	4013      	ands	r3, r2
 80053aa:	2204      	movs	r2, #4
 80053ac:	409a      	lsls	r2, r3
 80053ae:	4b40      	ldr	r3, [pc, #256]	; (80054b0 <HAL_DMA_IRQHandler+0x160>)
 80053b0:	430a      	orrs	r2, r1
 80053b2:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d100      	bne.n	80053be <HAL_DMA_IRQHandler+0x6e>
 80053bc:	e073      	b.n	80054a6 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053c2:	687a      	ldr	r2, [r7, #4]
 80053c4:	0010      	movs	r0, r2
 80053c6:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 80053c8:	e06d      	b.n	80054a6 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ce:	221c      	movs	r2, #28
 80053d0:	4013      	ands	r3, r2
 80053d2:	2202      	movs	r2, #2
 80053d4:	409a      	lsls	r2, r3
 80053d6:	0013      	movs	r3, r2
 80053d8:	68fa      	ldr	r2, [r7, #12]
 80053da:	4013      	ands	r3, r2
 80053dc:	d02e      	beq.n	800543c <HAL_DMA_IRQHandler+0xec>
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	2202      	movs	r2, #2
 80053e2:	4013      	ands	r3, r2
 80053e4:	d02a      	beq.n	800543c <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	2220      	movs	r2, #32
 80053ee:	4013      	ands	r3, r2
 80053f0:	d10b      	bne.n	800540a <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	681a      	ldr	r2, [r3, #0]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	210a      	movs	r1, #10
 80053fe:	438a      	bics	r2, r1
 8005400:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2225      	movs	r2, #37	; 0x25
 8005406:	2101      	movs	r1, #1
 8005408:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800540a:	4b29      	ldr	r3, [pc, #164]	; (80054b0 <HAL_DMA_IRQHandler+0x160>)
 800540c:	6859      	ldr	r1, [r3, #4]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005412:	221c      	movs	r2, #28
 8005414:	4013      	ands	r3, r2
 8005416:	2202      	movs	r2, #2
 8005418:	409a      	lsls	r2, r3
 800541a:	4b25      	ldr	r3, [pc, #148]	; (80054b0 <HAL_DMA_IRQHandler+0x160>)
 800541c:	430a      	orrs	r2, r1
 800541e:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2224      	movs	r2, #36	; 0x24
 8005424:	2100      	movs	r1, #0
 8005426:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800542c:	2b00      	cmp	r3, #0
 800542e:	d03a      	beq.n	80054a6 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005434:	687a      	ldr	r2, [r7, #4]
 8005436:	0010      	movs	r0, r2
 8005438:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800543a:	e034      	b.n	80054a6 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005440:	221c      	movs	r2, #28
 8005442:	4013      	ands	r3, r2
 8005444:	2208      	movs	r2, #8
 8005446:	409a      	lsls	r2, r3
 8005448:	0013      	movs	r3, r2
 800544a:	68fa      	ldr	r2, [r7, #12]
 800544c:	4013      	ands	r3, r2
 800544e:	d02b      	beq.n	80054a8 <HAL_DMA_IRQHandler+0x158>
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	2208      	movs	r2, #8
 8005454:	4013      	ands	r3, r2
 8005456:	d027      	beq.n	80054a8 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	681a      	ldr	r2, [r3, #0]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	210e      	movs	r1, #14
 8005464:	438a      	bics	r2, r1
 8005466:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8005468:	4b11      	ldr	r3, [pc, #68]	; (80054b0 <HAL_DMA_IRQHandler+0x160>)
 800546a:	6859      	ldr	r1, [r3, #4]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005470:	221c      	movs	r2, #28
 8005472:	4013      	ands	r3, r2
 8005474:	2201      	movs	r2, #1
 8005476:	409a      	lsls	r2, r3
 8005478:	4b0d      	ldr	r3, [pc, #52]	; (80054b0 <HAL_DMA_IRQHandler+0x160>)
 800547a:	430a      	orrs	r2, r1
 800547c:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2201      	movs	r2, #1
 8005482:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2225      	movs	r2, #37	; 0x25
 8005488:	2101      	movs	r1, #1
 800548a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2224      	movs	r2, #36	; 0x24
 8005490:	2100      	movs	r1, #0
 8005492:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005498:	2b00      	cmp	r3, #0
 800549a:	d005      	beq.n	80054a8 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054a0:	687a      	ldr	r2, [r7, #4]
 80054a2:	0010      	movs	r0, r2
 80054a4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80054a6:	46c0      	nop			; (mov r8, r8)
 80054a8:	46c0      	nop			; (mov r8, r8)
}
 80054aa:	46bd      	mov	sp, r7
 80054ac:	b004      	add	sp, #16
 80054ae:	bd80      	pop	{r7, pc}
 80054b0:	40020000 	.word	0x40020000

080054b4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b084      	sub	sp, #16
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054c0:	089b      	lsrs	r3, r3, #2
 80054c2:	4a10      	ldr	r2, [pc, #64]	; (8005504 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 80054c4:	4694      	mov	ip, r2
 80054c6:	4463      	add	r3, ip
 80054c8:	009b      	lsls	r3, r3, #2
 80054ca:	001a      	movs	r2, r3
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	001a      	movs	r2, r3
 80054d6:	23ff      	movs	r3, #255	; 0xff
 80054d8:	4013      	ands	r3, r2
 80054da:	3b08      	subs	r3, #8
 80054dc:	2114      	movs	r1, #20
 80054de:	0018      	movs	r0, r3
 80054e0:	f7fa fe2a 	bl	8000138 <__udivsi3>
 80054e4:	0003      	movs	r3, r0
 80054e6:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	4a07      	ldr	r2, [pc, #28]	; (8005508 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 80054ec:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	221f      	movs	r2, #31
 80054f2:	4013      	ands	r3, r2
 80054f4:	2201      	movs	r2, #1
 80054f6:	409a      	lsls	r2, r3
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	64da      	str	r2, [r3, #76]	; 0x4c
}
 80054fc:	46c0      	nop			; (mov r8, r8)
 80054fe:	46bd      	mov	sp, r7
 8005500:	b004      	add	sp, #16
 8005502:	bd80      	pop	{r7, pc}
 8005504:	10008200 	.word	0x10008200
 8005508:	40020880 	.word	0x40020880

0800550c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b084      	sub	sp, #16
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	223f      	movs	r2, #63	; 0x3f
 800551a:	4013      	ands	r3, r2
 800551c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	4a0a      	ldr	r2, [pc, #40]	; (800554c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005522:	4694      	mov	ip, r2
 8005524:	4463      	add	r3, ip
 8005526:	009b      	lsls	r3, r3, #2
 8005528:	001a      	movs	r2, r3
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	4a07      	ldr	r2, [pc, #28]	; (8005550 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005532:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	3b01      	subs	r3, #1
 8005538:	2203      	movs	r2, #3
 800553a:	4013      	ands	r3, r2
 800553c:	2201      	movs	r2, #1
 800553e:	409a      	lsls	r2, r3
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	659a      	str	r2, [r3, #88]	; 0x58
}
 8005544:	46c0      	nop			; (mov r8, r8)
 8005546:	46bd      	mov	sp, r7
 8005548:	b004      	add	sp, #16
 800554a:	bd80      	pop	{r7, pc}
 800554c:	1000823f 	.word	0x1000823f
 8005550:	40020940 	.word	0x40020940

08005554 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b086      	sub	sp, #24
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
 800555c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800555e:	2300      	movs	r3, #0
 8005560:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005562:	e147      	b.n	80057f4 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	2101      	movs	r1, #1
 800556a:	697a      	ldr	r2, [r7, #20]
 800556c:	4091      	lsls	r1, r2
 800556e:	000a      	movs	r2, r1
 8005570:	4013      	ands	r3, r2
 8005572:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d100      	bne.n	800557c <HAL_GPIO_Init+0x28>
 800557a:	e138      	b.n	80057ee <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	2203      	movs	r2, #3
 8005582:	4013      	ands	r3, r2
 8005584:	2b01      	cmp	r3, #1
 8005586:	d005      	beq.n	8005594 <HAL_GPIO_Init+0x40>
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	2203      	movs	r2, #3
 800558e:	4013      	ands	r3, r2
 8005590:	2b02      	cmp	r3, #2
 8005592:	d130      	bne.n	80055f6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	005b      	lsls	r3, r3, #1
 800559e:	2203      	movs	r2, #3
 80055a0:	409a      	lsls	r2, r3
 80055a2:	0013      	movs	r3, r2
 80055a4:	43da      	mvns	r2, r3
 80055a6:	693b      	ldr	r3, [r7, #16]
 80055a8:	4013      	ands	r3, r2
 80055aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	68da      	ldr	r2, [r3, #12]
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	005b      	lsls	r3, r3, #1
 80055b4:	409a      	lsls	r2, r3
 80055b6:	0013      	movs	r3, r2
 80055b8:	693a      	ldr	r2, [r7, #16]
 80055ba:	4313      	orrs	r3, r2
 80055bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	693a      	ldr	r2, [r7, #16]
 80055c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	685b      	ldr	r3, [r3, #4]
 80055c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80055ca:	2201      	movs	r2, #1
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	409a      	lsls	r2, r3
 80055d0:	0013      	movs	r3, r2
 80055d2:	43da      	mvns	r2, r3
 80055d4:	693b      	ldr	r3, [r7, #16]
 80055d6:	4013      	ands	r3, r2
 80055d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	091b      	lsrs	r3, r3, #4
 80055e0:	2201      	movs	r2, #1
 80055e2:	401a      	ands	r2, r3
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	409a      	lsls	r2, r3
 80055e8:	0013      	movs	r3, r2
 80055ea:	693a      	ldr	r2, [r7, #16]
 80055ec:	4313      	orrs	r3, r2
 80055ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	693a      	ldr	r2, [r7, #16]
 80055f4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	2203      	movs	r2, #3
 80055fc:	4013      	ands	r3, r2
 80055fe:	2b03      	cmp	r3, #3
 8005600:	d017      	beq.n	8005632 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	68db      	ldr	r3, [r3, #12]
 8005606:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	005b      	lsls	r3, r3, #1
 800560c:	2203      	movs	r2, #3
 800560e:	409a      	lsls	r2, r3
 8005610:	0013      	movs	r3, r2
 8005612:	43da      	mvns	r2, r3
 8005614:	693b      	ldr	r3, [r7, #16]
 8005616:	4013      	ands	r3, r2
 8005618:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	689a      	ldr	r2, [r3, #8]
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	005b      	lsls	r3, r3, #1
 8005622:	409a      	lsls	r2, r3
 8005624:	0013      	movs	r3, r2
 8005626:	693a      	ldr	r2, [r7, #16]
 8005628:	4313      	orrs	r3, r2
 800562a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	693a      	ldr	r2, [r7, #16]
 8005630:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	685b      	ldr	r3, [r3, #4]
 8005636:	2203      	movs	r2, #3
 8005638:	4013      	ands	r3, r2
 800563a:	2b02      	cmp	r3, #2
 800563c:	d123      	bne.n	8005686 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	08da      	lsrs	r2, r3, #3
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	3208      	adds	r2, #8
 8005646:	0092      	lsls	r2, r2, #2
 8005648:	58d3      	ldr	r3, [r2, r3]
 800564a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800564c:	697b      	ldr	r3, [r7, #20]
 800564e:	2207      	movs	r2, #7
 8005650:	4013      	ands	r3, r2
 8005652:	009b      	lsls	r3, r3, #2
 8005654:	220f      	movs	r2, #15
 8005656:	409a      	lsls	r2, r3
 8005658:	0013      	movs	r3, r2
 800565a:	43da      	mvns	r2, r3
 800565c:	693b      	ldr	r3, [r7, #16]
 800565e:	4013      	ands	r3, r2
 8005660:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	691a      	ldr	r2, [r3, #16]
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	2107      	movs	r1, #7
 800566a:	400b      	ands	r3, r1
 800566c:	009b      	lsls	r3, r3, #2
 800566e:	409a      	lsls	r2, r3
 8005670:	0013      	movs	r3, r2
 8005672:	693a      	ldr	r2, [r7, #16]
 8005674:	4313      	orrs	r3, r2
 8005676:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	08da      	lsrs	r2, r3, #3
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	3208      	adds	r2, #8
 8005680:	0092      	lsls	r2, r2, #2
 8005682:	6939      	ldr	r1, [r7, #16]
 8005684:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	005b      	lsls	r3, r3, #1
 8005690:	2203      	movs	r2, #3
 8005692:	409a      	lsls	r2, r3
 8005694:	0013      	movs	r3, r2
 8005696:	43da      	mvns	r2, r3
 8005698:	693b      	ldr	r3, [r7, #16]
 800569a:	4013      	ands	r3, r2
 800569c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	2203      	movs	r2, #3
 80056a4:	401a      	ands	r2, r3
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	005b      	lsls	r3, r3, #1
 80056aa:	409a      	lsls	r2, r3
 80056ac:	0013      	movs	r3, r2
 80056ae:	693a      	ldr	r2, [r7, #16]
 80056b0:	4313      	orrs	r3, r2
 80056b2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	693a      	ldr	r2, [r7, #16]
 80056b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	685a      	ldr	r2, [r3, #4]
 80056be:	23c0      	movs	r3, #192	; 0xc0
 80056c0:	029b      	lsls	r3, r3, #10
 80056c2:	4013      	ands	r3, r2
 80056c4:	d100      	bne.n	80056c8 <HAL_GPIO_Init+0x174>
 80056c6:	e092      	b.n	80057ee <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80056c8:	4a50      	ldr	r2, [pc, #320]	; (800580c <HAL_GPIO_Init+0x2b8>)
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	089b      	lsrs	r3, r3, #2
 80056ce:	3318      	adds	r3, #24
 80056d0:	009b      	lsls	r3, r3, #2
 80056d2:	589b      	ldr	r3, [r3, r2]
 80056d4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	2203      	movs	r2, #3
 80056da:	4013      	ands	r3, r2
 80056dc:	00db      	lsls	r3, r3, #3
 80056de:	220f      	movs	r2, #15
 80056e0:	409a      	lsls	r2, r3
 80056e2:	0013      	movs	r3, r2
 80056e4:	43da      	mvns	r2, r3
 80056e6:	693b      	ldr	r3, [r7, #16]
 80056e8:	4013      	ands	r3, r2
 80056ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80056ec:	687a      	ldr	r2, [r7, #4]
 80056ee:	23a0      	movs	r3, #160	; 0xa0
 80056f0:	05db      	lsls	r3, r3, #23
 80056f2:	429a      	cmp	r2, r3
 80056f4:	d013      	beq.n	800571e <HAL_GPIO_Init+0x1ca>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	4a45      	ldr	r2, [pc, #276]	; (8005810 <HAL_GPIO_Init+0x2bc>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d00d      	beq.n	800571a <HAL_GPIO_Init+0x1c6>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	4a44      	ldr	r2, [pc, #272]	; (8005814 <HAL_GPIO_Init+0x2c0>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d007      	beq.n	8005716 <HAL_GPIO_Init+0x1c2>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	4a43      	ldr	r2, [pc, #268]	; (8005818 <HAL_GPIO_Init+0x2c4>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d101      	bne.n	8005712 <HAL_GPIO_Init+0x1be>
 800570e:	2303      	movs	r3, #3
 8005710:	e006      	b.n	8005720 <HAL_GPIO_Init+0x1cc>
 8005712:	2305      	movs	r3, #5
 8005714:	e004      	b.n	8005720 <HAL_GPIO_Init+0x1cc>
 8005716:	2302      	movs	r3, #2
 8005718:	e002      	b.n	8005720 <HAL_GPIO_Init+0x1cc>
 800571a:	2301      	movs	r3, #1
 800571c:	e000      	b.n	8005720 <HAL_GPIO_Init+0x1cc>
 800571e:	2300      	movs	r3, #0
 8005720:	697a      	ldr	r2, [r7, #20]
 8005722:	2103      	movs	r1, #3
 8005724:	400a      	ands	r2, r1
 8005726:	00d2      	lsls	r2, r2, #3
 8005728:	4093      	lsls	r3, r2
 800572a:	693a      	ldr	r2, [r7, #16]
 800572c:	4313      	orrs	r3, r2
 800572e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8005730:	4936      	ldr	r1, [pc, #216]	; (800580c <HAL_GPIO_Init+0x2b8>)
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	089b      	lsrs	r3, r3, #2
 8005736:	3318      	adds	r3, #24
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	693a      	ldr	r2, [r7, #16]
 800573c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800573e:	4b33      	ldr	r3, [pc, #204]	; (800580c <HAL_GPIO_Init+0x2b8>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	43da      	mvns	r2, r3
 8005748:	693b      	ldr	r3, [r7, #16]
 800574a:	4013      	ands	r3, r2
 800574c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	685a      	ldr	r2, [r3, #4]
 8005752:	2380      	movs	r3, #128	; 0x80
 8005754:	035b      	lsls	r3, r3, #13
 8005756:	4013      	ands	r3, r2
 8005758:	d003      	beq.n	8005762 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800575a:	693a      	ldr	r2, [r7, #16]
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	4313      	orrs	r3, r2
 8005760:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005762:	4b2a      	ldr	r3, [pc, #168]	; (800580c <HAL_GPIO_Init+0x2b8>)
 8005764:	693a      	ldr	r2, [r7, #16]
 8005766:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8005768:	4b28      	ldr	r3, [pc, #160]	; (800580c <HAL_GPIO_Init+0x2b8>)
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	43da      	mvns	r2, r3
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	4013      	ands	r3, r2
 8005776:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	685a      	ldr	r2, [r3, #4]
 800577c:	2380      	movs	r3, #128	; 0x80
 800577e:	039b      	lsls	r3, r3, #14
 8005780:	4013      	ands	r3, r2
 8005782:	d003      	beq.n	800578c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8005784:	693a      	ldr	r2, [r7, #16]
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	4313      	orrs	r3, r2
 800578a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800578c:	4b1f      	ldr	r3, [pc, #124]	; (800580c <HAL_GPIO_Init+0x2b8>)
 800578e:	693a      	ldr	r2, [r7, #16]
 8005790:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005792:	4a1e      	ldr	r2, [pc, #120]	; (800580c <HAL_GPIO_Init+0x2b8>)
 8005794:	2384      	movs	r3, #132	; 0x84
 8005796:	58d3      	ldr	r3, [r2, r3]
 8005798:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	43da      	mvns	r2, r3
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	4013      	ands	r3, r2
 80057a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	685a      	ldr	r2, [r3, #4]
 80057a8:	2380      	movs	r3, #128	; 0x80
 80057aa:	029b      	lsls	r3, r3, #10
 80057ac:	4013      	ands	r3, r2
 80057ae:	d003      	beq.n	80057b8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80057b0:	693a      	ldr	r2, [r7, #16]
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	4313      	orrs	r3, r2
 80057b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80057b8:	4914      	ldr	r1, [pc, #80]	; (800580c <HAL_GPIO_Init+0x2b8>)
 80057ba:	2284      	movs	r2, #132	; 0x84
 80057bc:	693b      	ldr	r3, [r7, #16]
 80057be:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80057c0:	4a12      	ldr	r2, [pc, #72]	; (800580c <HAL_GPIO_Init+0x2b8>)
 80057c2:	2380      	movs	r3, #128	; 0x80
 80057c4:	58d3      	ldr	r3, [r2, r3]
 80057c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	43da      	mvns	r2, r3
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	4013      	ands	r3, r2
 80057d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	685a      	ldr	r2, [r3, #4]
 80057d6:	2380      	movs	r3, #128	; 0x80
 80057d8:	025b      	lsls	r3, r3, #9
 80057da:	4013      	ands	r3, r2
 80057dc:	d003      	beq.n	80057e6 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80057de:	693a      	ldr	r2, [r7, #16]
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	4313      	orrs	r3, r2
 80057e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80057e6:	4909      	ldr	r1, [pc, #36]	; (800580c <HAL_GPIO_Init+0x2b8>)
 80057e8:	2280      	movs	r2, #128	; 0x80
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	3301      	adds	r3, #1
 80057f2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	681a      	ldr	r2, [r3, #0]
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	40da      	lsrs	r2, r3
 80057fc:	1e13      	subs	r3, r2, #0
 80057fe:	d000      	beq.n	8005802 <HAL_GPIO_Init+0x2ae>
 8005800:	e6b0      	b.n	8005564 <HAL_GPIO_Init+0x10>
  }
}
 8005802:	46c0      	nop			; (mov r8, r8)
 8005804:	46c0      	nop			; (mov r8, r8)
 8005806:	46bd      	mov	sp, r7
 8005808:	b006      	add	sp, #24
 800580a:	bd80      	pop	{r7, pc}
 800580c:	40021800 	.word	0x40021800
 8005810:	50000400 	.word	0x50000400
 8005814:	50000800 	.word	0x50000800
 8005818:	50000c00 	.word	0x50000c00

0800581c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b082      	sub	sp, #8
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
 8005824:	0008      	movs	r0, r1
 8005826:	0011      	movs	r1, r2
 8005828:	1cbb      	adds	r3, r7, #2
 800582a:	1c02      	adds	r2, r0, #0
 800582c:	801a      	strh	r2, [r3, #0]
 800582e:	1c7b      	adds	r3, r7, #1
 8005830:	1c0a      	adds	r2, r1, #0
 8005832:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005834:	1c7b      	adds	r3, r7, #1
 8005836:	781b      	ldrb	r3, [r3, #0]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d004      	beq.n	8005846 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800583c:	1cbb      	adds	r3, r7, #2
 800583e:	881a      	ldrh	r2, [r3, #0]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005844:	e003      	b.n	800584e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005846:	1cbb      	adds	r3, r7, #2
 8005848:	881a      	ldrh	r2, [r3, #0]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800584e:	46c0      	nop			; (mov r8, r8)
 8005850:	46bd      	mov	sp, r7
 8005852:	b002      	add	sp, #8
 8005854:	bd80      	pop	{r7, pc}
	...

08005858 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b084      	sub	sp, #16
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8005860:	4b19      	ldr	r3, [pc, #100]	; (80058c8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a19      	ldr	r2, [pc, #100]	; (80058cc <HAL_PWREx_ControlVoltageScaling+0x74>)
 8005866:	4013      	ands	r3, r2
 8005868:	0019      	movs	r1, r3
 800586a:	4b17      	ldr	r3, [pc, #92]	; (80058c8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800586c:	687a      	ldr	r2, [r7, #4]
 800586e:	430a      	orrs	r2, r1
 8005870:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005872:	687a      	ldr	r2, [r7, #4]
 8005874:	2380      	movs	r3, #128	; 0x80
 8005876:	009b      	lsls	r3, r3, #2
 8005878:	429a      	cmp	r2, r3
 800587a:	d11f      	bne.n	80058bc <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800587c:	4b14      	ldr	r3, [pc, #80]	; (80058d0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800587e:	681a      	ldr	r2, [r3, #0]
 8005880:	0013      	movs	r3, r2
 8005882:	005b      	lsls	r3, r3, #1
 8005884:	189b      	adds	r3, r3, r2
 8005886:	005b      	lsls	r3, r3, #1
 8005888:	4912      	ldr	r1, [pc, #72]	; (80058d4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800588a:	0018      	movs	r0, r3
 800588c:	f7fa fc54 	bl	8000138 <__udivsi3>
 8005890:	0003      	movs	r3, r0
 8005892:	3301      	adds	r3, #1
 8005894:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005896:	e008      	b.n	80058aa <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d003      	beq.n	80058a6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	3b01      	subs	r3, #1
 80058a2:	60fb      	str	r3, [r7, #12]
 80058a4:	e001      	b.n	80058aa <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80058a6:	2303      	movs	r3, #3
 80058a8:	e009      	b.n	80058be <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80058aa:	4b07      	ldr	r3, [pc, #28]	; (80058c8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80058ac:	695a      	ldr	r2, [r3, #20]
 80058ae:	2380      	movs	r3, #128	; 0x80
 80058b0:	00db      	lsls	r3, r3, #3
 80058b2:	401a      	ands	r2, r3
 80058b4:	2380      	movs	r3, #128	; 0x80
 80058b6:	00db      	lsls	r3, r3, #3
 80058b8:	429a      	cmp	r2, r3
 80058ba:	d0ed      	beq.n	8005898 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80058bc:	2300      	movs	r3, #0
}
 80058be:	0018      	movs	r0, r3
 80058c0:	46bd      	mov	sp, r7
 80058c2:	b004      	add	sp, #16
 80058c4:	bd80      	pop	{r7, pc}
 80058c6:	46c0      	nop			; (mov r8, r8)
 80058c8:	40007000 	.word	0x40007000
 80058cc:	fffff9ff 	.word	0xfffff9ff
 80058d0:	20000008 	.word	0x20000008
 80058d4:	000f4240 	.word	0x000f4240

080058d8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80058dc:	4b03      	ldr	r3, [pc, #12]	; (80058ec <LL_RCC_GetAPB1Prescaler+0x14>)
 80058de:	689a      	ldr	r2, [r3, #8]
 80058e0:	23e0      	movs	r3, #224	; 0xe0
 80058e2:	01db      	lsls	r3, r3, #7
 80058e4:	4013      	ands	r3, r2
}
 80058e6:	0018      	movs	r0, r3
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}
 80058ec:	40021000 	.word	0x40021000

080058f0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b088      	sub	sp, #32
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d101      	bne.n	8005902 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80058fe:	2301      	movs	r3, #1
 8005900:	e2f3      	b.n	8005eea <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	2201      	movs	r2, #1
 8005908:	4013      	ands	r3, r2
 800590a:	d100      	bne.n	800590e <HAL_RCC_OscConfig+0x1e>
 800590c:	e07c      	b.n	8005a08 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800590e:	4bc3      	ldr	r3, [pc, #780]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005910:	689b      	ldr	r3, [r3, #8]
 8005912:	2238      	movs	r2, #56	; 0x38
 8005914:	4013      	ands	r3, r2
 8005916:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005918:	4bc0      	ldr	r3, [pc, #768]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 800591a:	68db      	ldr	r3, [r3, #12]
 800591c:	2203      	movs	r2, #3
 800591e:	4013      	ands	r3, r2
 8005920:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8005922:	69bb      	ldr	r3, [r7, #24]
 8005924:	2b10      	cmp	r3, #16
 8005926:	d102      	bne.n	800592e <HAL_RCC_OscConfig+0x3e>
 8005928:	697b      	ldr	r3, [r7, #20]
 800592a:	2b03      	cmp	r3, #3
 800592c:	d002      	beq.n	8005934 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800592e:	69bb      	ldr	r3, [r7, #24]
 8005930:	2b08      	cmp	r3, #8
 8005932:	d10b      	bne.n	800594c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005934:	4bb9      	ldr	r3, [pc, #740]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005936:	681a      	ldr	r2, [r3, #0]
 8005938:	2380      	movs	r3, #128	; 0x80
 800593a:	029b      	lsls	r3, r3, #10
 800593c:	4013      	ands	r3, r2
 800593e:	d062      	beq.n	8005a06 <HAL_RCC_OscConfig+0x116>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d15e      	bne.n	8005a06 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8005948:	2301      	movs	r3, #1
 800594a:	e2ce      	b.n	8005eea <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	685a      	ldr	r2, [r3, #4]
 8005950:	2380      	movs	r3, #128	; 0x80
 8005952:	025b      	lsls	r3, r3, #9
 8005954:	429a      	cmp	r2, r3
 8005956:	d107      	bne.n	8005968 <HAL_RCC_OscConfig+0x78>
 8005958:	4bb0      	ldr	r3, [pc, #704]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 800595a:	681a      	ldr	r2, [r3, #0]
 800595c:	4baf      	ldr	r3, [pc, #700]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 800595e:	2180      	movs	r1, #128	; 0x80
 8005960:	0249      	lsls	r1, r1, #9
 8005962:	430a      	orrs	r2, r1
 8005964:	601a      	str	r2, [r3, #0]
 8005966:	e020      	b.n	80059aa <HAL_RCC_OscConfig+0xba>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	685a      	ldr	r2, [r3, #4]
 800596c:	23a0      	movs	r3, #160	; 0xa0
 800596e:	02db      	lsls	r3, r3, #11
 8005970:	429a      	cmp	r2, r3
 8005972:	d10e      	bne.n	8005992 <HAL_RCC_OscConfig+0xa2>
 8005974:	4ba9      	ldr	r3, [pc, #676]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005976:	681a      	ldr	r2, [r3, #0]
 8005978:	4ba8      	ldr	r3, [pc, #672]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 800597a:	2180      	movs	r1, #128	; 0x80
 800597c:	02c9      	lsls	r1, r1, #11
 800597e:	430a      	orrs	r2, r1
 8005980:	601a      	str	r2, [r3, #0]
 8005982:	4ba6      	ldr	r3, [pc, #664]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005984:	681a      	ldr	r2, [r3, #0]
 8005986:	4ba5      	ldr	r3, [pc, #660]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005988:	2180      	movs	r1, #128	; 0x80
 800598a:	0249      	lsls	r1, r1, #9
 800598c:	430a      	orrs	r2, r1
 800598e:	601a      	str	r2, [r3, #0]
 8005990:	e00b      	b.n	80059aa <HAL_RCC_OscConfig+0xba>
 8005992:	4ba2      	ldr	r3, [pc, #648]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005994:	681a      	ldr	r2, [r3, #0]
 8005996:	4ba1      	ldr	r3, [pc, #644]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005998:	49a1      	ldr	r1, [pc, #644]	; (8005c20 <HAL_RCC_OscConfig+0x330>)
 800599a:	400a      	ands	r2, r1
 800599c:	601a      	str	r2, [r3, #0]
 800599e:	4b9f      	ldr	r3, [pc, #636]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 80059a0:	681a      	ldr	r2, [r3, #0]
 80059a2:	4b9e      	ldr	r3, [pc, #632]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 80059a4:	499f      	ldr	r1, [pc, #636]	; (8005c24 <HAL_RCC_OscConfig+0x334>)
 80059a6:	400a      	ands	r2, r1
 80059a8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	685b      	ldr	r3, [r3, #4]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d014      	beq.n	80059dc <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059b2:	f7fe f869 	bl	8003a88 <HAL_GetTick>
 80059b6:	0003      	movs	r3, r0
 80059b8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80059ba:	e008      	b.n	80059ce <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80059bc:	f7fe f864 	bl	8003a88 <HAL_GetTick>
 80059c0:	0002      	movs	r2, r0
 80059c2:	693b      	ldr	r3, [r7, #16]
 80059c4:	1ad3      	subs	r3, r2, r3
 80059c6:	2b64      	cmp	r3, #100	; 0x64
 80059c8:	d901      	bls.n	80059ce <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80059ca:	2303      	movs	r3, #3
 80059cc:	e28d      	b.n	8005eea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80059ce:	4b93      	ldr	r3, [pc, #588]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 80059d0:	681a      	ldr	r2, [r3, #0]
 80059d2:	2380      	movs	r3, #128	; 0x80
 80059d4:	029b      	lsls	r3, r3, #10
 80059d6:	4013      	ands	r3, r2
 80059d8:	d0f0      	beq.n	80059bc <HAL_RCC_OscConfig+0xcc>
 80059da:	e015      	b.n	8005a08 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059dc:	f7fe f854 	bl	8003a88 <HAL_GetTick>
 80059e0:	0003      	movs	r3, r0
 80059e2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80059e4:	e008      	b.n	80059f8 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80059e6:	f7fe f84f 	bl	8003a88 <HAL_GetTick>
 80059ea:	0002      	movs	r2, r0
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	1ad3      	subs	r3, r2, r3
 80059f0:	2b64      	cmp	r3, #100	; 0x64
 80059f2:	d901      	bls.n	80059f8 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80059f4:	2303      	movs	r3, #3
 80059f6:	e278      	b.n	8005eea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80059f8:	4b88      	ldr	r3, [pc, #544]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 80059fa:	681a      	ldr	r2, [r3, #0]
 80059fc:	2380      	movs	r3, #128	; 0x80
 80059fe:	029b      	lsls	r3, r3, #10
 8005a00:	4013      	ands	r3, r2
 8005a02:	d1f0      	bne.n	80059e6 <HAL_RCC_OscConfig+0xf6>
 8005a04:	e000      	b.n	8005a08 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a06:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	2202      	movs	r2, #2
 8005a0e:	4013      	ands	r3, r2
 8005a10:	d100      	bne.n	8005a14 <HAL_RCC_OscConfig+0x124>
 8005a12:	e099      	b.n	8005b48 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005a14:	4b81      	ldr	r3, [pc, #516]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005a16:	689b      	ldr	r3, [r3, #8]
 8005a18:	2238      	movs	r2, #56	; 0x38
 8005a1a:	4013      	ands	r3, r2
 8005a1c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005a1e:	4b7f      	ldr	r3, [pc, #508]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005a20:	68db      	ldr	r3, [r3, #12]
 8005a22:	2203      	movs	r2, #3
 8005a24:	4013      	ands	r3, r2
 8005a26:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8005a28:	69bb      	ldr	r3, [r7, #24]
 8005a2a:	2b10      	cmp	r3, #16
 8005a2c:	d102      	bne.n	8005a34 <HAL_RCC_OscConfig+0x144>
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	2b02      	cmp	r3, #2
 8005a32:	d002      	beq.n	8005a3a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8005a34:	69bb      	ldr	r3, [r7, #24]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d135      	bne.n	8005aa6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005a3a:	4b78      	ldr	r3, [pc, #480]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	2380      	movs	r3, #128	; 0x80
 8005a40:	00db      	lsls	r3, r3, #3
 8005a42:	4013      	ands	r3, r2
 8005a44:	d005      	beq.n	8005a52 <HAL_RCC_OscConfig+0x162>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	68db      	ldr	r3, [r3, #12]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d101      	bne.n	8005a52 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8005a4e:	2301      	movs	r3, #1
 8005a50:	e24b      	b.n	8005eea <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a52:	4b72      	ldr	r3, [pc, #456]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	4a74      	ldr	r2, [pc, #464]	; (8005c28 <HAL_RCC_OscConfig+0x338>)
 8005a58:	4013      	ands	r3, r2
 8005a5a:	0019      	movs	r1, r3
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	695b      	ldr	r3, [r3, #20]
 8005a60:	021a      	lsls	r2, r3, #8
 8005a62:	4b6e      	ldr	r3, [pc, #440]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005a64:	430a      	orrs	r2, r1
 8005a66:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005a68:	69bb      	ldr	r3, [r7, #24]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d112      	bne.n	8005a94 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005a6e:	4b6b      	ldr	r3, [pc, #428]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4a6e      	ldr	r2, [pc, #440]	; (8005c2c <HAL_RCC_OscConfig+0x33c>)
 8005a74:	4013      	ands	r3, r2
 8005a76:	0019      	movs	r1, r3
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	691a      	ldr	r2, [r3, #16]
 8005a7c:	4b67      	ldr	r3, [pc, #412]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005a7e:	430a      	orrs	r2, r1
 8005a80:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8005a82:	4b66      	ldr	r3, [pc, #408]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	0adb      	lsrs	r3, r3, #11
 8005a88:	2207      	movs	r2, #7
 8005a8a:	4013      	ands	r3, r2
 8005a8c:	4a68      	ldr	r2, [pc, #416]	; (8005c30 <HAL_RCC_OscConfig+0x340>)
 8005a8e:	40da      	lsrs	r2, r3
 8005a90:	4b68      	ldr	r3, [pc, #416]	; (8005c34 <HAL_RCC_OscConfig+0x344>)
 8005a92:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005a94:	4b68      	ldr	r3, [pc, #416]	; (8005c38 <HAL_RCC_OscConfig+0x348>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	0018      	movs	r0, r3
 8005a9a:	f7fd ff99 	bl	80039d0 <HAL_InitTick>
 8005a9e:	1e03      	subs	r3, r0, #0
 8005aa0:	d051      	beq.n	8005b46 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	e221      	b.n	8005eea <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	68db      	ldr	r3, [r3, #12]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d030      	beq.n	8005b10 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005aae:	4b5b      	ldr	r3, [pc, #364]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a5e      	ldr	r2, [pc, #376]	; (8005c2c <HAL_RCC_OscConfig+0x33c>)
 8005ab4:	4013      	ands	r3, r2
 8005ab6:	0019      	movs	r1, r3
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	691a      	ldr	r2, [r3, #16]
 8005abc:	4b57      	ldr	r3, [pc, #348]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005abe:	430a      	orrs	r2, r1
 8005ac0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8005ac2:	4b56      	ldr	r3, [pc, #344]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005ac4:	681a      	ldr	r2, [r3, #0]
 8005ac6:	4b55      	ldr	r3, [pc, #340]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005ac8:	2180      	movs	r1, #128	; 0x80
 8005aca:	0049      	lsls	r1, r1, #1
 8005acc:	430a      	orrs	r2, r1
 8005ace:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ad0:	f7fd ffda 	bl	8003a88 <HAL_GetTick>
 8005ad4:	0003      	movs	r3, r0
 8005ad6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005ad8:	e008      	b.n	8005aec <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ada:	f7fd ffd5 	bl	8003a88 <HAL_GetTick>
 8005ade:	0002      	movs	r2, r0
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	1ad3      	subs	r3, r2, r3
 8005ae4:	2b02      	cmp	r3, #2
 8005ae6:	d901      	bls.n	8005aec <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8005ae8:	2303      	movs	r3, #3
 8005aea:	e1fe      	b.n	8005eea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005aec:	4b4b      	ldr	r3, [pc, #300]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005aee:	681a      	ldr	r2, [r3, #0]
 8005af0:	2380      	movs	r3, #128	; 0x80
 8005af2:	00db      	lsls	r3, r3, #3
 8005af4:	4013      	ands	r3, r2
 8005af6:	d0f0      	beq.n	8005ada <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005af8:	4b48      	ldr	r3, [pc, #288]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	4a4a      	ldr	r2, [pc, #296]	; (8005c28 <HAL_RCC_OscConfig+0x338>)
 8005afe:	4013      	ands	r3, r2
 8005b00:	0019      	movs	r1, r3
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	695b      	ldr	r3, [r3, #20]
 8005b06:	021a      	lsls	r2, r3, #8
 8005b08:	4b44      	ldr	r3, [pc, #272]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005b0a:	430a      	orrs	r2, r1
 8005b0c:	605a      	str	r2, [r3, #4]
 8005b0e:	e01b      	b.n	8005b48 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8005b10:	4b42      	ldr	r3, [pc, #264]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005b12:	681a      	ldr	r2, [r3, #0]
 8005b14:	4b41      	ldr	r3, [pc, #260]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005b16:	4949      	ldr	r1, [pc, #292]	; (8005c3c <HAL_RCC_OscConfig+0x34c>)
 8005b18:	400a      	ands	r2, r1
 8005b1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b1c:	f7fd ffb4 	bl	8003a88 <HAL_GetTick>
 8005b20:	0003      	movs	r3, r0
 8005b22:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005b24:	e008      	b.n	8005b38 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b26:	f7fd ffaf 	bl	8003a88 <HAL_GetTick>
 8005b2a:	0002      	movs	r2, r0
 8005b2c:	693b      	ldr	r3, [r7, #16]
 8005b2e:	1ad3      	subs	r3, r2, r3
 8005b30:	2b02      	cmp	r3, #2
 8005b32:	d901      	bls.n	8005b38 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005b34:	2303      	movs	r3, #3
 8005b36:	e1d8      	b.n	8005eea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005b38:	4b38      	ldr	r3, [pc, #224]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	2380      	movs	r3, #128	; 0x80
 8005b3e:	00db      	lsls	r3, r3, #3
 8005b40:	4013      	ands	r3, r2
 8005b42:	d1f0      	bne.n	8005b26 <HAL_RCC_OscConfig+0x236>
 8005b44:	e000      	b.n	8005b48 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005b46:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	2208      	movs	r2, #8
 8005b4e:	4013      	ands	r3, r2
 8005b50:	d047      	beq.n	8005be2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005b52:	4b32      	ldr	r3, [pc, #200]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	2238      	movs	r2, #56	; 0x38
 8005b58:	4013      	ands	r3, r2
 8005b5a:	2b18      	cmp	r3, #24
 8005b5c:	d10a      	bne.n	8005b74 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8005b5e:	4b2f      	ldr	r3, [pc, #188]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005b60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b62:	2202      	movs	r2, #2
 8005b64:	4013      	ands	r3, r2
 8005b66:	d03c      	beq.n	8005be2 <HAL_RCC_OscConfig+0x2f2>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	699b      	ldr	r3, [r3, #24]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d138      	bne.n	8005be2 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8005b70:	2301      	movs	r3, #1
 8005b72:	e1ba      	b.n	8005eea <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	699b      	ldr	r3, [r3, #24]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d019      	beq.n	8005bb0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8005b7c:	4b27      	ldr	r3, [pc, #156]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005b7e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005b80:	4b26      	ldr	r3, [pc, #152]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005b82:	2101      	movs	r1, #1
 8005b84:	430a      	orrs	r2, r1
 8005b86:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b88:	f7fd ff7e 	bl	8003a88 <HAL_GetTick>
 8005b8c:	0003      	movs	r3, r0
 8005b8e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005b90:	e008      	b.n	8005ba4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b92:	f7fd ff79 	bl	8003a88 <HAL_GetTick>
 8005b96:	0002      	movs	r2, r0
 8005b98:	693b      	ldr	r3, [r7, #16]
 8005b9a:	1ad3      	subs	r3, r2, r3
 8005b9c:	2b02      	cmp	r3, #2
 8005b9e:	d901      	bls.n	8005ba4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8005ba0:	2303      	movs	r3, #3
 8005ba2:	e1a2      	b.n	8005eea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005ba4:	4b1d      	ldr	r3, [pc, #116]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005ba6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ba8:	2202      	movs	r2, #2
 8005baa:	4013      	ands	r3, r2
 8005bac:	d0f1      	beq.n	8005b92 <HAL_RCC_OscConfig+0x2a2>
 8005bae:	e018      	b.n	8005be2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8005bb0:	4b1a      	ldr	r3, [pc, #104]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005bb2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005bb4:	4b19      	ldr	r3, [pc, #100]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005bb6:	2101      	movs	r1, #1
 8005bb8:	438a      	bics	r2, r1
 8005bba:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bbc:	f7fd ff64 	bl	8003a88 <HAL_GetTick>
 8005bc0:	0003      	movs	r3, r0
 8005bc2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005bc4:	e008      	b.n	8005bd8 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005bc6:	f7fd ff5f 	bl	8003a88 <HAL_GetTick>
 8005bca:	0002      	movs	r2, r0
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	1ad3      	subs	r3, r2, r3
 8005bd0:	2b02      	cmp	r3, #2
 8005bd2:	d901      	bls.n	8005bd8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8005bd4:	2303      	movs	r3, #3
 8005bd6:	e188      	b.n	8005eea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005bd8:	4b10      	ldr	r3, [pc, #64]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005bda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005bdc:	2202      	movs	r2, #2
 8005bde:	4013      	ands	r3, r2
 8005be0:	d1f1      	bne.n	8005bc6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	2204      	movs	r2, #4
 8005be8:	4013      	ands	r3, r2
 8005bea:	d100      	bne.n	8005bee <HAL_RCC_OscConfig+0x2fe>
 8005bec:	e0c6      	b.n	8005d7c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005bee:	231f      	movs	r3, #31
 8005bf0:	18fb      	adds	r3, r7, r3
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005bf6:	4b09      	ldr	r3, [pc, #36]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005bf8:	689b      	ldr	r3, [r3, #8]
 8005bfa:	2238      	movs	r2, #56	; 0x38
 8005bfc:	4013      	ands	r3, r2
 8005bfe:	2b20      	cmp	r3, #32
 8005c00:	d11e      	bne.n	8005c40 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8005c02:	4b06      	ldr	r3, [pc, #24]	; (8005c1c <HAL_RCC_OscConfig+0x32c>)
 8005c04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c06:	2202      	movs	r2, #2
 8005c08:	4013      	ands	r3, r2
 8005c0a:	d100      	bne.n	8005c0e <HAL_RCC_OscConfig+0x31e>
 8005c0c:	e0b6      	b.n	8005d7c <HAL_RCC_OscConfig+0x48c>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	689b      	ldr	r3, [r3, #8]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d000      	beq.n	8005c18 <HAL_RCC_OscConfig+0x328>
 8005c16:	e0b1      	b.n	8005d7c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	e166      	b.n	8005eea <HAL_RCC_OscConfig+0x5fa>
 8005c1c:	40021000 	.word	0x40021000
 8005c20:	fffeffff 	.word	0xfffeffff
 8005c24:	fffbffff 	.word	0xfffbffff
 8005c28:	ffff80ff 	.word	0xffff80ff
 8005c2c:	ffffc7ff 	.word	0xffffc7ff
 8005c30:	00f42400 	.word	0x00f42400
 8005c34:	20000008 	.word	0x20000008
 8005c38:	2000000c 	.word	0x2000000c
 8005c3c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005c40:	4bac      	ldr	r3, [pc, #688]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005c42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c44:	2380      	movs	r3, #128	; 0x80
 8005c46:	055b      	lsls	r3, r3, #21
 8005c48:	4013      	ands	r3, r2
 8005c4a:	d101      	bne.n	8005c50 <HAL_RCC_OscConfig+0x360>
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	e000      	b.n	8005c52 <HAL_RCC_OscConfig+0x362>
 8005c50:	2300      	movs	r3, #0
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d011      	beq.n	8005c7a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8005c56:	4ba7      	ldr	r3, [pc, #668]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005c58:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c5a:	4ba6      	ldr	r3, [pc, #664]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005c5c:	2180      	movs	r1, #128	; 0x80
 8005c5e:	0549      	lsls	r1, r1, #21
 8005c60:	430a      	orrs	r2, r1
 8005c62:	63da      	str	r2, [r3, #60]	; 0x3c
 8005c64:	4ba3      	ldr	r3, [pc, #652]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005c66:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c68:	2380      	movs	r3, #128	; 0x80
 8005c6a:	055b      	lsls	r3, r3, #21
 8005c6c:	4013      	ands	r3, r2
 8005c6e:	60fb      	str	r3, [r7, #12]
 8005c70:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8005c72:	231f      	movs	r3, #31
 8005c74:	18fb      	adds	r3, r7, r3
 8005c76:	2201      	movs	r2, #1
 8005c78:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c7a:	4b9f      	ldr	r3, [pc, #636]	; (8005ef8 <HAL_RCC_OscConfig+0x608>)
 8005c7c:	681a      	ldr	r2, [r3, #0]
 8005c7e:	2380      	movs	r3, #128	; 0x80
 8005c80:	005b      	lsls	r3, r3, #1
 8005c82:	4013      	ands	r3, r2
 8005c84:	d11a      	bne.n	8005cbc <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005c86:	4b9c      	ldr	r3, [pc, #624]	; (8005ef8 <HAL_RCC_OscConfig+0x608>)
 8005c88:	681a      	ldr	r2, [r3, #0]
 8005c8a:	4b9b      	ldr	r3, [pc, #620]	; (8005ef8 <HAL_RCC_OscConfig+0x608>)
 8005c8c:	2180      	movs	r1, #128	; 0x80
 8005c8e:	0049      	lsls	r1, r1, #1
 8005c90:	430a      	orrs	r2, r1
 8005c92:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8005c94:	f7fd fef8 	bl	8003a88 <HAL_GetTick>
 8005c98:	0003      	movs	r3, r0
 8005c9a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c9c:	e008      	b.n	8005cb0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c9e:	f7fd fef3 	bl	8003a88 <HAL_GetTick>
 8005ca2:	0002      	movs	r2, r0
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	1ad3      	subs	r3, r2, r3
 8005ca8:	2b02      	cmp	r3, #2
 8005caa:	d901      	bls.n	8005cb0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8005cac:	2303      	movs	r3, #3
 8005cae:	e11c      	b.n	8005eea <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005cb0:	4b91      	ldr	r3, [pc, #580]	; (8005ef8 <HAL_RCC_OscConfig+0x608>)
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	2380      	movs	r3, #128	; 0x80
 8005cb6:	005b      	lsls	r3, r3, #1
 8005cb8:	4013      	ands	r3, r2
 8005cba:	d0f0      	beq.n	8005c9e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	689b      	ldr	r3, [r3, #8]
 8005cc0:	2b01      	cmp	r3, #1
 8005cc2:	d106      	bne.n	8005cd2 <HAL_RCC_OscConfig+0x3e2>
 8005cc4:	4b8b      	ldr	r3, [pc, #556]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005cc6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005cc8:	4b8a      	ldr	r3, [pc, #552]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005cca:	2101      	movs	r1, #1
 8005ccc:	430a      	orrs	r2, r1
 8005cce:	65da      	str	r2, [r3, #92]	; 0x5c
 8005cd0:	e01c      	b.n	8005d0c <HAL_RCC_OscConfig+0x41c>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	689b      	ldr	r3, [r3, #8]
 8005cd6:	2b05      	cmp	r3, #5
 8005cd8:	d10c      	bne.n	8005cf4 <HAL_RCC_OscConfig+0x404>
 8005cda:	4b86      	ldr	r3, [pc, #536]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005cdc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005cde:	4b85      	ldr	r3, [pc, #532]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005ce0:	2104      	movs	r1, #4
 8005ce2:	430a      	orrs	r2, r1
 8005ce4:	65da      	str	r2, [r3, #92]	; 0x5c
 8005ce6:	4b83      	ldr	r3, [pc, #524]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005ce8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005cea:	4b82      	ldr	r3, [pc, #520]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005cec:	2101      	movs	r1, #1
 8005cee:	430a      	orrs	r2, r1
 8005cf0:	65da      	str	r2, [r3, #92]	; 0x5c
 8005cf2:	e00b      	b.n	8005d0c <HAL_RCC_OscConfig+0x41c>
 8005cf4:	4b7f      	ldr	r3, [pc, #508]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005cf6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005cf8:	4b7e      	ldr	r3, [pc, #504]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005cfa:	2101      	movs	r1, #1
 8005cfc:	438a      	bics	r2, r1
 8005cfe:	65da      	str	r2, [r3, #92]	; 0x5c
 8005d00:	4b7c      	ldr	r3, [pc, #496]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005d02:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005d04:	4b7b      	ldr	r3, [pc, #492]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005d06:	2104      	movs	r1, #4
 8005d08:	438a      	bics	r2, r1
 8005d0a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	689b      	ldr	r3, [r3, #8]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d014      	beq.n	8005d3e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d14:	f7fd feb8 	bl	8003a88 <HAL_GetTick>
 8005d18:	0003      	movs	r3, r0
 8005d1a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d1c:	e009      	b.n	8005d32 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d1e:	f7fd feb3 	bl	8003a88 <HAL_GetTick>
 8005d22:	0002      	movs	r2, r0
 8005d24:	693b      	ldr	r3, [r7, #16]
 8005d26:	1ad3      	subs	r3, r2, r3
 8005d28:	4a74      	ldr	r2, [pc, #464]	; (8005efc <HAL_RCC_OscConfig+0x60c>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d901      	bls.n	8005d32 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8005d2e:	2303      	movs	r3, #3
 8005d30:	e0db      	b.n	8005eea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d32:	4b70      	ldr	r3, [pc, #448]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005d34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d36:	2202      	movs	r2, #2
 8005d38:	4013      	ands	r3, r2
 8005d3a:	d0f0      	beq.n	8005d1e <HAL_RCC_OscConfig+0x42e>
 8005d3c:	e013      	b.n	8005d66 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d3e:	f7fd fea3 	bl	8003a88 <HAL_GetTick>
 8005d42:	0003      	movs	r3, r0
 8005d44:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005d46:	e009      	b.n	8005d5c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d48:	f7fd fe9e 	bl	8003a88 <HAL_GetTick>
 8005d4c:	0002      	movs	r2, r0
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	1ad3      	subs	r3, r2, r3
 8005d52:	4a6a      	ldr	r2, [pc, #424]	; (8005efc <HAL_RCC_OscConfig+0x60c>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d901      	bls.n	8005d5c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8005d58:	2303      	movs	r3, #3
 8005d5a:	e0c6      	b.n	8005eea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005d5c:	4b65      	ldr	r3, [pc, #404]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005d5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d60:	2202      	movs	r2, #2
 8005d62:	4013      	ands	r3, r2
 8005d64:	d1f0      	bne.n	8005d48 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8005d66:	231f      	movs	r3, #31
 8005d68:	18fb      	adds	r3, r7, r3
 8005d6a:	781b      	ldrb	r3, [r3, #0]
 8005d6c:	2b01      	cmp	r3, #1
 8005d6e:	d105      	bne.n	8005d7c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005d70:	4b60      	ldr	r3, [pc, #384]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005d72:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005d74:	4b5f      	ldr	r3, [pc, #380]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005d76:	4962      	ldr	r1, [pc, #392]	; (8005f00 <HAL_RCC_OscConfig+0x610>)
 8005d78:	400a      	ands	r2, r1
 8005d7a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	69db      	ldr	r3, [r3, #28]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d100      	bne.n	8005d86 <HAL_RCC_OscConfig+0x496>
 8005d84:	e0b0      	b.n	8005ee8 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005d86:	4b5b      	ldr	r3, [pc, #364]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	2238      	movs	r2, #56	; 0x38
 8005d8c:	4013      	ands	r3, r2
 8005d8e:	2b10      	cmp	r3, #16
 8005d90:	d100      	bne.n	8005d94 <HAL_RCC_OscConfig+0x4a4>
 8005d92:	e078      	b.n	8005e86 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	69db      	ldr	r3, [r3, #28]
 8005d98:	2b02      	cmp	r3, #2
 8005d9a:	d153      	bne.n	8005e44 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d9c:	4b55      	ldr	r3, [pc, #340]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005d9e:	681a      	ldr	r2, [r3, #0]
 8005da0:	4b54      	ldr	r3, [pc, #336]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005da2:	4958      	ldr	r1, [pc, #352]	; (8005f04 <HAL_RCC_OscConfig+0x614>)
 8005da4:	400a      	ands	r2, r1
 8005da6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005da8:	f7fd fe6e 	bl	8003a88 <HAL_GetTick>
 8005dac:	0003      	movs	r3, r0
 8005dae:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005db0:	e008      	b.n	8005dc4 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005db2:	f7fd fe69 	bl	8003a88 <HAL_GetTick>
 8005db6:	0002      	movs	r2, r0
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	1ad3      	subs	r3, r2, r3
 8005dbc:	2b02      	cmp	r3, #2
 8005dbe:	d901      	bls.n	8005dc4 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8005dc0:	2303      	movs	r3, #3
 8005dc2:	e092      	b.n	8005eea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005dc4:	4b4b      	ldr	r3, [pc, #300]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005dc6:	681a      	ldr	r2, [r3, #0]
 8005dc8:	2380      	movs	r3, #128	; 0x80
 8005dca:	049b      	lsls	r3, r3, #18
 8005dcc:	4013      	ands	r3, r2
 8005dce:	d1f0      	bne.n	8005db2 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005dd0:	4b48      	ldr	r3, [pc, #288]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005dd2:	68db      	ldr	r3, [r3, #12]
 8005dd4:	4a4c      	ldr	r2, [pc, #304]	; (8005f08 <HAL_RCC_OscConfig+0x618>)
 8005dd6:	4013      	ands	r3, r2
 8005dd8:	0019      	movs	r1, r3
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6a1a      	ldr	r2, [r3, #32]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005de2:	431a      	orrs	r2, r3
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005de8:	021b      	lsls	r3, r3, #8
 8005dea:	431a      	orrs	r2, r3
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005df0:	431a      	orrs	r2, r3
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005df6:	431a      	orrs	r2, r3
 8005df8:	4b3e      	ldr	r3, [pc, #248]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005dfa:	430a      	orrs	r2, r1
 8005dfc:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005dfe:	4b3d      	ldr	r3, [pc, #244]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005e00:	681a      	ldr	r2, [r3, #0]
 8005e02:	4b3c      	ldr	r3, [pc, #240]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005e04:	2180      	movs	r1, #128	; 0x80
 8005e06:	0449      	lsls	r1, r1, #17
 8005e08:	430a      	orrs	r2, r1
 8005e0a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8005e0c:	4b39      	ldr	r3, [pc, #228]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005e0e:	68da      	ldr	r2, [r3, #12]
 8005e10:	4b38      	ldr	r3, [pc, #224]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005e12:	2180      	movs	r1, #128	; 0x80
 8005e14:	0549      	lsls	r1, r1, #21
 8005e16:	430a      	orrs	r2, r1
 8005e18:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e1a:	f7fd fe35 	bl	8003a88 <HAL_GetTick>
 8005e1e:	0003      	movs	r3, r0
 8005e20:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e22:	e008      	b.n	8005e36 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e24:	f7fd fe30 	bl	8003a88 <HAL_GetTick>
 8005e28:	0002      	movs	r2, r0
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	1ad3      	subs	r3, r2, r3
 8005e2e:	2b02      	cmp	r3, #2
 8005e30:	d901      	bls.n	8005e36 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8005e32:	2303      	movs	r3, #3
 8005e34:	e059      	b.n	8005eea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e36:	4b2f      	ldr	r3, [pc, #188]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005e38:	681a      	ldr	r2, [r3, #0]
 8005e3a:	2380      	movs	r3, #128	; 0x80
 8005e3c:	049b      	lsls	r3, r3, #18
 8005e3e:	4013      	ands	r3, r2
 8005e40:	d0f0      	beq.n	8005e24 <HAL_RCC_OscConfig+0x534>
 8005e42:	e051      	b.n	8005ee8 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e44:	4b2b      	ldr	r3, [pc, #172]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005e46:	681a      	ldr	r2, [r3, #0]
 8005e48:	4b2a      	ldr	r3, [pc, #168]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005e4a:	492e      	ldr	r1, [pc, #184]	; (8005f04 <HAL_RCC_OscConfig+0x614>)
 8005e4c:	400a      	ands	r2, r1
 8005e4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e50:	f7fd fe1a 	bl	8003a88 <HAL_GetTick>
 8005e54:	0003      	movs	r3, r0
 8005e56:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e58:	e008      	b.n	8005e6c <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e5a:	f7fd fe15 	bl	8003a88 <HAL_GetTick>
 8005e5e:	0002      	movs	r2, r0
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	1ad3      	subs	r3, r2, r3
 8005e64:	2b02      	cmp	r3, #2
 8005e66:	d901      	bls.n	8005e6c <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8005e68:	2303      	movs	r3, #3
 8005e6a:	e03e      	b.n	8005eea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e6c:	4b21      	ldr	r3, [pc, #132]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005e6e:	681a      	ldr	r2, [r3, #0]
 8005e70:	2380      	movs	r3, #128	; 0x80
 8005e72:	049b      	lsls	r3, r3, #18
 8005e74:	4013      	ands	r3, r2
 8005e76:	d1f0      	bne.n	8005e5a <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8005e78:	4b1e      	ldr	r3, [pc, #120]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005e7a:	68da      	ldr	r2, [r3, #12]
 8005e7c:	4b1d      	ldr	r3, [pc, #116]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005e7e:	4923      	ldr	r1, [pc, #140]	; (8005f0c <HAL_RCC_OscConfig+0x61c>)
 8005e80:	400a      	ands	r2, r1
 8005e82:	60da      	str	r2, [r3, #12]
 8005e84:	e030      	b.n	8005ee8 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	69db      	ldr	r3, [r3, #28]
 8005e8a:	2b01      	cmp	r3, #1
 8005e8c:	d101      	bne.n	8005e92 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	e02b      	b.n	8005eea <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8005e92:	4b18      	ldr	r3, [pc, #96]	; (8005ef4 <HAL_RCC_OscConfig+0x604>)
 8005e94:	68db      	ldr	r3, [r3, #12]
 8005e96:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	2203      	movs	r2, #3
 8005e9c:	401a      	ands	r2, r3
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6a1b      	ldr	r3, [r3, #32]
 8005ea2:	429a      	cmp	r2, r3
 8005ea4:	d11e      	bne.n	8005ee4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	2270      	movs	r2, #112	; 0x70
 8005eaa:	401a      	ands	r2, r3
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005eb0:	429a      	cmp	r2, r3
 8005eb2:	d117      	bne.n	8005ee4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005eb4:	697a      	ldr	r2, [r7, #20]
 8005eb6:	23fe      	movs	r3, #254	; 0xfe
 8005eb8:	01db      	lsls	r3, r3, #7
 8005eba:	401a      	ands	r2, r3
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ec0:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005ec2:	429a      	cmp	r2, r3
 8005ec4:	d10e      	bne.n	8005ee4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005ec6:	697a      	ldr	r2, [r7, #20]
 8005ec8:	23f8      	movs	r3, #248	; 0xf8
 8005eca:	039b      	lsls	r3, r3, #14
 8005ecc:	401a      	ands	r2, r3
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005ed2:	429a      	cmp	r2, r3
 8005ed4:	d106      	bne.n	8005ee4 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	0f5b      	lsrs	r3, r3, #29
 8005eda:	075a      	lsls	r2, r3, #29
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	d001      	beq.n	8005ee8 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	e000      	b.n	8005eea <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8005ee8:	2300      	movs	r3, #0
}
 8005eea:	0018      	movs	r0, r3
 8005eec:	46bd      	mov	sp, r7
 8005eee:	b008      	add	sp, #32
 8005ef0:	bd80      	pop	{r7, pc}
 8005ef2:	46c0      	nop			; (mov r8, r8)
 8005ef4:	40021000 	.word	0x40021000
 8005ef8:	40007000 	.word	0x40007000
 8005efc:	00001388 	.word	0x00001388
 8005f00:	efffffff 	.word	0xefffffff
 8005f04:	feffffff 	.word	0xfeffffff
 8005f08:	1fc1808c 	.word	0x1fc1808c
 8005f0c:	effefffc 	.word	0xeffefffc

08005f10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b084      	sub	sp, #16
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
 8005f18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d101      	bne.n	8005f24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f20:	2301      	movs	r3, #1
 8005f22:	e0e9      	b.n	80060f8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005f24:	4b76      	ldr	r3, [pc, #472]	; (8006100 <HAL_RCC_ClockConfig+0x1f0>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	2207      	movs	r2, #7
 8005f2a:	4013      	ands	r3, r2
 8005f2c:	683a      	ldr	r2, [r7, #0]
 8005f2e:	429a      	cmp	r2, r3
 8005f30:	d91e      	bls.n	8005f70 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f32:	4b73      	ldr	r3, [pc, #460]	; (8006100 <HAL_RCC_ClockConfig+0x1f0>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	2207      	movs	r2, #7
 8005f38:	4393      	bics	r3, r2
 8005f3a:	0019      	movs	r1, r3
 8005f3c:	4b70      	ldr	r3, [pc, #448]	; (8006100 <HAL_RCC_ClockConfig+0x1f0>)
 8005f3e:	683a      	ldr	r2, [r7, #0]
 8005f40:	430a      	orrs	r2, r1
 8005f42:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005f44:	f7fd fda0 	bl	8003a88 <HAL_GetTick>
 8005f48:	0003      	movs	r3, r0
 8005f4a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005f4c:	e009      	b.n	8005f62 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f4e:	f7fd fd9b 	bl	8003a88 <HAL_GetTick>
 8005f52:	0002      	movs	r2, r0
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	1ad3      	subs	r3, r2, r3
 8005f58:	4a6a      	ldr	r2, [pc, #424]	; (8006104 <HAL_RCC_ClockConfig+0x1f4>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d901      	bls.n	8005f62 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005f5e:	2303      	movs	r3, #3
 8005f60:	e0ca      	b.n	80060f8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005f62:	4b67      	ldr	r3, [pc, #412]	; (8006100 <HAL_RCC_ClockConfig+0x1f0>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	2207      	movs	r2, #7
 8005f68:	4013      	ands	r3, r2
 8005f6a:	683a      	ldr	r2, [r7, #0]
 8005f6c:	429a      	cmp	r2, r3
 8005f6e:	d1ee      	bne.n	8005f4e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	2202      	movs	r2, #2
 8005f76:	4013      	ands	r3, r2
 8005f78:	d015      	beq.n	8005fa6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	2204      	movs	r2, #4
 8005f80:	4013      	ands	r3, r2
 8005f82:	d006      	beq.n	8005f92 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005f84:	4b60      	ldr	r3, [pc, #384]	; (8006108 <HAL_RCC_ClockConfig+0x1f8>)
 8005f86:	689a      	ldr	r2, [r3, #8]
 8005f88:	4b5f      	ldr	r3, [pc, #380]	; (8006108 <HAL_RCC_ClockConfig+0x1f8>)
 8005f8a:	21e0      	movs	r1, #224	; 0xe0
 8005f8c:	01c9      	lsls	r1, r1, #7
 8005f8e:	430a      	orrs	r2, r1
 8005f90:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f92:	4b5d      	ldr	r3, [pc, #372]	; (8006108 <HAL_RCC_ClockConfig+0x1f8>)
 8005f94:	689b      	ldr	r3, [r3, #8]
 8005f96:	4a5d      	ldr	r2, [pc, #372]	; (800610c <HAL_RCC_ClockConfig+0x1fc>)
 8005f98:	4013      	ands	r3, r2
 8005f9a:	0019      	movs	r1, r3
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	689a      	ldr	r2, [r3, #8]
 8005fa0:	4b59      	ldr	r3, [pc, #356]	; (8006108 <HAL_RCC_ClockConfig+0x1f8>)
 8005fa2:	430a      	orrs	r2, r1
 8005fa4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	2201      	movs	r2, #1
 8005fac:	4013      	ands	r3, r2
 8005fae:	d057      	beq.n	8006060 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	2b01      	cmp	r3, #1
 8005fb6:	d107      	bne.n	8005fc8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005fb8:	4b53      	ldr	r3, [pc, #332]	; (8006108 <HAL_RCC_ClockConfig+0x1f8>)
 8005fba:	681a      	ldr	r2, [r3, #0]
 8005fbc:	2380      	movs	r3, #128	; 0x80
 8005fbe:	029b      	lsls	r3, r3, #10
 8005fc0:	4013      	ands	r3, r2
 8005fc2:	d12b      	bne.n	800601c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	e097      	b.n	80060f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	685b      	ldr	r3, [r3, #4]
 8005fcc:	2b02      	cmp	r3, #2
 8005fce:	d107      	bne.n	8005fe0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005fd0:	4b4d      	ldr	r3, [pc, #308]	; (8006108 <HAL_RCC_ClockConfig+0x1f8>)
 8005fd2:	681a      	ldr	r2, [r3, #0]
 8005fd4:	2380      	movs	r3, #128	; 0x80
 8005fd6:	049b      	lsls	r3, r3, #18
 8005fd8:	4013      	ands	r3, r2
 8005fda:	d11f      	bne.n	800601c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005fdc:	2301      	movs	r3, #1
 8005fde:	e08b      	b.n	80060f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d107      	bne.n	8005ff8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005fe8:	4b47      	ldr	r3, [pc, #284]	; (8006108 <HAL_RCC_ClockConfig+0x1f8>)
 8005fea:	681a      	ldr	r2, [r3, #0]
 8005fec:	2380      	movs	r3, #128	; 0x80
 8005fee:	00db      	lsls	r3, r3, #3
 8005ff0:	4013      	ands	r3, r2
 8005ff2:	d113      	bne.n	800601c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	e07f      	b.n	80060f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	685b      	ldr	r3, [r3, #4]
 8005ffc:	2b03      	cmp	r3, #3
 8005ffe:	d106      	bne.n	800600e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006000:	4b41      	ldr	r3, [pc, #260]	; (8006108 <HAL_RCC_ClockConfig+0x1f8>)
 8006002:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006004:	2202      	movs	r2, #2
 8006006:	4013      	ands	r3, r2
 8006008:	d108      	bne.n	800601c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	e074      	b.n	80060f8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800600e:	4b3e      	ldr	r3, [pc, #248]	; (8006108 <HAL_RCC_ClockConfig+0x1f8>)
 8006010:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006012:	2202      	movs	r2, #2
 8006014:	4013      	ands	r3, r2
 8006016:	d101      	bne.n	800601c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006018:	2301      	movs	r3, #1
 800601a:	e06d      	b.n	80060f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800601c:	4b3a      	ldr	r3, [pc, #232]	; (8006108 <HAL_RCC_ClockConfig+0x1f8>)
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	2207      	movs	r2, #7
 8006022:	4393      	bics	r3, r2
 8006024:	0019      	movs	r1, r3
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	685a      	ldr	r2, [r3, #4]
 800602a:	4b37      	ldr	r3, [pc, #220]	; (8006108 <HAL_RCC_ClockConfig+0x1f8>)
 800602c:	430a      	orrs	r2, r1
 800602e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006030:	f7fd fd2a 	bl	8003a88 <HAL_GetTick>
 8006034:	0003      	movs	r3, r0
 8006036:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006038:	e009      	b.n	800604e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800603a:	f7fd fd25 	bl	8003a88 <HAL_GetTick>
 800603e:	0002      	movs	r2, r0
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	1ad3      	subs	r3, r2, r3
 8006044:	4a2f      	ldr	r2, [pc, #188]	; (8006104 <HAL_RCC_ClockConfig+0x1f4>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d901      	bls.n	800604e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800604a:	2303      	movs	r3, #3
 800604c:	e054      	b.n	80060f8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800604e:	4b2e      	ldr	r3, [pc, #184]	; (8006108 <HAL_RCC_ClockConfig+0x1f8>)
 8006050:	689b      	ldr	r3, [r3, #8]
 8006052:	2238      	movs	r2, #56	; 0x38
 8006054:	401a      	ands	r2, r3
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	00db      	lsls	r3, r3, #3
 800605c:	429a      	cmp	r2, r3
 800605e:	d1ec      	bne.n	800603a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006060:	4b27      	ldr	r3, [pc, #156]	; (8006100 <HAL_RCC_ClockConfig+0x1f0>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	2207      	movs	r2, #7
 8006066:	4013      	ands	r3, r2
 8006068:	683a      	ldr	r2, [r7, #0]
 800606a:	429a      	cmp	r2, r3
 800606c:	d21e      	bcs.n	80060ac <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800606e:	4b24      	ldr	r3, [pc, #144]	; (8006100 <HAL_RCC_ClockConfig+0x1f0>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	2207      	movs	r2, #7
 8006074:	4393      	bics	r3, r2
 8006076:	0019      	movs	r1, r3
 8006078:	4b21      	ldr	r3, [pc, #132]	; (8006100 <HAL_RCC_ClockConfig+0x1f0>)
 800607a:	683a      	ldr	r2, [r7, #0]
 800607c:	430a      	orrs	r2, r1
 800607e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006080:	f7fd fd02 	bl	8003a88 <HAL_GetTick>
 8006084:	0003      	movs	r3, r0
 8006086:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006088:	e009      	b.n	800609e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800608a:	f7fd fcfd 	bl	8003a88 <HAL_GetTick>
 800608e:	0002      	movs	r2, r0
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	1ad3      	subs	r3, r2, r3
 8006094:	4a1b      	ldr	r2, [pc, #108]	; (8006104 <HAL_RCC_ClockConfig+0x1f4>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d901      	bls.n	800609e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800609a:	2303      	movs	r3, #3
 800609c:	e02c      	b.n	80060f8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800609e:	4b18      	ldr	r3, [pc, #96]	; (8006100 <HAL_RCC_ClockConfig+0x1f0>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	2207      	movs	r2, #7
 80060a4:	4013      	ands	r3, r2
 80060a6:	683a      	ldr	r2, [r7, #0]
 80060a8:	429a      	cmp	r2, r3
 80060aa:	d1ee      	bne.n	800608a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	2204      	movs	r2, #4
 80060b2:	4013      	ands	r3, r2
 80060b4:	d009      	beq.n	80060ca <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80060b6:	4b14      	ldr	r3, [pc, #80]	; (8006108 <HAL_RCC_ClockConfig+0x1f8>)
 80060b8:	689b      	ldr	r3, [r3, #8]
 80060ba:	4a15      	ldr	r2, [pc, #84]	; (8006110 <HAL_RCC_ClockConfig+0x200>)
 80060bc:	4013      	ands	r3, r2
 80060be:	0019      	movs	r1, r3
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	68da      	ldr	r2, [r3, #12]
 80060c4:	4b10      	ldr	r3, [pc, #64]	; (8006108 <HAL_RCC_ClockConfig+0x1f8>)
 80060c6:	430a      	orrs	r2, r1
 80060c8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80060ca:	f000 f829 	bl	8006120 <HAL_RCC_GetSysClockFreq>
 80060ce:	0001      	movs	r1, r0
 80060d0:	4b0d      	ldr	r3, [pc, #52]	; (8006108 <HAL_RCC_ClockConfig+0x1f8>)
 80060d2:	689b      	ldr	r3, [r3, #8]
 80060d4:	0a1b      	lsrs	r3, r3, #8
 80060d6:	220f      	movs	r2, #15
 80060d8:	401a      	ands	r2, r3
 80060da:	4b0e      	ldr	r3, [pc, #56]	; (8006114 <HAL_RCC_ClockConfig+0x204>)
 80060dc:	0092      	lsls	r2, r2, #2
 80060de:	58d3      	ldr	r3, [r2, r3]
 80060e0:	221f      	movs	r2, #31
 80060e2:	4013      	ands	r3, r2
 80060e4:	000a      	movs	r2, r1
 80060e6:	40da      	lsrs	r2, r3
 80060e8:	4b0b      	ldr	r3, [pc, #44]	; (8006118 <HAL_RCC_ClockConfig+0x208>)
 80060ea:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80060ec:	4b0b      	ldr	r3, [pc, #44]	; (800611c <HAL_RCC_ClockConfig+0x20c>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	0018      	movs	r0, r3
 80060f2:	f7fd fc6d 	bl	80039d0 <HAL_InitTick>
 80060f6:	0003      	movs	r3, r0
}
 80060f8:	0018      	movs	r0, r3
 80060fa:	46bd      	mov	sp, r7
 80060fc:	b004      	add	sp, #16
 80060fe:	bd80      	pop	{r7, pc}
 8006100:	40022000 	.word	0x40022000
 8006104:	00001388 	.word	0x00001388
 8006108:	40021000 	.word	0x40021000
 800610c:	fffff0ff 	.word	0xfffff0ff
 8006110:	ffff8fff 	.word	0xffff8fff
 8006114:	0800dcac 	.word	0x0800dcac
 8006118:	20000008 	.word	0x20000008
 800611c:	2000000c 	.word	0x2000000c

08006120 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b086      	sub	sp, #24
 8006124:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006126:	4b3c      	ldr	r3, [pc, #240]	; (8006218 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006128:	689b      	ldr	r3, [r3, #8]
 800612a:	2238      	movs	r2, #56	; 0x38
 800612c:	4013      	ands	r3, r2
 800612e:	d10f      	bne.n	8006150 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8006130:	4b39      	ldr	r3, [pc, #228]	; (8006218 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	0adb      	lsrs	r3, r3, #11
 8006136:	2207      	movs	r2, #7
 8006138:	4013      	ands	r3, r2
 800613a:	2201      	movs	r2, #1
 800613c:	409a      	lsls	r2, r3
 800613e:	0013      	movs	r3, r2
 8006140:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8006142:	6839      	ldr	r1, [r7, #0]
 8006144:	4835      	ldr	r0, [pc, #212]	; (800621c <HAL_RCC_GetSysClockFreq+0xfc>)
 8006146:	f7f9 fff7 	bl	8000138 <__udivsi3>
 800614a:	0003      	movs	r3, r0
 800614c:	613b      	str	r3, [r7, #16]
 800614e:	e05d      	b.n	800620c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006150:	4b31      	ldr	r3, [pc, #196]	; (8006218 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006152:	689b      	ldr	r3, [r3, #8]
 8006154:	2238      	movs	r2, #56	; 0x38
 8006156:	4013      	ands	r3, r2
 8006158:	2b08      	cmp	r3, #8
 800615a:	d102      	bne.n	8006162 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800615c:	4b30      	ldr	r3, [pc, #192]	; (8006220 <HAL_RCC_GetSysClockFreq+0x100>)
 800615e:	613b      	str	r3, [r7, #16]
 8006160:	e054      	b.n	800620c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006162:	4b2d      	ldr	r3, [pc, #180]	; (8006218 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006164:	689b      	ldr	r3, [r3, #8]
 8006166:	2238      	movs	r2, #56	; 0x38
 8006168:	4013      	ands	r3, r2
 800616a:	2b10      	cmp	r3, #16
 800616c:	d138      	bne.n	80061e0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800616e:	4b2a      	ldr	r3, [pc, #168]	; (8006218 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006170:	68db      	ldr	r3, [r3, #12]
 8006172:	2203      	movs	r2, #3
 8006174:	4013      	ands	r3, r2
 8006176:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006178:	4b27      	ldr	r3, [pc, #156]	; (8006218 <HAL_RCC_GetSysClockFreq+0xf8>)
 800617a:	68db      	ldr	r3, [r3, #12]
 800617c:	091b      	lsrs	r3, r3, #4
 800617e:	2207      	movs	r2, #7
 8006180:	4013      	ands	r3, r2
 8006182:	3301      	adds	r3, #1
 8006184:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	2b03      	cmp	r3, #3
 800618a:	d10d      	bne.n	80061a8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800618c:	68b9      	ldr	r1, [r7, #8]
 800618e:	4824      	ldr	r0, [pc, #144]	; (8006220 <HAL_RCC_GetSysClockFreq+0x100>)
 8006190:	f7f9 ffd2 	bl	8000138 <__udivsi3>
 8006194:	0003      	movs	r3, r0
 8006196:	0019      	movs	r1, r3
 8006198:	4b1f      	ldr	r3, [pc, #124]	; (8006218 <HAL_RCC_GetSysClockFreq+0xf8>)
 800619a:	68db      	ldr	r3, [r3, #12]
 800619c:	0a1b      	lsrs	r3, r3, #8
 800619e:	227f      	movs	r2, #127	; 0x7f
 80061a0:	4013      	ands	r3, r2
 80061a2:	434b      	muls	r3, r1
 80061a4:	617b      	str	r3, [r7, #20]
        break;
 80061a6:	e00d      	b.n	80061c4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80061a8:	68b9      	ldr	r1, [r7, #8]
 80061aa:	481c      	ldr	r0, [pc, #112]	; (800621c <HAL_RCC_GetSysClockFreq+0xfc>)
 80061ac:	f7f9 ffc4 	bl	8000138 <__udivsi3>
 80061b0:	0003      	movs	r3, r0
 80061b2:	0019      	movs	r1, r3
 80061b4:	4b18      	ldr	r3, [pc, #96]	; (8006218 <HAL_RCC_GetSysClockFreq+0xf8>)
 80061b6:	68db      	ldr	r3, [r3, #12]
 80061b8:	0a1b      	lsrs	r3, r3, #8
 80061ba:	227f      	movs	r2, #127	; 0x7f
 80061bc:	4013      	ands	r3, r2
 80061be:	434b      	muls	r3, r1
 80061c0:	617b      	str	r3, [r7, #20]
        break;
 80061c2:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80061c4:	4b14      	ldr	r3, [pc, #80]	; (8006218 <HAL_RCC_GetSysClockFreq+0xf8>)
 80061c6:	68db      	ldr	r3, [r3, #12]
 80061c8:	0f5b      	lsrs	r3, r3, #29
 80061ca:	2207      	movs	r2, #7
 80061cc:	4013      	ands	r3, r2
 80061ce:	3301      	adds	r3, #1
 80061d0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80061d2:	6879      	ldr	r1, [r7, #4]
 80061d4:	6978      	ldr	r0, [r7, #20]
 80061d6:	f7f9 ffaf 	bl	8000138 <__udivsi3>
 80061da:	0003      	movs	r3, r0
 80061dc:	613b      	str	r3, [r7, #16]
 80061de:	e015      	b.n	800620c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80061e0:	4b0d      	ldr	r3, [pc, #52]	; (8006218 <HAL_RCC_GetSysClockFreq+0xf8>)
 80061e2:	689b      	ldr	r3, [r3, #8]
 80061e4:	2238      	movs	r2, #56	; 0x38
 80061e6:	4013      	ands	r3, r2
 80061e8:	2b20      	cmp	r3, #32
 80061ea:	d103      	bne.n	80061f4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80061ec:	2380      	movs	r3, #128	; 0x80
 80061ee:	021b      	lsls	r3, r3, #8
 80061f0:	613b      	str	r3, [r7, #16]
 80061f2:	e00b      	b.n	800620c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80061f4:	4b08      	ldr	r3, [pc, #32]	; (8006218 <HAL_RCC_GetSysClockFreq+0xf8>)
 80061f6:	689b      	ldr	r3, [r3, #8]
 80061f8:	2238      	movs	r2, #56	; 0x38
 80061fa:	4013      	ands	r3, r2
 80061fc:	2b18      	cmp	r3, #24
 80061fe:	d103      	bne.n	8006208 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8006200:	23fa      	movs	r3, #250	; 0xfa
 8006202:	01db      	lsls	r3, r3, #7
 8006204:	613b      	str	r3, [r7, #16]
 8006206:	e001      	b.n	800620c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8006208:	2300      	movs	r3, #0
 800620a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800620c:	693b      	ldr	r3, [r7, #16]
}
 800620e:	0018      	movs	r0, r3
 8006210:	46bd      	mov	sp, r7
 8006212:	b006      	add	sp, #24
 8006214:	bd80      	pop	{r7, pc}
 8006216:	46c0      	nop			; (mov r8, r8)
 8006218:	40021000 	.word	0x40021000
 800621c:	00f42400 	.word	0x00f42400
 8006220:	007a1200 	.word	0x007a1200

08006224 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006228:	4b02      	ldr	r3, [pc, #8]	; (8006234 <HAL_RCC_GetHCLKFreq+0x10>)
 800622a:	681b      	ldr	r3, [r3, #0]
}
 800622c:	0018      	movs	r0, r3
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}
 8006232:	46c0      	nop			; (mov r8, r8)
 8006234:	20000008 	.word	0x20000008

08006238 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006238:	b5b0      	push	{r4, r5, r7, lr}
 800623a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800623c:	f7ff fff2 	bl	8006224 <HAL_RCC_GetHCLKFreq>
 8006240:	0004      	movs	r4, r0
 8006242:	f7ff fb49 	bl	80058d8 <LL_RCC_GetAPB1Prescaler>
 8006246:	0003      	movs	r3, r0
 8006248:	0b1a      	lsrs	r2, r3, #12
 800624a:	4b05      	ldr	r3, [pc, #20]	; (8006260 <HAL_RCC_GetPCLK1Freq+0x28>)
 800624c:	0092      	lsls	r2, r2, #2
 800624e:	58d3      	ldr	r3, [r2, r3]
 8006250:	221f      	movs	r2, #31
 8006252:	4013      	ands	r3, r2
 8006254:	40dc      	lsrs	r4, r3
 8006256:	0023      	movs	r3, r4
}
 8006258:	0018      	movs	r0, r3
 800625a:	46bd      	mov	sp, r7
 800625c:	bdb0      	pop	{r4, r5, r7, pc}
 800625e:	46c0      	nop			; (mov r8, r8)
 8006260:	0800dcec 	.word	0x0800dcec

08006264 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b086      	sub	sp, #24
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800626c:	2313      	movs	r3, #19
 800626e:	18fb      	adds	r3, r7, r3
 8006270:	2200      	movs	r2, #0
 8006272:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006274:	2312      	movs	r3, #18
 8006276:	18fb      	adds	r3, r7, r3
 8006278:	2200      	movs	r2, #0
 800627a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681a      	ldr	r2, [r3, #0]
 8006280:	2380      	movs	r3, #128	; 0x80
 8006282:	029b      	lsls	r3, r3, #10
 8006284:	4013      	ands	r3, r2
 8006286:	d100      	bne.n	800628a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8006288:	e0a3      	b.n	80063d2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800628a:	2011      	movs	r0, #17
 800628c:	183b      	adds	r3, r7, r0
 800628e:	2200      	movs	r2, #0
 8006290:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006292:	4b7f      	ldr	r3, [pc, #508]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006294:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006296:	2380      	movs	r3, #128	; 0x80
 8006298:	055b      	lsls	r3, r3, #21
 800629a:	4013      	ands	r3, r2
 800629c:	d110      	bne.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800629e:	4b7c      	ldr	r3, [pc, #496]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80062a0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80062a2:	4b7b      	ldr	r3, [pc, #492]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80062a4:	2180      	movs	r1, #128	; 0x80
 80062a6:	0549      	lsls	r1, r1, #21
 80062a8:	430a      	orrs	r2, r1
 80062aa:	63da      	str	r2, [r3, #60]	; 0x3c
 80062ac:	4b78      	ldr	r3, [pc, #480]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80062ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80062b0:	2380      	movs	r3, #128	; 0x80
 80062b2:	055b      	lsls	r3, r3, #21
 80062b4:	4013      	ands	r3, r2
 80062b6:	60bb      	str	r3, [r7, #8]
 80062b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80062ba:	183b      	adds	r3, r7, r0
 80062bc:	2201      	movs	r2, #1
 80062be:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80062c0:	4b74      	ldr	r3, [pc, #464]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80062c2:	681a      	ldr	r2, [r3, #0]
 80062c4:	4b73      	ldr	r3, [pc, #460]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80062c6:	2180      	movs	r1, #128	; 0x80
 80062c8:	0049      	lsls	r1, r1, #1
 80062ca:	430a      	orrs	r2, r1
 80062cc:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80062ce:	f7fd fbdb 	bl	8003a88 <HAL_GetTick>
 80062d2:	0003      	movs	r3, r0
 80062d4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80062d6:	e00b      	b.n	80062f0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80062d8:	f7fd fbd6 	bl	8003a88 <HAL_GetTick>
 80062dc:	0002      	movs	r2, r0
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	1ad3      	subs	r3, r2, r3
 80062e2:	2b02      	cmp	r3, #2
 80062e4:	d904      	bls.n	80062f0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80062e6:	2313      	movs	r3, #19
 80062e8:	18fb      	adds	r3, r7, r3
 80062ea:	2203      	movs	r2, #3
 80062ec:	701a      	strb	r2, [r3, #0]
        break;
 80062ee:	e005      	b.n	80062fc <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80062f0:	4b68      	ldr	r3, [pc, #416]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80062f2:	681a      	ldr	r2, [r3, #0]
 80062f4:	2380      	movs	r3, #128	; 0x80
 80062f6:	005b      	lsls	r3, r3, #1
 80062f8:	4013      	ands	r3, r2
 80062fa:	d0ed      	beq.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80062fc:	2313      	movs	r3, #19
 80062fe:	18fb      	adds	r3, r7, r3
 8006300:	781b      	ldrb	r3, [r3, #0]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d154      	bne.n	80063b0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006306:	4b62      	ldr	r3, [pc, #392]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006308:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800630a:	23c0      	movs	r3, #192	; 0xc0
 800630c:	009b      	lsls	r3, r3, #2
 800630e:	4013      	ands	r3, r2
 8006310:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d019      	beq.n	800634c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	695b      	ldr	r3, [r3, #20]
 800631c:	697a      	ldr	r2, [r7, #20]
 800631e:	429a      	cmp	r2, r3
 8006320:	d014      	beq.n	800634c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006322:	4b5b      	ldr	r3, [pc, #364]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006324:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006326:	4a5c      	ldr	r2, [pc, #368]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8006328:	4013      	ands	r3, r2
 800632a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800632c:	4b58      	ldr	r3, [pc, #352]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800632e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006330:	4b57      	ldr	r3, [pc, #348]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006332:	2180      	movs	r1, #128	; 0x80
 8006334:	0249      	lsls	r1, r1, #9
 8006336:	430a      	orrs	r2, r1
 8006338:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800633a:	4b55      	ldr	r3, [pc, #340]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800633c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800633e:	4b54      	ldr	r3, [pc, #336]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006340:	4956      	ldr	r1, [pc, #344]	; (800649c <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8006342:	400a      	ands	r2, r1
 8006344:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006346:	4b52      	ldr	r3, [pc, #328]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006348:	697a      	ldr	r2, [r7, #20]
 800634a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800634c:	697b      	ldr	r3, [r7, #20]
 800634e:	2201      	movs	r2, #1
 8006350:	4013      	ands	r3, r2
 8006352:	d016      	beq.n	8006382 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006354:	f7fd fb98 	bl	8003a88 <HAL_GetTick>
 8006358:	0003      	movs	r3, r0
 800635a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800635c:	e00c      	b.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800635e:	f7fd fb93 	bl	8003a88 <HAL_GetTick>
 8006362:	0002      	movs	r2, r0
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	1ad3      	subs	r3, r2, r3
 8006368:	4a4d      	ldr	r2, [pc, #308]	; (80064a0 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d904      	bls.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800636e:	2313      	movs	r3, #19
 8006370:	18fb      	adds	r3, r7, r3
 8006372:	2203      	movs	r2, #3
 8006374:	701a      	strb	r2, [r3, #0]
            break;
 8006376:	e004      	b.n	8006382 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006378:	4b45      	ldr	r3, [pc, #276]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800637a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800637c:	2202      	movs	r2, #2
 800637e:	4013      	ands	r3, r2
 8006380:	d0ed      	beq.n	800635e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8006382:	2313      	movs	r3, #19
 8006384:	18fb      	adds	r3, r7, r3
 8006386:	781b      	ldrb	r3, [r3, #0]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d10a      	bne.n	80063a2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800638c:	4b40      	ldr	r3, [pc, #256]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800638e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006390:	4a41      	ldr	r2, [pc, #260]	; (8006498 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8006392:	4013      	ands	r3, r2
 8006394:	0019      	movs	r1, r3
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	695a      	ldr	r2, [r3, #20]
 800639a:	4b3d      	ldr	r3, [pc, #244]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800639c:	430a      	orrs	r2, r1
 800639e:	65da      	str	r2, [r3, #92]	; 0x5c
 80063a0:	e00c      	b.n	80063bc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80063a2:	2312      	movs	r3, #18
 80063a4:	18fb      	adds	r3, r7, r3
 80063a6:	2213      	movs	r2, #19
 80063a8:	18ba      	adds	r2, r7, r2
 80063aa:	7812      	ldrb	r2, [r2, #0]
 80063ac:	701a      	strb	r2, [r3, #0]
 80063ae:	e005      	b.n	80063bc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063b0:	2312      	movs	r3, #18
 80063b2:	18fb      	adds	r3, r7, r3
 80063b4:	2213      	movs	r2, #19
 80063b6:	18ba      	adds	r2, r7, r2
 80063b8:	7812      	ldrb	r2, [r2, #0]
 80063ba:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80063bc:	2311      	movs	r3, #17
 80063be:	18fb      	adds	r3, r7, r3
 80063c0:	781b      	ldrb	r3, [r3, #0]
 80063c2:	2b01      	cmp	r3, #1
 80063c4:	d105      	bne.n	80063d2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80063c6:	4b32      	ldr	r3, [pc, #200]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80063c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80063ca:	4b31      	ldr	r3, [pc, #196]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80063cc:	4935      	ldr	r1, [pc, #212]	; (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80063ce:	400a      	ands	r2, r1
 80063d0:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	2201      	movs	r2, #1
 80063d8:	4013      	ands	r3, r2
 80063da:	d009      	beq.n	80063f0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80063dc:	4b2c      	ldr	r3, [pc, #176]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80063de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063e0:	2203      	movs	r2, #3
 80063e2:	4393      	bics	r3, r2
 80063e4:	0019      	movs	r1, r3
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	685a      	ldr	r2, [r3, #4]
 80063ea:	4b29      	ldr	r3, [pc, #164]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80063ec:	430a      	orrs	r2, r1
 80063ee:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	2220      	movs	r2, #32
 80063f6:	4013      	ands	r3, r2
 80063f8:	d009      	beq.n	800640e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80063fa:	4b25      	ldr	r3, [pc, #148]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80063fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063fe:	4a2a      	ldr	r2, [pc, #168]	; (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8006400:	4013      	ands	r3, r2
 8006402:	0019      	movs	r1, r3
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	689a      	ldr	r2, [r3, #8]
 8006408:	4b21      	ldr	r3, [pc, #132]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800640a:	430a      	orrs	r2, r1
 800640c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681a      	ldr	r2, [r3, #0]
 8006412:	2380      	movs	r3, #128	; 0x80
 8006414:	01db      	lsls	r3, r3, #7
 8006416:	4013      	ands	r3, r2
 8006418:	d015      	beq.n	8006446 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800641a:	4b1d      	ldr	r3, [pc, #116]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800641c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800641e:	009b      	lsls	r3, r3, #2
 8006420:	0899      	lsrs	r1, r3, #2
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	691a      	ldr	r2, [r3, #16]
 8006426:	4b1a      	ldr	r3, [pc, #104]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006428:	430a      	orrs	r2, r1
 800642a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	691a      	ldr	r2, [r3, #16]
 8006430:	2380      	movs	r3, #128	; 0x80
 8006432:	05db      	lsls	r3, r3, #23
 8006434:	429a      	cmp	r2, r3
 8006436:	d106      	bne.n	8006446 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8006438:	4b15      	ldr	r3, [pc, #84]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800643a:	68da      	ldr	r2, [r3, #12]
 800643c:	4b14      	ldr	r3, [pc, #80]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800643e:	2180      	movs	r1, #128	; 0x80
 8006440:	0249      	lsls	r1, r1, #9
 8006442:	430a      	orrs	r2, r1
 8006444:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681a      	ldr	r2, [r3, #0]
 800644a:	2380      	movs	r3, #128	; 0x80
 800644c:	011b      	lsls	r3, r3, #4
 800644e:	4013      	ands	r3, r2
 8006450:	d016      	beq.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8006452:	4b0f      	ldr	r3, [pc, #60]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006454:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006456:	4a15      	ldr	r2, [pc, #84]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8006458:	4013      	ands	r3, r2
 800645a:	0019      	movs	r1, r3
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	68da      	ldr	r2, [r3, #12]
 8006460:	4b0b      	ldr	r3, [pc, #44]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006462:	430a      	orrs	r2, r1
 8006464:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	68da      	ldr	r2, [r3, #12]
 800646a:	2380      	movs	r3, #128	; 0x80
 800646c:	01db      	lsls	r3, r3, #7
 800646e:	429a      	cmp	r2, r3
 8006470:	d106      	bne.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8006472:	4b07      	ldr	r3, [pc, #28]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006474:	68da      	ldr	r2, [r3, #12]
 8006476:	4b06      	ldr	r3, [pc, #24]	; (8006490 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006478:	2180      	movs	r1, #128	; 0x80
 800647a:	0249      	lsls	r1, r1, #9
 800647c:	430a      	orrs	r2, r1
 800647e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8006480:	2312      	movs	r3, #18
 8006482:	18fb      	adds	r3, r7, r3
 8006484:	781b      	ldrb	r3, [r3, #0]
}
 8006486:	0018      	movs	r0, r3
 8006488:	46bd      	mov	sp, r7
 800648a:	b006      	add	sp, #24
 800648c:	bd80      	pop	{r7, pc}
 800648e:	46c0      	nop			; (mov r8, r8)
 8006490:	40021000 	.word	0x40021000
 8006494:	40007000 	.word	0x40007000
 8006498:	fffffcff 	.word	0xfffffcff
 800649c:	fffeffff 	.word	0xfffeffff
 80064a0:	00001388 	.word	0x00001388
 80064a4:	efffffff 	.word	0xefffffff
 80064a8:	ffffcfff 	.word	0xffffcfff
 80064ac:	ffff3fff 	.word	0xffff3fff

080064b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b084      	sub	sp, #16
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d101      	bne.n	80064c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80064be:	2301      	movs	r3, #1
 80064c0:	e0a8      	b.n	8006614 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d109      	bne.n	80064de <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	685a      	ldr	r2, [r3, #4]
 80064ce:	2382      	movs	r3, #130	; 0x82
 80064d0:	005b      	lsls	r3, r3, #1
 80064d2:	429a      	cmp	r2, r3
 80064d4:	d009      	beq.n	80064ea <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2200      	movs	r2, #0
 80064da:	61da      	str	r2, [r3, #28]
 80064dc:	e005      	b.n	80064ea <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2200      	movs	r2, #0
 80064e2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2200      	movs	r2, #0
 80064e8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2200      	movs	r2, #0
 80064ee:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	225d      	movs	r2, #93	; 0x5d
 80064f4:	5c9b      	ldrb	r3, [r3, r2]
 80064f6:	b2db      	uxtb	r3, r3
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d107      	bne.n	800650c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	225c      	movs	r2, #92	; 0x5c
 8006500:	2100      	movs	r1, #0
 8006502:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	0018      	movs	r0, r3
 8006508:	f7fc fa82 	bl	8002a10 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	225d      	movs	r2, #93	; 0x5d
 8006510:	2102      	movs	r1, #2
 8006512:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	2140      	movs	r1, #64	; 0x40
 8006520:	438a      	bics	r2, r1
 8006522:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	68da      	ldr	r2, [r3, #12]
 8006528:	23e0      	movs	r3, #224	; 0xe0
 800652a:	00db      	lsls	r3, r3, #3
 800652c:	429a      	cmp	r2, r3
 800652e:	d902      	bls.n	8006536 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006530:	2300      	movs	r3, #0
 8006532:	60fb      	str	r3, [r7, #12]
 8006534:	e002      	b.n	800653c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006536:	2380      	movs	r3, #128	; 0x80
 8006538:	015b      	lsls	r3, r3, #5
 800653a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	68da      	ldr	r2, [r3, #12]
 8006540:	23f0      	movs	r3, #240	; 0xf0
 8006542:	011b      	lsls	r3, r3, #4
 8006544:	429a      	cmp	r2, r3
 8006546:	d008      	beq.n	800655a <HAL_SPI_Init+0xaa>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	68da      	ldr	r2, [r3, #12]
 800654c:	23e0      	movs	r3, #224	; 0xe0
 800654e:	00db      	lsls	r3, r3, #3
 8006550:	429a      	cmp	r2, r3
 8006552:	d002      	beq.n	800655a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2200      	movs	r2, #0
 8006558:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	685a      	ldr	r2, [r3, #4]
 800655e:	2382      	movs	r3, #130	; 0x82
 8006560:	005b      	lsls	r3, r3, #1
 8006562:	401a      	ands	r2, r3
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6899      	ldr	r1, [r3, #8]
 8006568:	2384      	movs	r3, #132	; 0x84
 800656a:	021b      	lsls	r3, r3, #8
 800656c:	400b      	ands	r3, r1
 800656e:	431a      	orrs	r2, r3
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	691b      	ldr	r3, [r3, #16]
 8006574:	2102      	movs	r1, #2
 8006576:	400b      	ands	r3, r1
 8006578:	431a      	orrs	r2, r3
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	695b      	ldr	r3, [r3, #20]
 800657e:	2101      	movs	r1, #1
 8006580:	400b      	ands	r3, r1
 8006582:	431a      	orrs	r2, r3
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6999      	ldr	r1, [r3, #24]
 8006588:	2380      	movs	r3, #128	; 0x80
 800658a:	009b      	lsls	r3, r3, #2
 800658c:	400b      	ands	r3, r1
 800658e:	431a      	orrs	r2, r3
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	69db      	ldr	r3, [r3, #28]
 8006594:	2138      	movs	r1, #56	; 0x38
 8006596:	400b      	ands	r3, r1
 8006598:	431a      	orrs	r2, r3
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6a1b      	ldr	r3, [r3, #32]
 800659e:	2180      	movs	r1, #128	; 0x80
 80065a0:	400b      	ands	r3, r1
 80065a2:	431a      	orrs	r2, r3
 80065a4:	0011      	movs	r1, r2
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80065aa:	2380      	movs	r3, #128	; 0x80
 80065ac:	019b      	lsls	r3, r3, #6
 80065ae:	401a      	ands	r2, r3
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	430a      	orrs	r2, r1
 80065b6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	699b      	ldr	r3, [r3, #24]
 80065bc:	0c1b      	lsrs	r3, r3, #16
 80065be:	2204      	movs	r2, #4
 80065c0:	401a      	ands	r2, r3
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065c6:	2110      	movs	r1, #16
 80065c8:	400b      	ands	r3, r1
 80065ca:	431a      	orrs	r2, r3
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065d0:	2108      	movs	r1, #8
 80065d2:	400b      	ands	r3, r1
 80065d4:	431a      	orrs	r2, r3
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	68d9      	ldr	r1, [r3, #12]
 80065da:	23f0      	movs	r3, #240	; 0xf0
 80065dc:	011b      	lsls	r3, r3, #4
 80065de:	400b      	ands	r3, r1
 80065e0:	431a      	orrs	r2, r3
 80065e2:	0011      	movs	r1, r2
 80065e4:	68fa      	ldr	r2, [r7, #12]
 80065e6:	2380      	movs	r3, #128	; 0x80
 80065e8:	015b      	lsls	r3, r3, #5
 80065ea:	401a      	ands	r2, r3
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	430a      	orrs	r2, r1
 80065f2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	69da      	ldr	r2, [r3, #28]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	4907      	ldr	r1, [pc, #28]	; (800661c <HAL_SPI_Init+0x16c>)
 8006600:	400a      	ands	r2, r1
 8006602:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2200      	movs	r2, #0
 8006608:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	225d      	movs	r2, #93	; 0x5d
 800660e:	2101      	movs	r1, #1
 8006610:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006612:	2300      	movs	r3, #0
}
 8006614:	0018      	movs	r0, r3
 8006616:	46bd      	mov	sp, r7
 8006618:	b004      	add	sp, #16
 800661a:	bd80      	pop	{r7, pc}
 800661c:	fffff7ff 	.word	0xfffff7ff

08006620 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b08a      	sub	sp, #40	; 0x28
 8006624:	af00      	add	r7, sp, #0
 8006626:	60f8      	str	r0, [r7, #12]
 8006628:	60b9      	str	r1, [r7, #8]
 800662a:	607a      	str	r2, [r7, #4]
 800662c:	001a      	movs	r2, r3
 800662e:	1cbb      	adds	r3, r7, #2
 8006630:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006632:	2301      	movs	r3, #1
 8006634:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006636:	2323      	movs	r3, #35	; 0x23
 8006638:	18fb      	adds	r3, r7, r3
 800663a:	2200      	movs	r2, #0
 800663c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	225c      	movs	r2, #92	; 0x5c
 8006642:	5c9b      	ldrb	r3, [r3, r2]
 8006644:	2b01      	cmp	r3, #1
 8006646:	d101      	bne.n	800664c <HAL_SPI_TransmitReceive+0x2c>
 8006648:	2302      	movs	r3, #2
 800664a:	e1b5      	b.n	80069b8 <HAL_SPI_TransmitReceive+0x398>
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	225c      	movs	r2, #92	; 0x5c
 8006650:	2101      	movs	r1, #1
 8006652:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006654:	f7fd fa18 	bl	8003a88 <HAL_GetTick>
 8006658:	0003      	movs	r3, r0
 800665a:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800665c:	201b      	movs	r0, #27
 800665e:	183b      	adds	r3, r7, r0
 8006660:	68fa      	ldr	r2, [r7, #12]
 8006662:	215d      	movs	r1, #93	; 0x5d
 8006664:	5c52      	ldrb	r2, [r2, r1]
 8006666:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800666e:	2312      	movs	r3, #18
 8006670:	18fb      	adds	r3, r7, r3
 8006672:	1cba      	adds	r2, r7, #2
 8006674:	8812      	ldrh	r2, [r2, #0]
 8006676:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006678:	183b      	adds	r3, r7, r0
 800667a:	781b      	ldrb	r3, [r3, #0]
 800667c:	2b01      	cmp	r3, #1
 800667e:	d011      	beq.n	80066a4 <HAL_SPI_TransmitReceive+0x84>
 8006680:	697a      	ldr	r2, [r7, #20]
 8006682:	2382      	movs	r3, #130	; 0x82
 8006684:	005b      	lsls	r3, r3, #1
 8006686:	429a      	cmp	r2, r3
 8006688:	d107      	bne.n	800669a <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	689b      	ldr	r3, [r3, #8]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d103      	bne.n	800669a <HAL_SPI_TransmitReceive+0x7a>
 8006692:	183b      	adds	r3, r7, r0
 8006694:	781b      	ldrb	r3, [r3, #0]
 8006696:	2b04      	cmp	r3, #4
 8006698:	d004      	beq.n	80066a4 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 800669a:	2323      	movs	r3, #35	; 0x23
 800669c:	18fb      	adds	r3, r7, r3
 800669e:	2202      	movs	r2, #2
 80066a0:	701a      	strb	r2, [r3, #0]
    goto error;
 80066a2:	e17e      	b.n	80069a2 <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d006      	beq.n	80066b8 <HAL_SPI_TransmitReceive+0x98>
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d003      	beq.n	80066b8 <HAL_SPI_TransmitReceive+0x98>
 80066b0:	1cbb      	adds	r3, r7, #2
 80066b2:	881b      	ldrh	r3, [r3, #0]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d104      	bne.n	80066c2 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 80066b8:	2323      	movs	r3, #35	; 0x23
 80066ba:	18fb      	adds	r3, r7, r3
 80066bc:	2201      	movs	r2, #1
 80066be:	701a      	strb	r2, [r3, #0]
    goto error;
 80066c0:	e16f      	b.n	80069a2 <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	225d      	movs	r2, #93	; 0x5d
 80066c6:	5c9b      	ldrb	r3, [r3, r2]
 80066c8:	b2db      	uxtb	r3, r3
 80066ca:	2b04      	cmp	r3, #4
 80066cc:	d003      	beq.n	80066d6 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	225d      	movs	r2, #93	; 0x5d
 80066d2:	2105      	movs	r1, #5
 80066d4:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2200      	movs	r2, #0
 80066da:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	687a      	ldr	r2, [r7, #4]
 80066e0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	1cba      	adds	r2, r7, #2
 80066e6:	2146      	movs	r1, #70	; 0x46
 80066e8:	8812      	ldrh	r2, [r2, #0]
 80066ea:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	1cba      	adds	r2, r7, #2
 80066f0:	2144      	movs	r1, #68	; 0x44
 80066f2:	8812      	ldrh	r2, [r2, #0]
 80066f4:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	68ba      	ldr	r2, [r7, #8]
 80066fa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	1cba      	adds	r2, r7, #2
 8006700:	8812      	ldrh	r2, [r2, #0]
 8006702:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	1cba      	adds	r2, r7, #2
 8006708:	8812      	ldrh	r2, [r2, #0]
 800670a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2200      	movs	r2, #0
 8006710:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2200      	movs	r2, #0
 8006716:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	68da      	ldr	r2, [r3, #12]
 800671c:	23e0      	movs	r3, #224	; 0xe0
 800671e:	00db      	lsls	r3, r3, #3
 8006720:	429a      	cmp	r2, r3
 8006722:	d908      	bls.n	8006736 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	685a      	ldr	r2, [r3, #4]
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	49a4      	ldr	r1, [pc, #656]	; (80069c0 <HAL_SPI_TransmitReceive+0x3a0>)
 8006730:	400a      	ands	r2, r1
 8006732:	605a      	str	r2, [r3, #4]
 8006734:	e008      	b.n	8006748 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	685a      	ldr	r2, [r3, #4]
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	2180      	movs	r1, #128	; 0x80
 8006742:	0149      	lsls	r1, r1, #5
 8006744:	430a      	orrs	r2, r1
 8006746:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	2240      	movs	r2, #64	; 0x40
 8006750:	4013      	ands	r3, r2
 8006752:	2b40      	cmp	r3, #64	; 0x40
 8006754:	d007      	beq.n	8006766 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	681a      	ldr	r2, [r3, #0]
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	2140      	movs	r1, #64	; 0x40
 8006762:	430a      	orrs	r2, r1
 8006764:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	68da      	ldr	r2, [r3, #12]
 800676a:	23e0      	movs	r3, #224	; 0xe0
 800676c:	00db      	lsls	r3, r3, #3
 800676e:	429a      	cmp	r2, r3
 8006770:	d800      	bhi.n	8006774 <HAL_SPI_TransmitReceive+0x154>
 8006772:	e07f      	b.n	8006874 <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d005      	beq.n	8006788 <HAL_SPI_TransmitReceive+0x168>
 800677c:	2312      	movs	r3, #18
 800677e:	18fb      	adds	r3, r7, r3
 8006780:	881b      	ldrh	r3, [r3, #0]
 8006782:	2b01      	cmp	r3, #1
 8006784:	d000      	beq.n	8006788 <HAL_SPI_TransmitReceive+0x168>
 8006786:	e069      	b.n	800685c <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800678c:	881a      	ldrh	r2, [r3, #0]
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006798:	1c9a      	adds	r2, r3, #2
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067a2:	b29b      	uxth	r3, r3
 80067a4:	3b01      	subs	r3, #1
 80067a6:	b29a      	uxth	r2, r3
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80067ac:	e056      	b.n	800685c <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	689b      	ldr	r3, [r3, #8]
 80067b4:	2202      	movs	r2, #2
 80067b6:	4013      	ands	r3, r2
 80067b8:	2b02      	cmp	r3, #2
 80067ba:	d11b      	bne.n	80067f4 <HAL_SPI_TransmitReceive+0x1d4>
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067c0:	b29b      	uxth	r3, r3
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d016      	beq.n	80067f4 <HAL_SPI_TransmitReceive+0x1d4>
 80067c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067c8:	2b01      	cmp	r3, #1
 80067ca:	d113      	bne.n	80067f4 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067d0:	881a      	ldrh	r2, [r3, #0]
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067dc:	1c9a      	adds	r2, r3, #2
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067e6:	b29b      	uxth	r3, r3
 80067e8:	3b01      	subs	r3, #1
 80067ea:	b29a      	uxth	r2, r3
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80067f0:	2300      	movs	r3, #0
 80067f2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	689b      	ldr	r3, [r3, #8]
 80067fa:	2201      	movs	r2, #1
 80067fc:	4013      	ands	r3, r2
 80067fe:	2b01      	cmp	r3, #1
 8006800:	d11c      	bne.n	800683c <HAL_SPI_TransmitReceive+0x21c>
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	2246      	movs	r2, #70	; 0x46
 8006806:	5a9b      	ldrh	r3, [r3, r2]
 8006808:	b29b      	uxth	r3, r3
 800680a:	2b00      	cmp	r3, #0
 800680c:	d016      	beq.n	800683c <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	68da      	ldr	r2, [r3, #12]
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006818:	b292      	uxth	r2, r2
 800681a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006820:	1c9a      	adds	r2, r3, #2
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2246      	movs	r2, #70	; 0x46
 800682a:	5a9b      	ldrh	r3, [r3, r2]
 800682c:	b29b      	uxth	r3, r3
 800682e:	3b01      	subs	r3, #1
 8006830:	b299      	uxth	r1, r3
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	2246      	movs	r2, #70	; 0x46
 8006836:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006838:	2301      	movs	r3, #1
 800683a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800683c:	f7fd f924 	bl	8003a88 <HAL_GetTick>
 8006840:	0002      	movs	r2, r0
 8006842:	69fb      	ldr	r3, [r7, #28]
 8006844:	1ad3      	subs	r3, r2, r3
 8006846:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006848:	429a      	cmp	r2, r3
 800684a:	d807      	bhi.n	800685c <HAL_SPI_TransmitReceive+0x23c>
 800684c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800684e:	3301      	adds	r3, #1
 8006850:	d004      	beq.n	800685c <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 8006852:	2323      	movs	r3, #35	; 0x23
 8006854:	18fb      	adds	r3, r7, r3
 8006856:	2203      	movs	r2, #3
 8006858:	701a      	strb	r2, [r3, #0]
        goto error;
 800685a:	e0a2      	b.n	80069a2 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006860:	b29b      	uxth	r3, r3
 8006862:	2b00      	cmp	r3, #0
 8006864:	d1a3      	bne.n	80067ae <HAL_SPI_TransmitReceive+0x18e>
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	2246      	movs	r2, #70	; 0x46
 800686a:	5a9b      	ldrh	r3, [r3, r2]
 800686c:	b29b      	uxth	r3, r3
 800686e:	2b00      	cmp	r3, #0
 8006870:	d19d      	bne.n	80067ae <HAL_SPI_TransmitReceive+0x18e>
 8006872:	e085      	b.n	8006980 <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	685b      	ldr	r3, [r3, #4]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d005      	beq.n	8006888 <HAL_SPI_TransmitReceive+0x268>
 800687c:	2312      	movs	r3, #18
 800687e:	18fb      	adds	r3, r7, r3
 8006880:	881b      	ldrh	r3, [r3, #0]
 8006882:	2b01      	cmp	r3, #1
 8006884:	d000      	beq.n	8006888 <HAL_SPI_TransmitReceive+0x268>
 8006886:	e070      	b.n	800696a <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	330c      	adds	r3, #12
 8006892:	7812      	ldrb	r2, [r2, #0]
 8006894:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800689a:	1c5a      	adds	r2, r3, #1
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068a4:	b29b      	uxth	r3, r3
 80068a6:	3b01      	subs	r3, #1
 80068a8:	b29a      	uxth	r2, r3
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80068ae:	e05c      	b.n	800696a <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	689b      	ldr	r3, [r3, #8]
 80068b6:	2202      	movs	r2, #2
 80068b8:	4013      	ands	r3, r2
 80068ba:	2b02      	cmp	r3, #2
 80068bc:	d11c      	bne.n	80068f8 <HAL_SPI_TransmitReceive+0x2d8>
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068c2:	b29b      	uxth	r3, r3
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d017      	beq.n	80068f8 <HAL_SPI_TransmitReceive+0x2d8>
 80068c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ca:	2b01      	cmp	r3, #1
 80068cc:	d114      	bne.n	80068f8 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	330c      	adds	r3, #12
 80068d8:	7812      	ldrb	r2, [r2, #0]
 80068da:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068e0:	1c5a      	adds	r2, r3, #1
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068ea:	b29b      	uxth	r3, r3
 80068ec:	3b01      	subs	r3, #1
 80068ee:	b29a      	uxth	r2, r3
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80068f4:	2300      	movs	r3, #0
 80068f6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	689b      	ldr	r3, [r3, #8]
 80068fe:	2201      	movs	r2, #1
 8006900:	4013      	ands	r3, r2
 8006902:	2b01      	cmp	r3, #1
 8006904:	d11e      	bne.n	8006944 <HAL_SPI_TransmitReceive+0x324>
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	2246      	movs	r2, #70	; 0x46
 800690a:	5a9b      	ldrh	r3, [r3, r2]
 800690c:	b29b      	uxth	r3, r3
 800690e:	2b00      	cmp	r3, #0
 8006910:	d018      	beq.n	8006944 <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	330c      	adds	r3, #12
 8006918:	001a      	movs	r2, r3
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800691e:	7812      	ldrb	r2, [r2, #0]
 8006920:	b2d2      	uxtb	r2, r2
 8006922:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006928:	1c5a      	adds	r2, r3, #1
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	2246      	movs	r2, #70	; 0x46
 8006932:	5a9b      	ldrh	r3, [r3, r2]
 8006934:	b29b      	uxth	r3, r3
 8006936:	3b01      	subs	r3, #1
 8006938:	b299      	uxth	r1, r3
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2246      	movs	r2, #70	; 0x46
 800693e:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006940:	2301      	movs	r3, #1
 8006942:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006944:	f7fd f8a0 	bl	8003a88 <HAL_GetTick>
 8006948:	0002      	movs	r2, r0
 800694a:	69fb      	ldr	r3, [r7, #28]
 800694c:	1ad3      	subs	r3, r2, r3
 800694e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006950:	429a      	cmp	r2, r3
 8006952:	d802      	bhi.n	800695a <HAL_SPI_TransmitReceive+0x33a>
 8006954:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006956:	3301      	adds	r3, #1
 8006958:	d102      	bne.n	8006960 <HAL_SPI_TransmitReceive+0x340>
 800695a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800695c:	2b00      	cmp	r3, #0
 800695e:	d104      	bne.n	800696a <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 8006960:	2323      	movs	r3, #35	; 0x23
 8006962:	18fb      	adds	r3, r7, r3
 8006964:	2203      	movs	r2, #3
 8006966:	701a      	strb	r2, [r3, #0]
        goto error;
 8006968:	e01b      	b.n	80069a2 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800696e:	b29b      	uxth	r3, r3
 8006970:	2b00      	cmp	r3, #0
 8006972:	d19d      	bne.n	80068b0 <HAL_SPI_TransmitReceive+0x290>
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	2246      	movs	r2, #70	; 0x46
 8006978:	5a9b      	ldrh	r3, [r3, r2]
 800697a:	b29b      	uxth	r3, r3
 800697c:	2b00      	cmp	r3, #0
 800697e:	d197      	bne.n	80068b0 <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006980:	69fa      	ldr	r2, [r7, #28]
 8006982:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	0018      	movs	r0, r3
 8006988:	f000 f94c 	bl	8006c24 <SPI_EndRxTxTransaction>
 800698c:	1e03      	subs	r3, r0, #0
 800698e:	d007      	beq.n	80069a0 <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 8006990:	2323      	movs	r3, #35	; 0x23
 8006992:	18fb      	adds	r3, r7, r3
 8006994:	2201      	movs	r2, #1
 8006996:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	2220      	movs	r2, #32
 800699c:	661a      	str	r2, [r3, #96]	; 0x60
 800699e:	e000      	b.n	80069a2 <HAL_SPI_TransmitReceive+0x382>
  }

error :
 80069a0:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	225d      	movs	r2, #93	; 0x5d
 80069a6:	2101      	movs	r1, #1
 80069a8:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	225c      	movs	r2, #92	; 0x5c
 80069ae:	2100      	movs	r1, #0
 80069b0:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80069b2:	2323      	movs	r3, #35	; 0x23
 80069b4:	18fb      	adds	r3, r7, r3
 80069b6:	781b      	ldrb	r3, [r3, #0]
}
 80069b8:	0018      	movs	r0, r3
 80069ba:	46bd      	mov	sp, r7
 80069bc:	b00a      	add	sp, #40	; 0x28
 80069be:	bd80      	pop	{r7, pc}
 80069c0:	ffffefff 	.word	0xffffefff

080069c4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b088      	sub	sp, #32
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	60f8      	str	r0, [r7, #12]
 80069cc:	60b9      	str	r1, [r7, #8]
 80069ce:	603b      	str	r3, [r7, #0]
 80069d0:	1dfb      	adds	r3, r7, #7
 80069d2:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80069d4:	f7fd f858 	bl	8003a88 <HAL_GetTick>
 80069d8:	0002      	movs	r2, r0
 80069da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069dc:	1a9b      	subs	r3, r3, r2
 80069de:	683a      	ldr	r2, [r7, #0]
 80069e0:	18d3      	adds	r3, r2, r3
 80069e2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80069e4:	f7fd f850 	bl	8003a88 <HAL_GetTick>
 80069e8:	0003      	movs	r3, r0
 80069ea:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80069ec:	4b3a      	ldr	r3, [pc, #232]	; (8006ad8 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	015b      	lsls	r3, r3, #5
 80069f2:	0d1b      	lsrs	r3, r3, #20
 80069f4:	69fa      	ldr	r2, [r7, #28]
 80069f6:	4353      	muls	r3, r2
 80069f8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80069fa:	e058      	b.n	8006aae <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	3301      	adds	r3, #1
 8006a00:	d055      	beq.n	8006aae <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006a02:	f7fd f841 	bl	8003a88 <HAL_GetTick>
 8006a06:	0002      	movs	r2, r0
 8006a08:	69bb      	ldr	r3, [r7, #24]
 8006a0a:	1ad3      	subs	r3, r2, r3
 8006a0c:	69fa      	ldr	r2, [r7, #28]
 8006a0e:	429a      	cmp	r2, r3
 8006a10:	d902      	bls.n	8006a18 <SPI_WaitFlagStateUntilTimeout+0x54>
 8006a12:	69fb      	ldr	r3, [r7, #28]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d142      	bne.n	8006a9e <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	685a      	ldr	r2, [r3, #4]
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	21e0      	movs	r1, #224	; 0xe0
 8006a24:	438a      	bics	r2, r1
 8006a26:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	685a      	ldr	r2, [r3, #4]
 8006a2c:	2382      	movs	r3, #130	; 0x82
 8006a2e:	005b      	lsls	r3, r3, #1
 8006a30:	429a      	cmp	r2, r3
 8006a32:	d113      	bne.n	8006a5c <SPI_WaitFlagStateUntilTimeout+0x98>
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	689a      	ldr	r2, [r3, #8]
 8006a38:	2380      	movs	r3, #128	; 0x80
 8006a3a:	021b      	lsls	r3, r3, #8
 8006a3c:	429a      	cmp	r2, r3
 8006a3e:	d005      	beq.n	8006a4c <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	689a      	ldr	r2, [r3, #8]
 8006a44:	2380      	movs	r3, #128	; 0x80
 8006a46:	00db      	lsls	r3, r3, #3
 8006a48:	429a      	cmp	r2, r3
 8006a4a:	d107      	bne.n	8006a5c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	681a      	ldr	r2, [r3, #0]
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	2140      	movs	r1, #64	; 0x40
 8006a58:	438a      	bics	r2, r1
 8006a5a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006a60:	2380      	movs	r3, #128	; 0x80
 8006a62:	019b      	lsls	r3, r3, #6
 8006a64:	429a      	cmp	r2, r3
 8006a66:	d110      	bne.n	8006a8a <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	681a      	ldr	r2, [r3, #0]
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	491a      	ldr	r1, [pc, #104]	; (8006adc <SPI_WaitFlagStateUntilTimeout+0x118>)
 8006a74:	400a      	ands	r2, r1
 8006a76:	601a      	str	r2, [r3, #0]
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	681a      	ldr	r2, [r3, #0]
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	2180      	movs	r1, #128	; 0x80
 8006a84:	0189      	lsls	r1, r1, #6
 8006a86:	430a      	orrs	r2, r1
 8006a88:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	225d      	movs	r2, #93	; 0x5d
 8006a8e:	2101      	movs	r1, #1
 8006a90:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	225c      	movs	r2, #92	; 0x5c
 8006a96:	2100      	movs	r1, #0
 8006a98:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006a9a:	2303      	movs	r3, #3
 8006a9c:	e017      	b.n	8006ace <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006a9e:	697b      	ldr	r3, [r7, #20]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d101      	bne.n	8006aa8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006aa8:	697b      	ldr	r3, [r7, #20]
 8006aaa:	3b01      	subs	r3, #1
 8006aac:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	689b      	ldr	r3, [r3, #8]
 8006ab4:	68ba      	ldr	r2, [r7, #8]
 8006ab6:	4013      	ands	r3, r2
 8006ab8:	68ba      	ldr	r2, [r7, #8]
 8006aba:	1ad3      	subs	r3, r2, r3
 8006abc:	425a      	negs	r2, r3
 8006abe:	4153      	adcs	r3, r2
 8006ac0:	b2db      	uxtb	r3, r3
 8006ac2:	001a      	movs	r2, r3
 8006ac4:	1dfb      	adds	r3, r7, #7
 8006ac6:	781b      	ldrb	r3, [r3, #0]
 8006ac8:	429a      	cmp	r2, r3
 8006aca:	d197      	bne.n	80069fc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006acc:	2300      	movs	r3, #0
}
 8006ace:	0018      	movs	r0, r3
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	b008      	add	sp, #32
 8006ad4:	bd80      	pop	{r7, pc}
 8006ad6:	46c0      	nop			; (mov r8, r8)
 8006ad8:	20000008 	.word	0x20000008
 8006adc:	ffffdfff 	.word	0xffffdfff

08006ae0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b08a      	sub	sp, #40	; 0x28
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	60f8      	str	r0, [r7, #12]
 8006ae8:	60b9      	str	r1, [r7, #8]
 8006aea:	607a      	str	r2, [r7, #4]
 8006aec:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006aee:	2317      	movs	r3, #23
 8006af0:	18fb      	adds	r3, r7, r3
 8006af2:	2200      	movs	r2, #0
 8006af4:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006af6:	f7fc ffc7 	bl	8003a88 <HAL_GetTick>
 8006afa:	0002      	movs	r2, r0
 8006afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006afe:	1a9b      	subs	r3, r3, r2
 8006b00:	683a      	ldr	r2, [r7, #0]
 8006b02:	18d3      	adds	r3, r2, r3
 8006b04:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8006b06:	f7fc ffbf 	bl	8003a88 <HAL_GetTick>
 8006b0a:	0003      	movs	r3, r0
 8006b0c:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	330c      	adds	r3, #12
 8006b14:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006b16:	4b41      	ldr	r3, [pc, #260]	; (8006c1c <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8006b18:	681a      	ldr	r2, [r3, #0]
 8006b1a:	0013      	movs	r3, r2
 8006b1c:	009b      	lsls	r3, r3, #2
 8006b1e:	189b      	adds	r3, r3, r2
 8006b20:	00da      	lsls	r2, r3, #3
 8006b22:	1ad3      	subs	r3, r2, r3
 8006b24:	0d1b      	lsrs	r3, r3, #20
 8006b26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b28:	4353      	muls	r3, r2
 8006b2a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006b2c:	e068      	b.n	8006c00 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006b2e:	68ba      	ldr	r2, [r7, #8]
 8006b30:	23c0      	movs	r3, #192	; 0xc0
 8006b32:	00db      	lsls	r3, r3, #3
 8006b34:	429a      	cmp	r2, r3
 8006b36:	d10a      	bne.n	8006b4e <SPI_WaitFifoStateUntilTimeout+0x6e>
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d107      	bne.n	8006b4e <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006b3e:	69fb      	ldr	r3, [r7, #28]
 8006b40:	781b      	ldrb	r3, [r3, #0]
 8006b42:	b2da      	uxtb	r2, r3
 8006b44:	2117      	movs	r1, #23
 8006b46:	187b      	adds	r3, r7, r1
 8006b48:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006b4a:	187b      	adds	r3, r7, r1
 8006b4c:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	3301      	adds	r3, #1
 8006b52:	d055      	beq.n	8006c00 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006b54:	f7fc ff98 	bl	8003a88 <HAL_GetTick>
 8006b58:	0002      	movs	r2, r0
 8006b5a:	6a3b      	ldr	r3, [r7, #32]
 8006b5c:	1ad3      	subs	r3, r2, r3
 8006b5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b60:	429a      	cmp	r2, r3
 8006b62:	d902      	bls.n	8006b6a <SPI_WaitFifoStateUntilTimeout+0x8a>
 8006b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d142      	bne.n	8006bf0 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	685a      	ldr	r2, [r3, #4]
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	21e0      	movs	r1, #224	; 0xe0
 8006b76:	438a      	bics	r2, r1
 8006b78:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	685a      	ldr	r2, [r3, #4]
 8006b7e:	2382      	movs	r3, #130	; 0x82
 8006b80:	005b      	lsls	r3, r3, #1
 8006b82:	429a      	cmp	r2, r3
 8006b84:	d113      	bne.n	8006bae <SPI_WaitFifoStateUntilTimeout+0xce>
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	689a      	ldr	r2, [r3, #8]
 8006b8a:	2380      	movs	r3, #128	; 0x80
 8006b8c:	021b      	lsls	r3, r3, #8
 8006b8e:	429a      	cmp	r2, r3
 8006b90:	d005      	beq.n	8006b9e <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	689a      	ldr	r2, [r3, #8]
 8006b96:	2380      	movs	r3, #128	; 0x80
 8006b98:	00db      	lsls	r3, r3, #3
 8006b9a:	429a      	cmp	r2, r3
 8006b9c:	d107      	bne.n	8006bae <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	681a      	ldr	r2, [r3, #0]
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	2140      	movs	r1, #64	; 0x40
 8006baa:	438a      	bics	r2, r1
 8006bac:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006bb2:	2380      	movs	r3, #128	; 0x80
 8006bb4:	019b      	lsls	r3, r3, #6
 8006bb6:	429a      	cmp	r2, r3
 8006bb8:	d110      	bne.n	8006bdc <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	681a      	ldr	r2, [r3, #0]
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4916      	ldr	r1, [pc, #88]	; (8006c20 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8006bc6:	400a      	ands	r2, r1
 8006bc8:	601a      	str	r2, [r3, #0]
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	681a      	ldr	r2, [r3, #0]
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	2180      	movs	r1, #128	; 0x80
 8006bd6:	0189      	lsls	r1, r1, #6
 8006bd8:	430a      	orrs	r2, r1
 8006bda:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	225d      	movs	r2, #93	; 0x5d
 8006be0:	2101      	movs	r1, #1
 8006be2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	225c      	movs	r2, #92	; 0x5c
 8006be8:	2100      	movs	r1, #0
 8006bea:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006bec:	2303      	movs	r3, #3
 8006bee:	e010      	b.n	8006c12 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006bf0:	69bb      	ldr	r3, [r7, #24]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d101      	bne.n	8006bfa <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8006bfa:	69bb      	ldr	r3, [r7, #24]
 8006bfc:	3b01      	subs	r3, #1
 8006bfe:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	689b      	ldr	r3, [r3, #8]
 8006c06:	68ba      	ldr	r2, [r7, #8]
 8006c08:	4013      	ands	r3, r2
 8006c0a:	687a      	ldr	r2, [r7, #4]
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	d18e      	bne.n	8006b2e <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8006c10:	2300      	movs	r3, #0
}
 8006c12:	0018      	movs	r0, r3
 8006c14:	46bd      	mov	sp, r7
 8006c16:	b00a      	add	sp, #40	; 0x28
 8006c18:	bd80      	pop	{r7, pc}
 8006c1a:	46c0      	nop			; (mov r8, r8)
 8006c1c:	20000008 	.word	0x20000008
 8006c20:	ffffdfff 	.word	0xffffdfff

08006c24 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b086      	sub	sp, #24
 8006c28:	af02      	add	r7, sp, #8
 8006c2a:	60f8      	str	r0, [r7, #12]
 8006c2c:	60b9      	str	r1, [r7, #8]
 8006c2e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006c30:	68ba      	ldr	r2, [r7, #8]
 8006c32:	23c0      	movs	r3, #192	; 0xc0
 8006c34:	0159      	lsls	r1, r3, #5
 8006c36:	68f8      	ldr	r0, [r7, #12]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	9300      	str	r3, [sp, #0]
 8006c3c:	0013      	movs	r3, r2
 8006c3e:	2200      	movs	r2, #0
 8006c40:	f7ff ff4e 	bl	8006ae0 <SPI_WaitFifoStateUntilTimeout>
 8006c44:	1e03      	subs	r3, r0, #0
 8006c46:	d007      	beq.n	8006c58 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c4c:	2220      	movs	r2, #32
 8006c4e:	431a      	orrs	r2, r3
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006c54:	2303      	movs	r3, #3
 8006c56:	e027      	b.n	8006ca8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006c58:	68ba      	ldr	r2, [r7, #8]
 8006c5a:	68f8      	ldr	r0, [r7, #12]
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	9300      	str	r3, [sp, #0]
 8006c60:	0013      	movs	r3, r2
 8006c62:	2200      	movs	r2, #0
 8006c64:	2180      	movs	r1, #128	; 0x80
 8006c66:	f7ff fead 	bl	80069c4 <SPI_WaitFlagStateUntilTimeout>
 8006c6a:	1e03      	subs	r3, r0, #0
 8006c6c:	d007      	beq.n	8006c7e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c72:	2220      	movs	r2, #32
 8006c74:	431a      	orrs	r2, r3
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006c7a:	2303      	movs	r3, #3
 8006c7c:	e014      	b.n	8006ca8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006c7e:	68ba      	ldr	r2, [r7, #8]
 8006c80:	23c0      	movs	r3, #192	; 0xc0
 8006c82:	00d9      	lsls	r1, r3, #3
 8006c84:	68f8      	ldr	r0, [r7, #12]
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	9300      	str	r3, [sp, #0]
 8006c8a:	0013      	movs	r3, r2
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	f7ff ff27 	bl	8006ae0 <SPI_WaitFifoStateUntilTimeout>
 8006c92:	1e03      	subs	r3, r0, #0
 8006c94:	d007      	beq.n	8006ca6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c9a:	2220      	movs	r2, #32
 8006c9c:	431a      	orrs	r2, r3
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006ca2:	2303      	movs	r3, #3
 8006ca4:	e000      	b.n	8006ca8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006ca6:	2300      	movs	r3, #0
}
 8006ca8:	0018      	movs	r0, r3
 8006caa:	46bd      	mov	sp, r7
 8006cac:	b004      	add	sp, #16
 8006cae:	bd80      	pop	{r7, pc}

08006cb0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b082      	sub	sp, #8
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d101      	bne.n	8006cc2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	e04a      	b.n	8006d58 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	223d      	movs	r2, #61	; 0x3d
 8006cc6:	5c9b      	ldrb	r3, [r3, r2]
 8006cc8:	b2db      	uxtb	r3, r3
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d107      	bne.n	8006cde <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	223c      	movs	r2, #60	; 0x3c
 8006cd2:	2100      	movs	r1, #0
 8006cd4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	0018      	movs	r0, r3
 8006cda:	f7fc f9e9 	bl	80030b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	223d      	movs	r2, #61	; 0x3d
 8006ce2:	2102      	movs	r1, #2
 8006ce4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681a      	ldr	r2, [r3, #0]
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	3304      	adds	r3, #4
 8006cee:	0019      	movs	r1, r3
 8006cf0:	0010      	movs	r0, r2
 8006cf2:	f000 fdd1 	bl	8007898 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2248      	movs	r2, #72	; 0x48
 8006cfa:	2101      	movs	r1, #1
 8006cfc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	223e      	movs	r2, #62	; 0x3e
 8006d02:	2101      	movs	r1, #1
 8006d04:	5499      	strb	r1, [r3, r2]
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	223f      	movs	r2, #63	; 0x3f
 8006d0a:	2101      	movs	r1, #1
 8006d0c:	5499      	strb	r1, [r3, r2]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2240      	movs	r2, #64	; 0x40
 8006d12:	2101      	movs	r1, #1
 8006d14:	5499      	strb	r1, [r3, r2]
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2241      	movs	r2, #65	; 0x41
 8006d1a:	2101      	movs	r1, #1
 8006d1c:	5499      	strb	r1, [r3, r2]
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2242      	movs	r2, #66	; 0x42
 8006d22:	2101      	movs	r1, #1
 8006d24:	5499      	strb	r1, [r3, r2]
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2243      	movs	r2, #67	; 0x43
 8006d2a:	2101      	movs	r1, #1
 8006d2c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2244      	movs	r2, #68	; 0x44
 8006d32:	2101      	movs	r1, #1
 8006d34:	5499      	strb	r1, [r3, r2]
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2245      	movs	r2, #69	; 0x45
 8006d3a:	2101      	movs	r1, #1
 8006d3c:	5499      	strb	r1, [r3, r2]
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2246      	movs	r2, #70	; 0x46
 8006d42:	2101      	movs	r1, #1
 8006d44:	5499      	strb	r1, [r3, r2]
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2247      	movs	r2, #71	; 0x47
 8006d4a:	2101      	movs	r1, #1
 8006d4c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	223d      	movs	r2, #61	; 0x3d
 8006d52:	2101      	movs	r1, #1
 8006d54:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006d56:	2300      	movs	r3, #0
}
 8006d58:	0018      	movs	r0, r3
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	b002      	add	sp, #8
 8006d5e:	bd80      	pop	{r7, pc}

08006d60 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b084      	sub	sp, #16
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	223d      	movs	r2, #61	; 0x3d
 8006d6c:	5c9b      	ldrb	r3, [r3, r2]
 8006d6e:	b2db      	uxtb	r3, r3
 8006d70:	2b01      	cmp	r3, #1
 8006d72:	d001      	beq.n	8006d78 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006d74:	2301      	movs	r3, #1
 8006d76:	e037      	b.n	8006de8 <HAL_TIM_Base_Start_IT+0x88>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	223d      	movs	r2, #61	; 0x3d
 8006d7c:	2102      	movs	r1, #2
 8006d7e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	68da      	ldr	r2, [r3, #12]
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	2101      	movs	r1, #1
 8006d8c:	430a      	orrs	r2, r1
 8006d8e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	4a16      	ldr	r2, [pc, #88]	; (8006df0 <HAL_TIM_Base_Start_IT+0x90>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d004      	beq.n	8006da4 <HAL_TIM_Base_Start_IT+0x44>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4a15      	ldr	r2, [pc, #84]	; (8006df4 <HAL_TIM_Base_Start_IT+0x94>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d116      	bne.n	8006dd2 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	689b      	ldr	r3, [r3, #8]
 8006daa:	4a13      	ldr	r2, [pc, #76]	; (8006df8 <HAL_TIM_Base_Start_IT+0x98>)
 8006dac:	4013      	ands	r3, r2
 8006dae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	2b06      	cmp	r3, #6
 8006db4:	d016      	beq.n	8006de4 <HAL_TIM_Base_Start_IT+0x84>
 8006db6:	68fa      	ldr	r2, [r7, #12]
 8006db8:	2380      	movs	r3, #128	; 0x80
 8006dba:	025b      	lsls	r3, r3, #9
 8006dbc:	429a      	cmp	r2, r3
 8006dbe:	d011      	beq.n	8006de4 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	681a      	ldr	r2, [r3, #0]
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	2101      	movs	r1, #1
 8006dcc:	430a      	orrs	r2, r1
 8006dce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006dd0:	e008      	b.n	8006de4 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	681a      	ldr	r2, [r3, #0]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	2101      	movs	r1, #1
 8006dde:	430a      	orrs	r2, r1
 8006de0:	601a      	str	r2, [r3, #0]
 8006de2:	e000      	b.n	8006de6 <HAL_TIM_Base_Start_IT+0x86>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006de4:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8006de6:	2300      	movs	r3, #0
}
 8006de8:	0018      	movs	r0, r3
 8006dea:	46bd      	mov	sp, r7
 8006dec:	b004      	add	sp, #16
 8006dee:	bd80      	pop	{r7, pc}
 8006df0:	40012c00 	.word	0x40012c00
 8006df4:	40000400 	.word	0x40000400
 8006df8:	00010007 	.word	0x00010007

08006dfc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b082      	sub	sp, #8
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	68da      	ldr	r2, [r3, #12]
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	2101      	movs	r1, #1
 8006e10:	438a      	bics	r2, r1
 8006e12:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	6a1b      	ldr	r3, [r3, #32]
 8006e1a:	4a0d      	ldr	r2, [pc, #52]	; (8006e50 <HAL_TIM_Base_Stop_IT+0x54>)
 8006e1c:	4013      	ands	r3, r2
 8006e1e:	d10d      	bne.n	8006e3c <HAL_TIM_Base_Stop_IT+0x40>
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	6a1b      	ldr	r3, [r3, #32]
 8006e26:	4a0b      	ldr	r2, [pc, #44]	; (8006e54 <HAL_TIM_Base_Stop_IT+0x58>)
 8006e28:	4013      	ands	r3, r2
 8006e2a:	d107      	bne.n	8006e3c <HAL_TIM_Base_Stop_IT+0x40>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	681a      	ldr	r2, [r3, #0]
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	2101      	movs	r1, #1
 8006e38:	438a      	bics	r2, r1
 8006e3a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	223d      	movs	r2, #61	; 0x3d
 8006e40:	2101      	movs	r1, #1
 8006e42:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8006e44:	2300      	movs	r3, #0
}
 8006e46:	0018      	movs	r0, r3
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	b002      	add	sp, #8
 8006e4c:	bd80      	pop	{r7, pc}
 8006e4e:	46c0      	nop			; (mov r8, r8)
 8006e50:	00001111 	.word	0x00001111
 8006e54:	00000444 	.word	0x00000444

08006e58 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b082      	sub	sp, #8
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d101      	bne.n	8006e6a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006e66:	2301      	movs	r3, #1
 8006e68:	e04a      	b.n	8006f00 <HAL_TIM_OC_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	223d      	movs	r2, #61	; 0x3d
 8006e6e:	5c9b      	ldrb	r3, [r3, r2]
 8006e70:	b2db      	uxtb	r3, r3
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d107      	bne.n	8006e86 <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	223c      	movs	r2, #60	; 0x3c
 8006e7a:	2100      	movs	r1, #0
 8006e7c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	0018      	movs	r0, r3
 8006e82:	f000 f841 	bl	8006f08 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	223d      	movs	r2, #61	; 0x3d
 8006e8a:	2102      	movs	r1, #2
 8006e8c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681a      	ldr	r2, [r3, #0]
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	3304      	adds	r3, #4
 8006e96:	0019      	movs	r1, r3
 8006e98:	0010      	movs	r0, r2
 8006e9a:	f000 fcfd 	bl	8007898 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2248      	movs	r2, #72	; 0x48
 8006ea2:	2101      	movs	r1, #1
 8006ea4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	223e      	movs	r2, #62	; 0x3e
 8006eaa:	2101      	movs	r1, #1
 8006eac:	5499      	strb	r1, [r3, r2]
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	223f      	movs	r2, #63	; 0x3f
 8006eb2:	2101      	movs	r1, #1
 8006eb4:	5499      	strb	r1, [r3, r2]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2240      	movs	r2, #64	; 0x40
 8006eba:	2101      	movs	r1, #1
 8006ebc:	5499      	strb	r1, [r3, r2]
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2241      	movs	r2, #65	; 0x41
 8006ec2:	2101      	movs	r1, #1
 8006ec4:	5499      	strb	r1, [r3, r2]
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2242      	movs	r2, #66	; 0x42
 8006eca:	2101      	movs	r1, #1
 8006ecc:	5499      	strb	r1, [r3, r2]
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2243      	movs	r2, #67	; 0x43
 8006ed2:	2101      	movs	r1, #1
 8006ed4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2244      	movs	r2, #68	; 0x44
 8006eda:	2101      	movs	r1, #1
 8006edc:	5499      	strb	r1, [r3, r2]
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2245      	movs	r2, #69	; 0x45
 8006ee2:	2101      	movs	r1, #1
 8006ee4:	5499      	strb	r1, [r3, r2]
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2246      	movs	r2, #70	; 0x46
 8006eea:	2101      	movs	r1, #1
 8006eec:	5499      	strb	r1, [r3, r2]
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2247      	movs	r2, #71	; 0x47
 8006ef2:	2101      	movs	r1, #1
 8006ef4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	223d      	movs	r2, #61	; 0x3d
 8006efa:	2101      	movs	r1, #1
 8006efc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006efe:	2300      	movs	r3, #0
}
 8006f00:	0018      	movs	r0, r3
 8006f02:	46bd      	mov	sp, r7
 8006f04:	b002      	add	sp, #8
 8006f06:	bd80      	pop	{r7, pc}

08006f08 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b082      	sub	sp, #8
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8006f10:	46c0      	nop			; (mov r8, r8)
 8006f12:	46bd      	mov	sp, r7
 8006f14:	b002      	add	sp, #8
 8006f16:	bd80      	pop	{r7, pc}

08006f18 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b082      	sub	sp, #8
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d101      	bne.n	8006f2a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006f26:	2301      	movs	r3, #1
 8006f28:	e04a      	b.n	8006fc0 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	223d      	movs	r2, #61	; 0x3d
 8006f2e:	5c9b      	ldrb	r3, [r3, r2]
 8006f30:	b2db      	uxtb	r3, r3
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d107      	bne.n	8006f46 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	223c      	movs	r2, #60	; 0x3c
 8006f3a:	2100      	movs	r1, #0
 8006f3c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	0018      	movs	r0, r3
 8006f42:	f000 f841 	bl	8006fc8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	223d      	movs	r2, #61	; 0x3d
 8006f4a:	2102      	movs	r1, #2
 8006f4c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681a      	ldr	r2, [r3, #0]
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	3304      	adds	r3, #4
 8006f56:	0019      	movs	r1, r3
 8006f58:	0010      	movs	r0, r2
 8006f5a:	f000 fc9d 	bl	8007898 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2248      	movs	r2, #72	; 0x48
 8006f62:	2101      	movs	r1, #1
 8006f64:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	223e      	movs	r2, #62	; 0x3e
 8006f6a:	2101      	movs	r1, #1
 8006f6c:	5499      	strb	r1, [r3, r2]
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	223f      	movs	r2, #63	; 0x3f
 8006f72:	2101      	movs	r1, #1
 8006f74:	5499      	strb	r1, [r3, r2]
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2240      	movs	r2, #64	; 0x40
 8006f7a:	2101      	movs	r1, #1
 8006f7c:	5499      	strb	r1, [r3, r2]
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2241      	movs	r2, #65	; 0x41
 8006f82:	2101      	movs	r1, #1
 8006f84:	5499      	strb	r1, [r3, r2]
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2242      	movs	r2, #66	; 0x42
 8006f8a:	2101      	movs	r1, #1
 8006f8c:	5499      	strb	r1, [r3, r2]
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2243      	movs	r2, #67	; 0x43
 8006f92:	2101      	movs	r1, #1
 8006f94:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2244      	movs	r2, #68	; 0x44
 8006f9a:	2101      	movs	r1, #1
 8006f9c:	5499      	strb	r1, [r3, r2]
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2245      	movs	r2, #69	; 0x45
 8006fa2:	2101      	movs	r1, #1
 8006fa4:	5499      	strb	r1, [r3, r2]
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2246      	movs	r2, #70	; 0x46
 8006faa:	2101      	movs	r1, #1
 8006fac:	5499      	strb	r1, [r3, r2]
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2247      	movs	r2, #71	; 0x47
 8006fb2:	2101      	movs	r1, #1
 8006fb4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	223d      	movs	r2, #61	; 0x3d
 8006fba:	2101      	movs	r1, #1
 8006fbc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006fbe:	2300      	movs	r3, #0
}
 8006fc0:	0018      	movs	r0, r3
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	b002      	add	sp, #8
 8006fc6:	bd80      	pop	{r7, pc}

08006fc8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b082      	sub	sp, #8
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006fd0:	46c0      	nop			; (mov r8, r8)
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	b002      	add	sp, #8
 8006fd6:	bd80      	pop	{r7, pc}

08006fd8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b084      	sub	sp, #16
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
 8006fe0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d108      	bne.n	8006ffa <HAL_TIM_PWM_Start+0x22>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	223e      	movs	r2, #62	; 0x3e
 8006fec:	5c9b      	ldrb	r3, [r3, r2]
 8006fee:	b2db      	uxtb	r3, r3
 8006ff0:	3b01      	subs	r3, #1
 8006ff2:	1e5a      	subs	r2, r3, #1
 8006ff4:	4193      	sbcs	r3, r2
 8006ff6:	b2db      	uxtb	r3, r3
 8006ff8:	e037      	b.n	800706a <HAL_TIM_PWM_Start+0x92>
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	2b04      	cmp	r3, #4
 8006ffe:	d108      	bne.n	8007012 <HAL_TIM_PWM_Start+0x3a>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	223f      	movs	r2, #63	; 0x3f
 8007004:	5c9b      	ldrb	r3, [r3, r2]
 8007006:	b2db      	uxtb	r3, r3
 8007008:	3b01      	subs	r3, #1
 800700a:	1e5a      	subs	r2, r3, #1
 800700c:	4193      	sbcs	r3, r2
 800700e:	b2db      	uxtb	r3, r3
 8007010:	e02b      	b.n	800706a <HAL_TIM_PWM_Start+0x92>
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	2b08      	cmp	r3, #8
 8007016:	d108      	bne.n	800702a <HAL_TIM_PWM_Start+0x52>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2240      	movs	r2, #64	; 0x40
 800701c:	5c9b      	ldrb	r3, [r3, r2]
 800701e:	b2db      	uxtb	r3, r3
 8007020:	3b01      	subs	r3, #1
 8007022:	1e5a      	subs	r2, r3, #1
 8007024:	4193      	sbcs	r3, r2
 8007026:	b2db      	uxtb	r3, r3
 8007028:	e01f      	b.n	800706a <HAL_TIM_PWM_Start+0x92>
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	2b0c      	cmp	r3, #12
 800702e:	d108      	bne.n	8007042 <HAL_TIM_PWM_Start+0x6a>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2241      	movs	r2, #65	; 0x41
 8007034:	5c9b      	ldrb	r3, [r3, r2]
 8007036:	b2db      	uxtb	r3, r3
 8007038:	3b01      	subs	r3, #1
 800703a:	1e5a      	subs	r2, r3, #1
 800703c:	4193      	sbcs	r3, r2
 800703e:	b2db      	uxtb	r3, r3
 8007040:	e013      	b.n	800706a <HAL_TIM_PWM_Start+0x92>
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	2b10      	cmp	r3, #16
 8007046:	d108      	bne.n	800705a <HAL_TIM_PWM_Start+0x82>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2242      	movs	r2, #66	; 0x42
 800704c:	5c9b      	ldrb	r3, [r3, r2]
 800704e:	b2db      	uxtb	r3, r3
 8007050:	3b01      	subs	r3, #1
 8007052:	1e5a      	subs	r2, r3, #1
 8007054:	4193      	sbcs	r3, r2
 8007056:	b2db      	uxtb	r3, r3
 8007058:	e007      	b.n	800706a <HAL_TIM_PWM_Start+0x92>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2243      	movs	r2, #67	; 0x43
 800705e:	5c9b      	ldrb	r3, [r3, r2]
 8007060:	b2db      	uxtb	r3, r3
 8007062:	3b01      	subs	r3, #1
 8007064:	1e5a      	subs	r2, r3, #1
 8007066:	4193      	sbcs	r3, r2
 8007068:	b2db      	uxtb	r3, r3
 800706a:	2b00      	cmp	r3, #0
 800706c:	d001      	beq.n	8007072 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800706e:	2301      	movs	r3, #1
 8007070:	e07b      	b.n	800716a <HAL_TIM_PWM_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d104      	bne.n	8007082 <HAL_TIM_PWM_Start+0xaa>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	223e      	movs	r2, #62	; 0x3e
 800707c:	2102      	movs	r1, #2
 800707e:	5499      	strb	r1, [r3, r2]
 8007080:	e023      	b.n	80070ca <HAL_TIM_PWM_Start+0xf2>
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	2b04      	cmp	r3, #4
 8007086:	d104      	bne.n	8007092 <HAL_TIM_PWM_Start+0xba>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	223f      	movs	r2, #63	; 0x3f
 800708c:	2102      	movs	r1, #2
 800708e:	5499      	strb	r1, [r3, r2]
 8007090:	e01b      	b.n	80070ca <HAL_TIM_PWM_Start+0xf2>
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	2b08      	cmp	r3, #8
 8007096:	d104      	bne.n	80070a2 <HAL_TIM_PWM_Start+0xca>
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2240      	movs	r2, #64	; 0x40
 800709c:	2102      	movs	r1, #2
 800709e:	5499      	strb	r1, [r3, r2]
 80070a0:	e013      	b.n	80070ca <HAL_TIM_PWM_Start+0xf2>
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	2b0c      	cmp	r3, #12
 80070a6:	d104      	bne.n	80070b2 <HAL_TIM_PWM_Start+0xda>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2241      	movs	r2, #65	; 0x41
 80070ac:	2102      	movs	r1, #2
 80070ae:	5499      	strb	r1, [r3, r2]
 80070b0:	e00b      	b.n	80070ca <HAL_TIM_PWM_Start+0xf2>
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	2b10      	cmp	r3, #16
 80070b6:	d104      	bne.n	80070c2 <HAL_TIM_PWM_Start+0xea>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2242      	movs	r2, #66	; 0x42
 80070bc:	2102      	movs	r1, #2
 80070be:	5499      	strb	r1, [r3, r2]
 80070c0:	e003      	b.n	80070ca <HAL_TIM_PWM_Start+0xf2>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2243      	movs	r2, #67	; 0x43
 80070c6:	2102      	movs	r1, #2
 80070c8:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	6839      	ldr	r1, [r7, #0]
 80070d0:	2201      	movs	r2, #1
 80070d2:	0018      	movs	r0, r3
 80070d4:	f000 ff84 	bl	8007fe0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	4a25      	ldr	r2, [pc, #148]	; (8007174 <HAL_TIM_PWM_Start+0x19c>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d009      	beq.n	80070f6 <HAL_TIM_PWM_Start+0x11e>
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	4a24      	ldr	r2, [pc, #144]	; (8007178 <HAL_TIM_PWM_Start+0x1a0>)
 80070e8:	4293      	cmp	r3, r2
 80070ea:	d004      	beq.n	80070f6 <HAL_TIM_PWM_Start+0x11e>
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	4a22      	ldr	r2, [pc, #136]	; (800717c <HAL_TIM_PWM_Start+0x1a4>)
 80070f2:	4293      	cmp	r3, r2
 80070f4:	d101      	bne.n	80070fa <HAL_TIM_PWM_Start+0x122>
 80070f6:	2301      	movs	r3, #1
 80070f8:	e000      	b.n	80070fc <HAL_TIM_PWM_Start+0x124>
 80070fa:	2300      	movs	r3, #0
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d008      	beq.n	8007112 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	2180      	movs	r1, #128	; 0x80
 800710c:	0209      	lsls	r1, r1, #8
 800710e:	430a      	orrs	r2, r1
 8007110:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	4a17      	ldr	r2, [pc, #92]	; (8007174 <HAL_TIM_PWM_Start+0x19c>)
 8007118:	4293      	cmp	r3, r2
 800711a:	d004      	beq.n	8007126 <HAL_TIM_PWM_Start+0x14e>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	4a17      	ldr	r2, [pc, #92]	; (8007180 <HAL_TIM_PWM_Start+0x1a8>)
 8007122:	4293      	cmp	r3, r2
 8007124:	d116      	bne.n	8007154 <HAL_TIM_PWM_Start+0x17c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	689b      	ldr	r3, [r3, #8]
 800712c:	4a15      	ldr	r2, [pc, #84]	; (8007184 <HAL_TIM_PWM_Start+0x1ac>)
 800712e:	4013      	ands	r3, r2
 8007130:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	2b06      	cmp	r3, #6
 8007136:	d016      	beq.n	8007166 <HAL_TIM_PWM_Start+0x18e>
 8007138:	68fa      	ldr	r2, [r7, #12]
 800713a:	2380      	movs	r3, #128	; 0x80
 800713c:	025b      	lsls	r3, r3, #9
 800713e:	429a      	cmp	r2, r3
 8007140:	d011      	beq.n	8007166 <HAL_TIM_PWM_Start+0x18e>
    {
      __HAL_TIM_ENABLE(htim);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	681a      	ldr	r2, [r3, #0]
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	2101      	movs	r1, #1
 800714e:	430a      	orrs	r2, r1
 8007150:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007152:	e008      	b.n	8007166 <HAL_TIM_PWM_Start+0x18e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	681a      	ldr	r2, [r3, #0]
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	2101      	movs	r1, #1
 8007160:	430a      	orrs	r2, r1
 8007162:	601a      	str	r2, [r3, #0]
 8007164:	e000      	b.n	8007168 <HAL_TIM_PWM_Start+0x190>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007166:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8007168:	2300      	movs	r3, #0
}
 800716a:	0018      	movs	r0, r3
 800716c:	46bd      	mov	sp, r7
 800716e:	b004      	add	sp, #16
 8007170:	bd80      	pop	{r7, pc}
 8007172:	46c0      	nop			; (mov r8, r8)
 8007174:	40012c00 	.word	0x40012c00
 8007178:	40014400 	.word	0x40014400
 800717c:	40014800 	.word	0x40014800
 8007180:	40000400 	.word	0x40000400
 8007184:	00010007 	.word	0x00010007

08007188 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b082      	sub	sp, #8
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	691b      	ldr	r3, [r3, #16]
 8007196:	2202      	movs	r2, #2
 8007198:	4013      	ands	r3, r2
 800719a:	2b02      	cmp	r3, #2
 800719c:	d124      	bne.n	80071e8 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	68db      	ldr	r3, [r3, #12]
 80071a4:	2202      	movs	r2, #2
 80071a6:	4013      	ands	r3, r2
 80071a8:	2b02      	cmp	r3, #2
 80071aa:	d11d      	bne.n	80071e8 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	2203      	movs	r2, #3
 80071b2:	4252      	negs	r2, r2
 80071b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2201      	movs	r2, #1
 80071ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	699b      	ldr	r3, [r3, #24]
 80071c2:	2203      	movs	r2, #3
 80071c4:	4013      	ands	r3, r2
 80071c6:	d004      	beq.n	80071d2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	0018      	movs	r0, r3
 80071cc:	f000 fb4c 	bl	8007868 <HAL_TIM_IC_CaptureCallback>
 80071d0:	e007      	b.n	80071e2 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	0018      	movs	r0, r3
 80071d6:	f000 fb3f 	bl	8007858 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	0018      	movs	r0, r3
 80071de:	f000 fb4b 	bl	8007878 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2200      	movs	r2, #0
 80071e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	691b      	ldr	r3, [r3, #16]
 80071ee:	2204      	movs	r2, #4
 80071f0:	4013      	ands	r3, r2
 80071f2:	2b04      	cmp	r3, #4
 80071f4:	d125      	bne.n	8007242 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	68db      	ldr	r3, [r3, #12]
 80071fc:	2204      	movs	r2, #4
 80071fe:	4013      	ands	r3, r2
 8007200:	2b04      	cmp	r3, #4
 8007202:	d11e      	bne.n	8007242 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	2205      	movs	r2, #5
 800720a:	4252      	negs	r2, r2
 800720c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2202      	movs	r2, #2
 8007212:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	699a      	ldr	r2, [r3, #24]
 800721a:	23c0      	movs	r3, #192	; 0xc0
 800721c:	009b      	lsls	r3, r3, #2
 800721e:	4013      	ands	r3, r2
 8007220:	d004      	beq.n	800722c <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	0018      	movs	r0, r3
 8007226:	f000 fb1f 	bl	8007868 <HAL_TIM_IC_CaptureCallback>
 800722a:	e007      	b.n	800723c <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	0018      	movs	r0, r3
 8007230:	f000 fb12 	bl	8007858 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	0018      	movs	r0, r3
 8007238:	f000 fb1e 	bl	8007878 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2200      	movs	r2, #0
 8007240:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	691b      	ldr	r3, [r3, #16]
 8007248:	2208      	movs	r2, #8
 800724a:	4013      	ands	r3, r2
 800724c:	2b08      	cmp	r3, #8
 800724e:	d124      	bne.n	800729a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	68db      	ldr	r3, [r3, #12]
 8007256:	2208      	movs	r2, #8
 8007258:	4013      	ands	r3, r2
 800725a:	2b08      	cmp	r3, #8
 800725c:	d11d      	bne.n	800729a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	2209      	movs	r2, #9
 8007264:	4252      	negs	r2, r2
 8007266:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2204      	movs	r2, #4
 800726c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	69db      	ldr	r3, [r3, #28]
 8007274:	2203      	movs	r2, #3
 8007276:	4013      	ands	r3, r2
 8007278:	d004      	beq.n	8007284 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	0018      	movs	r0, r3
 800727e:	f000 faf3 	bl	8007868 <HAL_TIM_IC_CaptureCallback>
 8007282:	e007      	b.n	8007294 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	0018      	movs	r0, r3
 8007288:	f000 fae6 	bl	8007858 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	0018      	movs	r0, r3
 8007290:	f000 faf2 	bl	8007878 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2200      	movs	r2, #0
 8007298:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	691b      	ldr	r3, [r3, #16]
 80072a0:	2210      	movs	r2, #16
 80072a2:	4013      	ands	r3, r2
 80072a4:	2b10      	cmp	r3, #16
 80072a6:	d125      	bne.n	80072f4 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	68db      	ldr	r3, [r3, #12]
 80072ae:	2210      	movs	r2, #16
 80072b0:	4013      	ands	r3, r2
 80072b2:	2b10      	cmp	r3, #16
 80072b4:	d11e      	bne.n	80072f4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	2211      	movs	r2, #17
 80072bc:	4252      	negs	r2, r2
 80072be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2208      	movs	r2, #8
 80072c4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	69da      	ldr	r2, [r3, #28]
 80072cc:	23c0      	movs	r3, #192	; 0xc0
 80072ce:	009b      	lsls	r3, r3, #2
 80072d0:	4013      	ands	r3, r2
 80072d2:	d004      	beq.n	80072de <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	0018      	movs	r0, r3
 80072d8:	f000 fac6 	bl	8007868 <HAL_TIM_IC_CaptureCallback>
 80072dc:	e007      	b.n	80072ee <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	0018      	movs	r0, r3
 80072e2:	f000 fab9 	bl	8007858 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	0018      	movs	r0, r3
 80072ea:	f000 fac5 	bl	8007878 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2200      	movs	r2, #0
 80072f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	691b      	ldr	r3, [r3, #16]
 80072fa:	2201      	movs	r2, #1
 80072fc:	4013      	ands	r3, r2
 80072fe:	2b01      	cmp	r3, #1
 8007300:	d10f      	bne.n	8007322 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	68db      	ldr	r3, [r3, #12]
 8007308:	2201      	movs	r2, #1
 800730a:	4013      	ands	r3, r2
 800730c:	2b01      	cmp	r3, #1
 800730e:	d108      	bne.n	8007322 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	2202      	movs	r2, #2
 8007316:	4252      	negs	r2, r2
 8007318:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	0018      	movs	r0, r3
 800731e:	f7fb f847 	bl	80023b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	691b      	ldr	r3, [r3, #16]
 8007328:	2280      	movs	r2, #128	; 0x80
 800732a:	4013      	ands	r3, r2
 800732c:	2b80      	cmp	r3, #128	; 0x80
 800732e:	d10f      	bne.n	8007350 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	68db      	ldr	r3, [r3, #12]
 8007336:	2280      	movs	r2, #128	; 0x80
 8007338:	4013      	ands	r3, r2
 800733a:	2b80      	cmp	r3, #128	; 0x80
 800733c:	d108      	bne.n	8007350 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	2281      	movs	r2, #129	; 0x81
 8007344:	4252      	negs	r2, r2
 8007346:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	0018      	movs	r0, r3
 800734c:	f000 ff7c 	bl	8008248 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	691a      	ldr	r2, [r3, #16]
 8007356:	2380      	movs	r3, #128	; 0x80
 8007358:	005b      	lsls	r3, r3, #1
 800735a:	401a      	ands	r2, r3
 800735c:	2380      	movs	r3, #128	; 0x80
 800735e:	005b      	lsls	r3, r3, #1
 8007360:	429a      	cmp	r2, r3
 8007362:	d10e      	bne.n	8007382 <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	68db      	ldr	r3, [r3, #12]
 800736a:	2280      	movs	r2, #128	; 0x80
 800736c:	4013      	ands	r3, r2
 800736e:	2b80      	cmp	r3, #128	; 0x80
 8007370:	d107      	bne.n	8007382 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	4a1c      	ldr	r2, [pc, #112]	; (80073e8 <HAL_TIM_IRQHandler+0x260>)
 8007378:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	0018      	movs	r0, r3
 800737e:	f000 ff6b 	bl	8008258 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	691b      	ldr	r3, [r3, #16]
 8007388:	2240      	movs	r2, #64	; 0x40
 800738a:	4013      	ands	r3, r2
 800738c:	2b40      	cmp	r3, #64	; 0x40
 800738e:	d10f      	bne.n	80073b0 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	68db      	ldr	r3, [r3, #12]
 8007396:	2240      	movs	r2, #64	; 0x40
 8007398:	4013      	ands	r3, r2
 800739a:	2b40      	cmp	r3, #64	; 0x40
 800739c:	d108      	bne.n	80073b0 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	2241      	movs	r2, #65	; 0x41
 80073a4:	4252      	negs	r2, r2
 80073a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	0018      	movs	r0, r3
 80073ac:	f000 fa6c 	bl	8007888 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	691b      	ldr	r3, [r3, #16]
 80073b6:	2220      	movs	r2, #32
 80073b8:	4013      	ands	r3, r2
 80073ba:	2b20      	cmp	r3, #32
 80073bc:	d10f      	bne.n	80073de <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	68db      	ldr	r3, [r3, #12]
 80073c4:	2220      	movs	r2, #32
 80073c6:	4013      	ands	r3, r2
 80073c8:	2b20      	cmp	r3, #32
 80073ca:	d108      	bne.n	80073de <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	2221      	movs	r2, #33	; 0x21
 80073d2:	4252      	negs	r2, r2
 80073d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	0018      	movs	r0, r3
 80073da:	f000 ff2d 	bl	8008238 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80073de:	46c0      	nop			; (mov r8, r8)
 80073e0:	46bd      	mov	sp, r7
 80073e2:	b002      	add	sp, #8
 80073e4:	bd80      	pop	{r7, pc}
 80073e6:	46c0      	nop			; (mov r8, r8)
 80073e8:	fffffeff 	.word	0xfffffeff

080073ec <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b086      	sub	sp, #24
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	60f8      	str	r0, [r7, #12]
 80073f4:	60b9      	str	r1, [r7, #8]
 80073f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80073f8:	2317      	movs	r3, #23
 80073fa:	18fb      	adds	r3, r7, r3
 80073fc:	2200      	movs	r2, #0
 80073fe:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	223c      	movs	r2, #60	; 0x3c
 8007404:	5c9b      	ldrb	r3, [r3, r2]
 8007406:	2b01      	cmp	r3, #1
 8007408:	d101      	bne.n	800740e <HAL_TIM_OC_ConfigChannel+0x22>
 800740a:	2302      	movs	r3, #2
 800740c:	e048      	b.n	80074a0 <HAL_TIM_OC_ConfigChannel+0xb4>
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	223c      	movs	r2, #60	; 0x3c
 8007412:	2101      	movs	r1, #1
 8007414:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2b14      	cmp	r3, #20
 800741a:	d835      	bhi.n	8007488 <HAL_TIM_OC_ConfigChannel+0x9c>
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	009a      	lsls	r2, r3, #2
 8007420:	4b21      	ldr	r3, [pc, #132]	; (80074a8 <HAL_TIM_OC_ConfigChannel+0xbc>)
 8007422:	18d3      	adds	r3, r2, r3
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	68ba      	ldr	r2, [r7, #8]
 800742e:	0011      	movs	r1, r2
 8007430:	0018      	movs	r0, r3
 8007432:	f000 fa9d 	bl	8007970 <TIM_OC1_SetConfig>
      break;
 8007436:	e02c      	b.n	8007492 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	68ba      	ldr	r2, [r7, #8]
 800743e:	0011      	movs	r1, r2
 8007440:	0018      	movs	r0, r3
 8007442:	f000 fb15 	bl	8007a70 <TIM_OC2_SetConfig>
      break;
 8007446:	e024      	b.n	8007492 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	68ba      	ldr	r2, [r7, #8]
 800744e:	0011      	movs	r1, r2
 8007450:	0018      	movs	r0, r3
 8007452:	f000 fb8b 	bl	8007b6c <TIM_OC3_SetConfig>
      break;
 8007456:	e01c      	b.n	8007492 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	68ba      	ldr	r2, [r7, #8]
 800745e:	0011      	movs	r1, r2
 8007460:	0018      	movs	r0, r3
 8007462:	f000 fc05 	bl	8007c70 <TIM_OC4_SetConfig>
      break;
 8007466:	e014      	b.n	8007492 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	68ba      	ldr	r2, [r7, #8]
 800746e:	0011      	movs	r1, r2
 8007470:	0018      	movs	r0, r3
 8007472:	f000 fc61 	bl	8007d38 <TIM_OC5_SetConfig>
      break;
 8007476:	e00c      	b.n	8007492 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	68ba      	ldr	r2, [r7, #8]
 800747e:	0011      	movs	r1, r2
 8007480:	0018      	movs	r0, r3
 8007482:	f000 fcb3 	bl	8007dec <TIM_OC6_SetConfig>
      break;
 8007486:	e004      	b.n	8007492 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8007488:	2317      	movs	r3, #23
 800748a:	18fb      	adds	r3, r7, r3
 800748c:	2201      	movs	r2, #1
 800748e:	701a      	strb	r2, [r3, #0]
      break;
 8007490:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	223c      	movs	r2, #60	; 0x3c
 8007496:	2100      	movs	r1, #0
 8007498:	5499      	strb	r1, [r3, r2]

  return status;
 800749a:	2317      	movs	r3, #23
 800749c:	18fb      	adds	r3, r7, r3
 800749e:	781b      	ldrb	r3, [r3, #0]
}
 80074a0:	0018      	movs	r0, r3
 80074a2:	46bd      	mov	sp, r7
 80074a4:	b006      	add	sp, #24
 80074a6:	bd80      	pop	{r7, pc}
 80074a8:	0800dd0c 	.word	0x0800dd0c

080074ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b086      	sub	sp, #24
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	60f8      	str	r0, [r7, #12]
 80074b4:	60b9      	str	r1, [r7, #8]
 80074b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80074b8:	2317      	movs	r3, #23
 80074ba:	18fb      	adds	r3, r7, r3
 80074bc:	2200      	movs	r2, #0
 80074be:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	223c      	movs	r2, #60	; 0x3c
 80074c4:	5c9b      	ldrb	r3, [r3, r2]
 80074c6:	2b01      	cmp	r3, #1
 80074c8:	d101      	bne.n	80074ce <HAL_TIM_PWM_ConfigChannel+0x22>
 80074ca:	2302      	movs	r3, #2
 80074cc:	e0e5      	b.n	800769a <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	223c      	movs	r2, #60	; 0x3c
 80074d2:	2101      	movs	r1, #1
 80074d4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2b14      	cmp	r3, #20
 80074da:	d900      	bls.n	80074de <HAL_TIM_PWM_ConfigChannel+0x32>
 80074dc:	e0d1      	b.n	8007682 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	009a      	lsls	r2, r3, #2
 80074e2:	4b70      	ldr	r3, [pc, #448]	; (80076a4 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80074e4:	18d3      	adds	r3, r2, r3
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	68ba      	ldr	r2, [r7, #8]
 80074f0:	0011      	movs	r1, r2
 80074f2:	0018      	movs	r0, r3
 80074f4:	f000 fa3c 	bl	8007970 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	699a      	ldr	r2, [r3, #24]
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	2108      	movs	r1, #8
 8007504:	430a      	orrs	r2, r1
 8007506:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	699a      	ldr	r2, [r3, #24]
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	2104      	movs	r1, #4
 8007514:	438a      	bics	r2, r1
 8007516:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	6999      	ldr	r1, [r3, #24]
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	691a      	ldr	r2, [r3, #16]
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	430a      	orrs	r2, r1
 8007528:	619a      	str	r2, [r3, #24]
      break;
 800752a:	e0af      	b.n	800768c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	68ba      	ldr	r2, [r7, #8]
 8007532:	0011      	movs	r1, r2
 8007534:	0018      	movs	r0, r3
 8007536:	f000 fa9b 	bl	8007a70 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	699a      	ldr	r2, [r3, #24]
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	2180      	movs	r1, #128	; 0x80
 8007546:	0109      	lsls	r1, r1, #4
 8007548:	430a      	orrs	r2, r1
 800754a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	699a      	ldr	r2, [r3, #24]
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	4954      	ldr	r1, [pc, #336]	; (80076a8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8007558:	400a      	ands	r2, r1
 800755a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	6999      	ldr	r1, [r3, #24]
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	691b      	ldr	r3, [r3, #16]
 8007566:	021a      	lsls	r2, r3, #8
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	430a      	orrs	r2, r1
 800756e:	619a      	str	r2, [r3, #24]
      break;
 8007570:	e08c      	b.n	800768c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	68ba      	ldr	r2, [r7, #8]
 8007578:	0011      	movs	r1, r2
 800757a:	0018      	movs	r0, r3
 800757c:	f000 faf6 	bl	8007b6c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	69da      	ldr	r2, [r3, #28]
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	2108      	movs	r1, #8
 800758c:	430a      	orrs	r2, r1
 800758e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	69da      	ldr	r2, [r3, #28]
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	2104      	movs	r1, #4
 800759c:	438a      	bics	r2, r1
 800759e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	69d9      	ldr	r1, [r3, #28]
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	691a      	ldr	r2, [r3, #16]
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	430a      	orrs	r2, r1
 80075b0:	61da      	str	r2, [r3, #28]
      break;
 80075b2:	e06b      	b.n	800768c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	68ba      	ldr	r2, [r7, #8]
 80075ba:	0011      	movs	r1, r2
 80075bc:	0018      	movs	r0, r3
 80075be:	f000 fb57 	bl	8007c70 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	69da      	ldr	r2, [r3, #28]
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	2180      	movs	r1, #128	; 0x80
 80075ce:	0109      	lsls	r1, r1, #4
 80075d0:	430a      	orrs	r2, r1
 80075d2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	69da      	ldr	r2, [r3, #28]
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4932      	ldr	r1, [pc, #200]	; (80076a8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80075e0:	400a      	ands	r2, r1
 80075e2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	69d9      	ldr	r1, [r3, #28]
 80075ea:	68bb      	ldr	r3, [r7, #8]
 80075ec:	691b      	ldr	r3, [r3, #16]
 80075ee:	021a      	lsls	r2, r3, #8
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	430a      	orrs	r2, r1
 80075f6:	61da      	str	r2, [r3, #28]
      break;
 80075f8:	e048      	b.n	800768c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	68ba      	ldr	r2, [r7, #8]
 8007600:	0011      	movs	r1, r2
 8007602:	0018      	movs	r0, r3
 8007604:	f000 fb98 	bl	8007d38 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	2108      	movs	r1, #8
 8007614:	430a      	orrs	r2, r1
 8007616:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	2104      	movs	r1, #4
 8007624:	438a      	bics	r2, r1
 8007626:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	691a      	ldr	r2, [r3, #16]
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	430a      	orrs	r2, r1
 8007638:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800763a:	e027      	b.n	800768c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	68ba      	ldr	r2, [r7, #8]
 8007642:	0011      	movs	r1, r2
 8007644:	0018      	movs	r0, r3
 8007646:	f000 fbd1 	bl	8007dec <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	2180      	movs	r1, #128	; 0x80
 8007656:	0109      	lsls	r1, r1, #4
 8007658:	430a      	orrs	r2, r1
 800765a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	4910      	ldr	r1, [pc, #64]	; (80076a8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8007668:	400a      	ands	r2, r1
 800766a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007672:	68bb      	ldr	r3, [r7, #8]
 8007674:	691b      	ldr	r3, [r3, #16]
 8007676:	021a      	lsls	r2, r3, #8
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	430a      	orrs	r2, r1
 800767e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007680:	e004      	b.n	800768c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8007682:	2317      	movs	r3, #23
 8007684:	18fb      	adds	r3, r7, r3
 8007686:	2201      	movs	r2, #1
 8007688:	701a      	strb	r2, [r3, #0]
      break;
 800768a:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	223c      	movs	r2, #60	; 0x3c
 8007690:	2100      	movs	r1, #0
 8007692:	5499      	strb	r1, [r3, r2]

  return status;
 8007694:	2317      	movs	r3, #23
 8007696:	18fb      	adds	r3, r7, r3
 8007698:	781b      	ldrb	r3, [r3, #0]
}
 800769a:	0018      	movs	r0, r3
 800769c:	46bd      	mov	sp, r7
 800769e:	b006      	add	sp, #24
 80076a0:	bd80      	pop	{r7, pc}
 80076a2:	46c0      	nop			; (mov r8, r8)
 80076a4:	0800dd60 	.word	0x0800dd60
 80076a8:	fffffbff 	.word	0xfffffbff

080076ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b084      	sub	sp, #16
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
 80076b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80076b6:	230f      	movs	r3, #15
 80076b8:	18fb      	adds	r3, r7, r3
 80076ba:	2200      	movs	r2, #0
 80076bc:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	223c      	movs	r2, #60	; 0x3c
 80076c2:	5c9b      	ldrb	r3, [r3, r2]
 80076c4:	2b01      	cmp	r3, #1
 80076c6:	d101      	bne.n	80076cc <HAL_TIM_ConfigClockSource+0x20>
 80076c8:	2302      	movs	r3, #2
 80076ca:	e0bc      	b.n	8007846 <HAL_TIM_ConfigClockSource+0x19a>
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	223c      	movs	r2, #60	; 0x3c
 80076d0:	2101      	movs	r1, #1
 80076d2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	223d      	movs	r2, #61	; 0x3d
 80076d8:	2102      	movs	r1, #2
 80076da:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	689b      	ldr	r3, [r3, #8]
 80076e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	4a5a      	ldr	r2, [pc, #360]	; (8007850 <HAL_TIM_ConfigClockSource+0x1a4>)
 80076e8:	4013      	ands	r3, r2
 80076ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	4a59      	ldr	r2, [pc, #356]	; (8007854 <HAL_TIM_ConfigClockSource+0x1a8>)
 80076f0:	4013      	ands	r3, r2
 80076f2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	68ba      	ldr	r2, [r7, #8]
 80076fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	2280      	movs	r2, #128	; 0x80
 8007702:	0192      	lsls	r2, r2, #6
 8007704:	4293      	cmp	r3, r2
 8007706:	d040      	beq.n	800778a <HAL_TIM_ConfigClockSource+0xde>
 8007708:	2280      	movs	r2, #128	; 0x80
 800770a:	0192      	lsls	r2, r2, #6
 800770c:	4293      	cmp	r3, r2
 800770e:	d900      	bls.n	8007712 <HAL_TIM_ConfigClockSource+0x66>
 8007710:	e088      	b.n	8007824 <HAL_TIM_ConfigClockSource+0x178>
 8007712:	2280      	movs	r2, #128	; 0x80
 8007714:	0152      	lsls	r2, r2, #5
 8007716:	4293      	cmp	r3, r2
 8007718:	d100      	bne.n	800771c <HAL_TIM_ConfigClockSource+0x70>
 800771a:	e088      	b.n	800782e <HAL_TIM_ConfigClockSource+0x182>
 800771c:	2280      	movs	r2, #128	; 0x80
 800771e:	0152      	lsls	r2, r2, #5
 8007720:	4293      	cmp	r3, r2
 8007722:	d900      	bls.n	8007726 <HAL_TIM_ConfigClockSource+0x7a>
 8007724:	e07e      	b.n	8007824 <HAL_TIM_ConfigClockSource+0x178>
 8007726:	2b70      	cmp	r3, #112	; 0x70
 8007728:	d018      	beq.n	800775c <HAL_TIM_ConfigClockSource+0xb0>
 800772a:	d900      	bls.n	800772e <HAL_TIM_ConfigClockSource+0x82>
 800772c:	e07a      	b.n	8007824 <HAL_TIM_ConfigClockSource+0x178>
 800772e:	2b60      	cmp	r3, #96	; 0x60
 8007730:	d04f      	beq.n	80077d2 <HAL_TIM_ConfigClockSource+0x126>
 8007732:	d900      	bls.n	8007736 <HAL_TIM_ConfigClockSource+0x8a>
 8007734:	e076      	b.n	8007824 <HAL_TIM_ConfigClockSource+0x178>
 8007736:	2b50      	cmp	r3, #80	; 0x50
 8007738:	d03b      	beq.n	80077b2 <HAL_TIM_ConfigClockSource+0x106>
 800773a:	d900      	bls.n	800773e <HAL_TIM_ConfigClockSource+0x92>
 800773c:	e072      	b.n	8007824 <HAL_TIM_ConfigClockSource+0x178>
 800773e:	2b40      	cmp	r3, #64	; 0x40
 8007740:	d057      	beq.n	80077f2 <HAL_TIM_ConfigClockSource+0x146>
 8007742:	d900      	bls.n	8007746 <HAL_TIM_ConfigClockSource+0x9a>
 8007744:	e06e      	b.n	8007824 <HAL_TIM_ConfigClockSource+0x178>
 8007746:	2b30      	cmp	r3, #48	; 0x30
 8007748:	d063      	beq.n	8007812 <HAL_TIM_ConfigClockSource+0x166>
 800774a:	d86b      	bhi.n	8007824 <HAL_TIM_ConfigClockSource+0x178>
 800774c:	2b20      	cmp	r3, #32
 800774e:	d060      	beq.n	8007812 <HAL_TIM_ConfigClockSource+0x166>
 8007750:	d868      	bhi.n	8007824 <HAL_TIM_ConfigClockSource+0x178>
 8007752:	2b00      	cmp	r3, #0
 8007754:	d05d      	beq.n	8007812 <HAL_TIM_ConfigClockSource+0x166>
 8007756:	2b10      	cmp	r3, #16
 8007758:	d05b      	beq.n	8007812 <HAL_TIM_ConfigClockSource+0x166>
 800775a:	e063      	b.n	8007824 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6818      	ldr	r0, [r3, #0]
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	6899      	ldr	r1, [r3, #8]
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	685a      	ldr	r2, [r3, #4]
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	68db      	ldr	r3, [r3, #12]
 800776c:	f000 fc18 	bl	8007fa0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	689b      	ldr	r3, [r3, #8]
 8007776:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007778:	68bb      	ldr	r3, [r7, #8]
 800777a:	2277      	movs	r2, #119	; 0x77
 800777c:	4313      	orrs	r3, r2
 800777e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	68ba      	ldr	r2, [r7, #8]
 8007786:	609a      	str	r2, [r3, #8]
      break;
 8007788:	e052      	b.n	8007830 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6818      	ldr	r0, [r3, #0]
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	6899      	ldr	r1, [r3, #8]
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	685a      	ldr	r2, [r3, #4]
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	68db      	ldr	r3, [r3, #12]
 800779a:	f000 fc01 	bl	8007fa0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	689a      	ldr	r2, [r3, #8]
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	2180      	movs	r1, #128	; 0x80
 80077aa:	01c9      	lsls	r1, r1, #7
 80077ac:	430a      	orrs	r2, r1
 80077ae:	609a      	str	r2, [r3, #8]
      break;
 80077b0:	e03e      	b.n	8007830 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6818      	ldr	r0, [r3, #0]
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	6859      	ldr	r1, [r3, #4]
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	68db      	ldr	r3, [r3, #12]
 80077be:	001a      	movs	r2, r3
 80077c0:	f000 fb72 	bl	8007ea8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	2150      	movs	r1, #80	; 0x50
 80077ca:	0018      	movs	r0, r3
 80077cc:	f000 fbcc 	bl	8007f68 <TIM_ITRx_SetConfig>
      break;
 80077d0:	e02e      	b.n	8007830 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6818      	ldr	r0, [r3, #0]
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	6859      	ldr	r1, [r3, #4]
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	68db      	ldr	r3, [r3, #12]
 80077de:	001a      	movs	r2, r3
 80077e0:	f000 fb90 	bl	8007f04 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	2160      	movs	r1, #96	; 0x60
 80077ea:	0018      	movs	r0, r3
 80077ec:	f000 fbbc 	bl	8007f68 <TIM_ITRx_SetConfig>
      break;
 80077f0:	e01e      	b.n	8007830 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6818      	ldr	r0, [r3, #0]
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	6859      	ldr	r1, [r3, #4]
 80077fa:	683b      	ldr	r3, [r7, #0]
 80077fc:	68db      	ldr	r3, [r3, #12]
 80077fe:	001a      	movs	r2, r3
 8007800:	f000 fb52 	bl	8007ea8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	2140      	movs	r1, #64	; 0x40
 800780a:	0018      	movs	r0, r3
 800780c:	f000 fbac 	bl	8007f68 <TIM_ITRx_SetConfig>
      break;
 8007810:	e00e      	b.n	8007830 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681a      	ldr	r2, [r3, #0]
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	0019      	movs	r1, r3
 800781c:	0010      	movs	r0, r2
 800781e:	f000 fba3 	bl	8007f68 <TIM_ITRx_SetConfig>
      break;
 8007822:	e005      	b.n	8007830 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8007824:	230f      	movs	r3, #15
 8007826:	18fb      	adds	r3, r7, r3
 8007828:	2201      	movs	r2, #1
 800782a:	701a      	strb	r2, [r3, #0]
      break;
 800782c:	e000      	b.n	8007830 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800782e:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	223d      	movs	r2, #61	; 0x3d
 8007834:	2101      	movs	r1, #1
 8007836:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	223c      	movs	r2, #60	; 0x3c
 800783c:	2100      	movs	r1, #0
 800783e:	5499      	strb	r1, [r3, r2]

  return status;
 8007840:	230f      	movs	r3, #15
 8007842:	18fb      	adds	r3, r7, r3
 8007844:	781b      	ldrb	r3, [r3, #0]
}
 8007846:	0018      	movs	r0, r3
 8007848:	46bd      	mov	sp, r7
 800784a:	b004      	add	sp, #16
 800784c:	bd80      	pop	{r7, pc}
 800784e:	46c0      	nop			; (mov r8, r8)
 8007850:	ffceff88 	.word	0xffceff88
 8007854:	ffff00ff 	.word	0xffff00ff

08007858 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b082      	sub	sp, #8
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007860:	46c0      	nop			; (mov r8, r8)
 8007862:	46bd      	mov	sp, r7
 8007864:	b002      	add	sp, #8
 8007866:	bd80      	pop	{r7, pc}

08007868 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b082      	sub	sp, #8
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007870:	46c0      	nop			; (mov r8, r8)
 8007872:	46bd      	mov	sp, r7
 8007874:	b002      	add	sp, #8
 8007876:	bd80      	pop	{r7, pc}

08007878 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007878:	b580      	push	{r7, lr}
 800787a:	b082      	sub	sp, #8
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007880:	46c0      	nop			; (mov r8, r8)
 8007882:	46bd      	mov	sp, r7
 8007884:	b002      	add	sp, #8
 8007886:	bd80      	pop	{r7, pc}

08007888 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b082      	sub	sp, #8
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007890:	46c0      	nop			; (mov r8, r8)
 8007892:	46bd      	mov	sp, r7
 8007894:	b002      	add	sp, #8
 8007896:	bd80      	pop	{r7, pc}

08007898 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b084      	sub	sp, #16
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
 80078a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	4a2b      	ldr	r2, [pc, #172]	; (8007958 <TIM_Base_SetConfig+0xc0>)
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d003      	beq.n	80078b8 <TIM_Base_SetConfig+0x20>
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	4a2a      	ldr	r2, [pc, #168]	; (800795c <TIM_Base_SetConfig+0xc4>)
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d108      	bne.n	80078ca <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2270      	movs	r2, #112	; 0x70
 80078bc:	4393      	bics	r3, r2
 80078be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	685b      	ldr	r3, [r3, #4]
 80078c4:	68fa      	ldr	r2, [r7, #12]
 80078c6:	4313      	orrs	r3, r2
 80078c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	4a22      	ldr	r2, [pc, #136]	; (8007958 <TIM_Base_SetConfig+0xc0>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d00f      	beq.n	80078f2 <TIM_Base_SetConfig+0x5a>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	4a21      	ldr	r2, [pc, #132]	; (800795c <TIM_Base_SetConfig+0xc4>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d00b      	beq.n	80078f2 <TIM_Base_SetConfig+0x5a>
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	4a20      	ldr	r2, [pc, #128]	; (8007960 <TIM_Base_SetConfig+0xc8>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d007      	beq.n	80078f2 <TIM_Base_SetConfig+0x5a>
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	4a1f      	ldr	r2, [pc, #124]	; (8007964 <TIM_Base_SetConfig+0xcc>)
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d003      	beq.n	80078f2 <TIM_Base_SetConfig+0x5a>
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	4a1e      	ldr	r2, [pc, #120]	; (8007968 <TIM_Base_SetConfig+0xd0>)
 80078ee:	4293      	cmp	r3, r2
 80078f0:	d108      	bne.n	8007904 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	4a1d      	ldr	r2, [pc, #116]	; (800796c <TIM_Base_SetConfig+0xd4>)
 80078f6:	4013      	ands	r3, r2
 80078f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	68db      	ldr	r3, [r3, #12]
 80078fe:	68fa      	ldr	r2, [r7, #12]
 8007900:	4313      	orrs	r3, r2
 8007902:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	2280      	movs	r2, #128	; 0x80
 8007908:	4393      	bics	r3, r2
 800790a:	001a      	movs	r2, r3
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	695b      	ldr	r3, [r3, #20]
 8007910:	4313      	orrs	r3, r2
 8007912:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	68fa      	ldr	r2, [r7, #12]
 8007918:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800791a:	683b      	ldr	r3, [r7, #0]
 800791c:	689a      	ldr	r2, [r3, #8]
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	681a      	ldr	r2, [r3, #0]
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	4a0a      	ldr	r2, [pc, #40]	; (8007958 <TIM_Base_SetConfig+0xc0>)
 800792e:	4293      	cmp	r3, r2
 8007930:	d007      	beq.n	8007942 <TIM_Base_SetConfig+0xaa>
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	4a0b      	ldr	r2, [pc, #44]	; (8007964 <TIM_Base_SetConfig+0xcc>)
 8007936:	4293      	cmp	r3, r2
 8007938:	d003      	beq.n	8007942 <TIM_Base_SetConfig+0xaa>
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	4a0a      	ldr	r2, [pc, #40]	; (8007968 <TIM_Base_SetConfig+0xd0>)
 800793e:	4293      	cmp	r3, r2
 8007940:	d103      	bne.n	800794a <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	691a      	ldr	r2, [r3, #16]
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2201      	movs	r2, #1
 800794e:	615a      	str	r2, [r3, #20]
}
 8007950:	46c0      	nop			; (mov r8, r8)
 8007952:	46bd      	mov	sp, r7
 8007954:	b004      	add	sp, #16
 8007956:	bd80      	pop	{r7, pc}
 8007958:	40012c00 	.word	0x40012c00
 800795c:	40000400 	.word	0x40000400
 8007960:	40002000 	.word	0x40002000
 8007964:	40014400 	.word	0x40014400
 8007968:	40014800 	.word	0x40014800
 800796c:	fffffcff 	.word	0xfffffcff

08007970 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b086      	sub	sp, #24
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
 8007978:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6a1b      	ldr	r3, [r3, #32]
 800797e:	2201      	movs	r2, #1
 8007980:	4393      	bics	r3, r2
 8007982:	001a      	movs	r2, r3
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	6a1b      	ldr	r3, [r3, #32]
 800798c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	685b      	ldr	r3, [r3, #4]
 8007992:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	699b      	ldr	r3, [r3, #24]
 8007998:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	4a2e      	ldr	r2, [pc, #184]	; (8007a58 <TIM_OC1_SetConfig+0xe8>)
 800799e:	4013      	ands	r3, r2
 80079a0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	2203      	movs	r2, #3
 80079a6:	4393      	bics	r3, r2
 80079a8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	68fa      	ldr	r2, [r7, #12]
 80079b0:	4313      	orrs	r3, r2
 80079b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80079b4:	697b      	ldr	r3, [r7, #20]
 80079b6:	2202      	movs	r2, #2
 80079b8:	4393      	bics	r3, r2
 80079ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	689b      	ldr	r3, [r3, #8]
 80079c0:	697a      	ldr	r2, [r7, #20]
 80079c2:	4313      	orrs	r3, r2
 80079c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	4a24      	ldr	r2, [pc, #144]	; (8007a5c <TIM_OC1_SetConfig+0xec>)
 80079ca:	4293      	cmp	r3, r2
 80079cc:	d007      	beq.n	80079de <TIM_OC1_SetConfig+0x6e>
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	4a23      	ldr	r2, [pc, #140]	; (8007a60 <TIM_OC1_SetConfig+0xf0>)
 80079d2:	4293      	cmp	r3, r2
 80079d4:	d003      	beq.n	80079de <TIM_OC1_SetConfig+0x6e>
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	4a22      	ldr	r2, [pc, #136]	; (8007a64 <TIM_OC1_SetConfig+0xf4>)
 80079da:	4293      	cmp	r3, r2
 80079dc:	d10c      	bne.n	80079f8 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80079de:	697b      	ldr	r3, [r7, #20]
 80079e0:	2208      	movs	r2, #8
 80079e2:	4393      	bics	r3, r2
 80079e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80079e6:	683b      	ldr	r3, [r7, #0]
 80079e8:	68db      	ldr	r3, [r3, #12]
 80079ea:	697a      	ldr	r2, [r7, #20]
 80079ec:	4313      	orrs	r3, r2
 80079ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80079f0:	697b      	ldr	r3, [r7, #20]
 80079f2:	2204      	movs	r2, #4
 80079f4:	4393      	bics	r3, r2
 80079f6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	4a18      	ldr	r2, [pc, #96]	; (8007a5c <TIM_OC1_SetConfig+0xec>)
 80079fc:	4293      	cmp	r3, r2
 80079fe:	d007      	beq.n	8007a10 <TIM_OC1_SetConfig+0xa0>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	4a17      	ldr	r2, [pc, #92]	; (8007a60 <TIM_OC1_SetConfig+0xf0>)
 8007a04:	4293      	cmp	r3, r2
 8007a06:	d003      	beq.n	8007a10 <TIM_OC1_SetConfig+0xa0>
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	4a16      	ldr	r2, [pc, #88]	; (8007a64 <TIM_OC1_SetConfig+0xf4>)
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	d111      	bne.n	8007a34 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	4a15      	ldr	r2, [pc, #84]	; (8007a68 <TIM_OC1_SetConfig+0xf8>)
 8007a14:	4013      	ands	r3, r2
 8007a16:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007a18:	693b      	ldr	r3, [r7, #16]
 8007a1a:	4a14      	ldr	r2, [pc, #80]	; (8007a6c <TIM_OC1_SetConfig+0xfc>)
 8007a1c:	4013      	ands	r3, r2
 8007a1e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	695b      	ldr	r3, [r3, #20]
 8007a24:	693a      	ldr	r2, [r7, #16]
 8007a26:	4313      	orrs	r3, r2
 8007a28:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	699b      	ldr	r3, [r3, #24]
 8007a2e:	693a      	ldr	r2, [r7, #16]
 8007a30:	4313      	orrs	r3, r2
 8007a32:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	693a      	ldr	r2, [r7, #16]
 8007a38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	68fa      	ldr	r2, [r7, #12]
 8007a3e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	685a      	ldr	r2, [r3, #4]
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	697a      	ldr	r2, [r7, #20]
 8007a4c:	621a      	str	r2, [r3, #32]
}
 8007a4e:	46c0      	nop			; (mov r8, r8)
 8007a50:	46bd      	mov	sp, r7
 8007a52:	b006      	add	sp, #24
 8007a54:	bd80      	pop	{r7, pc}
 8007a56:	46c0      	nop			; (mov r8, r8)
 8007a58:	fffeff8f 	.word	0xfffeff8f
 8007a5c:	40012c00 	.word	0x40012c00
 8007a60:	40014400 	.word	0x40014400
 8007a64:	40014800 	.word	0x40014800
 8007a68:	fffffeff 	.word	0xfffffeff
 8007a6c:	fffffdff 	.word	0xfffffdff

08007a70 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b086      	sub	sp, #24
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
 8007a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6a1b      	ldr	r3, [r3, #32]
 8007a7e:	2210      	movs	r2, #16
 8007a80:	4393      	bics	r3, r2
 8007a82:	001a      	movs	r2, r3
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6a1b      	ldr	r3, [r3, #32]
 8007a8c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	685b      	ldr	r3, [r3, #4]
 8007a92:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	699b      	ldr	r3, [r3, #24]
 8007a98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	4a2c      	ldr	r2, [pc, #176]	; (8007b50 <TIM_OC2_SetConfig+0xe0>)
 8007a9e:	4013      	ands	r3, r2
 8007aa0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	4a2b      	ldr	r2, [pc, #172]	; (8007b54 <TIM_OC2_SetConfig+0xe4>)
 8007aa6:	4013      	ands	r3, r2
 8007aa8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	021b      	lsls	r3, r3, #8
 8007ab0:	68fa      	ldr	r2, [r7, #12]
 8007ab2:	4313      	orrs	r3, r2
 8007ab4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007ab6:	697b      	ldr	r3, [r7, #20]
 8007ab8:	2220      	movs	r2, #32
 8007aba:	4393      	bics	r3, r2
 8007abc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	689b      	ldr	r3, [r3, #8]
 8007ac2:	011b      	lsls	r3, r3, #4
 8007ac4:	697a      	ldr	r2, [r7, #20]
 8007ac6:	4313      	orrs	r3, r2
 8007ac8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	4a22      	ldr	r2, [pc, #136]	; (8007b58 <TIM_OC2_SetConfig+0xe8>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d10d      	bne.n	8007aee <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007ad2:	697b      	ldr	r3, [r7, #20]
 8007ad4:	2280      	movs	r2, #128	; 0x80
 8007ad6:	4393      	bics	r3, r2
 8007ad8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	68db      	ldr	r3, [r3, #12]
 8007ade:	011b      	lsls	r3, r3, #4
 8007ae0:	697a      	ldr	r2, [r7, #20]
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007ae6:	697b      	ldr	r3, [r7, #20]
 8007ae8:	2240      	movs	r2, #64	; 0x40
 8007aea:	4393      	bics	r3, r2
 8007aec:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	4a19      	ldr	r2, [pc, #100]	; (8007b58 <TIM_OC2_SetConfig+0xe8>)
 8007af2:	4293      	cmp	r3, r2
 8007af4:	d007      	beq.n	8007b06 <TIM_OC2_SetConfig+0x96>
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	4a18      	ldr	r2, [pc, #96]	; (8007b5c <TIM_OC2_SetConfig+0xec>)
 8007afa:	4293      	cmp	r3, r2
 8007afc:	d003      	beq.n	8007b06 <TIM_OC2_SetConfig+0x96>
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	4a17      	ldr	r2, [pc, #92]	; (8007b60 <TIM_OC2_SetConfig+0xf0>)
 8007b02:	4293      	cmp	r3, r2
 8007b04:	d113      	bne.n	8007b2e <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007b06:	693b      	ldr	r3, [r7, #16]
 8007b08:	4a16      	ldr	r2, [pc, #88]	; (8007b64 <TIM_OC2_SetConfig+0xf4>)
 8007b0a:	4013      	ands	r3, r2
 8007b0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007b0e:	693b      	ldr	r3, [r7, #16]
 8007b10:	4a15      	ldr	r2, [pc, #84]	; (8007b68 <TIM_OC2_SetConfig+0xf8>)
 8007b12:	4013      	ands	r3, r2
 8007b14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	695b      	ldr	r3, [r3, #20]
 8007b1a:	009b      	lsls	r3, r3, #2
 8007b1c:	693a      	ldr	r2, [r7, #16]
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007b22:	683b      	ldr	r3, [r7, #0]
 8007b24:	699b      	ldr	r3, [r3, #24]
 8007b26:	009b      	lsls	r3, r3, #2
 8007b28:	693a      	ldr	r2, [r7, #16]
 8007b2a:	4313      	orrs	r3, r2
 8007b2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	693a      	ldr	r2, [r7, #16]
 8007b32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	68fa      	ldr	r2, [r7, #12]
 8007b38:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	685a      	ldr	r2, [r3, #4]
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	697a      	ldr	r2, [r7, #20]
 8007b46:	621a      	str	r2, [r3, #32]
}
 8007b48:	46c0      	nop			; (mov r8, r8)
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	b006      	add	sp, #24
 8007b4e:	bd80      	pop	{r7, pc}
 8007b50:	feff8fff 	.word	0xfeff8fff
 8007b54:	fffffcff 	.word	0xfffffcff
 8007b58:	40012c00 	.word	0x40012c00
 8007b5c:	40014400 	.word	0x40014400
 8007b60:	40014800 	.word	0x40014800
 8007b64:	fffffbff 	.word	0xfffffbff
 8007b68:	fffff7ff 	.word	0xfffff7ff

08007b6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b086      	sub	sp, #24
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
 8007b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6a1b      	ldr	r3, [r3, #32]
 8007b7a:	4a33      	ldr	r2, [pc, #204]	; (8007c48 <TIM_OC3_SetConfig+0xdc>)
 8007b7c:	401a      	ands	r2, r3
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6a1b      	ldr	r3, [r3, #32]
 8007b86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	685b      	ldr	r3, [r3, #4]
 8007b8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	69db      	ldr	r3, [r3, #28]
 8007b92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	4a2d      	ldr	r2, [pc, #180]	; (8007c4c <TIM_OC3_SetConfig+0xe0>)
 8007b98:	4013      	ands	r3, r2
 8007b9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	2203      	movs	r2, #3
 8007ba0:	4393      	bics	r3, r2
 8007ba2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	68fa      	ldr	r2, [r7, #12]
 8007baa:	4313      	orrs	r3, r2
 8007bac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007bae:	697b      	ldr	r3, [r7, #20]
 8007bb0:	4a27      	ldr	r2, [pc, #156]	; (8007c50 <TIM_OC3_SetConfig+0xe4>)
 8007bb2:	4013      	ands	r3, r2
 8007bb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	689b      	ldr	r3, [r3, #8]
 8007bba:	021b      	lsls	r3, r3, #8
 8007bbc:	697a      	ldr	r2, [r7, #20]
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	4a23      	ldr	r2, [pc, #140]	; (8007c54 <TIM_OC3_SetConfig+0xe8>)
 8007bc6:	4293      	cmp	r3, r2
 8007bc8:	d10d      	bne.n	8007be6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007bca:	697b      	ldr	r3, [r7, #20]
 8007bcc:	4a22      	ldr	r2, [pc, #136]	; (8007c58 <TIM_OC3_SetConfig+0xec>)
 8007bce:	4013      	ands	r3, r2
 8007bd0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	68db      	ldr	r3, [r3, #12]
 8007bd6:	021b      	lsls	r3, r3, #8
 8007bd8:	697a      	ldr	r2, [r7, #20]
 8007bda:	4313      	orrs	r3, r2
 8007bdc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007bde:	697b      	ldr	r3, [r7, #20]
 8007be0:	4a1e      	ldr	r2, [pc, #120]	; (8007c5c <TIM_OC3_SetConfig+0xf0>)
 8007be2:	4013      	ands	r3, r2
 8007be4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	4a1a      	ldr	r2, [pc, #104]	; (8007c54 <TIM_OC3_SetConfig+0xe8>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d007      	beq.n	8007bfe <TIM_OC3_SetConfig+0x92>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	4a1b      	ldr	r2, [pc, #108]	; (8007c60 <TIM_OC3_SetConfig+0xf4>)
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	d003      	beq.n	8007bfe <TIM_OC3_SetConfig+0x92>
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	4a1a      	ldr	r2, [pc, #104]	; (8007c64 <TIM_OC3_SetConfig+0xf8>)
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d113      	bne.n	8007c26 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007bfe:	693b      	ldr	r3, [r7, #16]
 8007c00:	4a19      	ldr	r2, [pc, #100]	; (8007c68 <TIM_OC3_SetConfig+0xfc>)
 8007c02:	4013      	ands	r3, r2
 8007c04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007c06:	693b      	ldr	r3, [r7, #16]
 8007c08:	4a18      	ldr	r2, [pc, #96]	; (8007c6c <TIM_OC3_SetConfig+0x100>)
 8007c0a:	4013      	ands	r3, r2
 8007c0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	695b      	ldr	r3, [r3, #20]
 8007c12:	011b      	lsls	r3, r3, #4
 8007c14:	693a      	ldr	r2, [r7, #16]
 8007c16:	4313      	orrs	r3, r2
 8007c18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007c1a:	683b      	ldr	r3, [r7, #0]
 8007c1c:	699b      	ldr	r3, [r3, #24]
 8007c1e:	011b      	lsls	r3, r3, #4
 8007c20:	693a      	ldr	r2, [r7, #16]
 8007c22:	4313      	orrs	r3, r2
 8007c24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	693a      	ldr	r2, [r7, #16]
 8007c2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	68fa      	ldr	r2, [r7, #12]
 8007c30:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	685a      	ldr	r2, [r3, #4]
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	697a      	ldr	r2, [r7, #20]
 8007c3e:	621a      	str	r2, [r3, #32]
}
 8007c40:	46c0      	nop			; (mov r8, r8)
 8007c42:	46bd      	mov	sp, r7
 8007c44:	b006      	add	sp, #24
 8007c46:	bd80      	pop	{r7, pc}
 8007c48:	fffffeff 	.word	0xfffffeff
 8007c4c:	fffeff8f 	.word	0xfffeff8f
 8007c50:	fffffdff 	.word	0xfffffdff
 8007c54:	40012c00 	.word	0x40012c00
 8007c58:	fffff7ff 	.word	0xfffff7ff
 8007c5c:	fffffbff 	.word	0xfffffbff
 8007c60:	40014400 	.word	0x40014400
 8007c64:	40014800 	.word	0x40014800
 8007c68:	ffffefff 	.word	0xffffefff
 8007c6c:	ffffdfff 	.word	0xffffdfff

08007c70 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b086      	sub	sp, #24
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
 8007c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6a1b      	ldr	r3, [r3, #32]
 8007c7e:	4a26      	ldr	r2, [pc, #152]	; (8007d18 <TIM_OC4_SetConfig+0xa8>)
 8007c80:	401a      	ands	r2, r3
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6a1b      	ldr	r3, [r3, #32]
 8007c8a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	685b      	ldr	r3, [r3, #4]
 8007c90:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	69db      	ldr	r3, [r3, #28]
 8007c96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	4a20      	ldr	r2, [pc, #128]	; (8007d1c <TIM_OC4_SetConfig+0xac>)
 8007c9c:	4013      	ands	r3, r2
 8007c9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	4a1f      	ldr	r2, [pc, #124]	; (8007d20 <TIM_OC4_SetConfig+0xb0>)
 8007ca4:	4013      	ands	r3, r2
 8007ca6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	021b      	lsls	r3, r3, #8
 8007cae:	68fa      	ldr	r2, [r7, #12]
 8007cb0:	4313      	orrs	r3, r2
 8007cb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007cb4:	693b      	ldr	r3, [r7, #16]
 8007cb6:	4a1b      	ldr	r2, [pc, #108]	; (8007d24 <TIM_OC4_SetConfig+0xb4>)
 8007cb8:	4013      	ands	r3, r2
 8007cba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	689b      	ldr	r3, [r3, #8]
 8007cc0:	031b      	lsls	r3, r3, #12
 8007cc2:	693a      	ldr	r2, [r7, #16]
 8007cc4:	4313      	orrs	r3, r2
 8007cc6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	4a17      	ldr	r2, [pc, #92]	; (8007d28 <TIM_OC4_SetConfig+0xb8>)
 8007ccc:	4293      	cmp	r3, r2
 8007cce:	d007      	beq.n	8007ce0 <TIM_OC4_SetConfig+0x70>
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	4a16      	ldr	r2, [pc, #88]	; (8007d2c <TIM_OC4_SetConfig+0xbc>)
 8007cd4:	4293      	cmp	r3, r2
 8007cd6:	d003      	beq.n	8007ce0 <TIM_OC4_SetConfig+0x70>
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	4a15      	ldr	r2, [pc, #84]	; (8007d30 <TIM_OC4_SetConfig+0xc0>)
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	d109      	bne.n	8007cf4 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007ce0:	697b      	ldr	r3, [r7, #20]
 8007ce2:	4a14      	ldr	r2, [pc, #80]	; (8007d34 <TIM_OC4_SetConfig+0xc4>)
 8007ce4:	4013      	ands	r3, r2
 8007ce6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	695b      	ldr	r3, [r3, #20]
 8007cec:	019b      	lsls	r3, r3, #6
 8007cee:	697a      	ldr	r2, [r7, #20]
 8007cf0:	4313      	orrs	r3, r2
 8007cf2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	697a      	ldr	r2, [r7, #20]
 8007cf8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	68fa      	ldr	r2, [r7, #12]
 8007cfe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	685a      	ldr	r2, [r3, #4]
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	693a      	ldr	r2, [r7, #16]
 8007d0c:	621a      	str	r2, [r3, #32]
}
 8007d0e:	46c0      	nop			; (mov r8, r8)
 8007d10:	46bd      	mov	sp, r7
 8007d12:	b006      	add	sp, #24
 8007d14:	bd80      	pop	{r7, pc}
 8007d16:	46c0      	nop			; (mov r8, r8)
 8007d18:	ffffefff 	.word	0xffffefff
 8007d1c:	feff8fff 	.word	0xfeff8fff
 8007d20:	fffffcff 	.word	0xfffffcff
 8007d24:	ffffdfff 	.word	0xffffdfff
 8007d28:	40012c00 	.word	0x40012c00
 8007d2c:	40014400 	.word	0x40014400
 8007d30:	40014800 	.word	0x40014800
 8007d34:	ffffbfff 	.word	0xffffbfff

08007d38 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b086      	sub	sp, #24
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
 8007d40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	6a1b      	ldr	r3, [r3, #32]
 8007d46:	4a23      	ldr	r2, [pc, #140]	; (8007dd4 <TIM_OC5_SetConfig+0x9c>)
 8007d48:	401a      	ands	r2, r3
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6a1b      	ldr	r3, [r3, #32]
 8007d52:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	685b      	ldr	r3, [r3, #4]
 8007d58:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	4a1d      	ldr	r2, [pc, #116]	; (8007dd8 <TIM_OC5_SetConfig+0xa0>)
 8007d64:	4013      	ands	r3, r2
 8007d66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	68fa      	ldr	r2, [r7, #12]
 8007d6e:	4313      	orrs	r3, r2
 8007d70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007d72:	693b      	ldr	r3, [r7, #16]
 8007d74:	4a19      	ldr	r2, [pc, #100]	; (8007ddc <TIM_OC5_SetConfig+0xa4>)
 8007d76:	4013      	ands	r3, r2
 8007d78:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007d7a:	683b      	ldr	r3, [r7, #0]
 8007d7c:	689b      	ldr	r3, [r3, #8]
 8007d7e:	041b      	lsls	r3, r3, #16
 8007d80:	693a      	ldr	r2, [r7, #16]
 8007d82:	4313      	orrs	r3, r2
 8007d84:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	4a15      	ldr	r2, [pc, #84]	; (8007de0 <TIM_OC5_SetConfig+0xa8>)
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	d007      	beq.n	8007d9e <TIM_OC5_SetConfig+0x66>
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	4a14      	ldr	r2, [pc, #80]	; (8007de4 <TIM_OC5_SetConfig+0xac>)
 8007d92:	4293      	cmp	r3, r2
 8007d94:	d003      	beq.n	8007d9e <TIM_OC5_SetConfig+0x66>
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	4a13      	ldr	r2, [pc, #76]	; (8007de8 <TIM_OC5_SetConfig+0xb0>)
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	d109      	bne.n	8007db2 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007d9e:	697b      	ldr	r3, [r7, #20]
 8007da0:	4a0c      	ldr	r2, [pc, #48]	; (8007dd4 <TIM_OC5_SetConfig+0x9c>)
 8007da2:	4013      	ands	r3, r2
 8007da4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	695b      	ldr	r3, [r3, #20]
 8007daa:	021b      	lsls	r3, r3, #8
 8007dac:	697a      	ldr	r2, [r7, #20]
 8007dae:	4313      	orrs	r3, r2
 8007db0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	697a      	ldr	r2, [r7, #20]
 8007db6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	68fa      	ldr	r2, [r7, #12]
 8007dbc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	685a      	ldr	r2, [r3, #4]
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	693a      	ldr	r2, [r7, #16]
 8007dca:	621a      	str	r2, [r3, #32]
}
 8007dcc:	46c0      	nop			; (mov r8, r8)
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	b006      	add	sp, #24
 8007dd2:	bd80      	pop	{r7, pc}
 8007dd4:	fffeffff 	.word	0xfffeffff
 8007dd8:	fffeff8f 	.word	0xfffeff8f
 8007ddc:	fffdffff 	.word	0xfffdffff
 8007de0:	40012c00 	.word	0x40012c00
 8007de4:	40014400 	.word	0x40014400
 8007de8:	40014800 	.word	0x40014800

08007dec <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b086      	sub	sp, #24
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
 8007df4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6a1b      	ldr	r3, [r3, #32]
 8007dfa:	4a24      	ldr	r2, [pc, #144]	; (8007e8c <TIM_OC6_SetConfig+0xa0>)
 8007dfc:	401a      	ands	r2, r3
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6a1b      	ldr	r3, [r3, #32]
 8007e06:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	685b      	ldr	r3, [r3, #4]
 8007e0c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	4a1e      	ldr	r2, [pc, #120]	; (8007e90 <TIM_OC6_SetConfig+0xa4>)
 8007e18:	4013      	ands	r3, r2
 8007e1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	021b      	lsls	r3, r3, #8
 8007e22:	68fa      	ldr	r2, [r7, #12]
 8007e24:	4313      	orrs	r3, r2
 8007e26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007e28:	693b      	ldr	r3, [r7, #16]
 8007e2a:	4a1a      	ldr	r2, [pc, #104]	; (8007e94 <TIM_OC6_SetConfig+0xa8>)
 8007e2c:	4013      	ands	r3, r2
 8007e2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	689b      	ldr	r3, [r3, #8]
 8007e34:	051b      	lsls	r3, r3, #20
 8007e36:	693a      	ldr	r2, [r7, #16]
 8007e38:	4313      	orrs	r3, r2
 8007e3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	4a16      	ldr	r2, [pc, #88]	; (8007e98 <TIM_OC6_SetConfig+0xac>)
 8007e40:	4293      	cmp	r3, r2
 8007e42:	d007      	beq.n	8007e54 <TIM_OC6_SetConfig+0x68>
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	4a15      	ldr	r2, [pc, #84]	; (8007e9c <TIM_OC6_SetConfig+0xb0>)
 8007e48:	4293      	cmp	r3, r2
 8007e4a:	d003      	beq.n	8007e54 <TIM_OC6_SetConfig+0x68>
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	4a14      	ldr	r2, [pc, #80]	; (8007ea0 <TIM_OC6_SetConfig+0xb4>)
 8007e50:	4293      	cmp	r3, r2
 8007e52:	d109      	bne.n	8007e68 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007e54:	697b      	ldr	r3, [r7, #20]
 8007e56:	4a13      	ldr	r2, [pc, #76]	; (8007ea4 <TIM_OC6_SetConfig+0xb8>)
 8007e58:	4013      	ands	r3, r2
 8007e5a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	695b      	ldr	r3, [r3, #20]
 8007e60:	029b      	lsls	r3, r3, #10
 8007e62:	697a      	ldr	r2, [r7, #20]
 8007e64:	4313      	orrs	r3, r2
 8007e66:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	697a      	ldr	r2, [r7, #20]
 8007e6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	68fa      	ldr	r2, [r7, #12]
 8007e72:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	685a      	ldr	r2, [r3, #4]
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	693a      	ldr	r2, [r7, #16]
 8007e80:	621a      	str	r2, [r3, #32]
}
 8007e82:	46c0      	nop			; (mov r8, r8)
 8007e84:	46bd      	mov	sp, r7
 8007e86:	b006      	add	sp, #24
 8007e88:	bd80      	pop	{r7, pc}
 8007e8a:	46c0      	nop			; (mov r8, r8)
 8007e8c:	ffefffff 	.word	0xffefffff
 8007e90:	feff8fff 	.word	0xfeff8fff
 8007e94:	ffdfffff 	.word	0xffdfffff
 8007e98:	40012c00 	.word	0x40012c00
 8007e9c:	40014400 	.word	0x40014400
 8007ea0:	40014800 	.word	0x40014800
 8007ea4:	fffbffff 	.word	0xfffbffff

08007ea8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b086      	sub	sp, #24
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	60f8      	str	r0, [r7, #12]
 8007eb0:	60b9      	str	r1, [r7, #8]
 8007eb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	6a1b      	ldr	r3, [r3, #32]
 8007eb8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	6a1b      	ldr	r3, [r3, #32]
 8007ebe:	2201      	movs	r2, #1
 8007ec0:	4393      	bics	r3, r2
 8007ec2:	001a      	movs	r2, r3
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	699b      	ldr	r3, [r3, #24]
 8007ecc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	22f0      	movs	r2, #240	; 0xf0
 8007ed2:	4393      	bics	r3, r2
 8007ed4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	011b      	lsls	r3, r3, #4
 8007eda:	693a      	ldr	r2, [r7, #16]
 8007edc:	4313      	orrs	r3, r2
 8007ede:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007ee0:	697b      	ldr	r3, [r7, #20]
 8007ee2:	220a      	movs	r2, #10
 8007ee4:	4393      	bics	r3, r2
 8007ee6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007ee8:	697a      	ldr	r2, [r7, #20]
 8007eea:	68bb      	ldr	r3, [r7, #8]
 8007eec:	4313      	orrs	r3, r2
 8007eee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	693a      	ldr	r2, [r7, #16]
 8007ef4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	697a      	ldr	r2, [r7, #20]
 8007efa:	621a      	str	r2, [r3, #32]
}
 8007efc:	46c0      	nop			; (mov r8, r8)
 8007efe:	46bd      	mov	sp, r7
 8007f00:	b006      	add	sp, #24
 8007f02:	bd80      	pop	{r7, pc}

08007f04 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b086      	sub	sp, #24
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	60f8      	str	r0, [r7, #12]
 8007f0c:	60b9      	str	r1, [r7, #8]
 8007f0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	6a1b      	ldr	r3, [r3, #32]
 8007f14:	2210      	movs	r2, #16
 8007f16:	4393      	bics	r3, r2
 8007f18:	001a      	movs	r2, r3
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	699b      	ldr	r3, [r3, #24]
 8007f22:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	6a1b      	ldr	r3, [r3, #32]
 8007f28:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	4a0d      	ldr	r2, [pc, #52]	; (8007f64 <TIM_TI2_ConfigInputStage+0x60>)
 8007f2e:	4013      	ands	r3, r2
 8007f30:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	031b      	lsls	r3, r3, #12
 8007f36:	697a      	ldr	r2, [r7, #20]
 8007f38:	4313      	orrs	r3, r2
 8007f3a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007f3c:	693b      	ldr	r3, [r7, #16]
 8007f3e:	22a0      	movs	r2, #160	; 0xa0
 8007f40:	4393      	bics	r3, r2
 8007f42:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	011b      	lsls	r3, r3, #4
 8007f48:	693a      	ldr	r2, [r7, #16]
 8007f4a:	4313      	orrs	r3, r2
 8007f4c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	697a      	ldr	r2, [r7, #20]
 8007f52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	693a      	ldr	r2, [r7, #16]
 8007f58:	621a      	str	r2, [r3, #32]
}
 8007f5a:	46c0      	nop			; (mov r8, r8)
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	b006      	add	sp, #24
 8007f60:	bd80      	pop	{r7, pc}
 8007f62:	46c0      	nop			; (mov r8, r8)
 8007f64:	ffff0fff 	.word	0xffff0fff

08007f68 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b084      	sub	sp, #16
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
 8007f70:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	689b      	ldr	r3, [r3, #8]
 8007f76:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	4a08      	ldr	r2, [pc, #32]	; (8007f9c <TIM_ITRx_SetConfig+0x34>)
 8007f7c:	4013      	ands	r3, r2
 8007f7e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007f80:	683a      	ldr	r2, [r7, #0]
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	4313      	orrs	r3, r2
 8007f86:	2207      	movs	r2, #7
 8007f88:	4313      	orrs	r3, r2
 8007f8a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	68fa      	ldr	r2, [r7, #12]
 8007f90:	609a      	str	r2, [r3, #8]
}
 8007f92:	46c0      	nop			; (mov r8, r8)
 8007f94:	46bd      	mov	sp, r7
 8007f96:	b004      	add	sp, #16
 8007f98:	bd80      	pop	{r7, pc}
 8007f9a:	46c0      	nop			; (mov r8, r8)
 8007f9c:	ffcfff8f 	.word	0xffcfff8f

08007fa0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b086      	sub	sp, #24
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	60f8      	str	r0, [r7, #12]
 8007fa8:	60b9      	str	r1, [r7, #8]
 8007faa:	607a      	str	r2, [r7, #4]
 8007fac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	689b      	ldr	r3, [r3, #8]
 8007fb2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007fb4:	697b      	ldr	r3, [r7, #20]
 8007fb6:	4a09      	ldr	r2, [pc, #36]	; (8007fdc <TIM_ETR_SetConfig+0x3c>)
 8007fb8:	4013      	ands	r3, r2
 8007fba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007fbc:	683b      	ldr	r3, [r7, #0]
 8007fbe:	021a      	lsls	r2, r3, #8
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	431a      	orrs	r2, r3
 8007fc4:	68bb      	ldr	r3, [r7, #8]
 8007fc6:	4313      	orrs	r3, r2
 8007fc8:	697a      	ldr	r2, [r7, #20]
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	697a      	ldr	r2, [r7, #20]
 8007fd2:	609a      	str	r2, [r3, #8]
}
 8007fd4:	46c0      	nop			; (mov r8, r8)
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	b006      	add	sp, #24
 8007fda:	bd80      	pop	{r7, pc}
 8007fdc:	ffff00ff 	.word	0xffff00ff

08007fe0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b086      	sub	sp, #24
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	60f8      	str	r0, [r7, #12]
 8007fe8:	60b9      	str	r1, [r7, #8]
 8007fea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007fec:	68bb      	ldr	r3, [r7, #8]
 8007fee:	221f      	movs	r2, #31
 8007ff0:	4013      	ands	r3, r2
 8007ff2:	2201      	movs	r2, #1
 8007ff4:	409a      	lsls	r2, r3
 8007ff6:	0013      	movs	r3, r2
 8007ff8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	6a1b      	ldr	r3, [r3, #32]
 8007ffe:	697a      	ldr	r2, [r7, #20]
 8008000:	43d2      	mvns	r2, r2
 8008002:	401a      	ands	r2, r3
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	6a1a      	ldr	r2, [r3, #32]
 800800c:	68bb      	ldr	r3, [r7, #8]
 800800e:	211f      	movs	r1, #31
 8008010:	400b      	ands	r3, r1
 8008012:	6879      	ldr	r1, [r7, #4]
 8008014:	4099      	lsls	r1, r3
 8008016:	000b      	movs	r3, r1
 8008018:	431a      	orrs	r2, r3
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	621a      	str	r2, [r3, #32]
}
 800801e:	46c0      	nop			; (mov r8, r8)
 8008020:	46bd      	mov	sp, r7
 8008022:	b006      	add	sp, #24
 8008024:	bd80      	pop	{r7, pc}
	...

08008028 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008028:	b580      	push	{r7, lr}
 800802a:	b084      	sub	sp, #16
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
 8008030:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	223c      	movs	r2, #60	; 0x3c
 8008036:	5c9b      	ldrb	r3, [r3, r2]
 8008038:	2b01      	cmp	r3, #1
 800803a:	d101      	bne.n	8008040 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800803c:	2302      	movs	r3, #2
 800803e:	e04a      	b.n	80080d6 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	223c      	movs	r2, #60	; 0x3c
 8008044:	2101      	movs	r1, #1
 8008046:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	223d      	movs	r2, #61	; 0x3d
 800804c:	2102      	movs	r1, #2
 800804e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	685b      	ldr	r3, [r3, #4]
 8008056:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	689b      	ldr	r3, [r3, #8]
 800805e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	4a1e      	ldr	r2, [pc, #120]	; (80080e0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8008066:	4293      	cmp	r3, r2
 8008068:	d108      	bne.n	800807c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	4a1d      	ldr	r2, [pc, #116]	; (80080e4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800806e:	4013      	ands	r3, r2
 8008070:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	685b      	ldr	r3, [r3, #4]
 8008076:	68fa      	ldr	r2, [r7, #12]
 8008078:	4313      	orrs	r3, r2
 800807a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	2270      	movs	r2, #112	; 0x70
 8008080:	4393      	bics	r3, r2
 8008082:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	68fa      	ldr	r2, [r7, #12]
 800808a:	4313      	orrs	r3, r2
 800808c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	68fa      	ldr	r2, [r7, #12]
 8008094:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	4a11      	ldr	r2, [pc, #68]	; (80080e0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800809c:	4293      	cmp	r3, r2
 800809e:	d004      	beq.n	80080aa <HAL_TIMEx_MasterConfigSynchronization+0x82>
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	4a10      	ldr	r2, [pc, #64]	; (80080e8 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 80080a6:	4293      	cmp	r3, r2
 80080a8:	d10c      	bne.n	80080c4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80080aa:	68bb      	ldr	r3, [r7, #8]
 80080ac:	2280      	movs	r2, #128	; 0x80
 80080ae:	4393      	bics	r3, r2
 80080b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	689b      	ldr	r3, [r3, #8]
 80080b6:	68ba      	ldr	r2, [r7, #8]
 80080b8:	4313      	orrs	r3, r2
 80080ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	68ba      	ldr	r2, [r7, #8]
 80080c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	223d      	movs	r2, #61	; 0x3d
 80080c8:	2101      	movs	r1, #1
 80080ca:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	223c      	movs	r2, #60	; 0x3c
 80080d0:	2100      	movs	r1, #0
 80080d2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80080d4:	2300      	movs	r3, #0
}
 80080d6:	0018      	movs	r0, r3
 80080d8:	46bd      	mov	sp, r7
 80080da:	b004      	add	sp, #16
 80080dc:	bd80      	pop	{r7, pc}
 80080de:	46c0      	nop			; (mov r8, r8)
 80080e0:	40012c00 	.word	0x40012c00
 80080e4:	ff0fffff 	.word	0xff0fffff
 80080e8:	40000400 	.word	0x40000400

080080ec <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b084      	sub	sp, #16
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
 80080f4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80080f6:	2300      	movs	r3, #0
 80080f8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	223c      	movs	r2, #60	; 0x3c
 80080fe:	5c9b      	ldrb	r3, [r3, r2]
 8008100:	2b01      	cmp	r3, #1
 8008102:	d101      	bne.n	8008108 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008104:	2302      	movs	r3, #2
 8008106:	e079      	b.n	80081fc <HAL_TIMEx_ConfigBreakDeadTime+0x110>
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	223c      	movs	r2, #60	; 0x3c
 800810c:	2101      	movs	r1, #1
 800810e:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	22ff      	movs	r2, #255	; 0xff
 8008114:	4393      	bics	r3, r2
 8008116:	001a      	movs	r2, r3
 8008118:	683b      	ldr	r3, [r7, #0]
 800811a:	68db      	ldr	r3, [r3, #12]
 800811c:	4313      	orrs	r3, r2
 800811e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	4a38      	ldr	r2, [pc, #224]	; (8008204 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8008124:	401a      	ands	r2, r3
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	689b      	ldr	r3, [r3, #8]
 800812a:	4313      	orrs	r3, r2
 800812c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	4a35      	ldr	r2, [pc, #212]	; (8008208 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8008132:	401a      	ands	r2, r3
 8008134:	683b      	ldr	r3, [r7, #0]
 8008136:	685b      	ldr	r3, [r3, #4]
 8008138:	4313      	orrs	r3, r2
 800813a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	4a33      	ldr	r2, [pc, #204]	; (800820c <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8008140:	401a      	ands	r2, r3
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	4313      	orrs	r3, r2
 8008148:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	4a30      	ldr	r2, [pc, #192]	; (8008210 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800814e:	401a      	ands	r2, r3
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	691b      	ldr	r3, [r3, #16]
 8008154:	4313      	orrs	r3, r2
 8008156:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	4a2e      	ldr	r2, [pc, #184]	; (8008214 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800815c:	401a      	ands	r2, r3
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	695b      	ldr	r3, [r3, #20]
 8008162:	4313      	orrs	r3, r2
 8008164:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	4a2b      	ldr	r2, [pc, #172]	; (8008218 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800816a:	401a      	ands	r2, r3
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008170:	4313      	orrs	r3, r2
 8008172:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	4a29      	ldr	r2, [pc, #164]	; (800821c <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8008178:	401a      	ands	r2, r3
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	699b      	ldr	r3, [r3, #24]
 800817e:	041b      	lsls	r3, r3, #16
 8008180:	4313      	orrs	r3, r2
 8008182:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	4a25      	ldr	r2, [pc, #148]	; (8008220 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800818a:	4293      	cmp	r3, r2
 800818c:	d106      	bne.n	800819c <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	4a24      	ldr	r2, [pc, #144]	; (8008224 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8008192:	401a      	ands	r2, r3
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	69db      	ldr	r3, [r3, #28]
 8008198:	4313      	orrs	r3, r2
 800819a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	4a1f      	ldr	r2, [pc, #124]	; (8008220 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 80081a2:	4293      	cmp	r3, r2
 80081a4:	d121      	bne.n	80081ea <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	4a1f      	ldr	r2, [pc, #124]	; (8008228 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 80081aa:	401a      	ands	r2, r3
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081b0:	051b      	lsls	r3, r3, #20
 80081b2:	4313      	orrs	r3, r2
 80081b4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	4a1c      	ldr	r2, [pc, #112]	; (800822c <HAL_TIMEx_ConfigBreakDeadTime+0x140>)
 80081ba:	401a      	ands	r2, r3
 80081bc:	683b      	ldr	r3, [r7, #0]
 80081be:	6a1b      	ldr	r3, [r3, #32]
 80081c0:	4313      	orrs	r3, r2
 80081c2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	4a1a      	ldr	r2, [pc, #104]	; (8008230 <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 80081c8:	401a      	ands	r2, r3
 80081ca:	683b      	ldr	r3, [r7, #0]
 80081cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081ce:	4313      	orrs	r3, r2
 80081d0:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	4a12      	ldr	r2, [pc, #72]	; (8008220 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 80081d8:	4293      	cmp	r3, r2
 80081da:	d106      	bne.n	80081ea <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	4a15      	ldr	r2, [pc, #84]	; (8008234 <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 80081e0:	401a      	ands	r2, r3
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081e6:	4313      	orrs	r3, r2
 80081e8:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	68fa      	ldr	r2, [r7, #12]
 80081f0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	223c      	movs	r2, #60	; 0x3c
 80081f6:	2100      	movs	r1, #0
 80081f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80081fa:	2300      	movs	r3, #0
}
 80081fc:	0018      	movs	r0, r3
 80081fe:	46bd      	mov	sp, r7
 8008200:	b004      	add	sp, #16
 8008202:	bd80      	pop	{r7, pc}
 8008204:	fffffcff 	.word	0xfffffcff
 8008208:	fffffbff 	.word	0xfffffbff
 800820c:	fffff7ff 	.word	0xfffff7ff
 8008210:	ffffefff 	.word	0xffffefff
 8008214:	ffffdfff 	.word	0xffffdfff
 8008218:	ffffbfff 	.word	0xffffbfff
 800821c:	fff0ffff 	.word	0xfff0ffff
 8008220:	40012c00 	.word	0x40012c00
 8008224:	efffffff 	.word	0xefffffff
 8008228:	ff0fffff 	.word	0xff0fffff
 800822c:	feffffff 	.word	0xfeffffff
 8008230:	fdffffff 	.word	0xfdffffff
 8008234:	dfffffff 	.word	0xdfffffff

08008238 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b082      	sub	sp, #8
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008240:	46c0      	nop			; (mov r8, r8)
 8008242:	46bd      	mov	sp, r7
 8008244:	b002      	add	sp, #8
 8008246:	bd80      	pop	{r7, pc}

08008248 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b082      	sub	sp, #8
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008250:	46c0      	nop			; (mov r8, r8)
 8008252:	46bd      	mov	sp, r7
 8008254:	b002      	add	sp, #8
 8008256:	bd80      	pop	{r7, pc}

08008258 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b082      	sub	sp, #8
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008260:	46c0      	nop			; (mov r8, r8)
 8008262:	46bd      	mov	sp, r7
 8008264:	b002      	add	sp, #8
 8008266:	bd80      	pop	{r7, pc}

08008268 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b08a      	sub	sp, #40	; 0x28
 800826c:	af02      	add	r7, sp, #8
 800826e:	60f8      	str	r0, [r7, #12]
 8008270:	60b9      	str	r1, [r7, #8]
 8008272:	603b      	str	r3, [r7, #0]
 8008274:	1dbb      	adds	r3, r7, #6
 8008276:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	2284      	movs	r2, #132	; 0x84
 800827c:	589b      	ldr	r3, [r3, r2]
 800827e:	2b20      	cmp	r3, #32
 8008280:	d000      	beq.n	8008284 <HAL_UART_Transmit+0x1c>
 8008282:	e097      	b.n	80083b4 <HAL_UART_Transmit+0x14c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d003      	beq.n	8008292 <HAL_UART_Transmit+0x2a>
 800828a:	1dbb      	adds	r3, r7, #6
 800828c:	881b      	ldrh	r3, [r3, #0]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d101      	bne.n	8008296 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8008292:	2301      	movs	r3, #1
 8008294:	e08f      	b.n	80083b6 <HAL_UART_Transmit+0x14e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	689a      	ldr	r2, [r3, #8]
 800829a:	2380      	movs	r3, #128	; 0x80
 800829c:	015b      	lsls	r3, r3, #5
 800829e:	429a      	cmp	r2, r3
 80082a0:	d109      	bne.n	80082b6 <HAL_UART_Transmit+0x4e>
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	691b      	ldr	r3, [r3, #16]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d105      	bne.n	80082b6 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80082aa:	68bb      	ldr	r3, [r7, #8]
 80082ac:	2201      	movs	r2, #1
 80082ae:	4013      	ands	r3, r2
 80082b0:	d001      	beq.n	80082b6 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80082b2:	2301      	movs	r3, #1
 80082b4:	e07f      	b.n	80083b6 <HAL_UART_Transmit+0x14e>
      }
    }

    __HAL_LOCK(huart);
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	2280      	movs	r2, #128	; 0x80
 80082ba:	5c9b      	ldrb	r3, [r3, r2]
 80082bc:	2b01      	cmp	r3, #1
 80082be:	d101      	bne.n	80082c4 <HAL_UART_Transmit+0x5c>
 80082c0:	2302      	movs	r3, #2
 80082c2:	e078      	b.n	80083b6 <HAL_UART_Transmit+0x14e>
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	2280      	movs	r2, #128	; 0x80
 80082c8:	2101      	movs	r1, #1
 80082ca:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	228c      	movs	r2, #140	; 0x8c
 80082d0:	2100      	movs	r1, #0
 80082d2:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	2284      	movs	r2, #132	; 0x84
 80082d8:	2121      	movs	r1, #33	; 0x21
 80082da:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80082dc:	f7fb fbd4 	bl	8003a88 <HAL_GetTick>
 80082e0:	0003      	movs	r3, r0
 80082e2:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	1dba      	adds	r2, r7, #6
 80082e8:	2154      	movs	r1, #84	; 0x54
 80082ea:	8812      	ldrh	r2, [r2, #0]
 80082ec:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	1dba      	adds	r2, r7, #6
 80082f2:	2156      	movs	r1, #86	; 0x56
 80082f4:	8812      	ldrh	r2, [r2, #0]
 80082f6:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	689a      	ldr	r2, [r3, #8]
 80082fc:	2380      	movs	r3, #128	; 0x80
 80082fe:	015b      	lsls	r3, r3, #5
 8008300:	429a      	cmp	r2, r3
 8008302:	d108      	bne.n	8008316 <HAL_UART_Transmit+0xae>
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	691b      	ldr	r3, [r3, #16]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d104      	bne.n	8008316 <HAL_UART_Transmit+0xae>
    {
      pdata8bits  = NULL;
 800830c:	2300      	movs	r3, #0
 800830e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008310:	68bb      	ldr	r3, [r7, #8]
 8008312:	61bb      	str	r3, [r7, #24]
 8008314:	e003      	b.n	800831e <HAL_UART_Transmit+0xb6>
    }
    else
    {
      pdata8bits  = pData;
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800831a:	2300      	movs	r3, #0
 800831c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	2280      	movs	r2, #128	; 0x80
 8008322:	2100      	movs	r1, #0
 8008324:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8008326:	e02c      	b.n	8008382 <HAL_UART_Transmit+0x11a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008328:	697a      	ldr	r2, [r7, #20]
 800832a:	68f8      	ldr	r0, [r7, #12]
 800832c:	683b      	ldr	r3, [r7, #0]
 800832e:	9300      	str	r3, [sp, #0]
 8008330:	0013      	movs	r3, r2
 8008332:	2200      	movs	r2, #0
 8008334:	2180      	movs	r1, #128	; 0x80
 8008336:	f000 fde1 	bl	8008efc <UART_WaitOnFlagUntilTimeout>
 800833a:	1e03      	subs	r3, r0, #0
 800833c:	d001      	beq.n	8008342 <HAL_UART_Transmit+0xda>
      {
        return HAL_TIMEOUT;
 800833e:	2303      	movs	r3, #3
 8008340:	e039      	b.n	80083b6 <HAL_UART_Transmit+0x14e>
      }
      if (pdata8bits == NULL)
 8008342:	69fb      	ldr	r3, [r7, #28]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d10b      	bne.n	8008360 <HAL_UART_Transmit+0xf8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008348:	69bb      	ldr	r3, [r7, #24]
 800834a:	881b      	ldrh	r3, [r3, #0]
 800834c:	001a      	movs	r2, r3
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	05d2      	lsls	r2, r2, #23
 8008354:	0dd2      	lsrs	r2, r2, #23
 8008356:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8008358:	69bb      	ldr	r3, [r7, #24]
 800835a:	3302      	adds	r3, #2
 800835c:	61bb      	str	r3, [r7, #24]
 800835e:	e007      	b.n	8008370 <HAL_UART_Transmit+0x108>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008360:	69fb      	ldr	r3, [r7, #28]
 8008362:	781a      	ldrb	r2, [r3, #0]
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800836a:	69fb      	ldr	r3, [r7, #28]
 800836c:	3301      	adds	r3, #1
 800836e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	2256      	movs	r2, #86	; 0x56
 8008374:	5a9b      	ldrh	r3, [r3, r2]
 8008376:	b29b      	uxth	r3, r3
 8008378:	3b01      	subs	r3, #1
 800837a:	b299      	uxth	r1, r3
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	2256      	movs	r2, #86	; 0x56
 8008380:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	2256      	movs	r2, #86	; 0x56
 8008386:	5a9b      	ldrh	r3, [r3, r2]
 8008388:	b29b      	uxth	r3, r3
 800838a:	2b00      	cmp	r3, #0
 800838c:	d1cc      	bne.n	8008328 <HAL_UART_Transmit+0xc0>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800838e:	697a      	ldr	r2, [r7, #20]
 8008390:	68f8      	ldr	r0, [r7, #12]
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	9300      	str	r3, [sp, #0]
 8008396:	0013      	movs	r3, r2
 8008398:	2200      	movs	r2, #0
 800839a:	2140      	movs	r1, #64	; 0x40
 800839c:	f000 fdae 	bl	8008efc <UART_WaitOnFlagUntilTimeout>
 80083a0:	1e03      	subs	r3, r0, #0
 80083a2:	d001      	beq.n	80083a8 <HAL_UART_Transmit+0x140>
    {
      return HAL_TIMEOUT;
 80083a4:	2303      	movs	r3, #3
 80083a6:	e006      	b.n	80083b6 <HAL_UART_Transmit+0x14e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	2284      	movs	r2, #132	; 0x84
 80083ac:	2120      	movs	r1, #32
 80083ae:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80083b0:	2300      	movs	r3, #0
 80083b2:	e000      	b.n	80083b6 <HAL_UART_Transmit+0x14e>
  }
  else
  {
    return HAL_BUSY;
 80083b4:	2302      	movs	r3, #2
  }
}
 80083b6:	0018      	movs	r0, r3
 80083b8:	46bd      	mov	sp, r7
 80083ba:	b008      	add	sp, #32
 80083bc:	bd80      	pop	{r7, pc}
	...

080083c0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80083c0:	b5b0      	push	{r4, r5, r7, lr}
 80083c2:	b0aa      	sub	sp, #168	; 0xa8
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	69db      	ldr	r3, [r3, #28]
 80083ce:	22a4      	movs	r2, #164	; 0xa4
 80083d0:	18b9      	adds	r1, r7, r2
 80083d2:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	20a0      	movs	r0, #160	; 0xa0
 80083dc:	1839      	adds	r1, r7, r0
 80083de:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	689b      	ldr	r3, [r3, #8]
 80083e6:	249c      	movs	r4, #156	; 0x9c
 80083e8:	1939      	adds	r1, r7, r4
 80083ea:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80083ec:	0011      	movs	r1, r2
 80083ee:	18bb      	adds	r3, r7, r2
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	4aa0      	ldr	r2, [pc, #640]	; (8008674 <HAL_UART_IRQHandler+0x2b4>)
 80083f4:	4013      	ands	r3, r2
 80083f6:	2298      	movs	r2, #152	; 0x98
 80083f8:	18bd      	adds	r5, r7, r2
 80083fa:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 80083fc:	18bb      	adds	r3, r7, r2
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	2b00      	cmp	r3, #0
 8008402:	d11a      	bne.n	800843a <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008404:	187b      	adds	r3, r7, r1
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	2220      	movs	r2, #32
 800840a:	4013      	ands	r3, r2
 800840c:	d015      	beq.n	800843a <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800840e:	183b      	adds	r3, r7, r0
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	2220      	movs	r2, #32
 8008414:	4013      	ands	r3, r2
 8008416:	d105      	bne.n	8008424 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008418:	193b      	adds	r3, r7, r4
 800841a:	681a      	ldr	r2, [r3, #0]
 800841c:	2380      	movs	r3, #128	; 0x80
 800841e:	055b      	lsls	r3, r3, #21
 8008420:	4013      	ands	r3, r2
 8008422:	d00a      	beq.n	800843a <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008428:	2b00      	cmp	r3, #0
 800842a:	d100      	bne.n	800842e <HAL_UART_IRQHandler+0x6e>
 800842c:	e2cf      	b.n	80089ce <HAL_UART_IRQHandler+0x60e>
      {
        huart->RxISR(huart);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008432:	687a      	ldr	r2, [r7, #4]
 8008434:	0010      	movs	r0, r2
 8008436:	4798      	blx	r3
      }
      return;
 8008438:	e2c9      	b.n	80089ce <HAL_UART_IRQHandler+0x60e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800843a:	2398      	movs	r3, #152	; 0x98
 800843c:	18fb      	adds	r3, r7, r3
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d100      	bne.n	8008446 <HAL_UART_IRQHandler+0x86>
 8008444:	e11e      	b.n	8008684 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008446:	239c      	movs	r3, #156	; 0x9c
 8008448:	18fb      	adds	r3, r7, r3
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	4a8a      	ldr	r2, [pc, #552]	; (8008678 <HAL_UART_IRQHandler+0x2b8>)
 800844e:	4013      	ands	r3, r2
 8008450:	d106      	bne.n	8008460 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008452:	23a0      	movs	r3, #160	; 0xa0
 8008454:	18fb      	adds	r3, r7, r3
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	4a88      	ldr	r2, [pc, #544]	; (800867c <HAL_UART_IRQHandler+0x2bc>)
 800845a:	4013      	ands	r3, r2
 800845c:	d100      	bne.n	8008460 <HAL_UART_IRQHandler+0xa0>
 800845e:	e111      	b.n	8008684 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008460:	23a4      	movs	r3, #164	; 0xa4
 8008462:	18fb      	adds	r3, r7, r3
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	2201      	movs	r2, #1
 8008468:	4013      	ands	r3, r2
 800846a:	d012      	beq.n	8008492 <HAL_UART_IRQHandler+0xd2>
 800846c:	23a0      	movs	r3, #160	; 0xa0
 800846e:	18fb      	adds	r3, r7, r3
 8008470:	681a      	ldr	r2, [r3, #0]
 8008472:	2380      	movs	r3, #128	; 0x80
 8008474:	005b      	lsls	r3, r3, #1
 8008476:	4013      	ands	r3, r2
 8008478:	d00b      	beq.n	8008492 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	2201      	movs	r2, #1
 8008480:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	228c      	movs	r2, #140	; 0x8c
 8008486:	589b      	ldr	r3, [r3, r2]
 8008488:	2201      	movs	r2, #1
 800848a:	431a      	orrs	r2, r3
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	218c      	movs	r1, #140	; 0x8c
 8008490:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008492:	23a4      	movs	r3, #164	; 0xa4
 8008494:	18fb      	adds	r3, r7, r3
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	2202      	movs	r2, #2
 800849a:	4013      	ands	r3, r2
 800849c:	d011      	beq.n	80084c2 <HAL_UART_IRQHandler+0x102>
 800849e:	239c      	movs	r3, #156	; 0x9c
 80084a0:	18fb      	adds	r3, r7, r3
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	2201      	movs	r2, #1
 80084a6:	4013      	ands	r3, r2
 80084a8:	d00b      	beq.n	80084c2 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	2202      	movs	r2, #2
 80084b0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	228c      	movs	r2, #140	; 0x8c
 80084b6:	589b      	ldr	r3, [r3, r2]
 80084b8:	2204      	movs	r2, #4
 80084ba:	431a      	orrs	r2, r3
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	218c      	movs	r1, #140	; 0x8c
 80084c0:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80084c2:	23a4      	movs	r3, #164	; 0xa4
 80084c4:	18fb      	adds	r3, r7, r3
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	2204      	movs	r2, #4
 80084ca:	4013      	ands	r3, r2
 80084cc:	d011      	beq.n	80084f2 <HAL_UART_IRQHandler+0x132>
 80084ce:	239c      	movs	r3, #156	; 0x9c
 80084d0:	18fb      	adds	r3, r7, r3
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	2201      	movs	r2, #1
 80084d6:	4013      	ands	r3, r2
 80084d8:	d00b      	beq.n	80084f2 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	2204      	movs	r2, #4
 80084e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	228c      	movs	r2, #140	; 0x8c
 80084e6:	589b      	ldr	r3, [r3, r2]
 80084e8:	2202      	movs	r2, #2
 80084ea:	431a      	orrs	r2, r3
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	218c      	movs	r1, #140	; 0x8c
 80084f0:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80084f2:	23a4      	movs	r3, #164	; 0xa4
 80084f4:	18fb      	adds	r3, r7, r3
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	2208      	movs	r2, #8
 80084fa:	4013      	ands	r3, r2
 80084fc:	d017      	beq.n	800852e <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80084fe:	23a0      	movs	r3, #160	; 0xa0
 8008500:	18fb      	adds	r3, r7, r3
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	2220      	movs	r2, #32
 8008506:	4013      	ands	r3, r2
 8008508:	d105      	bne.n	8008516 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800850a:	239c      	movs	r3, #156	; 0x9c
 800850c:	18fb      	adds	r3, r7, r3
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	4a59      	ldr	r2, [pc, #356]	; (8008678 <HAL_UART_IRQHandler+0x2b8>)
 8008512:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008514:	d00b      	beq.n	800852e <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	2208      	movs	r2, #8
 800851c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	228c      	movs	r2, #140	; 0x8c
 8008522:	589b      	ldr	r3, [r3, r2]
 8008524:	2208      	movs	r2, #8
 8008526:	431a      	orrs	r2, r3
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	218c      	movs	r1, #140	; 0x8c
 800852c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800852e:	23a4      	movs	r3, #164	; 0xa4
 8008530:	18fb      	adds	r3, r7, r3
 8008532:	681a      	ldr	r2, [r3, #0]
 8008534:	2380      	movs	r3, #128	; 0x80
 8008536:	011b      	lsls	r3, r3, #4
 8008538:	4013      	ands	r3, r2
 800853a:	d013      	beq.n	8008564 <HAL_UART_IRQHandler+0x1a4>
 800853c:	23a0      	movs	r3, #160	; 0xa0
 800853e:	18fb      	adds	r3, r7, r3
 8008540:	681a      	ldr	r2, [r3, #0]
 8008542:	2380      	movs	r3, #128	; 0x80
 8008544:	04db      	lsls	r3, r3, #19
 8008546:	4013      	ands	r3, r2
 8008548:	d00c      	beq.n	8008564 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	2280      	movs	r2, #128	; 0x80
 8008550:	0112      	lsls	r2, r2, #4
 8008552:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	228c      	movs	r2, #140	; 0x8c
 8008558:	589b      	ldr	r3, [r3, r2]
 800855a:	2220      	movs	r2, #32
 800855c:	431a      	orrs	r2, r3
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	218c      	movs	r1, #140	; 0x8c
 8008562:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	228c      	movs	r2, #140	; 0x8c
 8008568:	589b      	ldr	r3, [r3, r2]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d100      	bne.n	8008570 <HAL_UART_IRQHandler+0x1b0>
 800856e:	e230      	b.n	80089d2 <HAL_UART_IRQHandler+0x612>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008570:	23a4      	movs	r3, #164	; 0xa4
 8008572:	18fb      	adds	r3, r7, r3
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	2220      	movs	r2, #32
 8008578:	4013      	ands	r3, r2
 800857a:	d015      	beq.n	80085a8 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800857c:	23a0      	movs	r3, #160	; 0xa0
 800857e:	18fb      	adds	r3, r7, r3
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	2220      	movs	r2, #32
 8008584:	4013      	ands	r3, r2
 8008586:	d106      	bne.n	8008596 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008588:	239c      	movs	r3, #156	; 0x9c
 800858a:	18fb      	adds	r3, r7, r3
 800858c:	681a      	ldr	r2, [r3, #0]
 800858e:	2380      	movs	r3, #128	; 0x80
 8008590:	055b      	lsls	r3, r3, #21
 8008592:	4013      	ands	r3, r2
 8008594:	d008      	beq.n	80085a8 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800859a:	2b00      	cmp	r3, #0
 800859c:	d004      	beq.n	80085a8 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085a2:	687a      	ldr	r2, [r7, #4]
 80085a4:	0010      	movs	r0, r2
 80085a6:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	228c      	movs	r2, #140	; 0x8c
 80085ac:	589b      	ldr	r3, [r3, r2]
 80085ae:	2194      	movs	r1, #148	; 0x94
 80085b0:	187a      	adds	r2, r7, r1
 80085b2:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	689b      	ldr	r3, [r3, #8]
 80085ba:	2240      	movs	r2, #64	; 0x40
 80085bc:	4013      	ands	r3, r2
 80085be:	2b40      	cmp	r3, #64	; 0x40
 80085c0:	d004      	beq.n	80085cc <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80085c2:	187b      	adds	r3, r7, r1
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	2228      	movs	r2, #40	; 0x28
 80085c8:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80085ca:	d047      	beq.n	800865c <HAL_UART_IRQHandler+0x29c>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	0018      	movs	r0, r3
 80085d0:	f000 fd5c 	bl	800908c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	689b      	ldr	r3, [r3, #8]
 80085da:	2240      	movs	r2, #64	; 0x40
 80085dc:	4013      	ands	r3, r2
 80085de:	2b40      	cmp	r3, #64	; 0x40
 80085e0:	d137      	bne.n	8008652 <HAL_UART_IRQHandler+0x292>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80085e2:	f3ef 8310 	mrs	r3, PRIMASK
 80085e6:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80085e8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80085ea:	2090      	movs	r0, #144	; 0x90
 80085ec:	183a      	adds	r2, r7, r0
 80085ee:	6013      	str	r3, [r2, #0]
 80085f0:	2301      	movs	r3, #1
 80085f2:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80085f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80085f6:	f383 8810 	msr	PRIMASK, r3
}
 80085fa:	46c0      	nop			; (mov r8, r8)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	689a      	ldr	r2, [r3, #8]
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	2140      	movs	r1, #64	; 0x40
 8008608:	438a      	bics	r2, r1
 800860a:	609a      	str	r2, [r3, #8]
 800860c:	183b      	adds	r3, r7, r0
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008612:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008614:	f383 8810 	msr	PRIMASK, r3
}
 8008618:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800861e:	2b00      	cmp	r3, #0
 8008620:	d012      	beq.n	8008648 <HAL_UART_IRQHandler+0x288>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008626:	4a16      	ldr	r2, [pc, #88]	; (8008680 <HAL_UART_IRQHandler+0x2c0>)
 8008628:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800862e:	0018      	movs	r0, r3
 8008630:	f7fc fe24 	bl	800527c <HAL_DMA_Abort_IT>
 8008634:	1e03      	subs	r3, r0, #0
 8008636:	d01a      	beq.n	800866e <HAL_UART_IRQHandler+0x2ae>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800863c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008642:	0018      	movs	r0, r3
 8008644:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008646:	e012      	b.n	800866e <HAL_UART_IRQHandler+0x2ae>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	0018      	movs	r0, r3
 800864c:	f000 f9da 	bl	8008a04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008650:	e00d      	b.n	800866e <HAL_UART_IRQHandler+0x2ae>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	0018      	movs	r0, r3
 8008656:	f000 f9d5 	bl	8008a04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800865a:	e008      	b.n	800866e <HAL_UART_IRQHandler+0x2ae>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	0018      	movs	r0, r3
 8008660:	f000 f9d0 	bl	8008a04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	228c      	movs	r2, #140	; 0x8c
 8008668:	2100      	movs	r1, #0
 800866a:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800866c:	e1b1      	b.n	80089d2 <HAL_UART_IRQHandler+0x612>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800866e:	46c0      	nop			; (mov r8, r8)
    return;
 8008670:	e1af      	b.n	80089d2 <HAL_UART_IRQHandler+0x612>
 8008672:	46c0      	nop			; (mov r8, r8)
 8008674:	0000080f 	.word	0x0000080f
 8008678:	10000001 	.word	0x10000001
 800867c:	04000120 	.word	0x04000120
 8008680:	08009159 	.word	0x08009159

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008688:	2b01      	cmp	r3, #1
 800868a:	d000      	beq.n	800868e <HAL_UART_IRQHandler+0x2ce>
 800868c:	e135      	b.n	80088fa <HAL_UART_IRQHandler+0x53a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800868e:	23a4      	movs	r3, #164	; 0xa4
 8008690:	18fb      	adds	r3, r7, r3
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	2210      	movs	r2, #16
 8008696:	4013      	ands	r3, r2
 8008698:	d100      	bne.n	800869c <HAL_UART_IRQHandler+0x2dc>
 800869a:	e12e      	b.n	80088fa <HAL_UART_IRQHandler+0x53a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800869c:	23a0      	movs	r3, #160	; 0xa0
 800869e:	18fb      	adds	r3, r7, r3
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	2210      	movs	r2, #16
 80086a4:	4013      	ands	r3, r2
 80086a6:	d100      	bne.n	80086aa <HAL_UART_IRQHandler+0x2ea>
 80086a8:	e127      	b.n	80088fa <HAL_UART_IRQHandler+0x53a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	2210      	movs	r2, #16
 80086b0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	689b      	ldr	r3, [r3, #8]
 80086b8:	2240      	movs	r2, #64	; 0x40
 80086ba:	4013      	ands	r3, r2
 80086bc:	2b40      	cmp	r3, #64	; 0x40
 80086be:	d000      	beq.n	80086c2 <HAL_UART_IRQHandler+0x302>
 80086c0:	e09e      	b.n	8008800 <HAL_UART_IRQHandler+0x440>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	685a      	ldr	r2, [r3, #4]
 80086ca:	217e      	movs	r1, #126	; 0x7e
 80086cc:	187b      	adds	r3, r7, r1
 80086ce:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80086d0:	187b      	adds	r3, r7, r1
 80086d2:	881b      	ldrh	r3, [r3, #0]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d100      	bne.n	80086da <HAL_UART_IRQHandler+0x31a>
 80086d8:	e17d      	b.n	80089d6 <HAL_UART_IRQHandler+0x616>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	225c      	movs	r2, #92	; 0x5c
 80086de:	5a9b      	ldrh	r3, [r3, r2]
 80086e0:	187a      	adds	r2, r7, r1
 80086e2:	8812      	ldrh	r2, [r2, #0]
 80086e4:	429a      	cmp	r2, r3
 80086e6:	d300      	bcc.n	80086ea <HAL_UART_IRQHandler+0x32a>
 80086e8:	e175      	b.n	80089d6 <HAL_UART_IRQHandler+0x616>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	187a      	adds	r2, r7, r1
 80086ee:	215e      	movs	r1, #94	; 0x5e
 80086f0:	8812      	ldrh	r2, [r2, #0]
 80086f2:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	2220      	movs	r2, #32
 80086fe:	4013      	ands	r3, r2
 8008700:	d16f      	bne.n	80087e2 <HAL_UART_IRQHandler+0x422>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008702:	f3ef 8310 	mrs	r3, PRIMASK
 8008706:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8008708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800870a:	67bb      	str	r3, [r7, #120]	; 0x78
 800870c:	2301      	movs	r3, #1
 800870e:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008710:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008712:	f383 8810 	msr	PRIMASK, r3
}
 8008716:	46c0      	nop			; (mov r8, r8)
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	681a      	ldr	r2, [r3, #0]
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	49b1      	ldr	r1, [pc, #708]	; (80089e8 <HAL_UART_IRQHandler+0x628>)
 8008724:	400a      	ands	r2, r1
 8008726:	601a      	str	r2, [r3, #0]
 8008728:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800872a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800872c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800872e:	f383 8810 	msr	PRIMASK, r3
}
 8008732:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008734:	f3ef 8310 	mrs	r3, PRIMASK
 8008738:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 800873a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800873c:	677b      	str	r3, [r7, #116]	; 0x74
 800873e:	2301      	movs	r3, #1
 8008740:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008742:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008744:	f383 8810 	msr	PRIMASK, r3
}
 8008748:	46c0      	nop			; (mov r8, r8)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	689a      	ldr	r2, [r3, #8]
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	2101      	movs	r1, #1
 8008756:	438a      	bics	r2, r1
 8008758:	609a      	str	r2, [r3, #8]
 800875a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800875c:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800875e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008760:	f383 8810 	msr	PRIMASK, r3
}
 8008764:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008766:	f3ef 8310 	mrs	r3, PRIMASK
 800876a:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 800876c:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800876e:	673b      	str	r3, [r7, #112]	; 0x70
 8008770:	2301      	movs	r3, #1
 8008772:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008774:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008776:	f383 8810 	msr	PRIMASK, r3
}
 800877a:	46c0      	nop			; (mov r8, r8)
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	689a      	ldr	r2, [r3, #8]
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	2140      	movs	r1, #64	; 0x40
 8008788:	438a      	bics	r2, r1
 800878a:	609a      	str	r2, [r3, #8]
 800878c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800878e:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008790:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008792:	f383 8810 	msr	PRIMASK, r3
}
 8008796:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2288      	movs	r2, #136	; 0x88
 800879c:	2120      	movs	r1, #32
 800879e:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2200      	movs	r2, #0
 80087a4:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80087a6:	f3ef 8310 	mrs	r3, PRIMASK
 80087aa:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 80087ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087ae:	66fb      	str	r3, [r7, #108]	; 0x6c
 80087b0:	2301      	movs	r3, #1
 80087b2:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80087b4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80087b6:	f383 8810 	msr	PRIMASK, r3
}
 80087ba:	46c0      	nop			; (mov r8, r8)
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	681a      	ldr	r2, [r3, #0]
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	2110      	movs	r1, #16
 80087c8:	438a      	bics	r2, r1
 80087ca:	601a      	str	r2, [r3, #0]
 80087cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087ce:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80087d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80087d2:	f383 8810 	msr	PRIMASK, r3
}
 80087d6:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80087dc:	0018      	movs	r0, r3
 80087de:	f7fc fceb 	bl	80051b8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	225c      	movs	r2, #92	; 0x5c
 80087e6:	5a9a      	ldrh	r2, [r3, r2]
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	215e      	movs	r1, #94	; 0x5e
 80087ec:	5a5b      	ldrh	r3, [r3, r1]
 80087ee:	b29b      	uxth	r3, r3
 80087f0:	1ad3      	subs	r3, r2, r3
 80087f2:	b29a      	uxth	r2, r3
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	0011      	movs	r1, r2
 80087f8:	0018      	movs	r0, r3
 80087fa:	f000 f90b 	bl	8008a14 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80087fe:	e0ea      	b.n	80089d6 <HAL_UART_IRQHandler+0x616>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	225c      	movs	r2, #92	; 0x5c
 8008804:	5a99      	ldrh	r1, [r3, r2]
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	225e      	movs	r2, #94	; 0x5e
 800880a:	5a9b      	ldrh	r3, [r3, r2]
 800880c:	b29a      	uxth	r2, r3
 800880e:	208e      	movs	r0, #142	; 0x8e
 8008810:	183b      	adds	r3, r7, r0
 8008812:	1a8a      	subs	r2, r1, r2
 8008814:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	225e      	movs	r2, #94	; 0x5e
 800881a:	5a9b      	ldrh	r3, [r3, r2]
 800881c:	b29b      	uxth	r3, r3
 800881e:	2b00      	cmp	r3, #0
 8008820:	d100      	bne.n	8008824 <HAL_UART_IRQHandler+0x464>
 8008822:	e0da      	b.n	80089da <HAL_UART_IRQHandler+0x61a>
          && (nb_rx_data > 0U))
 8008824:	183b      	adds	r3, r7, r0
 8008826:	881b      	ldrh	r3, [r3, #0]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d100      	bne.n	800882e <HAL_UART_IRQHandler+0x46e>
 800882c:	e0d5      	b.n	80089da <HAL_UART_IRQHandler+0x61a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800882e:	f3ef 8310 	mrs	r3, PRIMASK
 8008832:	60fb      	str	r3, [r7, #12]
  return(result);
 8008834:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008836:	2488      	movs	r4, #136	; 0x88
 8008838:	193a      	adds	r2, r7, r4
 800883a:	6013      	str	r3, [r2, #0]
 800883c:	2301      	movs	r3, #1
 800883e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008840:	693b      	ldr	r3, [r7, #16]
 8008842:	f383 8810 	msr	PRIMASK, r3
}
 8008846:	46c0      	nop			; (mov r8, r8)
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	681a      	ldr	r2, [r3, #0]
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	4966      	ldr	r1, [pc, #408]	; (80089ec <HAL_UART_IRQHandler+0x62c>)
 8008854:	400a      	ands	r2, r1
 8008856:	601a      	str	r2, [r3, #0]
 8008858:	193b      	adds	r3, r7, r4
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800885e:	697b      	ldr	r3, [r7, #20]
 8008860:	f383 8810 	msr	PRIMASK, r3
}
 8008864:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008866:	f3ef 8310 	mrs	r3, PRIMASK
 800886a:	61bb      	str	r3, [r7, #24]
  return(result);
 800886c:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800886e:	2484      	movs	r4, #132	; 0x84
 8008870:	193a      	adds	r2, r7, r4
 8008872:	6013      	str	r3, [r2, #0]
 8008874:	2301      	movs	r3, #1
 8008876:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008878:	69fb      	ldr	r3, [r7, #28]
 800887a:	f383 8810 	msr	PRIMASK, r3
}
 800887e:	46c0      	nop			; (mov r8, r8)
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	689a      	ldr	r2, [r3, #8]
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	4959      	ldr	r1, [pc, #356]	; (80089f0 <HAL_UART_IRQHandler+0x630>)
 800888c:	400a      	ands	r2, r1
 800888e:	609a      	str	r2, [r3, #8]
 8008890:	193b      	adds	r3, r7, r4
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008896:	6a3b      	ldr	r3, [r7, #32]
 8008898:	f383 8810 	msr	PRIMASK, r3
}
 800889c:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2288      	movs	r2, #136	; 0x88
 80088a2:	2120      	movs	r1, #32
 80088a4:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2200      	movs	r2, #0
 80088aa:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2200      	movs	r2, #0
 80088b0:	671a      	str	r2, [r3, #112]	; 0x70
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80088b2:	f3ef 8310 	mrs	r3, PRIMASK
 80088b6:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80088b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088ba:	2480      	movs	r4, #128	; 0x80
 80088bc:	193a      	adds	r2, r7, r4
 80088be:	6013      	str	r3, [r2, #0]
 80088c0:	2301      	movs	r3, #1
 80088c2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80088c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088c6:	f383 8810 	msr	PRIMASK, r3
}
 80088ca:	46c0      	nop			; (mov r8, r8)
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	681a      	ldr	r2, [r3, #0]
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	2110      	movs	r1, #16
 80088d8:	438a      	bics	r2, r1
 80088da:	601a      	str	r2, [r3, #0]
 80088dc:	193b      	adds	r3, r7, r4
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80088e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088e4:	f383 8810 	msr	PRIMASK, r3
}
 80088e8:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80088ea:	183b      	adds	r3, r7, r0
 80088ec:	881a      	ldrh	r2, [r3, #0]
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	0011      	movs	r1, r2
 80088f2:	0018      	movs	r0, r3
 80088f4:	f000 f88e 	bl	8008a14 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80088f8:	e06f      	b.n	80089da <HAL_UART_IRQHandler+0x61a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80088fa:	23a4      	movs	r3, #164	; 0xa4
 80088fc:	18fb      	adds	r3, r7, r3
 80088fe:	681a      	ldr	r2, [r3, #0]
 8008900:	2380      	movs	r3, #128	; 0x80
 8008902:	035b      	lsls	r3, r3, #13
 8008904:	4013      	ands	r3, r2
 8008906:	d010      	beq.n	800892a <HAL_UART_IRQHandler+0x56a>
 8008908:	239c      	movs	r3, #156	; 0x9c
 800890a:	18fb      	adds	r3, r7, r3
 800890c:	681a      	ldr	r2, [r3, #0]
 800890e:	2380      	movs	r3, #128	; 0x80
 8008910:	03db      	lsls	r3, r3, #15
 8008912:	4013      	ands	r3, r2
 8008914:	d009      	beq.n	800892a <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	2280      	movs	r2, #128	; 0x80
 800891c:	0352      	lsls	r2, r2, #13
 800891e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	0018      	movs	r0, r3
 8008924:	f000 fcce 	bl	80092c4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008928:	e05a      	b.n	80089e0 <HAL_UART_IRQHandler+0x620>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800892a:	23a4      	movs	r3, #164	; 0xa4
 800892c:	18fb      	adds	r3, r7, r3
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	2280      	movs	r2, #128	; 0x80
 8008932:	4013      	ands	r3, r2
 8008934:	d016      	beq.n	8008964 <HAL_UART_IRQHandler+0x5a4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008936:	23a0      	movs	r3, #160	; 0xa0
 8008938:	18fb      	adds	r3, r7, r3
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	2280      	movs	r2, #128	; 0x80
 800893e:	4013      	ands	r3, r2
 8008940:	d106      	bne.n	8008950 <HAL_UART_IRQHandler+0x590>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008942:	239c      	movs	r3, #156	; 0x9c
 8008944:	18fb      	adds	r3, r7, r3
 8008946:	681a      	ldr	r2, [r3, #0]
 8008948:	2380      	movs	r3, #128	; 0x80
 800894a:	041b      	lsls	r3, r3, #16
 800894c:	4013      	ands	r3, r2
 800894e:	d009      	beq.n	8008964 <HAL_UART_IRQHandler+0x5a4>
  {
    if (huart->TxISR != NULL)
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008954:	2b00      	cmp	r3, #0
 8008956:	d042      	beq.n	80089de <HAL_UART_IRQHandler+0x61e>
    {
      huart->TxISR(huart);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800895c:	687a      	ldr	r2, [r7, #4]
 800895e:	0010      	movs	r0, r2
 8008960:	4798      	blx	r3
    }
    return;
 8008962:	e03c      	b.n	80089de <HAL_UART_IRQHandler+0x61e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008964:	23a4      	movs	r3, #164	; 0xa4
 8008966:	18fb      	adds	r3, r7, r3
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	2240      	movs	r2, #64	; 0x40
 800896c:	4013      	ands	r3, r2
 800896e:	d00a      	beq.n	8008986 <HAL_UART_IRQHandler+0x5c6>
 8008970:	23a0      	movs	r3, #160	; 0xa0
 8008972:	18fb      	adds	r3, r7, r3
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	2240      	movs	r2, #64	; 0x40
 8008978:	4013      	ands	r3, r2
 800897a:	d004      	beq.n	8008986 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	0018      	movs	r0, r3
 8008980:	f000 fc01 	bl	8009186 <UART_EndTransmit_IT>
    return;
 8008984:	e02c      	b.n	80089e0 <HAL_UART_IRQHandler+0x620>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008986:	23a4      	movs	r3, #164	; 0xa4
 8008988:	18fb      	adds	r3, r7, r3
 800898a:	681a      	ldr	r2, [r3, #0]
 800898c:	2380      	movs	r3, #128	; 0x80
 800898e:	041b      	lsls	r3, r3, #16
 8008990:	4013      	ands	r3, r2
 8008992:	d00b      	beq.n	80089ac <HAL_UART_IRQHandler+0x5ec>
 8008994:	23a0      	movs	r3, #160	; 0xa0
 8008996:	18fb      	adds	r3, r7, r3
 8008998:	681a      	ldr	r2, [r3, #0]
 800899a:	2380      	movs	r3, #128	; 0x80
 800899c:	05db      	lsls	r3, r3, #23
 800899e:	4013      	ands	r3, r2
 80089a0:	d004      	beq.n	80089ac <HAL_UART_IRQHandler+0x5ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	0018      	movs	r0, r3
 80089a6:	f000 fc9d 	bl	80092e4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80089aa:	e019      	b.n	80089e0 <HAL_UART_IRQHandler+0x620>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80089ac:	23a4      	movs	r3, #164	; 0xa4
 80089ae:	18fb      	adds	r3, r7, r3
 80089b0:	681a      	ldr	r2, [r3, #0]
 80089b2:	2380      	movs	r3, #128	; 0x80
 80089b4:	045b      	lsls	r3, r3, #17
 80089b6:	4013      	ands	r3, r2
 80089b8:	d012      	beq.n	80089e0 <HAL_UART_IRQHandler+0x620>
 80089ba:	23a0      	movs	r3, #160	; 0xa0
 80089bc:	18fb      	adds	r3, r7, r3
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	da0d      	bge.n	80089e0 <HAL_UART_IRQHandler+0x620>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	0018      	movs	r0, r3
 80089c8:	f000 fc84 	bl	80092d4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80089cc:	e008      	b.n	80089e0 <HAL_UART_IRQHandler+0x620>
      return;
 80089ce:	46c0      	nop			; (mov r8, r8)
 80089d0:	e006      	b.n	80089e0 <HAL_UART_IRQHandler+0x620>
    return;
 80089d2:	46c0      	nop			; (mov r8, r8)
 80089d4:	e004      	b.n	80089e0 <HAL_UART_IRQHandler+0x620>
      return;
 80089d6:	46c0      	nop			; (mov r8, r8)
 80089d8:	e002      	b.n	80089e0 <HAL_UART_IRQHandler+0x620>
      return;
 80089da:	46c0      	nop			; (mov r8, r8)
 80089dc:	e000      	b.n	80089e0 <HAL_UART_IRQHandler+0x620>
    return;
 80089de:	46c0      	nop			; (mov r8, r8)
  }
}
 80089e0:	46bd      	mov	sp, r7
 80089e2:	b02a      	add	sp, #168	; 0xa8
 80089e4:	bdb0      	pop	{r4, r5, r7, pc}
 80089e6:	46c0      	nop			; (mov r8, r8)
 80089e8:	fffffeff 	.word	0xfffffeff
 80089ec:	fffffedf 	.word	0xfffffedf
 80089f0:	effffffe 	.word	0xeffffffe

080089f4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80089f4:	b580      	push	{r7, lr}
 80089f6:	b082      	sub	sp, #8
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80089fc:	46c0      	nop			; (mov r8, r8)
 80089fe:	46bd      	mov	sp, r7
 8008a00:	b002      	add	sp, #8
 8008a02:	bd80      	pop	{r7, pc}

08008a04 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	b082      	sub	sp, #8
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008a0c:	46c0      	nop			; (mov r8, r8)
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	b002      	add	sp, #8
 8008a12:	bd80      	pop	{r7, pc}

08008a14 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b082      	sub	sp, #8
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
 8008a1c:	000a      	movs	r2, r1
 8008a1e:	1cbb      	adds	r3, r7, #2
 8008a20:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008a22:	46c0      	nop			; (mov r8, r8)
 8008a24:	46bd      	mov	sp, r7
 8008a26:	b002      	add	sp, #8
 8008a28:	bd80      	pop	{r7, pc}
	...

08008a2c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b088      	sub	sp, #32
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008a34:	231a      	movs	r3, #26
 8008a36:	18fb      	adds	r3, r7, r3
 8008a38:	2200      	movs	r2, #0
 8008a3a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	689a      	ldr	r2, [r3, #8]
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	691b      	ldr	r3, [r3, #16]
 8008a44:	431a      	orrs	r2, r3
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	695b      	ldr	r3, [r3, #20]
 8008a4a:	431a      	orrs	r2, r3
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	69db      	ldr	r3, [r3, #28]
 8008a50:	4313      	orrs	r3, r2
 8008a52:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	4aa1      	ldr	r2, [pc, #644]	; (8008ce0 <UART_SetConfig+0x2b4>)
 8008a5c:	4013      	ands	r3, r2
 8008a5e:	0019      	movs	r1, r3
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	69fa      	ldr	r2, [r7, #28]
 8008a66:	430a      	orrs	r2, r1
 8008a68:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	685b      	ldr	r3, [r3, #4]
 8008a70:	4a9c      	ldr	r2, [pc, #624]	; (8008ce4 <UART_SetConfig+0x2b8>)
 8008a72:	4013      	ands	r3, r2
 8008a74:	0019      	movs	r1, r3
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	68da      	ldr	r2, [r3, #12]
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	430a      	orrs	r2, r1
 8008a80:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	699b      	ldr	r3, [r3, #24]
 8008a86:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	6a1b      	ldr	r3, [r3, #32]
 8008a8c:	69fa      	ldr	r2, [r7, #28]
 8008a8e:	4313      	orrs	r3, r2
 8008a90:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	689b      	ldr	r3, [r3, #8]
 8008a98:	4a93      	ldr	r2, [pc, #588]	; (8008ce8 <UART_SetConfig+0x2bc>)
 8008a9a:	4013      	ands	r3, r2
 8008a9c:	0019      	movs	r1, r3
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	69fa      	ldr	r2, [r7, #28]
 8008aa4:	430a      	orrs	r2, r1
 8008aa6:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008aae:	220f      	movs	r2, #15
 8008ab0:	4393      	bics	r3, r2
 8008ab2:	0019      	movs	r1, r3
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	430a      	orrs	r2, r1
 8008abe:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	4a89      	ldr	r2, [pc, #548]	; (8008cec <UART_SetConfig+0x2c0>)
 8008ac6:	4293      	cmp	r3, r2
 8008ac8:	d127      	bne.n	8008b1a <UART_SetConfig+0xee>
 8008aca:	4b89      	ldr	r3, [pc, #548]	; (8008cf0 <UART_SetConfig+0x2c4>)
 8008acc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ace:	2203      	movs	r2, #3
 8008ad0:	4013      	ands	r3, r2
 8008ad2:	2b03      	cmp	r3, #3
 8008ad4:	d017      	beq.n	8008b06 <UART_SetConfig+0xda>
 8008ad6:	d81b      	bhi.n	8008b10 <UART_SetConfig+0xe4>
 8008ad8:	2b02      	cmp	r3, #2
 8008ada:	d00a      	beq.n	8008af2 <UART_SetConfig+0xc6>
 8008adc:	d818      	bhi.n	8008b10 <UART_SetConfig+0xe4>
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d002      	beq.n	8008ae8 <UART_SetConfig+0xbc>
 8008ae2:	2b01      	cmp	r3, #1
 8008ae4:	d00a      	beq.n	8008afc <UART_SetConfig+0xd0>
 8008ae6:	e013      	b.n	8008b10 <UART_SetConfig+0xe4>
 8008ae8:	231b      	movs	r3, #27
 8008aea:	18fb      	adds	r3, r7, r3
 8008aec:	2200      	movs	r2, #0
 8008aee:	701a      	strb	r2, [r3, #0]
 8008af0:	e021      	b.n	8008b36 <UART_SetConfig+0x10a>
 8008af2:	231b      	movs	r3, #27
 8008af4:	18fb      	adds	r3, r7, r3
 8008af6:	2202      	movs	r2, #2
 8008af8:	701a      	strb	r2, [r3, #0]
 8008afa:	e01c      	b.n	8008b36 <UART_SetConfig+0x10a>
 8008afc:	231b      	movs	r3, #27
 8008afe:	18fb      	adds	r3, r7, r3
 8008b00:	2204      	movs	r2, #4
 8008b02:	701a      	strb	r2, [r3, #0]
 8008b04:	e017      	b.n	8008b36 <UART_SetConfig+0x10a>
 8008b06:	231b      	movs	r3, #27
 8008b08:	18fb      	adds	r3, r7, r3
 8008b0a:	2208      	movs	r2, #8
 8008b0c:	701a      	strb	r2, [r3, #0]
 8008b0e:	e012      	b.n	8008b36 <UART_SetConfig+0x10a>
 8008b10:	231b      	movs	r3, #27
 8008b12:	18fb      	adds	r3, r7, r3
 8008b14:	2210      	movs	r2, #16
 8008b16:	701a      	strb	r2, [r3, #0]
 8008b18:	e00d      	b.n	8008b36 <UART_SetConfig+0x10a>
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	4a75      	ldr	r2, [pc, #468]	; (8008cf4 <UART_SetConfig+0x2c8>)
 8008b20:	4293      	cmp	r3, r2
 8008b22:	d104      	bne.n	8008b2e <UART_SetConfig+0x102>
 8008b24:	231b      	movs	r3, #27
 8008b26:	18fb      	adds	r3, r7, r3
 8008b28:	2200      	movs	r2, #0
 8008b2a:	701a      	strb	r2, [r3, #0]
 8008b2c:	e003      	b.n	8008b36 <UART_SetConfig+0x10a>
 8008b2e:	231b      	movs	r3, #27
 8008b30:	18fb      	adds	r3, r7, r3
 8008b32:	2210      	movs	r2, #16
 8008b34:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	69da      	ldr	r2, [r3, #28]
 8008b3a:	2380      	movs	r3, #128	; 0x80
 8008b3c:	021b      	lsls	r3, r3, #8
 8008b3e:	429a      	cmp	r2, r3
 8008b40:	d000      	beq.n	8008b44 <UART_SetConfig+0x118>
 8008b42:	e065      	b.n	8008c10 <UART_SetConfig+0x1e4>
  {
    switch (clocksource)
 8008b44:	231b      	movs	r3, #27
 8008b46:	18fb      	adds	r3, r7, r3
 8008b48:	781b      	ldrb	r3, [r3, #0]
 8008b4a:	2b08      	cmp	r3, #8
 8008b4c:	d015      	beq.n	8008b7a <UART_SetConfig+0x14e>
 8008b4e:	dc18      	bgt.n	8008b82 <UART_SetConfig+0x156>
 8008b50:	2b04      	cmp	r3, #4
 8008b52:	d00d      	beq.n	8008b70 <UART_SetConfig+0x144>
 8008b54:	dc15      	bgt.n	8008b82 <UART_SetConfig+0x156>
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d002      	beq.n	8008b60 <UART_SetConfig+0x134>
 8008b5a:	2b02      	cmp	r3, #2
 8008b5c:	d005      	beq.n	8008b6a <UART_SetConfig+0x13e>
 8008b5e:	e010      	b.n	8008b82 <UART_SetConfig+0x156>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008b60:	f7fd fb6a 	bl	8006238 <HAL_RCC_GetPCLK1Freq>
 8008b64:	0003      	movs	r3, r0
 8008b66:	617b      	str	r3, [r7, #20]
        break;
 8008b68:	e012      	b.n	8008b90 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008b6a:	4b63      	ldr	r3, [pc, #396]	; (8008cf8 <UART_SetConfig+0x2cc>)
 8008b6c:	617b      	str	r3, [r7, #20]
        break;
 8008b6e:	e00f      	b.n	8008b90 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008b70:	f7fd fad6 	bl	8006120 <HAL_RCC_GetSysClockFreq>
 8008b74:	0003      	movs	r3, r0
 8008b76:	617b      	str	r3, [r7, #20]
        break;
 8008b78:	e00a      	b.n	8008b90 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008b7a:	2380      	movs	r3, #128	; 0x80
 8008b7c:	021b      	lsls	r3, r3, #8
 8008b7e:	617b      	str	r3, [r7, #20]
        break;
 8008b80:	e006      	b.n	8008b90 <UART_SetConfig+0x164>
      default:
        pclk = 0U;
 8008b82:	2300      	movs	r3, #0
 8008b84:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8008b86:	231a      	movs	r3, #26
 8008b88:	18fb      	adds	r3, r7, r3
 8008b8a:	2201      	movs	r2, #1
 8008b8c:	701a      	strb	r2, [r3, #0]
        break;
 8008b8e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008b90:	697b      	ldr	r3, [r7, #20]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d100      	bne.n	8008b98 <UART_SetConfig+0x16c>
 8008b96:	e08d      	b.n	8008cb4 <UART_SetConfig+0x288>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008b9c:	4b57      	ldr	r3, [pc, #348]	; (8008cfc <UART_SetConfig+0x2d0>)
 8008b9e:	0052      	lsls	r2, r2, #1
 8008ba0:	5ad3      	ldrh	r3, [r2, r3]
 8008ba2:	0019      	movs	r1, r3
 8008ba4:	6978      	ldr	r0, [r7, #20]
 8008ba6:	f7f7 fac7 	bl	8000138 <__udivsi3>
 8008baa:	0003      	movs	r3, r0
 8008bac:	005a      	lsls	r2, r3, #1
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	685b      	ldr	r3, [r3, #4]
 8008bb2:	085b      	lsrs	r3, r3, #1
 8008bb4:	18d2      	adds	r2, r2, r3
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	685b      	ldr	r3, [r3, #4]
 8008bba:	0019      	movs	r1, r3
 8008bbc:	0010      	movs	r0, r2
 8008bbe:	f7f7 fabb 	bl	8000138 <__udivsi3>
 8008bc2:	0003      	movs	r3, r0
 8008bc4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008bc6:	693b      	ldr	r3, [r7, #16]
 8008bc8:	2b0f      	cmp	r3, #15
 8008bca:	d91c      	bls.n	8008c06 <UART_SetConfig+0x1da>
 8008bcc:	693a      	ldr	r2, [r7, #16]
 8008bce:	2380      	movs	r3, #128	; 0x80
 8008bd0:	025b      	lsls	r3, r3, #9
 8008bd2:	429a      	cmp	r2, r3
 8008bd4:	d217      	bcs.n	8008c06 <UART_SetConfig+0x1da>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008bd6:	693b      	ldr	r3, [r7, #16]
 8008bd8:	b29a      	uxth	r2, r3
 8008bda:	200e      	movs	r0, #14
 8008bdc:	183b      	adds	r3, r7, r0
 8008bde:	210f      	movs	r1, #15
 8008be0:	438a      	bics	r2, r1
 8008be2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008be4:	693b      	ldr	r3, [r7, #16]
 8008be6:	085b      	lsrs	r3, r3, #1
 8008be8:	b29b      	uxth	r3, r3
 8008bea:	2207      	movs	r2, #7
 8008bec:	4013      	ands	r3, r2
 8008bee:	b299      	uxth	r1, r3
 8008bf0:	183b      	adds	r3, r7, r0
 8008bf2:	183a      	adds	r2, r7, r0
 8008bf4:	8812      	ldrh	r2, [r2, #0]
 8008bf6:	430a      	orrs	r2, r1
 8008bf8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	183a      	adds	r2, r7, r0
 8008c00:	8812      	ldrh	r2, [r2, #0]
 8008c02:	60da      	str	r2, [r3, #12]
 8008c04:	e056      	b.n	8008cb4 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8008c06:	231a      	movs	r3, #26
 8008c08:	18fb      	adds	r3, r7, r3
 8008c0a:	2201      	movs	r2, #1
 8008c0c:	701a      	strb	r2, [r3, #0]
 8008c0e:	e051      	b.n	8008cb4 <UART_SetConfig+0x288>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008c10:	231b      	movs	r3, #27
 8008c12:	18fb      	adds	r3, r7, r3
 8008c14:	781b      	ldrb	r3, [r3, #0]
 8008c16:	2b08      	cmp	r3, #8
 8008c18:	d015      	beq.n	8008c46 <UART_SetConfig+0x21a>
 8008c1a:	dc18      	bgt.n	8008c4e <UART_SetConfig+0x222>
 8008c1c:	2b04      	cmp	r3, #4
 8008c1e:	d00d      	beq.n	8008c3c <UART_SetConfig+0x210>
 8008c20:	dc15      	bgt.n	8008c4e <UART_SetConfig+0x222>
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d002      	beq.n	8008c2c <UART_SetConfig+0x200>
 8008c26:	2b02      	cmp	r3, #2
 8008c28:	d005      	beq.n	8008c36 <UART_SetConfig+0x20a>
 8008c2a:	e010      	b.n	8008c4e <UART_SetConfig+0x222>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008c2c:	f7fd fb04 	bl	8006238 <HAL_RCC_GetPCLK1Freq>
 8008c30:	0003      	movs	r3, r0
 8008c32:	617b      	str	r3, [r7, #20]
        break;
 8008c34:	e012      	b.n	8008c5c <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008c36:	4b30      	ldr	r3, [pc, #192]	; (8008cf8 <UART_SetConfig+0x2cc>)
 8008c38:	617b      	str	r3, [r7, #20]
        break;
 8008c3a:	e00f      	b.n	8008c5c <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008c3c:	f7fd fa70 	bl	8006120 <HAL_RCC_GetSysClockFreq>
 8008c40:	0003      	movs	r3, r0
 8008c42:	617b      	str	r3, [r7, #20]
        break;
 8008c44:	e00a      	b.n	8008c5c <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008c46:	2380      	movs	r3, #128	; 0x80
 8008c48:	021b      	lsls	r3, r3, #8
 8008c4a:	617b      	str	r3, [r7, #20]
        break;
 8008c4c:	e006      	b.n	8008c5c <UART_SetConfig+0x230>
      default:
        pclk = 0U;
 8008c4e:	2300      	movs	r3, #0
 8008c50:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8008c52:	231a      	movs	r3, #26
 8008c54:	18fb      	adds	r3, r7, r3
 8008c56:	2201      	movs	r2, #1
 8008c58:	701a      	strb	r2, [r3, #0]
        break;
 8008c5a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8008c5c:	697b      	ldr	r3, [r7, #20]
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d028      	beq.n	8008cb4 <UART_SetConfig+0x288>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008c66:	4b25      	ldr	r3, [pc, #148]	; (8008cfc <UART_SetConfig+0x2d0>)
 8008c68:	0052      	lsls	r2, r2, #1
 8008c6a:	5ad3      	ldrh	r3, [r2, r3]
 8008c6c:	0019      	movs	r1, r3
 8008c6e:	6978      	ldr	r0, [r7, #20]
 8008c70:	f7f7 fa62 	bl	8000138 <__udivsi3>
 8008c74:	0003      	movs	r3, r0
 8008c76:	001a      	movs	r2, r3
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	685b      	ldr	r3, [r3, #4]
 8008c7c:	085b      	lsrs	r3, r3, #1
 8008c7e:	18d2      	adds	r2, r2, r3
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	685b      	ldr	r3, [r3, #4]
 8008c84:	0019      	movs	r1, r3
 8008c86:	0010      	movs	r0, r2
 8008c88:	f7f7 fa56 	bl	8000138 <__udivsi3>
 8008c8c:	0003      	movs	r3, r0
 8008c8e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008c90:	693b      	ldr	r3, [r7, #16]
 8008c92:	2b0f      	cmp	r3, #15
 8008c94:	d90a      	bls.n	8008cac <UART_SetConfig+0x280>
 8008c96:	693a      	ldr	r2, [r7, #16]
 8008c98:	2380      	movs	r3, #128	; 0x80
 8008c9a:	025b      	lsls	r3, r3, #9
 8008c9c:	429a      	cmp	r2, r3
 8008c9e:	d205      	bcs.n	8008cac <UART_SetConfig+0x280>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008ca0:	693b      	ldr	r3, [r7, #16]
 8008ca2:	b29a      	uxth	r2, r3
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	60da      	str	r2, [r3, #12]
 8008caa:	e003      	b.n	8008cb4 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8008cac:	231a      	movs	r3, #26
 8008cae:	18fb      	adds	r3, r7, r3
 8008cb0:	2201      	movs	r2, #1
 8008cb2:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	226a      	movs	r2, #106	; 0x6a
 8008cb8:	2101      	movs	r1, #1
 8008cba:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	2268      	movs	r2, #104	; 0x68
 8008cc0:	2101      	movs	r1, #1
 8008cc2:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	2200      	movs	r2, #0
 8008cce:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8008cd0:	231a      	movs	r3, #26
 8008cd2:	18fb      	adds	r3, r7, r3
 8008cd4:	781b      	ldrb	r3, [r3, #0]
}
 8008cd6:	0018      	movs	r0, r3
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	b008      	add	sp, #32
 8008cdc:	bd80      	pop	{r7, pc}
 8008cde:	46c0      	nop			; (mov r8, r8)
 8008ce0:	cfff69f3 	.word	0xcfff69f3
 8008ce4:	ffffcfff 	.word	0xffffcfff
 8008ce8:	11fff4ff 	.word	0x11fff4ff
 8008cec:	40013800 	.word	0x40013800
 8008cf0:	40021000 	.word	0x40021000
 8008cf4:	40004400 	.word	0x40004400
 8008cf8:	00f42400 	.word	0x00f42400
 8008cfc:	0800ddb4 	.word	0x0800ddb4

08008d00 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008d00:	b580      	push	{r7, lr}
 8008d02:	b082      	sub	sp, #8
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d0c:	2201      	movs	r2, #1
 8008d0e:	4013      	ands	r3, r2
 8008d10:	d00b      	beq.n	8008d2a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	685b      	ldr	r3, [r3, #4]
 8008d18:	4a4a      	ldr	r2, [pc, #296]	; (8008e44 <UART_AdvFeatureConfig+0x144>)
 8008d1a:	4013      	ands	r3, r2
 8008d1c:	0019      	movs	r1, r3
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	430a      	orrs	r2, r1
 8008d28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d2e:	2202      	movs	r2, #2
 8008d30:	4013      	ands	r3, r2
 8008d32:	d00b      	beq.n	8008d4c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	685b      	ldr	r3, [r3, #4]
 8008d3a:	4a43      	ldr	r2, [pc, #268]	; (8008e48 <UART_AdvFeatureConfig+0x148>)
 8008d3c:	4013      	ands	r3, r2
 8008d3e:	0019      	movs	r1, r3
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	430a      	orrs	r2, r1
 8008d4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d50:	2204      	movs	r2, #4
 8008d52:	4013      	ands	r3, r2
 8008d54:	d00b      	beq.n	8008d6e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	685b      	ldr	r3, [r3, #4]
 8008d5c:	4a3b      	ldr	r2, [pc, #236]	; (8008e4c <UART_AdvFeatureConfig+0x14c>)
 8008d5e:	4013      	ands	r3, r2
 8008d60:	0019      	movs	r1, r3
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	430a      	orrs	r2, r1
 8008d6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d72:	2208      	movs	r2, #8
 8008d74:	4013      	ands	r3, r2
 8008d76:	d00b      	beq.n	8008d90 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	685b      	ldr	r3, [r3, #4]
 8008d7e:	4a34      	ldr	r2, [pc, #208]	; (8008e50 <UART_AdvFeatureConfig+0x150>)
 8008d80:	4013      	ands	r3, r2
 8008d82:	0019      	movs	r1, r3
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	430a      	orrs	r2, r1
 8008d8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d94:	2210      	movs	r2, #16
 8008d96:	4013      	ands	r3, r2
 8008d98:	d00b      	beq.n	8008db2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	689b      	ldr	r3, [r3, #8]
 8008da0:	4a2c      	ldr	r2, [pc, #176]	; (8008e54 <UART_AdvFeatureConfig+0x154>)
 8008da2:	4013      	ands	r3, r2
 8008da4:	0019      	movs	r1, r3
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	430a      	orrs	r2, r1
 8008db0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008db6:	2220      	movs	r2, #32
 8008db8:	4013      	ands	r3, r2
 8008dba:	d00b      	beq.n	8008dd4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	689b      	ldr	r3, [r3, #8]
 8008dc2:	4a25      	ldr	r2, [pc, #148]	; (8008e58 <UART_AdvFeatureConfig+0x158>)
 8008dc4:	4013      	ands	r3, r2
 8008dc6:	0019      	movs	r1, r3
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	430a      	orrs	r2, r1
 8008dd2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dd8:	2240      	movs	r2, #64	; 0x40
 8008dda:	4013      	ands	r3, r2
 8008ddc:	d01d      	beq.n	8008e1a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	685b      	ldr	r3, [r3, #4]
 8008de4:	4a1d      	ldr	r2, [pc, #116]	; (8008e5c <UART_AdvFeatureConfig+0x15c>)
 8008de6:	4013      	ands	r3, r2
 8008de8:	0019      	movs	r1, r3
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	430a      	orrs	r2, r1
 8008df4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008dfa:	2380      	movs	r3, #128	; 0x80
 8008dfc:	035b      	lsls	r3, r3, #13
 8008dfe:	429a      	cmp	r2, r3
 8008e00:	d10b      	bne.n	8008e1a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	685b      	ldr	r3, [r3, #4]
 8008e08:	4a15      	ldr	r2, [pc, #84]	; (8008e60 <UART_AdvFeatureConfig+0x160>)
 8008e0a:	4013      	ands	r3, r2
 8008e0c:	0019      	movs	r1, r3
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	430a      	orrs	r2, r1
 8008e18:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e1e:	2280      	movs	r2, #128	; 0x80
 8008e20:	4013      	ands	r3, r2
 8008e22:	d00b      	beq.n	8008e3c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	685b      	ldr	r3, [r3, #4]
 8008e2a:	4a0e      	ldr	r2, [pc, #56]	; (8008e64 <UART_AdvFeatureConfig+0x164>)
 8008e2c:	4013      	ands	r3, r2
 8008e2e:	0019      	movs	r1, r3
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	430a      	orrs	r2, r1
 8008e3a:	605a      	str	r2, [r3, #4]
  }
}
 8008e3c:	46c0      	nop			; (mov r8, r8)
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	b002      	add	sp, #8
 8008e42:	bd80      	pop	{r7, pc}
 8008e44:	fffdffff 	.word	0xfffdffff
 8008e48:	fffeffff 	.word	0xfffeffff
 8008e4c:	fffbffff 	.word	0xfffbffff
 8008e50:	ffff7fff 	.word	0xffff7fff
 8008e54:	ffffefff 	.word	0xffffefff
 8008e58:	ffffdfff 	.word	0xffffdfff
 8008e5c:	ffefffff 	.word	0xffefffff
 8008e60:	ff9fffff 	.word	0xff9fffff
 8008e64:	fff7ffff 	.word	0xfff7ffff

08008e68 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b086      	sub	sp, #24
 8008e6c:	af02      	add	r7, sp, #8
 8008e6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	228c      	movs	r2, #140	; 0x8c
 8008e74:	2100      	movs	r1, #0
 8008e76:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008e78:	f7fa fe06 	bl	8003a88 <HAL_GetTick>
 8008e7c:	0003      	movs	r3, r0
 8008e7e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	2208      	movs	r2, #8
 8008e88:	4013      	ands	r3, r2
 8008e8a:	2b08      	cmp	r3, #8
 8008e8c:	d10c      	bne.n	8008ea8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	2280      	movs	r2, #128	; 0x80
 8008e92:	0391      	lsls	r1, r2, #14
 8008e94:	6878      	ldr	r0, [r7, #4]
 8008e96:	4a18      	ldr	r2, [pc, #96]	; (8008ef8 <UART_CheckIdleState+0x90>)
 8008e98:	9200      	str	r2, [sp, #0]
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	f000 f82e 	bl	8008efc <UART_WaitOnFlagUntilTimeout>
 8008ea0:	1e03      	subs	r3, r0, #0
 8008ea2:	d001      	beq.n	8008ea8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008ea4:	2303      	movs	r3, #3
 8008ea6:	e023      	b.n	8008ef0 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	2204      	movs	r2, #4
 8008eb0:	4013      	ands	r3, r2
 8008eb2:	2b04      	cmp	r3, #4
 8008eb4:	d10c      	bne.n	8008ed0 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	2280      	movs	r2, #128	; 0x80
 8008eba:	03d1      	lsls	r1, r2, #15
 8008ebc:	6878      	ldr	r0, [r7, #4]
 8008ebe:	4a0e      	ldr	r2, [pc, #56]	; (8008ef8 <UART_CheckIdleState+0x90>)
 8008ec0:	9200      	str	r2, [sp, #0]
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	f000 f81a 	bl	8008efc <UART_WaitOnFlagUntilTimeout>
 8008ec8:	1e03      	subs	r3, r0, #0
 8008eca:	d001      	beq.n	8008ed0 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008ecc:	2303      	movs	r3, #3
 8008ece:	e00f      	b.n	8008ef0 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2284      	movs	r2, #132	; 0x84
 8008ed4:	2120      	movs	r1, #32
 8008ed6:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	2288      	movs	r2, #136	; 0x88
 8008edc:	2120      	movs	r1, #32
 8008ede:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2280      	movs	r2, #128	; 0x80
 8008eea:	2100      	movs	r1, #0
 8008eec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008eee:	2300      	movs	r3, #0
}
 8008ef0:	0018      	movs	r0, r3
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	b004      	add	sp, #16
 8008ef6:	bd80      	pop	{r7, pc}
 8008ef8:	01ffffff 	.word	0x01ffffff

08008efc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b094      	sub	sp, #80	; 0x50
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	60f8      	str	r0, [r7, #12]
 8008f04:	60b9      	str	r1, [r7, #8]
 8008f06:	603b      	str	r3, [r7, #0]
 8008f08:	1dfb      	adds	r3, r7, #7
 8008f0a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f0c:	e0a7      	b.n	800905e <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008f0e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008f10:	3301      	adds	r3, #1
 8008f12:	d100      	bne.n	8008f16 <UART_WaitOnFlagUntilTimeout+0x1a>
 8008f14:	e0a3      	b.n	800905e <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f16:	f7fa fdb7 	bl	8003a88 <HAL_GetTick>
 8008f1a:	0002      	movs	r2, r0
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	1ad3      	subs	r3, r2, r3
 8008f20:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008f22:	429a      	cmp	r2, r3
 8008f24:	d302      	bcc.n	8008f2c <UART_WaitOnFlagUntilTimeout+0x30>
 8008f26:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d13f      	bne.n	8008fac <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008f2c:	f3ef 8310 	mrs	r3, PRIMASK
 8008f30:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8008f32:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008f34:	647b      	str	r3, [r7, #68]	; 0x44
 8008f36:	2301      	movs	r3, #1
 8008f38:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f3c:	f383 8810 	msr	PRIMASK, r3
}
 8008f40:	46c0      	nop			; (mov r8, r8)
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	681a      	ldr	r2, [r3, #0]
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	494e      	ldr	r1, [pc, #312]	; (8009088 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8008f4e:	400a      	ands	r2, r1
 8008f50:	601a      	str	r2, [r3, #0]
 8008f52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f54:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f58:	f383 8810 	msr	PRIMASK, r3
}
 8008f5c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008f5e:	f3ef 8310 	mrs	r3, PRIMASK
 8008f62:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8008f64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f66:	643b      	str	r3, [r7, #64]	; 0x40
 8008f68:	2301      	movs	r3, #1
 8008f6a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f6e:	f383 8810 	msr	PRIMASK, r3
}
 8008f72:	46c0      	nop			; (mov r8, r8)
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	689a      	ldr	r2, [r3, #8]
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	2101      	movs	r1, #1
 8008f80:	438a      	bics	r2, r1
 8008f82:	609a      	str	r2, [r3, #8]
 8008f84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008f86:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f8a:	f383 8810 	msr	PRIMASK, r3
}
 8008f8e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	2284      	movs	r2, #132	; 0x84
 8008f94:	2120      	movs	r1, #32
 8008f96:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	2288      	movs	r2, #136	; 0x88
 8008f9c:	2120      	movs	r1, #32
 8008f9e:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	2280      	movs	r2, #128	; 0x80
 8008fa4:	2100      	movs	r1, #0
 8008fa6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008fa8:	2303      	movs	r3, #3
 8008faa:	e069      	b.n	8009080 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	2204      	movs	r2, #4
 8008fb4:	4013      	ands	r3, r2
 8008fb6:	d052      	beq.n	800905e <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	69da      	ldr	r2, [r3, #28]
 8008fbe:	2380      	movs	r3, #128	; 0x80
 8008fc0:	011b      	lsls	r3, r3, #4
 8008fc2:	401a      	ands	r2, r3
 8008fc4:	2380      	movs	r3, #128	; 0x80
 8008fc6:	011b      	lsls	r3, r3, #4
 8008fc8:	429a      	cmp	r2, r3
 8008fca:	d148      	bne.n	800905e <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	2280      	movs	r2, #128	; 0x80
 8008fd2:	0112      	lsls	r2, r2, #4
 8008fd4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008fd6:	f3ef 8310 	mrs	r3, PRIMASK
 8008fda:	613b      	str	r3, [r7, #16]
  return(result);
 8008fdc:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008fde:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008fe0:	2301      	movs	r3, #1
 8008fe2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008fe4:	697b      	ldr	r3, [r7, #20]
 8008fe6:	f383 8810 	msr	PRIMASK, r3
}
 8008fea:	46c0      	nop			; (mov r8, r8)
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	681a      	ldr	r2, [r3, #0]
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	4924      	ldr	r1, [pc, #144]	; (8009088 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8008ff8:	400a      	ands	r2, r1
 8008ffa:	601a      	str	r2, [r3, #0]
 8008ffc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ffe:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009000:	69bb      	ldr	r3, [r7, #24]
 8009002:	f383 8810 	msr	PRIMASK, r3
}
 8009006:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009008:	f3ef 8310 	mrs	r3, PRIMASK
 800900c:	61fb      	str	r3, [r7, #28]
  return(result);
 800900e:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009010:	64bb      	str	r3, [r7, #72]	; 0x48
 8009012:	2301      	movs	r3, #1
 8009014:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009016:	6a3b      	ldr	r3, [r7, #32]
 8009018:	f383 8810 	msr	PRIMASK, r3
}
 800901c:	46c0      	nop			; (mov r8, r8)
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	689a      	ldr	r2, [r3, #8]
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	2101      	movs	r1, #1
 800902a:	438a      	bics	r2, r1
 800902c:	609a      	str	r2, [r3, #8]
 800902e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009030:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009034:	f383 8810 	msr	PRIMASK, r3
}
 8009038:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	2284      	movs	r2, #132	; 0x84
 800903e:	2120      	movs	r1, #32
 8009040:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	2288      	movs	r2, #136	; 0x88
 8009046:	2120      	movs	r1, #32
 8009048:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	228c      	movs	r2, #140	; 0x8c
 800904e:	2120      	movs	r1, #32
 8009050:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	2280      	movs	r2, #128	; 0x80
 8009056:	2100      	movs	r1, #0
 8009058:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800905a:	2303      	movs	r3, #3
 800905c:	e010      	b.n	8009080 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	69db      	ldr	r3, [r3, #28]
 8009064:	68ba      	ldr	r2, [r7, #8]
 8009066:	4013      	ands	r3, r2
 8009068:	68ba      	ldr	r2, [r7, #8]
 800906a:	1ad3      	subs	r3, r2, r3
 800906c:	425a      	negs	r2, r3
 800906e:	4153      	adcs	r3, r2
 8009070:	b2db      	uxtb	r3, r3
 8009072:	001a      	movs	r2, r3
 8009074:	1dfb      	adds	r3, r7, #7
 8009076:	781b      	ldrb	r3, [r3, #0]
 8009078:	429a      	cmp	r2, r3
 800907a:	d100      	bne.n	800907e <UART_WaitOnFlagUntilTimeout+0x182>
 800907c:	e747      	b.n	8008f0e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800907e:	2300      	movs	r3, #0
}
 8009080:	0018      	movs	r0, r3
 8009082:	46bd      	mov	sp, r7
 8009084:	b014      	add	sp, #80	; 0x50
 8009086:	bd80      	pop	{r7, pc}
 8009088:	fffffe5f 	.word	0xfffffe5f

0800908c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800908c:	b580      	push	{r7, lr}
 800908e:	b08e      	sub	sp, #56	; 0x38
 8009090:	af00      	add	r7, sp, #0
 8009092:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009094:	f3ef 8310 	mrs	r3, PRIMASK
 8009098:	617b      	str	r3, [r7, #20]
  return(result);
 800909a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800909c:	637b      	str	r3, [r7, #52]	; 0x34
 800909e:	2301      	movs	r3, #1
 80090a0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090a2:	69bb      	ldr	r3, [r7, #24]
 80090a4:	f383 8810 	msr	PRIMASK, r3
}
 80090a8:	46c0      	nop			; (mov r8, r8)
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	681a      	ldr	r2, [r3, #0]
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	4926      	ldr	r1, [pc, #152]	; (8009150 <UART_EndRxTransfer+0xc4>)
 80090b6:	400a      	ands	r2, r1
 80090b8:	601a      	str	r2, [r3, #0]
 80090ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80090bc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090be:	69fb      	ldr	r3, [r7, #28]
 80090c0:	f383 8810 	msr	PRIMASK, r3
}
 80090c4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80090c6:	f3ef 8310 	mrs	r3, PRIMASK
 80090ca:	623b      	str	r3, [r7, #32]
  return(result);
 80090cc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80090ce:	633b      	str	r3, [r7, #48]	; 0x30
 80090d0:	2301      	movs	r3, #1
 80090d2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090d6:	f383 8810 	msr	PRIMASK, r3
}
 80090da:	46c0      	nop			; (mov r8, r8)
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	689a      	ldr	r2, [r3, #8]
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	491b      	ldr	r1, [pc, #108]	; (8009154 <UART_EndRxTransfer+0xc8>)
 80090e8:	400a      	ands	r2, r1
 80090ea:	609a      	str	r2, [r3, #8]
 80090ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090ee:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090f2:	f383 8810 	msr	PRIMASK, r3
}
 80090f6:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80090fc:	2b01      	cmp	r3, #1
 80090fe:	d118      	bne.n	8009132 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009100:	f3ef 8310 	mrs	r3, PRIMASK
 8009104:	60bb      	str	r3, [r7, #8]
  return(result);
 8009106:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009108:	62fb      	str	r3, [r7, #44]	; 0x2c
 800910a:	2301      	movs	r3, #1
 800910c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	f383 8810 	msr	PRIMASK, r3
}
 8009114:	46c0      	nop			; (mov r8, r8)
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	681a      	ldr	r2, [r3, #0]
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	2110      	movs	r1, #16
 8009122:	438a      	bics	r2, r1
 8009124:	601a      	str	r2, [r3, #0]
 8009126:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009128:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800912a:	693b      	ldr	r3, [r7, #16]
 800912c:	f383 8810 	msr	PRIMASK, r3
}
 8009130:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	2288      	movs	r2, #136	; 0x88
 8009136:	2120      	movs	r1, #32
 8009138:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	2200      	movs	r2, #0
 800913e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	2200      	movs	r2, #0
 8009144:	671a      	str	r2, [r3, #112]	; 0x70
}
 8009146:	46c0      	nop			; (mov r8, r8)
 8009148:	46bd      	mov	sp, r7
 800914a:	b00e      	add	sp, #56	; 0x38
 800914c:	bd80      	pop	{r7, pc}
 800914e:	46c0      	nop			; (mov r8, r8)
 8009150:	fffffedf 	.word	0xfffffedf
 8009154:	effffffe 	.word	0xeffffffe

08009158 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b084      	sub	sp, #16
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009164:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	225e      	movs	r2, #94	; 0x5e
 800916a:	2100      	movs	r1, #0
 800916c:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	2256      	movs	r2, #86	; 0x56
 8009172:	2100      	movs	r1, #0
 8009174:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	0018      	movs	r0, r3
 800917a:	f7ff fc43 	bl	8008a04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800917e:	46c0      	nop			; (mov r8, r8)
 8009180:	46bd      	mov	sp, r7
 8009182:	b004      	add	sp, #16
 8009184:	bd80      	pop	{r7, pc}

08009186 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009186:	b580      	push	{r7, lr}
 8009188:	b086      	sub	sp, #24
 800918a:	af00      	add	r7, sp, #0
 800918c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800918e:	f3ef 8310 	mrs	r3, PRIMASK
 8009192:	60bb      	str	r3, [r7, #8]
  return(result);
 8009194:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009196:	617b      	str	r3, [r7, #20]
 8009198:	2301      	movs	r3, #1
 800919a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	f383 8810 	msr	PRIMASK, r3
}
 80091a2:	46c0      	nop			; (mov r8, r8)
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	681a      	ldr	r2, [r3, #0]
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	2140      	movs	r1, #64	; 0x40
 80091b0:	438a      	bics	r2, r1
 80091b2:	601a      	str	r2, [r3, #0]
 80091b4:	697b      	ldr	r3, [r7, #20]
 80091b6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80091b8:	693b      	ldr	r3, [r7, #16]
 80091ba:	f383 8810 	msr	PRIMASK, r3
}
 80091be:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	2284      	movs	r2, #132	; 0x84
 80091c4:	2120      	movs	r1, #32
 80091c6:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2200      	movs	r2, #0
 80091cc:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	0018      	movs	r0, r3
 80091d2:	f7ff fc0f 	bl	80089f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80091d6:	46c0      	nop			; (mov r8, r8)
 80091d8:	46bd      	mov	sp, r7
 80091da:	b006      	add	sp, #24
 80091dc:	bd80      	pop	{r7, pc}
	...

080091e0 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b086      	sub	sp, #24
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	60f8      	str	r0, [r7, #12]
 80091e8:	60b9      	str	r1, [r7, #8]
 80091ea:	607a      	str	r2, [r7, #4]
 80091ec:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d101      	bne.n	80091f8 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 80091f4:	2301      	movs	r3, #1
 80091f6:	e05d      	b.n	80092b4 <HAL_RS485Ex_Init+0xd4>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	2284      	movs	r2, #132	; 0x84
 80091fc:	589b      	ldr	r3, [r3, r2]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d107      	bne.n	8009212 <HAL_RS485Ex_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	2280      	movs	r2, #128	; 0x80
 8009206:	2100      	movs	r1, #0
 8009208:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	0018      	movs	r0, r3
 800920e:	f7fa f869 	bl	80032e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	2284      	movs	r2, #132	; 0x84
 8009216:	2124      	movs	r1, #36	; 0x24
 8009218:	5099      	str	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	681a      	ldr	r2, [r3, #0]
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	2101      	movs	r1, #1
 8009226:	438a      	bics	r2, r1
 8009228:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	0018      	movs	r0, r3
 800922e:	f7ff fbfd 	bl	8008a2c <UART_SetConfig>
 8009232:	0003      	movs	r3, r0
 8009234:	2b01      	cmp	r3, #1
 8009236:	d101      	bne.n	800923c <HAL_RS485Ex_Init+0x5c>
  {
    return HAL_ERROR;
 8009238:	2301      	movs	r3, #1
 800923a:	e03b      	b.n	80092b4 <HAL_RS485Ex_Init+0xd4>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009240:	2b00      	cmp	r3, #0
 8009242:	d003      	beq.n	800924c <HAL_RS485Ex_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	0018      	movs	r0, r3
 8009248:	f7ff fd5a 	bl	8008d00 <UART_AdvFeatureConfig>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	689a      	ldr	r2, [r3, #8]
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	2180      	movs	r1, #128	; 0x80
 8009258:	01c9      	lsls	r1, r1, #7
 800925a:	430a      	orrs	r2, r1
 800925c:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	689b      	ldr	r3, [r3, #8]
 8009264:	4a15      	ldr	r2, [pc, #84]	; (80092bc <HAL_RS485Ex_Init+0xdc>)
 8009266:	4013      	ands	r3, r2
 8009268:	0019      	movs	r1, r3
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	68ba      	ldr	r2, [r7, #8]
 8009270:	430a      	orrs	r2, r1
 8009272:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	055b      	lsls	r3, r3, #21
 8009278:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 800927a:	683b      	ldr	r3, [r7, #0]
 800927c:	041b      	lsls	r3, r3, #16
 800927e:	697a      	ldr	r2, [r7, #20]
 8009280:	4313      	orrs	r3, r2
 8009282:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	4a0d      	ldr	r2, [pc, #52]	; (80092c0 <HAL_RS485Ex_Init+0xe0>)
 800928c:	4013      	ands	r3, r2
 800928e:	0019      	movs	r1, r3
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	697a      	ldr	r2, [r7, #20]
 8009296:	430a      	orrs	r2, r1
 8009298:	601a      	str	r2, [r3, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	681a      	ldr	r2, [r3, #0]
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	2101      	movs	r1, #1
 80092a6:	430a      	orrs	r2, r1
 80092a8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	0018      	movs	r0, r3
 80092ae:	f7ff fddb 	bl	8008e68 <UART_CheckIdleState>
 80092b2:	0003      	movs	r3, r0
}
 80092b4:	0018      	movs	r0, r3
 80092b6:	46bd      	mov	sp, r7
 80092b8:	b006      	add	sp, #24
 80092ba:	bd80      	pop	{r7, pc}
 80092bc:	ffff7fff 	.word	0xffff7fff
 80092c0:	fc00ffff 	.word	0xfc00ffff

080092c4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80092c4:	b580      	push	{r7, lr}
 80092c6:	b082      	sub	sp, #8
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80092cc:	46c0      	nop			; (mov r8, r8)
 80092ce:	46bd      	mov	sp, r7
 80092d0:	b002      	add	sp, #8
 80092d2:	bd80      	pop	{r7, pc}

080092d4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80092d4:	b580      	push	{r7, lr}
 80092d6:	b082      	sub	sp, #8
 80092d8:	af00      	add	r7, sp, #0
 80092da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80092dc:	46c0      	nop			; (mov r8, r8)
 80092de:	46bd      	mov	sp, r7
 80092e0:	b002      	add	sp, #8
 80092e2:	bd80      	pop	{r7, pc}

080092e4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b082      	sub	sp, #8
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80092ec:	46c0      	nop			; (mov r8, r8)
 80092ee:	46bd      	mov	sp, r7
 80092f0:	b002      	add	sp, #8
 80092f2:	bd80      	pop	{r7, pc}

080092f4 <New_MedianFilter>:
#include "MedianFilter.h"

MedianFilter* New_MedianFilter(int size, int seed)
{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b084      	sub	sp, #16
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]
 80092fc:	6039      	str	r1, [r7, #0]
   MedianFilter *self = (MedianFilter*) malloc(sizeof(MedianFilter));
 80092fe:	2018      	movs	r0, #24
 8009300:	f001 fe42 	bl	800af88 <malloc>
 8009304:	0003      	movs	r3, r0
 8009306:	60bb      	str	r3, [r7, #8]

   self->medFilterWin      = constrain(size, 3, 255);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	22ff      	movs	r2, #255	; 0xff
 800930c:	2103      	movs	r1, #3
 800930e:	0018      	movs	r0, r3
 8009310:	f000 f85c 	bl	80093cc <constrain>
 8009314:	0003      	movs	r3, r0
 8009316:	b2da      	uxtb	r2, r3
 8009318:	68bb      	ldr	r3, [r7, #8]
 800931a:	701a      	strb	r2, [r3, #0]
   self->medDataPointer    = size >> 1;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	105b      	asrs	r3, r3, #1
 8009320:	b2da      	uxtb	r2, r3
 8009322:	68bb      	ldr	r3, [r7, #8]
 8009324:	705a      	strb	r2, [r3, #1]
   self->data              = (int*)     calloc (size, sizeof(int));
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	2104      	movs	r1, #4
 800932a:	0018      	movs	r0, r3
 800932c:	f001 fde8 	bl	800af00 <calloc>
 8009330:	0003      	movs	r3, r0
 8009332:	001a      	movs	r2, r3
 8009334:	68bb      	ldr	r3, [r7, #8]
 8009336:	605a      	str	r2, [r3, #4]
   self->sizeMap           = (uint8_t*) calloc (size, sizeof(uint8_t));
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	2101      	movs	r1, #1
 800933c:	0018      	movs	r0, r3
 800933e:	f001 fddf 	bl	800af00 <calloc>
 8009342:	0003      	movs	r3, r0
 8009344:	001a      	movs	r2, r3
 8009346:	68bb      	ldr	r3, [r7, #8]
 8009348:	609a      	str	r2, [r3, #8]
   self->locationMap       = (uint8_t*) calloc (size, sizeof(uint8_t));
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	2101      	movs	r1, #1
 800934e:	0018      	movs	r0, r3
 8009350:	f001 fdd6 	bl	800af00 <calloc>
 8009354:	0003      	movs	r3, r0
 8009356:	001a      	movs	r2, r3
 8009358:	68bb      	ldr	r3, [r7, #8]
 800935a:	60da      	str	r2, [r3, #12]
   self->oldestDataPoint   = self->medDataPointer;
 800935c:	68bb      	ldr	r3, [r7, #8]
 800935e:	785a      	ldrb	r2, [r3, #1]
 8009360:	68bb      	ldr	r3, [r7, #8]
 8009362:	741a      	strb	r2, [r3, #16]
   self->totalSum          = size * seed;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	683a      	ldr	r2, [r7, #0]
 8009368:	435a      	muls	r2, r3
 800936a:	68bb      	ldr	r3, [r7, #8]
 800936c:	615a      	str	r2, [r3, #20]

   for(uint8_t i = 0; i < self->medFilterWin; i++)
 800936e:	230f      	movs	r3, #15
 8009370:	18fb      	adds	r3, r7, r3
 8009372:	2200      	movs	r2, #0
 8009374:	701a      	strb	r2, [r3, #0]
 8009376:	e01d      	b.n	80093b4 <New_MedianFilter+0xc0>
   {
      self->sizeMap[i]     = i;
 8009378:	68bb      	ldr	r3, [r7, #8]
 800937a:	689a      	ldr	r2, [r3, #8]
 800937c:	210f      	movs	r1, #15
 800937e:	187b      	adds	r3, r7, r1
 8009380:	781b      	ldrb	r3, [r3, #0]
 8009382:	18d3      	adds	r3, r2, r3
 8009384:	187a      	adds	r2, r7, r1
 8009386:	7812      	ldrb	r2, [r2, #0]
 8009388:	701a      	strb	r2, [r3, #0]
      self->locationMap[i] = i;
 800938a:	68bb      	ldr	r3, [r7, #8]
 800938c:	68da      	ldr	r2, [r3, #12]
 800938e:	187b      	adds	r3, r7, r1
 8009390:	781b      	ldrb	r3, [r3, #0]
 8009392:	18d3      	adds	r3, r2, r3
 8009394:	187a      	adds	r2, r7, r1
 8009396:	7812      	ldrb	r2, [r2, #0]
 8009398:	701a      	strb	r2, [r3, #0]
      self->data[i]        = seed;
 800939a:	68bb      	ldr	r3, [r7, #8]
 800939c:	685a      	ldr	r2, [r3, #4]
 800939e:	187b      	adds	r3, r7, r1
 80093a0:	781b      	ldrb	r3, [r3, #0]
 80093a2:	009b      	lsls	r3, r3, #2
 80093a4:	18d3      	adds	r3, r2, r3
 80093a6:	683a      	ldr	r2, [r7, #0]
 80093a8:	601a      	str	r2, [r3, #0]
   for(uint8_t i = 0; i < self->medFilterWin; i++)
 80093aa:	187b      	adds	r3, r7, r1
 80093ac:	781a      	ldrb	r2, [r3, #0]
 80093ae:	187b      	adds	r3, r7, r1
 80093b0:	3201      	adds	r2, #1
 80093b2:	701a      	strb	r2, [r3, #0]
 80093b4:	68bb      	ldr	r3, [r7, #8]
 80093b6:	781b      	ldrb	r3, [r3, #0]
 80093b8:	220f      	movs	r2, #15
 80093ba:	18ba      	adds	r2, r7, r2
 80093bc:	7812      	ldrb	r2, [r2, #0]
 80093be:	429a      	cmp	r2, r3
 80093c0:	d3da      	bcc.n	8009378 <New_MedianFilter+0x84>
   }

   return self;
 80093c2:	68bb      	ldr	r3, [r7, #8]
}
 80093c4:	0018      	movs	r0, r3
 80093c6:	46bd      	mov	sp, r7
 80093c8:	b004      	add	sp, #16
 80093ca:	bd80      	pop	{r7, pc}

080093cc <constrain>:

int constrain(int v, int min, int max) 
{
 80093cc:	b580      	push	{r7, lr}
 80093ce:	b084      	sub	sp, #16
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	60f8      	str	r0, [r7, #12]
 80093d4:	60b9      	str	r1, [r7, #8]
 80093d6:	607a      	str	r2, [r7, #4]
    if(v < min) return min;
 80093d8:	68fa      	ldr	r2, [r7, #12]
 80093da:	68bb      	ldr	r3, [r7, #8]
 80093dc:	429a      	cmp	r2, r3
 80093de:	da01      	bge.n	80093e4 <constrain+0x18>
 80093e0:	68bb      	ldr	r3, [r7, #8]
 80093e2:	e006      	b.n	80093f2 <constrain+0x26>
    else if(max < v) return max;
 80093e4:	687a      	ldr	r2, [r7, #4]
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	429a      	cmp	r2, r3
 80093ea:	da01      	bge.n	80093f0 <constrain+0x24>
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	e000      	b.n	80093f2 <constrain+0x26>
    else return v;
 80093f0:	68fb      	ldr	r3, [r7, #12]
}
 80093f2:	0018      	movs	r0, r3
 80093f4:	46bd      	mov	sp, r7
 80093f6:	b004      	add	sp, #16
 80093f8:	bd80      	pop	{r7, pc}

080093fa <MedianFilter_In>:

int MedianFilter_In(MedianFilter *self, const int value)
{
 80093fa:	b5b0      	push	{r4, r5, r7, lr}
 80093fc:	b086      	sub	sp, #24
 80093fe:	af00      	add	r7, sp, #0
 8009400:	6078      	str	r0, [r7, #4]
 8009402:	6039      	str	r1, [r7, #0]
   bool dataMoved = false;
 8009404:	2317      	movs	r3, #23
 8009406:	18fb      	adds	r3, r7, r3
 8009408:	2200      	movs	r2, #0
 800940a:	701a      	strb	r2, [r3, #0]
   const uint8_t rightEdge = self->medFilterWin - 1;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	781a      	ldrb	r2, [r3, #0]
 8009410:	230f      	movs	r3, #15
 8009412:	18fb      	adds	r3, r7, r3
 8009414:	3a01      	subs	r2, #1
 8009416:	701a      	strb	r2, [r3, #0]

   self->totalSum += value - self->data[self->oldestDataPoint];
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	695a      	ldr	r2, [r3, #20]
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	6859      	ldr	r1, [r3, #4]
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	7c1b      	ldrb	r3, [r3, #16]
 8009424:	009b      	lsls	r3, r3, #2
 8009426:	18cb      	adds	r3, r1, r3
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	6839      	ldr	r1, [r7, #0]
 800942c:	1acb      	subs	r3, r1, r3
 800942e:	18d2      	adds	r2, r2, r3
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	615a      	str	r2, [r3, #20]

   self->data[self->oldestDataPoint] = value;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	685a      	ldr	r2, [r3, #4]
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	7c1b      	ldrb	r3, [r3, #16]
 800943c:	009b      	lsls	r3, r3, #2
 800943e:	18d3      	adds	r3, r2, r3
 8009440:	683a      	ldr	r2, [r7, #0]
 8009442:	601a      	str	r2, [r3, #0]

   // SORT LEFT (-) <======(n) (+)
   if(self->locationMap[self->oldestDataPoint] > 0)
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	68db      	ldr	r3, [r3, #12]
 8009448:	687a      	ldr	r2, [r7, #4]
 800944a:	7c12      	ldrb	r2, [r2, #16]
 800944c:	189b      	adds	r3, r3, r2
 800944e:	781b      	ldrb	r3, [r3, #0]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d05f      	beq.n	8009514 <MedianFilter_In+0x11a>
   {
      for(uint8_t i = self->locationMap[self->oldestDataPoint]; i > 0; i--)
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	68db      	ldr	r3, [r3, #12]
 8009458:	687a      	ldr	r2, [r7, #4]
 800945a:	7c12      	ldrb	r2, [r2, #16]
 800945c:	189a      	adds	r2, r3, r2
 800945e:	2316      	movs	r3, #22
 8009460:	18fb      	adds	r3, r7, r3
 8009462:	7812      	ldrb	r2, [r2, #0]
 8009464:	701a      	strb	r2, [r3, #0]
 8009466:	e04e      	b.n	8009506 <MedianFilter_In+0x10c>
      {
         uint8_t n = i - 1;
 8009468:	240e      	movs	r4, #14
 800946a:	193b      	adds	r3, r7, r4
 800946c:	2516      	movs	r5, #22
 800946e:	197a      	adds	r2, r7, r5
 8009470:	7812      	ldrb	r2, [r2, #0]
 8009472:	3a01      	subs	r2, #1
 8009474:	701a      	strb	r2, [r3, #0]

         if(self->data[self->oldestDataPoint] < self->data[self->sizeMap[n]])
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	685a      	ldr	r2, [r3, #4]
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	7c1b      	ldrb	r3, [r3, #16]
 800947e:	009b      	lsls	r3, r3, #2
 8009480:	18d3      	adds	r3, r2, r3
 8009482:	681a      	ldr	r2, [r3, #0]
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	6859      	ldr	r1, [r3, #4]
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	6898      	ldr	r0, [r3, #8]
 800948c:	193b      	adds	r3, r7, r4
 800948e:	781b      	ldrb	r3, [r3, #0]
 8009490:	18c3      	adds	r3, r0, r3
 8009492:	781b      	ldrb	r3, [r3, #0]
 8009494:	009b      	lsls	r3, r3, #2
 8009496:	18cb      	adds	r3, r1, r3
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	429a      	cmp	r2, r3
 800949c:	da39      	bge.n	8009512 <MedianFilter_In+0x118>
         {
            self->sizeMap[i] = self->sizeMap[n];
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	689a      	ldr	r2, [r3, #8]
 80094a2:	193b      	adds	r3, r7, r4
 80094a4:	781b      	ldrb	r3, [r3, #0]
 80094a6:	18d2      	adds	r2, r2, r3
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	6899      	ldr	r1, [r3, #8]
 80094ac:	0028      	movs	r0, r5
 80094ae:	183b      	adds	r3, r7, r0
 80094b0:	781b      	ldrb	r3, [r3, #0]
 80094b2:	18cb      	adds	r3, r1, r3
 80094b4:	7812      	ldrb	r2, [r2, #0]
 80094b6:	701a      	strb	r2, [r3, #0]
            self->locationMap[self->sizeMap[n]]++;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	68da      	ldr	r2, [r3, #12]
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	6899      	ldr	r1, [r3, #8]
 80094c0:	193b      	adds	r3, r7, r4
 80094c2:	781b      	ldrb	r3, [r3, #0]
 80094c4:	18cb      	adds	r3, r1, r3
 80094c6:	781b      	ldrb	r3, [r3, #0]
 80094c8:	18d3      	adds	r3, r2, r3
 80094ca:	781a      	ldrb	r2, [r3, #0]
 80094cc:	3201      	adds	r2, #1
 80094ce:	b2d2      	uxtb	r2, r2
 80094d0:	701a      	strb	r2, [r3, #0]

            self->sizeMap[n] = self->oldestDataPoint;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	689a      	ldr	r2, [r3, #8]
 80094d6:	193b      	adds	r3, r7, r4
 80094d8:	781b      	ldrb	r3, [r3, #0]
 80094da:	18d3      	adds	r3, r2, r3
 80094dc:	687a      	ldr	r2, [r7, #4]
 80094de:	7c12      	ldrb	r2, [r2, #16]
 80094e0:	701a      	strb	r2, [r3, #0]
            self->locationMap[self->oldestDataPoint]--;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	68db      	ldr	r3, [r3, #12]
 80094e6:	687a      	ldr	r2, [r7, #4]
 80094e8:	7c12      	ldrb	r2, [r2, #16]
 80094ea:	189b      	adds	r3, r3, r2
 80094ec:	781a      	ldrb	r2, [r3, #0]
 80094ee:	3a01      	subs	r2, #1
 80094f0:	b2d2      	uxtb	r2, r2
 80094f2:	701a      	strb	r2, [r3, #0]

            dataMoved = true;
 80094f4:	2317      	movs	r3, #23
 80094f6:	18fb      	adds	r3, r7, r3
 80094f8:	2201      	movs	r2, #1
 80094fa:	701a      	strb	r2, [r3, #0]
      for(uint8_t i = self->locationMap[self->oldestDataPoint]; i > 0; i--)
 80094fc:	183b      	adds	r3, r7, r0
 80094fe:	781a      	ldrb	r2, [r3, #0]
 8009500:	183b      	adds	r3, r7, r0
 8009502:	3a01      	subs	r2, #1
 8009504:	701a      	strb	r2, [r3, #0]
 8009506:	2316      	movs	r3, #22
 8009508:	18fb      	adds	r3, r7, r3
 800950a:	781b      	ldrb	r3, [r3, #0]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d1ab      	bne.n	8009468 <MedianFilter_In+0x6e>
 8009510:	e000      	b.n	8009514 <MedianFilter_In+0x11a>
         }
         else
         {
            break;
 8009512:	46c0      	nop			; (mov r8, r8)
         }
      }
   }

   // SORT RIGHT (-) (n)======> (+)
   if(!dataMoved && self->locationMap[self->oldestDataPoint] < rightEdge)
 8009514:	2317      	movs	r3, #23
 8009516:	18fb      	adds	r3, r7, r3
 8009518:	781b      	ldrb	r3, [r3, #0]
 800951a:	2201      	movs	r2, #1
 800951c:	4053      	eors	r3, r2
 800951e:	b2db      	uxtb	r3, r3
 8009520:	2b00      	cmp	r3, #0
 8009522:	d059      	beq.n	80095d8 <MedianFilter_In+0x1de>
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	68db      	ldr	r3, [r3, #12]
 8009528:	687a      	ldr	r2, [r7, #4]
 800952a:	7c12      	ldrb	r2, [r2, #16]
 800952c:	189b      	adds	r3, r3, r2
 800952e:	781b      	ldrb	r3, [r3, #0]
 8009530:	220f      	movs	r2, #15
 8009532:	18ba      	adds	r2, r7, r2
 8009534:	7812      	ldrb	r2, [r2, #0]
 8009536:	429a      	cmp	r2, r3
 8009538:	d94e      	bls.n	80095d8 <MedianFilter_In+0x1de>
   {
      for(int i = self->locationMap[self->oldestDataPoint]; i < rightEdge; i++)
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	68db      	ldr	r3, [r3, #12]
 800953e:	687a      	ldr	r2, [r7, #4]
 8009540:	7c12      	ldrb	r2, [r2, #16]
 8009542:	189b      	adds	r3, r3, r2
 8009544:	781b      	ldrb	r3, [r3, #0]
 8009546:	613b      	str	r3, [r7, #16]
 8009548:	e03e      	b.n	80095c8 <MedianFilter_In+0x1ce>
      {
         int n = i + 1;
 800954a:	693b      	ldr	r3, [r7, #16]
 800954c:	3301      	adds	r3, #1
 800954e:	60bb      	str	r3, [r7, #8]

         if(self->data[self->oldestDataPoint] > self->data[self->sizeMap[n]])
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	685a      	ldr	r2, [r3, #4]
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	7c1b      	ldrb	r3, [r3, #16]
 8009558:	009b      	lsls	r3, r3, #2
 800955a:	18d3      	adds	r3, r2, r3
 800955c:	681a      	ldr	r2, [r3, #0]
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	6859      	ldr	r1, [r3, #4]
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	6898      	ldr	r0, [r3, #8]
 8009566:	68bb      	ldr	r3, [r7, #8]
 8009568:	18c3      	adds	r3, r0, r3
 800956a:	781b      	ldrb	r3, [r3, #0]
 800956c:	009b      	lsls	r3, r3, #2
 800956e:	18cb      	adds	r3, r1, r3
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	429a      	cmp	r2, r3
 8009574:	dd2f      	ble.n	80095d6 <MedianFilter_In+0x1dc>
         {
            self->sizeMap[i] = self->sizeMap[n];
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	689a      	ldr	r2, [r3, #8]
 800957a:	68bb      	ldr	r3, [r7, #8]
 800957c:	18d2      	adds	r2, r2, r3
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	6899      	ldr	r1, [r3, #8]
 8009582:	693b      	ldr	r3, [r7, #16]
 8009584:	18cb      	adds	r3, r1, r3
 8009586:	7812      	ldrb	r2, [r2, #0]
 8009588:	701a      	strb	r2, [r3, #0]
            self->locationMap[self->sizeMap[n]]--;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	68da      	ldr	r2, [r3, #12]
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	6899      	ldr	r1, [r3, #8]
 8009592:	68bb      	ldr	r3, [r7, #8]
 8009594:	18cb      	adds	r3, r1, r3
 8009596:	781b      	ldrb	r3, [r3, #0]
 8009598:	18d3      	adds	r3, r2, r3
 800959a:	781a      	ldrb	r2, [r3, #0]
 800959c:	3a01      	subs	r2, #1
 800959e:	b2d2      	uxtb	r2, r2
 80095a0:	701a      	strb	r2, [r3, #0]

            self->sizeMap[n] = self->oldestDataPoint;
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	689a      	ldr	r2, [r3, #8]
 80095a6:	68bb      	ldr	r3, [r7, #8]
 80095a8:	18d3      	adds	r3, r2, r3
 80095aa:	687a      	ldr	r2, [r7, #4]
 80095ac:	7c12      	ldrb	r2, [r2, #16]
 80095ae:	701a      	strb	r2, [r3, #0]
            self->locationMap[self->oldestDataPoint]++;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	68db      	ldr	r3, [r3, #12]
 80095b4:	687a      	ldr	r2, [r7, #4]
 80095b6:	7c12      	ldrb	r2, [r2, #16]
 80095b8:	189b      	adds	r3, r3, r2
 80095ba:	781a      	ldrb	r2, [r3, #0]
 80095bc:	3201      	adds	r2, #1
 80095be:	b2d2      	uxtb	r2, r2
 80095c0:	701a      	strb	r2, [r3, #0]
      for(int i = self->locationMap[self->oldestDataPoint]; i < rightEdge; i++)
 80095c2:	693b      	ldr	r3, [r7, #16]
 80095c4:	3301      	adds	r3, #1
 80095c6:	613b      	str	r3, [r7, #16]
 80095c8:	230f      	movs	r3, #15
 80095ca:	18fb      	adds	r3, r7, r3
 80095cc:	781b      	ldrb	r3, [r3, #0]
 80095ce:	693a      	ldr	r2, [r7, #16]
 80095d0:	429a      	cmp	r2, r3
 80095d2:	dbba      	blt.n	800954a <MedianFilter_In+0x150>
 80095d4:	e000      	b.n	80095d8 <MedianFilter_In+0x1de>
         }
         else
         {
            break;
 80095d6:	46c0      	nop			; (mov r8, r8)
         }
      }
   }
   self->oldestDataPoint++;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	7c1b      	ldrb	r3, [r3, #16]
 80095dc:	3301      	adds	r3, #1
 80095de:	b2da      	uxtb	r2, r3
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	741a      	strb	r2, [r3, #16]
   if(self->oldestDataPoint == self->medFilterWin) self->oldestDataPoint = 0;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	7c1a      	ldrb	r2, [r3, #16]
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	781b      	ldrb	r3, [r3, #0]
 80095ec:	429a      	cmp	r2, r3
 80095ee:	d102      	bne.n	80095f6 <MedianFilter_In+0x1fc>
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	2200      	movs	r2, #0
 80095f4:	741a      	strb	r2, [r3, #16]

   return self->data[self->sizeMap[self->medDataPointer]];
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	685a      	ldr	r2, [r3, #4]
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	689b      	ldr	r3, [r3, #8]
 80095fe:	6879      	ldr	r1, [r7, #4]
 8009600:	7849      	ldrb	r1, [r1, #1]
 8009602:	185b      	adds	r3, r3, r1
 8009604:	781b      	ldrb	r3, [r3, #0]
 8009606:	009b      	lsls	r3, r3, #2
 8009608:	18d3      	adds	r3, r2, r3
 800960a:	681b      	ldr	r3, [r3, #0]
}
 800960c:	0018      	movs	r0, r3
 800960e:	46bd      	mov	sp, r7
 8009610:	b006      	add	sp, #24
 8009612:	bdb0      	pop	{r4, r5, r7, pc}

08009614 <MedianFilter_Out>:

int MedianFilter_Out(MedianFilter *self)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b082      	sub	sp, #8
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
   return self->data[self->sizeMap[self->medDataPointer]];
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	685a      	ldr	r2, [r3, #4]
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	689b      	ldr	r3, [r3, #8]
 8009624:	6879      	ldr	r1, [r7, #4]
 8009626:	7849      	ldrb	r1, [r1, #1]
 8009628:	185b      	adds	r3, r3, r1
 800962a:	781b      	ldrb	r3, [r3, #0]
 800962c:	009b      	lsls	r3, r3, #2
 800962e:	18d3      	adds	r3, r2, r3
 8009630:	681b      	ldr	r3, [r3, #0]
}
 8009632:	0018      	movs	r0, r3
 8009634:	46bd      	mov	sp, r7
 8009636:	b002      	add	sp, #8
 8009638:	bd80      	pop	{r7, pc}
	...

0800963c <eMBInit>:
};

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBInit( eMBMode eMode, UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
 800963c:	b5b0      	push	{r4, r5, r7, lr}
 800963e:	b084      	sub	sp, #16
 8009640:	af00      	add	r7, sp, #0
 8009642:	0004      	movs	r4, r0
 8009644:	0008      	movs	r0, r1
 8009646:	0011      	movs	r1, r2
 8009648:	603b      	str	r3, [r7, #0]
 800964a:	1dfb      	adds	r3, r7, #7
 800964c:	1c22      	adds	r2, r4, #0
 800964e:	701a      	strb	r2, [r3, #0]
 8009650:	1dbb      	adds	r3, r7, #6
 8009652:	1c02      	adds	r2, r0, #0
 8009654:	701a      	strb	r2, [r3, #0]
 8009656:	1d7b      	adds	r3, r7, #5
 8009658:	1c0a      	adds	r2, r1, #0
 800965a:	701a      	strb	r2, [r3, #0]
    eMBErrorCode    eStatus = MB_ENOERR;
 800965c:	230f      	movs	r3, #15
 800965e:	18fb      	adds	r3, r7, r3
 8009660:	2200      	movs	r2, #0
 8009662:	701a      	strb	r2, [r3, #0]

    /* check preconditions */
    if( ( ucSlaveAddress == MB_ADDRESS_BROADCAST ) ||
 8009664:	1dbb      	adds	r3, r7, #6
 8009666:	781b      	ldrb	r3, [r3, #0]
 8009668:	2b00      	cmp	r3, #0
 800966a:	d007      	beq.n	800967c <eMBInit+0x40>
 800966c:	1dbb      	adds	r3, r7, #6
 800966e:	781b      	ldrb	r3, [r3, #0]
 8009670:	2b00      	cmp	r3, #0
 8009672:	d003      	beq.n	800967c <eMBInit+0x40>
        ( ucSlaveAddress < MB_ADDRESS_MIN ) || ( ucSlaveAddress > MB_ADDRESS_MAX ) )
 8009674:	1dbb      	adds	r3, r7, #6
 8009676:	781b      	ldrb	r3, [r3, #0]
 8009678:	2bf7      	cmp	r3, #247	; 0xf7
 800967a:	d904      	bls.n	8009686 <eMBInit+0x4a>
    {
        eStatus = MB_EINVAL;
 800967c:	230f      	movs	r3, #15
 800967e:	18fb      	adds	r3, r7, r3
 8009680:	2202      	movs	r2, #2
 8009682:	701a      	strb	r2, [r3, #0]
 8009684:	e047      	b.n	8009716 <eMBInit+0xda>
    }
    else
    {
        ucMBAddress = ucSlaveAddress;
 8009686:	4b27      	ldr	r3, [pc, #156]	; (8009724 <eMBInit+0xe8>)
 8009688:	1dba      	adds	r2, r7, #6
 800968a:	7812      	ldrb	r2, [r2, #0]
 800968c:	701a      	strb	r2, [r3, #0]

        switch ( eMode )
 800968e:	1dfb      	adds	r3, r7, #7
 8009690:	781b      	ldrb	r3, [r3, #0]
 8009692:	2b00      	cmp	r3, #0
 8009694:	d127      	bne.n	80096e6 <eMBInit+0xaa>
        {
#if MB_RTU_ENABLED > 0
        case MB_RTU:
            pvMBFrameStartCur = eMBRTUStart;
 8009696:	4b24      	ldr	r3, [pc, #144]	; (8009728 <eMBInit+0xec>)
 8009698:	4a24      	ldr	r2, [pc, #144]	; (800972c <eMBInit+0xf0>)
 800969a:	601a      	str	r2, [r3, #0]
            pvMBFrameStopCur = eMBRTUStop;
 800969c:	4b24      	ldr	r3, [pc, #144]	; (8009730 <eMBInit+0xf4>)
 800969e:	4a25      	ldr	r2, [pc, #148]	; (8009734 <eMBInit+0xf8>)
 80096a0:	601a      	str	r2, [r3, #0]
            peMBFrameSendCur = eMBRTUSend;
 80096a2:	4b25      	ldr	r3, [pc, #148]	; (8009738 <eMBInit+0xfc>)
 80096a4:	4a25      	ldr	r2, [pc, #148]	; (800973c <eMBInit+0x100>)
 80096a6:	601a      	str	r2, [r3, #0]
            peMBFrameReceiveCur = eMBRTUReceive;
 80096a8:	4b25      	ldr	r3, [pc, #148]	; (8009740 <eMBInit+0x104>)
 80096aa:	4a26      	ldr	r2, [pc, #152]	; (8009744 <eMBInit+0x108>)
 80096ac:	601a      	str	r2, [r3, #0]
            pvMBFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBPortClose : NULL;
 80096ae:	4b26      	ldr	r3, [pc, #152]	; (8009748 <eMBInit+0x10c>)
 80096b0:	2200      	movs	r2, #0
 80096b2:	601a      	str	r2, [r3, #0]
            pxMBFrameCBByteReceived = xMBRTUReceiveFSM;
 80096b4:	4b25      	ldr	r3, [pc, #148]	; (800974c <eMBInit+0x110>)
 80096b6:	4a26      	ldr	r2, [pc, #152]	; (8009750 <eMBInit+0x114>)
 80096b8:	601a      	str	r2, [r3, #0]
            pxMBFrameCBTransmitterEmpty = xMBRTUTransmitFSM;
 80096ba:	4b26      	ldr	r3, [pc, #152]	; (8009754 <eMBInit+0x118>)
 80096bc:	4a26      	ldr	r2, [pc, #152]	; (8009758 <eMBInit+0x11c>)
 80096be:	601a      	str	r2, [r3, #0]
            pxMBPortCBTimerExpired = xMBRTUTimerT35Expired;
 80096c0:	4b26      	ldr	r3, [pc, #152]	; (800975c <eMBInit+0x120>)
 80096c2:	4a27      	ldr	r2, [pc, #156]	; (8009760 <eMBInit+0x124>)
 80096c4:	601a      	str	r2, [r3, #0]

            eStatus = eMBRTUInit( ucMBAddress, ucPort, ulBaudRate, eParity );
 80096c6:	4b17      	ldr	r3, [pc, #92]	; (8009724 <eMBInit+0xe8>)
 80096c8:	7818      	ldrb	r0, [r3, #0]
 80096ca:	230f      	movs	r3, #15
 80096cc:	18fc      	adds	r4, r7, r3
 80096ce:	2320      	movs	r3, #32
 80096d0:	18fb      	adds	r3, r7, r3
 80096d2:	781d      	ldrb	r5, [r3, #0]
 80096d4:	683a      	ldr	r2, [r7, #0]
 80096d6:	1d7b      	adds	r3, r7, #5
 80096d8:	7819      	ldrb	r1, [r3, #0]
 80096da:	002b      	movs	r3, r5
 80096dc:	f000 feb6 	bl	800a44c <eMBRTUInit>
 80096e0:	0003      	movs	r3, r0
 80096e2:	7023      	strb	r3, [r4, #0]
            break;
 80096e4:	e003      	b.n	80096ee <eMBInit+0xb2>

            eStatus = eMBASCIIInit( ucMBAddress, ucPort, ulBaudRate, eParity );
            break;
#endif
        default:
            eStatus = MB_EINVAL;
 80096e6:	230f      	movs	r3, #15
 80096e8:	18fb      	adds	r3, r7, r3
 80096ea:	2202      	movs	r2, #2
 80096ec:	701a      	strb	r2, [r3, #0]
        }

        if( eStatus == MB_ENOERR )
 80096ee:	240f      	movs	r4, #15
 80096f0:	193b      	adds	r3, r7, r4
 80096f2:	781b      	ldrb	r3, [r3, #0]
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d10e      	bne.n	8009716 <eMBInit+0xda>
        {
            if( !xMBPortEventInit(  ) )
 80096f8:	f001 f920 	bl	800a93c <xMBPortEventInit>
 80096fc:	1e03      	subs	r3, r0, #0
 80096fe:	d103      	bne.n	8009708 <eMBInit+0xcc>
            {
                /* port dependent event module initalization failed. */
                eStatus = MB_EPORTERR;
 8009700:	193b      	adds	r3, r7, r4
 8009702:	2203      	movs	r2, #3
 8009704:	701a      	strb	r2, [r3, #0]
 8009706:	e006      	b.n	8009716 <eMBInit+0xda>
            }
            else
            {
                eMBCurrentMode = eMode;
 8009708:	4b16      	ldr	r3, [pc, #88]	; (8009764 <eMBInit+0x128>)
 800970a:	1dfa      	adds	r2, r7, #7
 800970c:	7812      	ldrb	r2, [r2, #0]
 800970e:	701a      	strb	r2, [r3, #0]
                eMBState = STATE_DISABLED;
 8009710:	4b15      	ldr	r3, [pc, #84]	; (8009768 <eMBInit+0x12c>)
 8009712:	2201      	movs	r2, #1
 8009714:	701a      	strb	r2, [r3, #0]
            }
        }
    }
    return eStatus;
 8009716:	230f      	movs	r3, #15
 8009718:	18fb      	adds	r3, r7, r3
 800971a:	781b      	ldrb	r3, [r3, #0]
}
 800971c:	0018      	movs	r0, r3
 800971e:	46bd      	mov	sp, r7
 8009720:	b004      	add	sp, #16
 8009722:	bdb0      	pop	{r4, r5, r7, pc}
 8009724:	200005d0 	.word	0x200005d0
 8009728:	200005d8 	.word	0x200005d8
 800972c:	0800a4e9 	.word	0x0800a4e9
 8009730:	200005dc 	.word	0x200005dc
 8009734:	0800a511 	.word	0x0800a511
 8009738:	200005d4 	.word	0x200005d4
 800973c:	0800a5e1 	.word	0x0800a5e1
 8009740:	200005e0 	.word	0x200005e0
 8009744:	0800a531 	.word	0x0800a531
 8009748:	200005e4 	.word	0x200005e4
 800974c:	200005e8 	.word	0x200005e8
 8009750:	0800a6c9 	.word	0x0800a6c9
 8009754:	200005ec 	.word	0x200005ec
 8009758:	0800a79d 	.word	0x0800a79d
 800975c:	200005f0 	.word	0x200005f0
 8009760:	0800a851 	.word	0x0800a851
 8009764:	200005d1 	.word	0x200005d1
 8009768:	20000011 	.word	0x20000011

0800976c <eMBEnable>:
    return eStatus;
}

eMBErrorCode
eMBEnable( void )
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b082      	sub	sp, #8
 8009770:	af00      	add	r7, sp, #0
    eMBErrorCode    eStatus = MB_ENOERR;
 8009772:	1dfb      	adds	r3, r7, #7
 8009774:	2200      	movs	r2, #0
 8009776:	701a      	strb	r2, [r3, #0]

    if( eMBState == STATE_DISABLED )
 8009778:	4b09      	ldr	r3, [pc, #36]	; (80097a0 <eMBEnable+0x34>)
 800977a:	781b      	ldrb	r3, [r3, #0]
 800977c:	2b01      	cmp	r3, #1
 800977e:	d106      	bne.n	800978e <eMBEnable+0x22>
    {
        /* Activate the protocol stack. */
        pvMBFrameStartCur(  );
 8009780:	4b08      	ldr	r3, [pc, #32]	; (80097a4 <eMBEnable+0x38>)
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	4798      	blx	r3
        eMBState = STATE_ENABLED;
 8009786:	4b06      	ldr	r3, [pc, #24]	; (80097a0 <eMBEnable+0x34>)
 8009788:	2200      	movs	r2, #0
 800978a:	701a      	strb	r2, [r3, #0]
 800978c:	e002      	b.n	8009794 <eMBEnable+0x28>
    }
    else
    {
        eStatus = MB_EILLSTATE;
 800978e:	1dfb      	adds	r3, r7, #7
 8009790:	2206      	movs	r2, #6
 8009792:	701a      	strb	r2, [r3, #0]
    }
    return eStatus;
 8009794:	1dfb      	adds	r3, r7, #7
 8009796:	781b      	ldrb	r3, [r3, #0]
}
 8009798:	0018      	movs	r0, r3
 800979a:	46bd      	mov	sp, r7
 800979c:	b002      	add	sp, #8
 800979e:	bd80      	pop	{r7, pc}
 80097a0:	20000011 	.word	0x20000011
 80097a4:	200005d8 	.word	0x200005d8

080097a8 <eMBPoll>:
    return eStatus;
}

eMBErrorCode
eMBPoll( void )
{
 80097a8:	b5b0      	push	{r4, r5, r7, lr}
 80097aa:	b082      	sub	sp, #8
 80097ac:	af00      	add	r7, sp, #0
    static UCHAR    ucFunctionCode;
    static USHORT   usLength;
    static eMBException eException;

    int             i;
    eMBErrorCode    eStatus = MB_ENOERR;
 80097ae:	1cfb      	adds	r3, r7, #3
 80097b0:	2200      	movs	r2, #0
 80097b2:	701a      	strb	r2, [r3, #0]
    eMBEventType    eEvent;

    /* Check if the protocol stack is ready. */
    if( eMBState != STATE_ENABLED )
 80097b4:	4b57      	ldr	r3, [pc, #348]	; (8009914 <eMBPoll+0x16c>)
 80097b6:	781b      	ldrb	r3, [r3, #0]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d001      	beq.n	80097c0 <eMBPoll+0x18>
    {
        return MB_EILLSTATE;
 80097bc:	2306      	movs	r3, #6
 80097be:	e0a5      	b.n	800990c <eMBPoll+0x164>
    }

    /* Check if there is a event available. If not return control to caller.
     * Otherwise we will handle the event. */
    if( xMBPortEventGet( &eEvent ) == TRUE )
 80097c0:	1cbb      	adds	r3, r7, #2
 80097c2:	0018      	movs	r0, r3
 80097c4:	f001 f8dc 	bl	800a980 <xMBPortEventGet>
 80097c8:	0003      	movs	r3, r0
 80097ca:	2b01      	cmp	r3, #1
 80097cc:	d000      	beq.n	80097d0 <eMBPoll+0x28>
 80097ce:	e093      	b.n	80098f8 <eMBPoll+0x150>
    {
        switch ( eEvent )
 80097d0:	1cbb      	adds	r3, r7, #2
 80097d2:	781b      	ldrb	r3, [r3, #0]
 80097d4:	2b03      	cmp	r3, #3
 80097d6:	d100      	bne.n	80097da <eMBPoll+0x32>
 80097d8:	e090      	b.n	80098fc <eMBPoll+0x154>
 80097da:	dd00      	ble.n	80097de <eMBPoll+0x36>
 80097dc:	e095      	b.n	800990a <eMBPoll+0x162>
 80097de:	2b02      	cmp	r3, #2
 80097e0:	d024      	beq.n	800982c <eMBPoll+0x84>
 80097e2:	dd00      	ble.n	80097e6 <eMBPoll+0x3e>
 80097e4:	e091      	b.n	800990a <eMBPoll+0x162>
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d100      	bne.n	80097ec <eMBPoll+0x44>
 80097ea:	e089      	b.n	8009900 <eMBPoll+0x158>
 80097ec:	2b01      	cmp	r3, #1
 80097ee:	d000      	beq.n	80097f2 <eMBPoll+0x4a>
 80097f0:	e08b      	b.n	800990a <eMBPoll+0x162>
        {
        case EV_READY:
            break;

        case EV_FRAME_RECEIVED:
            eStatus = peMBFrameReceiveCur( &ucRcvAddress, &ucMBFrame, &usLength );
 80097f2:	4b49      	ldr	r3, [pc, #292]	; (8009918 <eMBPoll+0x170>)
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	1cfc      	adds	r4, r7, #3
 80097f8:	4a48      	ldr	r2, [pc, #288]	; (800991c <eMBPoll+0x174>)
 80097fa:	4949      	ldr	r1, [pc, #292]	; (8009920 <eMBPoll+0x178>)
 80097fc:	4849      	ldr	r0, [pc, #292]	; (8009924 <eMBPoll+0x17c>)
 80097fe:	4798      	blx	r3
 8009800:	0003      	movs	r3, r0
 8009802:	7023      	strb	r3, [r4, #0]
            if( eStatus == MB_ENOERR )
 8009804:	1cfb      	adds	r3, r7, #3
 8009806:	781b      	ldrb	r3, [r3, #0]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d000      	beq.n	800980e <eMBPoll+0x66>
 800980c:	e07a      	b.n	8009904 <eMBPoll+0x15c>
            {
                /* Check if the frame is for us. If not ignore the frame. */
                if( ( ucRcvAddress == ucMBAddress ) || ( ucRcvAddress == MB_ADDRESS_BROADCAST ) )
 800980e:	4b45      	ldr	r3, [pc, #276]	; (8009924 <eMBPoll+0x17c>)
 8009810:	781a      	ldrb	r2, [r3, #0]
 8009812:	4b45      	ldr	r3, [pc, #276]	; (8009928 <eMBPoll+0x180>)
 8009814:	781b      	ldrb	r3, [r3, #0]
 8009816:	429a      	cmp	r2, r3
 8009818:	d004      	beq.n	8009824 <eMBPoll+0x7c>
 800981a:	4b42      	ldr	r3, [pc, #264]	; (8009924 <eMBPoll+0x17c>)
 800981c:	781b      	ldrb	r3, [r3, #0]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d000      	beq.n	8009824 <eMBPoll+0x7c>
 8009822:	e06f      	b.n	8009904 <eMBPoll+0x15c>
                {
                    ( void )xMBPortEventPost( EV_EXECUTE );
 8009824:	2002      	movs	r0, #2
 8009826:	f001 f895 	bl	800a954 <xMBPortEventPost>
                }
            }
            break;
 800982a:	e06b      	b.n	8009904 <eMBPoll+0x15c>

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
 800982c:	4b3c      	ldr	r3, [pc, #240]	; (8009920 <eMBPoll+0x178>)
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	781a      	ldrb	r2, [r3, #0]
 8009832:	4b3e      	ldr	r3, [pc, #248]	; (800992c <eMBPoll+0x184>)
 8009834:	701a      	strb	r2, [r3, #0]
            eException = MB_EX_ILLEGAL_FUNCTION;
 8009836:	4b3e      	ldr	r3, [pc, #248]	; (8009930 <eMBPoll+0x188>)
 8009838:	2201      	movs	r2, #1
 800983a:	701a      	strb	r2, [r3, #0]
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
 800983c:	2300      	movs	r3, #0
 800983e:	607b      	str	r3, [r7, #4]
 8009840:	e020      	b.n	8009884 <eMBPoll+0xdc>
            {
                /* No more function handlers registered. Abort. */
                if( xFuncHandlers[i].ucFunctionCode == 0 )
 8009842:	4b3c      	ldr	r3, [pc, #240]	; (8009934 <eMBPoll+0x18c>)
 8009844:	687a      	ldr	r2, [r7, #4]
 8009846:	00d2      	lsls	r2, r2, #3
 8009848:	5cd3      	ldrb	r3, [r2, r3]
 800984a:	2b00      	cmp	r3, #0
 800984c:	d01e      	beq.n	800988c <eMBPoll+0xe4>
                {
                    break;
                }
                else if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
 800984e:	4b39      	ldr	r3, [pc, #228]	; (8009934 <eMBPoll+0x18c>)
 8009850:	687a      	ldr	r2, [r7, #4]
 8009852:	00d2      	lsls	r2, r2, #3
 8009854:	5cd2      	ldrb	r2, [r2, r3]
 8009856:	4b35      	ldr	r3, [pc, #212]	; (800992c <eMBPoll+0x184>)
 8009858:	781b      	ldrb	r3, [r3, #0]
 800985a:	429a      	cmp	r2, r3
 800985c:	d10f      	bne.n	800987e <eMBPoll+0xd6>
                {
                    eException = xFuncHandlers[i].pxHandler( ucMBFrame, &usLength );
 800985e:	4a35      	ldr	r2, [pc, #212]	; (8009934 <eMBPoll+0x18c>)
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	00db      	lsls	r3, r3, #3
 8009864:	18d3      	adds	r3, r2, r3
 8009866:	3304      	adds	r3, #4
 8009868:	681a      	ldr	r2, [r3, #0]
 800986a:	4b2d      	ldr	r3, [pc, #180]	; (8009920 <eMBPoll+0x178>)
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	492b      	ldr	r1, [pc, #172]	; (800991c <eMBPoll+0x174>)
 8009870:	0018      	movs	r0, r3
 8009872:	4790      	blx	r2
 8009874:	0003      	movs	r3, r0
 8009876:	001a      	movs	r2, r3
 8009878:	4b2d      	ldr	r3, [pc, #180]	; (8009930 <eMBPoll+0x188>)
 800987a:	701a      	strb	r2, [r3, #0]
                    break;
 800987c:	e007      	b.n	800988e <eMBPoll+0xe6>
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	3301      	adds	r3, #1
 8009882:	607b      	str	r3, [r7, #4]
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2b0f      	cmp	r3, #15
 8009888:	dddb      	ble.n	8009842 <eMBPoll+0x9a>
 800988a:	e000      	b.n	800988e <eMBPoll+0xe6>
                    break;
 800988c:	46c0      	nop			; (mov r8, r8)
                }
            }

            /* If the request was not sent to the broadcast address we
             * return a reply. */
            if( ucRcvAddress != MB_ADDRESS_BROADCAST )
 800988e:	4b25      	ldr	r3, [pc, #148]	; (8009924 <eMBPoll+0x17c>)
 8009890:	781b      	ldrb	r3, [r3, #0]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d038      	beq.n	8009908 <eMBPoll+0x160>
            {
                if( eException != MB_EX_NONE )
 8009896:	4b26      	ldr	r3, [pc, #152]	; (8009930 <eMBPoll+0x188>)
 8009898:	781b      	ldrb	r3, [r3, #0]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d01e      	beq.n	80098dc <eMBPoll+0x134>
                {
                    /* An exception occured. Build an error frame. */
                    usLength = 0;
 800989e:	4b1f      	ldr	r3, [pc, #124]	; (800991c <eMBPoll+0x174>)
 80098a0:	2200      	movs	r2, #0
 80098a2:	801a      	strh	r2, [r3, #0]
                    ucMBFrame[usLength++] = ( UCHAR )( ucFunctionCode | MB_FUNC_ERROR );
 80098a4:	4b21      	ldr	r3, [pc, #132]	; (800992c <eMBPoll+0x184>)
 80098a6:	781a      	ldrb	r2, [r3, #0]
 80098a8:	4b1d      	ldr	r3, [pc, #116]	; (8009920 <eMBPoll+0x178>)
 80098aa:	6819      	ldr	r1, [r3, #0]
 80098ac:	4b1b      	ldr	r3, [pc, #108]	; (800991c <eMBPoll+0x174>)
 80098ae:	881b      	ldrh	r3, [r3, #0]
 80098b0:	1c58      	adds	r0, r3, #1
 80098b2:	b284      	uxth	r4, r0
 80098b4:	4819      	ldr	r0, [pc, #100]	; (800991c <eMBPoll+0x174>)
 80098b6:	8004      	strh	r4, [r0, #0]
 80098b8:	18cb      	adds	r3, r1, r3
 80098ba:	2180      	movs	r1, #128	; 0x80
 80098bc:	4249      	negs	r1, r1
 80098be:	430a      	orrs	r2, r1
 80098c0:	b2d2      	uxtb	r2, r2
 80098c2:	701a      	strb	r2, [r3, #0]
                    ucMBFrame[usLength++] = eException;
 80098c4:	4b16      	ldr	r3, [pc, #88]	; (8009920 <eMBPoll+0x178>)
 80098c6:	681a      	ldr	r2, [r3, #0]
 80098c8:	4b14      	ldr	r3, [pc, #80]	; (800991c <eMBPoll+0x174>)
 80098ca:	881b      	ldrh	r3, [r3, #0]
 80098cc:	1c59      	adds	r1, r3, #1
 80098ce:	b288      	uxth	r0, r1
 80098d0:	4912      	ldr	r1, [pc, #72]	; (800991c <eMBPoll+0x174>)
 80098d2:	8008      	strh	r0, [r1, #0]
 80098d4:	18d3      	adds	r3, r2, r3
 80098d6:	4a16      	ldr	r2, [pc, #88]	; (8009930 <eMBPoll+0x188>)
 80098d8:	7812      	ldrb	r2, [r2, #0]
 80098da:	701a      	strb	r2, [r3, #0]
                }
                if( ( eMBCurrentMode == MB_ASCII ) && MB_ASCII_TIMEOUT_WAIT_BEFORE_SEND_MS )
                {
                    vMBPortTimersDelay( MB_ASCII_TIMEOUT_WAIT_BEFORE_SEND_MS );
                }                
                eStatus = peMBFrameSendCur( ucMBAddress, ucMBFrame, usLength );
 80098dc:	4b16      	ldr	r3, [pc, #88]	; (8009938 <eMBPoll+0x190>)
 80098de:	681d      	ldr	r5, [r3, #0]
 80098e0:	4b11      	ldr	r3, [pc, #68]	; (8009928 <eMBPoll+0x180>)
 80098e2:	7818      	ldrb	r0, [r3, #0]
 80098e4:	4b0e      	ldr	r3, [pc, #56]	; (8009920 <eMBPoll+0x178>)
 80098e6:	6819      	ldr	r1, [r3, #0]
 80098e8:	4b0c      	ldr	r3, [pc, #48]	; (800991c <eMBPoll+0x174>)
 80098ea:	881b      	ldrh	r3, [r3, #0]
 80098ec:	1cfc      	adds	r4, r7, #3
 80098ee:	001a      	movs	r2, r3
 80098f0:	47a8      	blx	r5
 80098f2:	0003      	movs	r3, r0
 80098f4:	7023      	strb	r3, [r4, #0]
            }
            break;
 80098f6:	e007      	b.n	8009908 <eMBPoll+0x160>

        case EV_FRAME_SENT:
            break;
        }
    }
 80098f8:	46c0      	nop			; (mov r8, r8)
 80098fa:	e006      	b.n	800990a <eMBPoll+0x162>
            break;
 80098fc:	46c0      	nop			; (mov r8, r8)
 80098fe:	e004      	b.n	800990a <eMBPoll+0x162>
            break;
 8009900:	46c0      	nop			; (mov r8, r8)
 8009902:	e002      	b.n	800990a <eMBPoll+0x162>
            break;
 8009904:	46c0      	nop			; (mov r8, r8)
 8009906:	e000      	b.n	800990a <eMBPoll+0x162>
            break;
 8009908:	46c0      	nop			; (mov r8, r8)
    return MB_ENOERR;
 800990a:	2300      	movs	r3, #0
}
 800990c:	0018      	movs	r0, r3
 800990e:	46bd      	mov	sp, r7
 8009910:	b002      	add	sp, #8
 8009912:	bdb0      	pop	{r4, r5, r7, pc}
 8009914:	20000011 	.word	0x20000011
 8009918:	200005e0 	.word	0x200005e0
 800991c:	200005fc 	.word	0x200005fc
 8009920:	200005f8 	.word	0x200005f8
 8009924:	200005f4 	.word	0x200005f4
 8009928:	200005d0 	.word	0x200005d0
 800992c:	200005fe 	.word	0x200005fe
 8009930:	200005ff 	.word	0x200005ff
 8009934:	20000014 	.word	0x20000014
 8009938:	200005d4 	.word	0x200005d4

0800993c <usMBCRC16>:
    0x41, 0x81, 0x80, 0x40
};

USHORT
usMBCRC16( UCHAR * pucFrame, USHORT usLen )
{
 800993c:	b580      	push	{r7, lr}
 800993e:	b084      	sub	sp, #16
 8009940:	af00      	add	r7, sp, #0
 8009942:	6078      	str	r0, [r7, #4]
 8009944:	000a      	movs	r2, r1
 8009946:	1cbb      	adds	r3, r7, #2
 8009948:	801a      	strh	r2, [r3, #0]
    UCHAR           ucCRCHi = 0xFF;
 800994a:	230f      	movs	r3, #15
 800994c:	18fb      	adds	r3, r7, r3
 800994e:	22ff      	movs	r2, #255	; 0xff
 8009950:	701a      	strb	r2, [r3, #0]
    UCHAR           ucCRCLo = 0xFF;
 8009952:	230e      	movs	r3, #14
 8009954:	18fb      	adds	r3, r7, r3
 8009956:	22ff      	movs	r2, #255	; 0xff
 8009958:	701a      	strb	r2, [r3, #0]
    int             iIndex;

    while( usLen-- )
 800995a:	e019      	b.n	8009990 <usMBCRC16+0x54>
    {
        iIndex = ucCRCLo ^ *( pucFrame++ );
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	1c5a      	adds	r2, r3, #1
 8009960:	607a      	str	r2, [r7, #4]
 8009962:	781a      	ldrb	r2, [r3, #0]
 8009964:	200e      	movs	r0, #14
 8009966:	183b      	adds	r3, r7, r0
 8009968:	781b      	ldrb	r3, [r3, #0]
 800996a:	4053      	eors	r3, r2
 800996c:	b2db      	uxtb	r3, r3
 800996e:	60bb      	str	r3, [r7, #8]
        ucCRCLo = ( UCHAR )( ucCRCHi ^ aucCRCHi[iIndex] );
 8009970:	4a13      	ldr	r2, [pc, #76]	; (80099c0 <usMBCRC16+0x84>)
 8009972:	68bb      	ldr	r3, [r7, #8]
 8009974:	18d3      	adds	r3, r2, r3
 8009976:	7819      	ldrb	r1, [r3, #0]
 8009978:	183b      	adds	r3, r7, r0
 800997a:	200f      	movs	r0, #15
 800997c:	183a      	adds	r2, r7, r0
 800997e:	7812      	ldrb	r2, [r2, #0]
 8009980:	404a      	eors	r2, r1
 8009982:	701a      	strb	r2, [r3, #0]
        ucCRCHi = aucCRCLo[iIndex];
 8009984:	183b      	adds	r3, r7, r0
 8009986:	490f      	ldr	r1, [pc, #60]	; (80099c4 <usMBCRC16+0x88>)
 8009988:	68ba      	ldr	r2, [r7, #8]
 800998a:	188a      	adds	r2, r1, r2
 800998c:	7812      	ldrb	r2, [r2, #0]
 800998e:	701a      	strb	r2, [r3, #0]
    while( usLen-- )
 8009990:	1cbb      	adds	r3, r7, #2
 8009992:	881b      	ldrh	r3, [r3, #0]
 8009994:	1cba      	adds	r2, r7, #2
 8009996:	1e59      	subs	r1, r3, #1
 8009998:	8011      	strh	r1, [r2, #0]
 800999a:	2b00      	cmp	r3, #0
 800999c:	d1de      	bne.n	800995c <usMBCRC16+0x20>
    }
    return ( USHORT )( ucCRCHi << 8 | ucCRCLo );
 800999e:	230f      	movs	r3, #15
 80099a0:	18fb      	adds	r3, r7, r3
 80099a2:	781b      	ldrb	r3, [r3, #0]
 80099a4:	021b      	lsls	r3, r3, #8
 80099a6:	b21a      	sxth	r2, r3
 80099a8:	230e      	movs	r3, #14
 80099aa:	18fb      	adds	r3, r7, r3
 80099ac:	781b      	ldrb	r3, [r3, #0]
 80099ae:	b21b      	sxth	r3, r3
 80099b0:	4313      	orrs	r3, r2
 80099b2:	b21b      	sxth	r3, r3
 80099b4:	b29b      	uxth	r3, r3
}
 80099b6:	0018      	movs	r0, r3
 80099b8:	46bd      	mov	sp, r7
 80099ba:	b004      	add	sp, #16
 80099bc:	bd80      	pop	{r7, pc}
 80099be:	46c0      	nop			; (mov r8, r8)
 80099c0:	0800ddcc 	.word	0x0800ddcc
 80099c4:	0800decc 	.word	0x0800decc

080099c8 <eMBFuncReadCoils>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadCoils( UCHAR * pucFrame, USHORT * usLen )
{
 80099c8:	b5b0      	push	{r4, r5, r7, lr}
 80099ca:	b086      	sub	sp, #24
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	6078      	str	r0, [r7, #4]
 80099d0:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usCoilCount;
    UCHAR           ucNBytes;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 80099d2:	2316      	movs	r3, #22
 80099d4:	18fb      	adds	r3, r7, r3
 80099d6:	2200      	movs	r2, #0
 80099d8:	701a      	strb	r2, [r3, #0]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 80099da:	683b      	ldr	r3, [r7, #0]
 80099dc:	881b      	ldrh	r3, [r3, #0]
 80099de:	2b05      	cmp	r3, #5
 80099e0:	d000      	beq.n	80099e4 <eMBFuncReadCoils+0x1c>
 80099e2:	e091      	b.n	8009b08 <eMBFuncReadCoils+0x140>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	3301      	adds	r3, #1
 80099e8:	781b      	ldrb	r3, [r3, #0]
 80099ea:	b29a      	uxth	r2, r3
 80099ec:	2014      	movs	r0, #20
 80099ee:	183b      	adds	r3, r7, r0
 80099f0:	0212      	lsls	r2, r2, #8
 80099f2:	801a      	strh	r2, [r3, #0]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	3302      	adds	r3, #2
 80099f8:	781b      	ldrb	r3, [r3, #0]
 80099fa:	b299      	uxth	r1, r3
 80099fc:	183b      	adds	r3, r7, r0
 80099fe:	183a      	adds	r2, r7, r0
 8009a00:	8812      	ldrh	r2, [r2, #0]
 8009a02:	430a      	orrs	r2, r1
 8009a04:	801a      	strh	r2, [r3, #0]
        usRegAddress++;
 8009a06:	183b      	adds	r3, r7, r0
 8009a08:	881a      	ldrh	r2, [r3, #0]
 8009a0a:	183b      	adds	r3, r7, r0
 8009a0c:	3201      	adds	r2, #1
 8009a0e:	801a      	strh	r2, [r3, #0]

        usCoilCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF] << 8 );
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	3303      	adds	r3, #3
 8009a14:	781b      	ldrb	r3, [r3, #0]
 8009a16:	b29a      	uxth	r2, r3
 8009a18:	2012      	movs	r0, #18
 8009a1a:	183b      	adds	r3, r7, r0
 8009a1c:	0212      	lsls	r2, r2, #8
 8009a1e:	801a      	strh	r2, [r3, #0]
        usCoilCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF + 1] );
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	3304      	adds	r3, #4
 8009a24:	781b      	ldrb	r3, [r3, #0]
 8009a26:	b299      	uxth	r1, r3
 8009a28:	183b      	adds	r3, r7, r0
 8009a2a:	183a      	adds	r2, r7, r0
 8009a2c:	8812      	ldrh	r2, [r2, #0]
 8009a2e:	430a      	orrs	r2, r1
 8009a30:	801a      	strh	r2, [r3, #0]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usCoilCount >= 1 ) &&
 8009a32:	183b      	adds	r3, r7, r0
 8009a34:	881b      	ldrh	r3, [r3, #0]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d061      	beq.n	8009afe <eMBFuncReadCoils+0x136>
 8009a3a:	0001      	movs	r1, r0
 8009a3c:	183b      	adds	r3, r7, r0
 8009a3e:	881a      	ldrh	r2, [r3, #0]
 8009a40:	23fa      	movs	r3, #250	; 0xfa
 8009a42:	00db      	lsls	r3, r3, #3
 8009a44:	429a      	cmp	r2, r3
 8009a46:	d25a      	bcs.n	8009afe <eMBFuncReadCoils+0x136>
            ( usCoilCount < MB_PDU_FUNC_READ_COILCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	2200      	movs	r2, #0
 8009a50:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_COILS;
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	1c5a      	adds	r2, r3, #1
 8009a56:	60fa      	str	r2, [r7, #12]
 8009a58:	2201      	movs	r2, #1
 8009a5a:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8009a5c:	683b      	ldr	r3, [r7, #0]
 8009a5e:	881b      	ldrh	r3, [r3, #0]
 8009a60:	3301      	adds	r3, #1
 8009a62:	b29a      	uxth	r2, r3
 8009a64:	683b      	ldr	r3, [r7, #0]
 8009a66:	801a      	strh	r2, [r3, #0]

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usCoilCount & 0x0007 ) != 0 )
 8009a68:	187b      	adds	r3, r7, r1
 8009a6a:	881b      	ldrh	r3, [r3, #0]
 8009a6c:	2207      	movs	r2, #7
 8009a6e:	4013      	ands	r3, r2
 8009a70:	d009      	beq.n	8009a86 <eMBFuncReadCoils+0xbe>
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 + 1 );
 8009a72:	187b      	adds	r3, r7, r1
 8009a74:	881b      	ldrh	r3, [r3, #0]
 8009a76:	08db      	lsrs	r3, r3, #3
 8009a78:	b29b      	uxth	r3, r3
 8009a7a:	b2da      	uxtb	r2, r3
 8009a7c:	2317      	movs	r3, #23
 8009a7e:	18fb      	adds	r3, r7, r3
 8009a80:	3201      	adds	r2, #1
 8009a82:	701a      	strb	r2, [r3, #0]
 8009a84:	e007      	b.n	8009a96 <eMBFuncReadCoils+0xce>
            }
            else
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
 8009a86:	2312      	movs	r3, #18
 8009a88:	18fb      	adds	r3, r7, r3
 8009a8a:	881b      	ldrh	r3, [r3, #0]
 8009a8c:	08db      	lsrs	r3, r3, #3
 8009a8e:	b29a      	uxth	r2, r3
 8009a90:	2317      	movs	r3, #23
 8009a92:	18fb      	adds	r3, r7, r3
 8009a94:	701a      	strb	r2, [r3, #0]
            }
            *pucFrameCur++ = ucNBytes;
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	1c5a      	adds	r2, r3, #1
 8009a9a:	60fa      	str	r2, [r7, #12]
 8009a9c:	2217      	movs	r2, #23
 8009a9e:	18ba      	adds	r2, r7, r2
 8009aa0:	7812      	ldrb	r2, [r2, #0]
 8009aa2:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8009aa4:	683b      	ldr	r3, [r7, #0]
 8009aa6:	881b      	ldrh	r3, [r3, #0]
 8009aa8:	3301      	adds	r3, #1
 8009aaa:	b29a      	uxth	r2, r3
 8009aac:	683b      	ldr	r3, [r7, #0]
 8009aae:	801a      	strh	r2, [r3, #0]

            eRegStatus =
                eMBRegCoilsCB( pucFrameCur, usRegAddress, usCoilCount,
 8009ab0:	250b      	movs	r5, #11
 8009ab2:	197c      	adds	r4, r7, r5
 8009ab4:	2312      	movs	r3, #18
 8009ab6:	18fb      	adds	r3, r7, r3
 8009ab8:	881a      	ldrh	r2, [r3, #0]
 8009aba:	2314      	movs	r3, #20
 8009abc:	18fb      	adds	r3, r7, r3
 8009abe:	8819      	ldrh	r1, [r3, #0]
 8009ac0:	68f8      	ldr	r0, [r7, #12]
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	f7f8 ff35 	bl	8002932 <eMBRegCoilsCB>
 8009ac8:	0003      	movs	r3, r0
 8009aca:	7023      	strb	r3, [r4, #0]
                               MB_REG_READ );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8009acc:	197b      	adds	r3, r7, r5
 8009ace:	781b      	ldrb	r3, [r3, #0]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d009      	beq.n	8009ae8 <eMBFuncReadCoils+0x120>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8009ad4:	2316      	movs	r3, #22
 8009ad6:	18fc      	adds	r4, r7, r3
 8009ad8:	197b      	adds	r3, r7, r5
 8009ada:	781b      	ldrb	r3, [r3, #0]
 8009adc:	0018      	movs	r0, r3
 8009ade:	f000 ff01 	bl	800a8e4 <prveMBError2Exception>
 8009ae2:	0003      	movs	r3, r0
 8009ae4:	7023      	strb	r3, [r4, #0]
            if( eRegStatus != MB_ENOERR )
 8009ae6:	e013      	b.n	8009b10 <eMBFuncReadCoils+0x148>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	881a      	ldrh	r2, [r3, #0]
 8009aec:	2317      	movs	r3, #23
 8009aee:	18fb      	adds	r3, r7, r3
 8009af0:	781b      	ldrb	r3, [r3, #0]
 8009af2:	b29b      	uxth	r3, r3
 8009af4:	18d3      	adds	r3, r2, r3
 8009af6:	b29a      	uxth	r2, r3
 8009af8:	683b      	ldr	r3, [r7, #0]
 8009afa:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 8009afc:	e008      	b.n	8009b10 <eMBFuncReadCoils+0x148>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8009afe:	2316      	movs	r3, #22
 8009b00:	18fb      	adds	r3, r7, r3
 8009b02:	2203      	movs	r2, #3
 8009b04:	701a      	strb	r2, [r3, #0]
 8009b06:	e003      	b.n	8009b10 <eMBFuncReadCoils+0x148>
    }
    else
    {
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8009b08:	2316      	movs	r3, #22
 8009b0a:	18fb      	adds	r3, r7, r3
 8009b0c:	2203      	movs	r2, #3
 8009b0e:	701a      	strb	r2, [r3, #0]
    }
    return eStatus;
 8009b10:	2316      	movs	r3, #22
 8009b12:	18fb      	adds	r3, r7, r3
 8009b14:	781b      	ldrb	r3, [r3, #0]
}
 8009b16:	0018      	movs	r0, r3
 8009b18:	46bd      	mov	sp, r7
 8009b1a:	b006      	add	sp, #24
 8009b1c:	bdb0      	pop	{r4, r5, r7, pc}

08009b1e <eMBFuncWriteCoil>:

#if MB_FUNC_WRITE_COIL_ENABLED > 0
eMBException
eMBFuncWriteCoil( UCHAR * pucFrame, USHORT * usLen )
{
 8009b1e:	b5b0      	push	{r4, r5, r7, lr}
 8009b20:	b084      	sub	sp, #16
 8009b22:	af00      	add	r7, sp, #0
 8009b24:	6078      	str	r0, [r7, #4]
 8009b26:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    UCHAR           ucBuf[2];

    eMBException    eStatus = MB_EX_NONE;
 8009b28:	230f      	movs	r3, #15
 8009b2a:	18fb      	adds	r3, r7, r3
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	701a      	strb	r2, [r3, #0]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 8009b30:	683b      	ldr	r3, [r7, #0]
 8009b32:	881b      	ldrh	r3, [r3, #0]
 8009b34:	2b05      	cmp	r3, #5
 8009b36:	d155      	bne.n	8009be4 <eMBFuncWriteCoil+0xc6>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	3301      	adds	r3, #1
 8009b3c:	781b      	ldrb	r3, [r3, #0]
 8009b3e:	b29a      	uxth	r2, r3
 8009b40:	200c      	movs	r0, #12
 8009b42:	183b      	adds	r3, r7, r0
 8009b44:	0212      	lsls	r2, r2, #8
 8009b46:	801a      	strh	r2, [r3, #0]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	3302      	adds	r3, #2
 8009b4c:	781b      	ldrb	r3, [r3, #0]
 8009b4e:	b299      	uxth	r1, r3
 8009b50:	183b      	adds	r3, r7, r0
 8009b52:	183a      	adds	r2, r7, r0
 8009b54:	8812      	ldrh	r2, [r2, #0]
 8009b56:	430a      	orrs	r2, r1
 8009b58:	801a      	strh	r2, [r3, #0]
        usRegAddress++;
 8009b5a:	183b      	adds	r3, r7, r0
 8009b5c:	881a      	ldrh	r2, [r3, #0]
 8009b5e:	183b      	adds	r3, r7, r0
 8009b60:	3201      	adds	r2, #1
 8009b62:	801a      	strh	r2, [r3, #0]

        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	3304      	adds	r3, #4
 8009b68:	781b      	ldrb	r3, [r3, #0]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d135      	bne.n	8009bda <eMBFuncWriteCoil+0xbc>
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	3303      	adds	r3, #3
 8009b72:	781b      	ldrb	r3, [r3, #0]
        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 8009b74:	2bff      	cmp	r3, #255	; 0xff
 8009b76:	d004      	beq.n	8009b82 <eMBFuncWriteCoil+0x64>
              ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0x00 ) ) )
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	3303      	adds	r3, #3
 8009b7c:	781b      	ldrb	r3, [r3, #0]
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d12b      	bne.n	8009bda <eMBFuncWriteCoil+0xbc>
        {
            ucBuf[1] = 0;
 8009b82:	2108      	movs	r1, #8
 8009b84:	187b      	adds	r3, r7, r1
 8009b86:	2200      	movs	r2, #0
 8009b88:	705a      	strb	r2, [r3, #1]
            if( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF )
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	3303      	adds	r3, #3
 8009b8e:	781b      	ldrb	r3, [r3, #0]
 8009b90:	2bff      	cmp	r3, #255	; 0xff
 8009b92:	d103      	bne.n	8009b9c <eMBFuncWriteCoil+0x7e>
            {
                ucBuf[0] = 1;
 8009b94:	187b      	adds	r3, r7, r1
 8009b96:	2201      	movs	r2, #1
 8009b98:	701a      	strb	r2, [r3, #0]
 8009b9a:	e003      	b.n	8009ba4 <eMBFuncWriteCoil+0x86>
            }
            else
            {
                ucBuf[0] = 0;
 8009b9c:	2308      	movs	r3, #8
 8009b9e:	18fb      	adds	r3, r7, r3
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	701a      	strb	r2, [r3, #0]
            }
            eRegStatus =
                eMBRegCoilsCB( &ucBuf[0], usRegAddress, 1, MB_REG_WRITE );
 8009ba4:	250b      	movs	r5, #11
 8009ba6:	197c      	adds	r4, r7, r5
 8009ba8:	230c      	movs	r3, #12
 8009baa:	18fb      	adds	r3, r7, r3
 8009bac:	8819      	ldrh	r1, [r3, #0]
 8009bae:	2308      	movs	r3, #8
 8009bb0:	18f8      	adds	r0, r7, r3
 8009bb2:	2301      	movs	r3, #1
 8009bb4:	2201      	movs	r2, #1
 8009bb6:	f7f8 febc 	bl	8002932 <eMBRegCoilsCB>
 8009bba:	0003      	movs	r3, r0
 8009bbc:	7023      	strb	r3, [r4, #0]

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8009bbe:	197b      	adds	r3, r7, r5
 8009bc0:	781b      	ldrb	r3, [r3, #0]
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d012      	beq.n	8009bec <eMBFuncWriteCoil+0xce>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8009bc6:	230f      	movs	r3, #15
 8009bc8:	18fc      	adds	r4, r7, r3
 8009bca:	197b      	adds	r3, r7, r5
 8009bcc:	781b      	ldrb	r3, [r3, #0]
 8009bce:	0018      	movs	r0, r3
 8009bd0:	f000 fe88 	bl	800a8e4 <prveMBError2Exception>
 8009bd4:	0003      	movs	r3, r0
 8009bd6:	7023      	strb	r3, [r4, #0]
            if( eRegStatus != MB_ENOERR )
 8009bd8:	e008      	b.n	8009bec <eMBFuncWriteCoil+0xce>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8009bda:	230f      	movs	r3, #15
 8009bdc:	18fb      	adds	r3, r7, r3
 8009bde:	2203      	movs	r2, #3
 8009be0:	701a      	strb	r2, [r3, #0]
 8009be2:	e003      	b.n	8009bec <eMBFuncWriteCoil+0xce>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8009be4:	230f      	movs	r3, #15
 8009be6:	18fb      	adds	r3, r7, r3
 8009be8:	2203      	movs	r2, #3
 8009bea:	701a      	strb	r2, [r3, #0]
    }
    return eStatus;
 8009bec:	230f      	movs	r3, #15
 8009bee:	18fb      	adds	r3, r7, r3
 8009bf0:	781b      	ldrb	r3, [r3, #0]
}
 8009bf2:	0018      	movs	r0, r3
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	b004      	add	sp, #16
 8009bf8:	bdb0      	pop	{r4, r5, r7, pc}

08009bfa <eMBFuncWriteMultipleCoils>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_COILS_ENABLED > 0
eMBException
eMBFuncWriteMultipleCoils( UCHAR * pucFrame, USHORT * usLen )
{
 8009bfa:	b5b0      	push	{r4, r5, r7, lr}
 8009bfc:	b084      	sub	sp, #16
 8009bfe:	af00      	add	r7, sp, #0
 8009c00:	6078      	str	r0, [r7, #4]
 8009c02:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usCoilCnt;
    UCHAR           ucByteCount;
    UCHAR           ucByteCountVerify;

    eMBException    eStatus = MB_EX_NONE;
 8009c04:	230e      	movs	r3, #14
 8009c06:	18fb      	adds	r3, r7, r3
 8009c08:	2200      	movs	r2, #0
 8009c0a:	701a      	strb	r2, [r3, #0]
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 8009c0c:	683b      	ldr	r3, [r7, #0]
 8009c0e:	881b      	ldrh	r3, [r3, #0]
 8009c10:	2b05      	cmp	r3, #5
 8009c12:	d800      	bhi.n	8009c16 <eMBFuncWriteMultipleCoils+0x1c>
 8009c14:	e07a      	b.n	8009d0c <eMBFuncWriteMultipleCoils+0x112>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	3301      	adds	r3, #1
 8009c1a:	781b      	ldrb	r3, [r3, #0]
 8009c1c:	b29a      	uxth	r2, r3
 8009c1e:	200c      	movs	r0, #12
 8009c20:	183b      	adds	r3, r7, r0
 8009c22:	0212      	lsls	r2, r2, #8
 8009c24:	801a      	strh	r2, [r3, #0]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	3302      	adds	r3, #2
 8009c2a:	781b      	ldrb	r3, [r3, #0]
 8009c2c:	b299      	uxth	r1, r3
 8009c2e:	183b      	adds	r3, r7, r0
 8009c30:	183a      	adds	r2, r7, r0
 8009c32:	8812      	ldrh	r2, [r2, #0]
 8009c34:	430a      	orrs	r2, r1
 8009c36:	801a      	strh	r2, [r3, #0]
        usRegAddress++;
 8009c38:	183b      	adds	r3, r7, r0
 8009c3a:	881a      	ldrh	r2, [r3, #0]
 8009c3c:	183b      	adds	r3, r7, r0
 8009c3e:	3201      	adds	r2, #1
 8009c40:	801a      	strh	r2, [r3, #0]

        usCoilCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF] << 8 );
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	3303      	adds	r3, #3
 8009c46:	781b      	ldrb	r3, [r3, #0]
 8009c48:	b29a      	uxth	r2, r3
 8009c4a:	200a      	movs	r0, #10
 8009c4c:	183b      	adds	r3, r7, r0
 8009c4e:	0212      	lsls	r2, r2, #8
 8009c50:	801a      	strh	r2, [r3, #0]
        usCoilCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF + 1] );
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	3304      	adds	r3, #4
 8009c56:	781b      	ldrb	r3, [r3, #0]
 8009c58:	b299      	uxth	r1, r3
 8009c5a:	183b      	adds	r3, r7, r0
 8009c5c:	183a      	adds	r2, r7, r0
 8009c5e:	8812      	ldrh	r2, [r2, #0]
 8009c60:	430a      	orrs	r2, r1
 8009c62:	801a      	strh	r2, [r3, #0]

        ucByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
 8009c64:	2309      	movs	r3, #9
 8009c66:	18fb      	adds	r3, r7, r3
 8009c68:	687a      	ldr	r2, [r7, #4]
 8009c6a:	7952      	ldrb	r2, [r2, #5]
 8009c6c:	701a      	strb	r2, [r3, #0]

        /* Compute the number of expected bytes in the request. */
        if( ( usCoilCnt & 0x0007 ) != 0 )
 8009c6e:	183b      	adds	r3, r7, r0
 8009c70:	881b      	ldrh	r3, [r3, #0]
 8009c72:	2207      	movs	r2, #7
 8009c74:	4013      	ands	r3, r2
 8009c76:	d009      	beq.n	8009c8c <eMBFuncWriteMultipleCoils+0x92>
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 + 1 );
 8009c78:	183b      	adds	r3, r7, r0
 8009c7a:	881b      	ldrh	r3, [r3, #0]
 8009c7c:	08db      	lsrs	r3, r3, #3
 8009c7e:	b29b      	uxth	r3, r3
 8009c80:	b2da      	uxtb	r2, r3
 8009c82:	230f      	movs	r3, #15
 8009c84:	18fb      	adds	r3, r7, r3
 8009c86:	3201      	adds	r2, #1
 8009c88:	701a      	strb	r2, [r3, #0]
 8009c8a:	e007      	b.n	8009c9c <eMBFuncWriteMultipleCoils+0xa2>
        }
        else
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
 8009c8c:	230a      	movs	r3, #10
 8009c8e:	18fb      	adds	r3, r7, r3
 8009c90:	881b      	ldrh	r3, [r3, #0]
 8009c92:	08db      	lsrs	r3, r3, #3
 8009c94:	b29a      	uxth	r2, r3
 8009c96:	230f      	movs	r3, #15
 8009c98:	18fb      	adds	r3, r7, r3
 8009c9a:	701a      	strb	r2, [r3, #0]
        }

        if( ( usCoilCnt >= 1 ) &&
 8009c9c:	210a      	movs	r1, #10
 8009c9e:	187b      	adds	r3, r7, r1
 8009ca0:	881b      	ldrh	r3, [r3, #0]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d02d      	beq.n	8009d02 <eMBFuncWriteMultipleCoils+0x108>
 8009ca6:	187b      	adds	r3, r7, r1
 8009ca8:	881a      	ldrh	r2, [r3, #0]
 8009caa:	23f6      	movs	r3, #246	; 0xf6
 8009cac:	00db      	lsls	r3, r3, #3
 8009cae:	429a      	cmp	r2, r3
 8009cb0:	d827      	bhi.n	8009d02 <eMBFuncWriteMultipleCoils+0x108>
            ( usCoilCnt <= MB_PDU_FUNC_WRITE_MUL_COILCNT_MAX ) &&
 8009cb2:	230f      	movs	r3, #15
 8009cb4:	18fa      	adds	r2, r7, r3
 8009cb6:	2309      	movs	r3, #9
 8009cb8:	18fb      	adds	r3, r7, r3
 8009cba:	7812      	ldrb	r2, [r2, #0]
 8009cbc:	781b      	ldrb	r3, [r3, #0]
 8009cbe:	429a      	cmp	r2, r3
 8009cc0:	d11f      	bne.n	8009d02 <eMBFuncWriteMultipleCoils+0x108>
            ( ucByteCountVerify == ucByteCount ) )
        {
            eRegStatus =
                eMBRegCoilsCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	1d98      	adds	r0, r3, #6
 8009cc6:	2508      	movs	r5, #8
 8009cc8:	197c      	adds	r4, r7, r5
 8009cca:	187b      	adds	r3, r7, r1
 8009ccc:	881a      	ldrh	r2, [r3, #0]
 8009cce:	230c      	movs	r3, #12
 8009cd0:	18fb      	adds	r3, r7, r3
 8009cd2:	8819      	ldrh	r1, [r3, #0]
 8009cd4:	2301      	movs	r3, #1
 8009cd6:	f7f8 fe2c 	bl	8002932 <eMBRegCoilsCB>
 8009cda:	0003      	movs	r3, r0
 8009cdc:	7023      	strb	r3, [r4, #0]
                               usRegAddress, usCoilCnt, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8009cde:	197b      	adds	r3, r7, r5
 8009ce0:	781b      	ldrb	r3, [r3, #0]
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d009      	beq.n	8009cfa <eMBFuncWriteMultipleCoils+0x100>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8009ce6:	230e      	movs	r3, #14
 8009ce8:	18fc      	adds	r4, r7, r3
 8009cea:	197b      	adds	r3, r7, r5
 8009cec:	781b      	ldrb	r3, [r3, #0]
 8009cee:	0018      	movs	r0, r3
 8009cf0:	f000 fdf8 	bl	800a8e4 <prveMBError2Exception>
 8009cf4:	0003      	movs	r3, r0
 8009cf6:	7023      	strb	r3, [r4, #0]
            if( eRegStatus != MB_ENOERR )
 8009cf8:	e00c      	b.n	8009d14 <eMBFuncWriteMultipleCoils+0x11a>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
 8009cfa:	683b      	ldr	r3, [r7, #0]
 8009cfc:	2205      	movs	r2, #5
 8009cfe:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 8009d00:	e008      	b.n	8009d14 <eMBFuncWriteMultipleCoils+0x11a>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8009d02:	230e      	movs	r3, #14
 8009d04:	18fb      	adds	r3, r7, r3
 8009d06:	2203      	movs	r2, #3
 8009d08:	701a      	strb	r2, [r3, #0]
 8009d0a:	e003      	b.n	8009d14 <eMBFuncWriteMultipleCoils+0x11a>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8009d0c:	230e      	movs	r3, #14
 8009d0e:	18fb      	adds	r3, r7, r3
 8009d10:	2203      	movs	r2, #3
 8009d12:	701a      	strb	r2, [r3, #0]
    }
    return eStatus;
 8009d14:	230e      	movs	r3, #14
 8009d16:	18fb      	adds	r3, r7, r3
 8009d18:	781b      	ldrb	r3, [r3, #0]
}
 8009d1a:	0018      	movs	r0, r3
 8009d1c:	46bd      	mov	sp, r7
 8009d1e:	b004      	add	sp, #16
 8009d20:	bdb0      	pop	{r4, r5, r7, pc}

08009d22 <eMBFuncReadDiscreteInputs>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadDiscreteInputs( UCHAR * pucFrame, USHORT * usLen )
{
 8009d22:	b5b0      	push	{r4, r5, r7, lr}
 8009d24:	b086      	sub	sp, #24
 8009d26:	af00      	add	r7, sp, #0
 8009d28:	6078      	str	r0, [r7, #4]
 8009d2a:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usDiscreteCnt;
    UCHAR           ucNBytes;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 8009d2c:	2316      	movs	r3, #22
 8009d2e:	18fb      	adds	r3, r7, r3
 8009d30:	2200      	movs	r2, #0
 8009d32:	701a      	strb	r2, [r3, #0]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8009d34:	683b      	ldr	r3, [r7, #0]
 8009d36:	881b      	ldrh	r3, [r3, #0]
 8009d38:	2b05      	cmp	r3, #5
 8009d3a:	d000      	beq.n	8009d3e <eMBFuncReadDiscreteInputs+0x1c>
 8009d3c:	e091      	b.n	8009e62 <eMBFuncReadDiscreteInputs+0x140>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	3301      	adds	r3, #1
 8009d42:	781b      	ldrb	r3, [r3, #0]
 8009d44:	b29a      	uxth	r2, r3
 8009d46:	2014      	movs	r0, #20
 8009d48:	183b      	adds	r3, r7, r0
 8009d4a:	0212      	lsls	r2, r2, #8
 8009d4c:	801a      	strh	r2, [r3, #0]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	3302      	adds	r3, #2
 8009d52:	781b      	ldrb	r3, [r3, #0]
 8009d54:	b299      	uxth	r1, r3
 8009d56:	183b      	adds	r3, r7, r0
 8009d58:	183a      	adds	r2, r7, r0
 8009d5a:	8812      	ldrh	r2, [r2, #0]
 8009d5c:	430a      	orrs	r2, r1
 8009d5e:	801a      	strh	r2, [r3, #0]
        usRegAddress++;
 8009d60:	183b      	adds	r3, r7, r0
 8009d62:	881a      	ldrh	r2, [r3, #0]
 8009d64:	183b      	adds	r3, r7, r0
 8009d66:	3201      	adds	r2, #1
 8009d68:	801a      	strh	r2, [r3, #0]

        usDiscreteCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF] << 8 );
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	3303      	adds	r3, #3
 8009d6e:	781b      	ldrb	r3, [r3, #0]
 8009d70:	b29a      	uxth	r2, r3
 8009d72:	2012      	movs	r0, #18
 8009d74:	183b      	adds	r3, r7, r0
 8009d76:	0212      	lsls	r2, r2, #8
 8009d78:	801a      	strh	r2, [r3, #0]
        usDiscreteCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF + 1] );
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	3304      	adds	r3, #4
 8009d7e:	781b      	ldrb	r3, [r3, #0]
 8009d80:	b299      	uxth	r1, r3
 8009d82:	183b      	adds	r3, r7, r0
 8009d84:	183a      	adds	r2, r7, r0
 8009d86:	8812      	ldrh	r2, [r2, #0]
 8009d88:	430a      	orrs	r2, r1
 8009d8a:	801a      	strh	r2, [r3, #0]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usDiscreteCnt >= 1 ) &&
 8009d8c:	183b      	adds	r3, r7, r0
 8009d8e:	881b      	ldrh	r3, [r3, #0]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d061      	beq.n	8009e58 <eMBFuncReadDiscreteInputs+0x136>
 8009d94:	0001      	movs	r1, r0
 8009d96:	183b      	adds	r3, r7, r0
 8009d98:	881a      	ldrh	r2, [r3, #0]
 8009d9a:	23fa      	movs	r3, #250	; 0xfa
 8009d9c:	00db      	lsls	r3, r3, #3
 8009d9e:	429a      	cmp	r2, r3
 8009da0:	d25a      	bcs.n	8009e58 <eMBFuncReadDiscreteInputs+0x136>
            ( usDiscreteCnt < MB_PDU_FUNC_READ_DISCCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 8009da6:	683b      	ldr	r3, [r7, #0]
 8009da8:	2200      	movs	r2, #0
 8009daa:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_DISCRETE_INPUTS;
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	1c5a      	adds	r2, r3, #1
 8009db0:	60fa      	str	r2, [r7, #12]
 8009db2:	2202      	movs	r2, #2
 8009db4:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8009db6:	683b      	ldr	r3, [r7, #0]
 8009db8:	881b      	ldrh	r3, [r3, #0]
 8009dba:	3301      	adds	r3, #1
 8009dbc:	b29a      	uxth	r2, r3
 8009dbe:	683b      	ldr	r3, [r7, #0]
 8009dc0:	801a      	strh	r2, [r3, #0]

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usDiscreteCnt & 0x0007 ) != 0 )
 8009dc2:	187b      	adds	r3, r7, r1
 8009dc4:	881b      	ldrh	r3, [r3, #0]
 8009dc6:	2207      	movs	r2, #7
 8009dc8:	4013      	ands	r3, r2
 8009dca:	d009      	beq.n	8009de0 <eMBFuncReadDiscreteInputs+0xbe>
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 + 1 );
 8009dcc:	187b      	adds	r3, r7, r1
 8009dce:	881b      	ldrh	r3, [r3, #0]
 8009dd0:	08db      	lsrs	r3, r3, #3
 8009dd2:	b29b      	uxth	r3, r3
 8009dd4:	b2da      	uxtb	r2, r3
 8009dd6:	2317      	movs	r3, #23
 8009dd8:	18fb      	adds	r3, r7, r3
 8009dda:	3201      	adds	r2, #1
 8009ddc:	701a      	strb	r2, [r3, #0]
 8009dde:	e007      	b.n	8009df0 <eMBFuncReadDiscreteInputs+0xce>
            }
            else
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
 8009de0:	2312      	movs	r3, #18
 8009de2:	18fb      	adds	r3, r7, r3
 8009de4:	881b      	ldrh	r3, [r3, #0]
 8009de6:	08db      	lsrs	r3, r3, #3
 8009de8:	b29a      	uxth	r2, r3
 8009dea:	2317      	movs	r3, #23
 8009dec:	18fb      	adds	r3, r7, r3
 8009dee:	701a      	strb	r2, [r3, #0]
            }
            *pucFrameCur++ = ucNBytes;
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	1c5a      	adds	r2, r3, #1
 8009df4:	60fa      	str	r2, [r7, #12]
 8009df6:	2217      	movs	r2, #23
 8009df8:	18ba      	adds	r2, r7, r2
 8009dfa:	7812      	ldrb	r2, [r2, #0]
 8009dfc:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8009dfe:	683b      	ldr	r3, [r7, #0]
 8009e00:	881b      	ldrh	r3, [r3, #0]
 8009e02:	3301      	adds	r3, #1
 8009e04:	b29a      	uxth	r2, r3
 8009e06:	683b      	ldr	r3, [r7, #0]
 8009e08:	801a      	strh	r2, [r3, #0]

            eRegStatus =
                eMBRegDiscreteCB( pucFrameCur, usRegAddress, usDiscreteCnt );
 8009e0a:	250b      	movs	r5, #11
 8009e0c:	197c      	adds	r4, r7, r5
 8009e0e:	2312      	movs	r3, #18
 8009e10:	18fb      	adds	r3, r7, r3
 8009e12:	881a      	ldrh	r2, [r3, #0]
 8009e14:	2314      	movs	r3, #20
 8009e16:	18fb      	adds	r3, r7, r3
 8009e18:	8819      	ldrh	r1, [r3, #0]
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	0018      	movs	r0, r3
 8009e1e:	f7f8 fd9f 	bl	8002960 <eMBRegDiscreteCB>
 8009e22:	0003      	movs	r3, r0
 8009e24:	7023      	strb	r3, [r4, #0]

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8009e26:	197b      	adds	r3, r7, r5
 8009e28:	781b      	ldrb	r3, [r3, #0]
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d009      	beq.n	8009e42 <eMBFuncReadDiscreteInputs+0x120>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8009e2e:	2316      	movs	r3, #22
 8009e30:	18fc      	adds	r4, r7, r3
 8009e32:	197b      	adds	r3, r7, r5
 8009e34:	781b      	ldrb	r3, [r3, #0]
 8009e36:	0018      	movs	r0, r3
 8009e38:	f000 fd54 	bl	800a8e4 <prveMBError2Exception>
 8009e3c:	0003      	movs	r3, r0
 8009e3e:	7023      	strb	r3, [r4, #0]
            if( eRegStatus != MB_ENOERR )
 8009e40:	e013      	b.n	8009e6a <eMBFuncReadDiscreteInputs+0x148>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
 8009e42:	683b      	ldr	r3, [r7, #0]
 8009e44:	881a      	ldrh	r2, [r3, #0]
 8009e46:	2317      	movs	r3, #23
 8009e48:	18fb      	adds	r3, r7, r3
 8009e4a:	781b      	ldrb	r3, [r3, #0]
 8009e4c:	b29b      	uxth	r3, r3
 8009e4e:	18d3      	adds	r3, r2, r3
 8009e50:	b29a      	uxth	r2, r3
 8009e52:	683b      	ldr	r3, [r7, #0]
 8009e54:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 8009e56:	e008      	b.n	8009e6a <eMBFuncReadDiscreteInputs+0x148>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8009e58:	2316      	movs	r3, #22
 8009e5a:	18fb      	adds	r3, r7, r3
 8009e5c:	2203      	movs	r2, #3
 8009e5e:	701a      	strb	r2, [r3, #0]
 8009e60:	e003      	b.n	8009e6a <eMBFuncReadDiscreteInputs+0x148>
    }
    else
    {
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8009e62:	2316      	movs	r3, #22
 8009e64:	18fb      	adds	r3, r7, r3
 8009e66:	2203      	movs	r2, #3
 8009e68:	701a      	strb	r2, [r3, #0]
    }
    return eStatus;
 8009e6a:	2316      	movs	r3, #22
 8009e6c:	18fb      	adds	r3, r7, r3
 8009e6e:	781b      	ldrb	r3, [r3, #0]
}
 8009e70:	0018      	movs	r0, r3
 8009e72:	46bd      	mov	sp, r7
 8009e74:	b006      	add	sp, #24
 8009e76:	bdb0      	pop	{r4, r5, r7, pc}

08009e78 <eMBFuncWriteHoldingRegister>:

#if MB_FUNC_WRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncWriteHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8009e78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e7a:	b085      	sub	sp, #20
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	6078      	str	r0, [r7, #4]
 8009e80:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    eMBException    eStatus = MB_EX_NONE;
 8009e82:	260f      	movs	r6, #15
 8009e84:	19bb      	adds	r3, r7, r6
 8009e86:	2200      	movs	r2, #0
 8009e88:	701a      	strb	r2, [r3, #0]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 8009e8a:	683b      	ldr	r3, [r7, #0]
 8009e8c:	881b      	ldrh	r3, [r3, #0]
 8009e8e:	2b05      	cmp	r3, #5
 8009e90:	d12f      	bne.n	8009ef2 <eMBFuncWriteHoldingRegister+0x7a>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	3301      	adds	r3, #1
 8009e96:	781b      	ldrb	r3, [r3, #0]
 8009e98:	b29a      	uxth	r2, r3
 8009e9a:	200c      	movs	r0, #12
 8009e9c:	183b      	adds	r3, r7, r0
 8009e9e:	0212      	lsls	r2, r2, #8
 8009ea0:	801a      	strh	r2, [r3, #0]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	3302      	adds	r3, #2
 8009ea6:	781b      	ldrb	r3, [r3, #0]
 8009ea8:	b299      	uxth	r1, r3
 8009eaa:	183b      	adds	r3, r7, r0
 8009eac:	183a      	adds	r2, r7, r0
 8009eae:	8812      	ldrh	r2, [r2, #0]
 8009eb0:	430a      	orrs	r2, r1
 8009eb2:	801a      	strh	r2, [r3, #0]
        usRegAddress++;
 8009eb4:	183b      	adds	r3, r7, r0
 8009eb6:	881a      	ldrh	r2, [r3, #0]
 8009eb8:	0001      	movs	r1, r0
 8009eba:	183b      	adds	r3, r7, r0
 8009ebc:	3201      	adds	r2, #1
 8009ebe:	801a      	strh	r2, [r3, #0]

        /* Make callback to update the value. */
        eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF],
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	1cd8      	adds	r0, r3, #3
 8009ec4:	250b      	movs	r5, #11
 8009ec6:	197c      	adds	r4, r7, r5
 8009ec8:	187b      	adds	r3, r7, r1
 8009eca:	8819      	ldrh	r1, [r3, #0]
 8009ecc:	2301      	movs	r3, #1
 8009ece:	2201      	movs	r2, #1
 8009ed0:	f7f8 fc56 	bl	8002780 <eMBRegHoldingCB>
 8009ed4:	0003      	movs	r3, r0
 8009ed6:	7023      	strb	r3, [r4, #0]
                                      usRegAddress, 1, MB_REG_WRITE );

        /* If an error occured convert it into a Modbus exception. */
        if( eRegStatus != MB_ENOERR )
 8009ed8:	197b      	adds	r3, r7, r5
 8009eda:	781b      	ldrb	r3, [r3, #0]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d00c      	beq.n	8009efa <eMBFuncWriteHoldingRegister+0x82>
        {
            eStatus = prveMBError2Exception( eRegStatus );
 8009ee0:	19bc      	adds	r4, r7, r6
 8009ee2:	197b      	adds	r3, r7, r5
 8009ee4:	781b      	ldrb	r3, [r3, #0]
 8009ee6:	0018      	movs	r0, r3
 8009ee8:	f000 fcfc 	bl	800a8e4 <prveMBError2Exception>
 8009eec:	0003      	movs	r3, r0
 8009eee:	7023      	strb	r3, [r4, #0]
 8009ef0:	e003      	b.n	8009efa <eMBFuncWriteHoldingRegister+0x82>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8009ef2:	230f      	movs	r3, #15
 8009ef4:	18fb      	adds	r3, r7, r3
 8009ef6:	2203      	movs	r2, #3
 8009ef8:	701a      	strb	r2, [r3, #0]
    }
    return eStatus;
 8009efa:	230f      	movs	r3, #15
 8009efc:	18fb      	adds	r3, r7, r3
 8009efe:	781b      	ldrb	r3, [r3, #0]
}
 8009f00:	0018      	movs	r0, r3
 8009f02:	46bd      	mov	sp, r7
 8009f04:	b005      	add	sp, #20
 8009f06:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009f08 <eMBFuncWriteMultipleHoldingRegister>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_HOLDING_ENABLED > 0
eMBException
eMBFuncWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8009f08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f0a:	b085      	sub	sp, #20
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	6078      	str	r0, [r7, #4]
 8009f10:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR           ucRegByteCount;

    eMBException    eStatus = MB_EX_NONE;
 8009f12:	230f      	movs	r3, #15
 8009f14:	18fb      	adds	r3, r7, r3
 8009f16:	2200      	movs	r2, #0
 8009f18:	701a      	strb	r2, [r3, #0]
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 8009f1a:	683b      	ldr	r3, [r7, #0]
 8009f1c:	881b      	ldrh	r3, [r3, #0]
 8009f1e:	2b05      	cmp	r3, #5
 8009f20:	d962      	bls.n	8009fe8 <eMBFuncWriteMultipleHoldingRegister+0xe0>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	3301      	adds	r3, #1
 8009f26:	781b      	ldrb	r3, [r3, #0]
 8009f28:	b29a      	uxth	r2, r3
 8009f2a:	200c      	movs	r0, #12
 8009f2c:	183b      	adds	r3, r7, r0
 8009f2e:	0212      	lsls	r2, r2, #8
 8009f30:	801a      	strh	r2, [r3, #0]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	3302      	adds	r3, #2
 8009f36:	781b      	ldrb	r3, [r3, #0]
 8009f38:	b299      	uxth	r1, r3
 8009f3a:	183b      	adds	r3, r7, r0
 8009f3c:	183a      	adds	r2, r7, r0
 8009f3e:	8812      	ldrh	r2, [r2, #0]
 8009f40:	430a      	orrs	r2, r1
 8009f42:	801a      	strh	r2, [r3, #0]
        usRegAddress++;
 8009f44:	183b      	adds	r3, r7, r0
 8009f46:	881a      	ldrh	r2, [r3, #0]
 8009f48:	0005      	movs	r5, r0
 8009f4a:	183b      	adds	r3, r7, r0
 8009f4c:	3201      	adds	r2, #1
 8009f4e:	801a      	strh	r2, [r3, #0]

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF] << 8 );
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	3303      	adds	r3, #3
 8009f54:	781b      	ldrb	r3, [r3, #0]
 8009f56:	b29a      	uxth	r2, r3
 8009f58:	200a      	movs	r0, #10
 8009f5a:	183b      	adds	r3, r7, r0
 8009f5c:	0212      	lsls	r2, r2, #8
 8009f5e:	801a      	strh	r2, [r3, #0]
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF + 1] );
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	3304      	adds	r3, #4
 8009f64:	781b      	ldrb	r3, [r3, #0]
 8009f66:	b299      	uxth	r1, r3
 8009f68:	183b      	adds	r3, r7, r0
 8009f6a:	183a      	adds	r2, r7, r0
 8009f6c:	8812      	ldrh	r2, [r2, #0]
 8009f6e:	430a      	orrs	r2, r1
 8009f70:	801a      	strh	r2, [r3, #0]

        ucRegByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
 8009f72:	2409      	movs	r4, #9
 8009f74:	193b      	adds	r3, r7, r4
 8009f76:	687a      	ldr	r2, [r7, #4]
 8009f78:	7952      	ldrb	r2, [r2, #5]
 8009f7a:	701a      	strb	r2, [r3, #0]

        if( ( usRegCount >= 1 ) &&
 8009f7c:	0001      	movs	r1, r0
 8009f7e:	187b      	adds	r3, r7, r1
 8009f80:	881b      	ldrh	r3, [r3, #0]
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d02b      	beq.n	8009fde <eMBFuncWriteMultipleHoldingRegister+0xd6>
 8009f86:	187b      	adds	r3, r7, r1
 8009f88:	881b      	ldrh	r3, [r3, #0]
 8009f8a:	2b78      	cmp	r3, #120	; 0x78
 8009f8c:	d827      	bhi.n	8009fde <eMBFuncWriteMultipleHoldingRegister+0xd6>
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
            ( ucRegByteCount == ( UCHAR ) ( 2 * usRegCount ) ) )
 8009f8e:	187b      	adds	r3, r7, r1
 8009f90:	881b      	ldrh	r3, [r3, #0]
 8009f92:	b2db      	uxtb	r3, r3
 8009f94:	18db      	adds	r3, r3, r3
 8009f96:	b2db      	uxtb	r3, r3
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
 8009f98:	193a      	adds	r2, r7, r4
 8009f9a:	7812      	ldrb	r2, [r2, #0]
 8009f9c:	429a      	cmp	r2, r3
 8009f9e:	d11e      	bne.n	8009fde <eMBFuncWriteMultipleHoldingRegister+0xd6>
        {
            /* Make callback to update the register values. */
            eRegStatus =
                eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	1d98      	adds	r0, r3, #6
 8009fa4:	2608      	movs	r6, #8
 8009fa6:	19bc      	adds	r4, r7, r6
 8009fa8:	187b      	adds	r3, r7, r1
 8009faa:	881a      	ldrh	r2, [r3, #0]
 8009fac:	197b      	adds	r3, r7, r5
 8009fae:	8819      	ldrh	r1, [r3, #0]
 8009fb0:	2301      	movs	r3, #1
 8009fb2:	f7f8 fbe5 	bl	8002780 <eMBRegHoldingCB>
 8009fb6:	0003      	movs	r3, r0
 8009fb8:	7023      	strb	r3, [r4, #0]
                                 usRegAddress, usRegCount, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8009fba:	19bb      	adds	r3, r7, r6
 8009fbc:	781b      	ldrb	r3, [r3, #0]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d009      	beq.n	8009fd6 <eMBFuncWriteMultipleHoldingRegister+0xce>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8009fc2:	230f      	movs	r3, #15
 8009fc4:	18fc      	adds	r4, r7, r3
 8009fc6:	19bb      	adds	r3, r7, r6
 8009fc8:	781b      	ldrb	r3, [r3, #0]
 8009fca:	0018      	movs	r0, r3
 8009fcc:	f000 fc8a 	bl	800a8e4 <prveMBError2Exception>
 8009fd0:	0003      	movs	r3, r0
 8009fd2:	7023      	strb	r3, [r4, #0]
            if( eRegStatus != MB_ENOERR )
 8009fd4:	e00c      	b.n	8009ff0 <eMBFuncWriteMultipleHoldingRegister+0xe8>
            {
                /* The response contains the function code, the starting
                 * address and the quantity of registers. We reuse the
                 * old values in the buffer because they are still valid.
                 */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
 8009fd6:	683b      	ldr	r3, [r7, #0]
 8009fd8:	2205      	movs	r2, #5
 8009fda:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 8009fdc:	e008      	b.n	8009ff0 <eMBFuncWriteMultipleHoldingRegister+0xe8>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8009fde:	230f      	movs	r3, #15
 8009fe0:	18fb      	adds	r3, r7, r3
 8009fe2:	2203      	movs	r2, #3
 8009fe4:	701a      	strb	r2, [r3, #0]
 8009fe6:	e003      	b.n	8009ff0 <eMBFuncWriteMultipleHoldingRegister+0xe8>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8009fe8:	230f      	movs	r3, #15
 8009fea:	18fb      	adds	r3, r7, r3
 8009fec:	2203      	movs	r2, #3
 8009fee:	701a      	strb	r2, [r3, #0]
    }
    return eStatus;
 8009ff0:	230f      	movs	r3, #15
 8009ff2:	18fb      	adds	r3, r7, r3
 8009ff4:	781b      	ldrb	r3, [r3, #0]
}
 8009ff6:	0018      	movs	r0, r3
 8009ff8:	46bd      	mov	sp, r7
 8009ffa:	b005      	add	sp, #20
 8009ffc:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009ffe <eMBFuncReadHoldingRegister>:

#if MB_FUNC_READ_HOLDING_ENABLED > 0

eMBException
eMBFuncReadHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8009ffe:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a000:	b087      	sub	sp, #28
 800a002:	af00      	add	r7, sp, #0
 800a004:	6078      	str	r0, [r7, #4]
 800a006:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 800a008:	2317      	movs	r3, #23
 800a00a:	18fb      	adds	r3, r7, r3
 800a00c:	2200      	movs	r2, #0
 800a00e:	701a      	strb	r2, [r3, #0]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 800a010:	683b      	ldr	r3, [r7, #0]
 800a012:	881b      	ldrh	r3, [r3, #0]
 800a014:	2b05      	cmp	r3, #5
 800a016:	d000      	beq.n	800a01a <eMBFuncReadHoldingRegister+0x1c>
 800a018:	e075      	b.n	800a106 <eMBFuncReadHoldingRegister+0x108>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	3301      	adds	r3, #1
 800a01e:	781b      	ldrb	r3, [r3, #0]
 800a020:	b29a      	uxth	r2, r3
 800a022:	2014      	movs	r0, #20
 800a024:	183b      	adds	r3, r7, r0
 800a026:	0212      	lsls	r2, r2, #8
 800a028:	801a      	strh	r2, [r3, #0]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	3302      	adds	r3, #2
 800a02e:	781b      	ldrb	r3, [r3, #0]
 800a030:	b299      	uxth	r1, r3
 800a032:	183b      	adds	r3, r7, r0
 800a034:	183a      	adds	r2, r7, r0
 800a036:	8812      	ldrh	r2, [r2, #0]
 800a038:	430a      	orrs	r2, r1
 800a03a:	801a      	strh	r2, [r3, #0]
        usRegAddress++;
 800a03c:	183b      	adds	r3, r7, r0
 800a03e:	881a      	ldrh	r2, [r3, #0]
 800a040:	183b      	adds	r3, r7, r0
 800a042:	3201      	adds	r2, #1
 800a044:	801a      	strh	r2, [r3, #0]

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	3303      	adds	r3, #3
 800a04a:	781b      	ldrb	r3, [r3, #0]
 800a04c:	b29a      	uxth	r2, r3
 800a04e:	2512      	movs	r5, #18
 800a050:	197b      	adds	r3, r7, r5
 800a052:	0212      	lsls	r2, r2, #8
 800a054:	801a      	strh	r2, [r3, #0]
        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	3304      	adds	r3, #4
 800a05a:	781a      	ldrb	r2, [r3, #0]
 800a05c:	197b      	adds	r3, r7, r5
 800a05e:	801a      	strh	r2, [r3, #0]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 ) && ( usRegCount <= MB_PDU_FUNC_READ_REGCNT_MAX ) )
 800a060:	197b      	adds	r3, r7, r5
 800a062:	881b      	ldrh	r3, [r3, #0]
 800a064:	2b00      	cmp	r3, #0
 800a066:	d049      	beq.n	800a0fc <eMBFuncReadHoldingRegister+0xfe>
 800a068:	197b      	adds	r3, r7, r5
 800a06a:	881b      	ldrh	r3, [r3, #0]
 800a06c:	2b7d      	cmp	r3, #125	; 0x7d
 800a06e:	d845      	bhi.n	800a0fc <eMBFuncReadHoldingRegister+0xfe>
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 800a074:	683b      	ldr	r3, [r7, #0]
 800a076:	2200      	movs	r2, #0
 800a078:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_HOLDING_REGISTER;
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	1c5a      	adds	r2, r3, #1
 800a07e:	60fa      	str	r2, [r7, #12]
 800a080:	2203      	movs	r2, #3
 800a082:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 800a084:	683b      	ldr	r3, [r7, #0]
 800a086:	881b      	ldrh	r3, [r3, #0]
 800a088:	3301      	adds	r3, #1
 800a08a:	b29a      	uxth	r2, r3
 800a08c:	683b      	ldr	r3, [r7, #0]
 800a08e:	801a      	strh	r2, [r3, #0]

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
 800a090:	197b      	adds	r3, r7, r5
 800a092:	881b      	ldrh	r3, [r3, #0]
 800a094:	b2d9      	uxtb	r1, r3
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	1c5a      	adds	r2, r3, #1
 800a09a:	60fa      	str	r2, [r7, #12]
 800a09c:	1c0a      	adds	r2, r1, #0
 800a09e:	1892      	adds	r2, r2, r2
 800a0a0:	b2d2      	uxtb	r2, r2
 800a0a2:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 800a0a4:	683b      	ldr	r3, [r7, #0]
 800a0a6:	881b      	ldrh	r3, [r3, #0]
 800a0a8:	3301      	adds	r3, #1
 800a0aa:	b29a      	uxth	r2, r3
 800a0ac:	683b      	ldr	r3, [r7, #0]
 800a0ae:	801a      	strh	r2, [r3, #0]

            /* Make callback to fill the buffer. */
            eRegStatus = eMBRegHoldingCB( pucFrameCur, usRegAddress, usRegCount, MB_REG_READ );
 800a0b0:	260b      	movs	r6, #11
 800a0b2:	19bc      	adds	r4, r7, r6
 800a0b4:	197b      	adds	r3, r7, r5
 800a0b6:	881a      	ldrh	r2, [r3, #0]
 800a0b8:	183b      	adds	r3, r7, r0
 800a0ba:	8819      	ldrh	r1, [r3, #0]
 800a0bc:	68f8      	ldr	r0, [r7, #12]
 800a0be:	2300      	movs	r3, #0
 800a0c0:	f7f8 fb5e 	bl	8002780 <eMBRegHoldingCB>
 800a0c4:	0003      	movs	r3, r0
 800a0c6:	7023      	strb	r3, [r4, #0]
            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 800a0c8:	19bb      	adds	r3, r7, r6
 800a0ca:	781b      	ldrb	r3, [r3, #0]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d009      	beq.n	800a0e4 <eMBFuncReadHoldingRegister+0xe6>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 800a0d0:	2317      	movs	r3, #23
 800a0d2:	18fc      	adds	r4, r7, r3
 800a0d4:	19bb      	adds	r3, r7, r6
 800a0d6:	781b      	ldrb	r3, [r3, #0]
 800a0d8:	0018      	movs	r0, r3
 800a0da:	f000 fc03 	bl	800a8e4 <prveMBError2Exception>
 800a0de:	0003      	movs	r3, r0
 800a0e0:	7023      	strb	r3, [r4, #0]
            if( eRegStatus != MB_ENOERR )
 800a0e2:	e014      	b.n	800a10e <eMBFuncReadHoldingRegister+0x110>
            }
            else
            {
                *usLen += usRegCount * 2;
 800a0e4:	683b      	ldr	r3, [r7, #0]
 800a0e6:	881a      	ldrh	r2, [r3, #0]
 800a0e8:	2312      	movs	r3, #18
 800a0ea:	18fb      	adds	r3, r7, r3
 800a0ec:	881b      	ldrh	r3, [r3, #0]
 800a0ee:	18db      	adds	r3, r3, r3
 800a0f0:	b29b      	uxth	r3, r3
 800a0f2:	18d3      	adds	r3, r2, r3
 800a0f4:	b29a      	uxth	r2, r3
 800a0f6:	683b      	ldr	r3, [r7, #0]
 800a0f8:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 800a0fa:	e008      	b.n	800a10e <eMBFuncReadHoldingRegister+0x110>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800a0fc:	2317      	movs	r3, #23
 800a0fe:	18fb      	adds	r3, r7, r3
 800a100:	2203      	movs	r2, #3
 800a102:	701a      	strb	r2, [r3, #0]
 800a104:	e003      	b.n	800a10e <eMBFuncReadHoldingRegister+0x110>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800a106:	2317      	movs	r3, #23
 800a108:	18fb      	adds	r3, r7, r3
 800a10a:	2203      	movs	r2, #3
 800a10c:	701a      	strb	r2, [r3, #0]
    }
    return eStatus;
 800a10e:	2317      	movs	r3, #23
 800a110:	18fb      	adds	r3, r7, r3
 800a112:	781b      	ldrb	r3, [r3, #0]
}
 800a114:	0018      	movs	r0, r3
 800a116:	46bd      	mov	sp, r7
 800a118:	b007      	add	sp, #28
 800a11a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a11c <eMBFuncReadWriteMultipleHoldingRegister>:

#if MB_FUNC_READWRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncReadWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 800a11c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a11e:	b087      	sub	sp, #28
 800a120:	af00      	add	r7, sp, #0
 800a122:	6078      	str	r0, [r7, #4]
 800a124:	6039      	str	r1, [r7, #0]
    USHORT          usRegWriteAddress;
    USHORT          usRegWriteCount;
    UCHAR           ucRegWriteByteCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 800a126:	2317      	movs	r3, #23
 800a128:	18fb      	adds	r3, r7, r3
 800a12a:	2200      	movs	r2, #0
 800a12c:	701a      	strb	r2, [r3, #0]
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 800a12e:	683b      	ldr	r3, [r7, #0]
 800a130:	881b      	ldrh	r3, [r3, #0]
 800a132:	2b09      	cmp	r3, #9
 800a134:	d800      	bhi.n	800a138 <eMBFuncReadWriteMultipleHoldingRegister+0x1c>
 800a136:	e0d0      	b.n	800a2da <eMBFuncReadWriteMultipleHoldingRegister+0x1be>
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	3301      	adds	r3, #1
 800a13c:	781b      	ldrb	r3, [r3, #0]
 800a13e:	b29a      	uxth	r2, r3
 800a140:	2014      	movs	r0, #20
 800a142:	183b      	adds	r3, r7, r0
 800a144:	0212      	lsls	r2, r2, #8
 800a146:	801a      	strh	r2, [r3, #0]
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	3302      	adds	r3, #2
 800a14c:	781b      	ldrb	r3, [r3, #0]
 800a14e:	b299      	uxth	r1, r3
 800a150:	183b      	adds	r3, r7, r0
 800a152:	183a      	adds	r2, r7, r0
 800a154:	8812      	ldrh	r2, [r2, #0]
 800a156:	430a      	orrs	r2, r1
 800a158:	801a      	strh	r2, [r3, #0]
        usRegReadAddress++;
 800a15a:	183b      	adds	r3, r7, r0
 800a15c:	881a      	ldrh	r2, [r3, #0]
 800a15e:	0006      	movs	r6, r0
 800a160:	183b      	adds	r3, r7, r0
 800a162:	3201      	adds	r2, #1
 800a164:	801a      	strh	r2, [r3, #0]

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	3303      	adds	r3, #3
 800a16a:	781b      	ldrb	r3, [r3, #0]
 800a16c:	b29a      	uxth	r2, r3
 800a16e:	2012      	movs	r0, #18
 800a170:	183b      	adds	r3, r7, r0
 800a172:	0212      	lsls	r2, r2, #8
 800a174:	801a      	strh	r2, [r3, #0]
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	3304      	adds	r3, #4
 800a17a:	781b      	ldrb	r3, [r3, #0]
 800a17c:	b299      	uxth	r1, r3
 800a17e:	183b      	adds	r3, r7, r0
 800a180:	183a      	adds	r2, r7, r0
 800a182:	8812      	ldrh	r2, [r2, #0]
 800a184:	430a      	orrs	r2, r1
 800a186:	801a      	strh	r2, [r3, #0]

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	3305      	adds	r3, #5
 800a18c:	781b      	ldrb	r3, [r3, #0]
 800a18e:	b29a      	uxth	r2, r3
 800a190:	2410      	movs	r4, #16
 800a192:	193b      	adds	r3, r7, r4
 800a194:	0212      	lsls	r2, r2, #8
 800a196:	801a      	strh	r2, [r3, #0]
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	3306      	adds	r3, #6
 800a19c:	781b      	ldrb	r3, [r3, #0]
 800a19e:	b299      	uxth	r1, r3
 800a1a0:	193b      	adds	r3, r7, r4
 800a1a2:	193a      	adds	r2, r7, r4
 800a1a4:	8812      	ldrh	r2, [r2, #0]
 800a1a6:	430a      	orrs	r2, r1
 800a1a8:	801a      	strh	r2, [r3, #0]
        usRegWriteAddress++;
 800a1aa:	193b      	adds	r3, r7, r4
 800a1ac:	881a      	ldrh	r2, [r3, #0]
 800a1ae:	193b      	adds	r3, r7, r4
 800a1b0:	3201      	adds	r2, #1
 800a1b2:	801a      	strh	r2, [r3, #0]

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	3307      	adds	r3, #7
 800a1b8:	781b      	ldrb	r3, [r3, #0]
 800a1ba:	b29a      	uxth	r2, r3
 800a1bc:	240e      	movs	r4, #14
 800a1be:	193b      	adds	r3, r7, r4
 800a1c0:	0212      	lsls	r2, r2, #8
 800a1c2:	801a      	strh	r2, [r3, #0]
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	3308      	adds	r3, #8
 800a1c8:	781b      	ldrb	r3, [r3, #0]
 800a1ca:	b299      	uxth	r1, r3
 800a1cc:	193b      	adds	r3, r7, r4
 800a1ce:	193a      	adds	r2, r7, r4
 800a1d0:	8812      	ldrh	r2, [r2, #0]
 800a1d2:	430a      	orrs	r2, r1
 800a1d4:	801a      	strh	r2, [r3, #0]

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];
 800a1d6:	220d      	movs	r2, #13
 800a1d8:	18bb      	adds	r3, r7, r2
 800a1da:	687a      	ldr	r2, [r7, #4]
 800a1dc:	7a52      	ldrb	r2, [r2, #9]
 800a1de:	701a      	strb	r2, [r3, #0]

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
 800a1e0:	183b      	adds	r3, r7, r0
 800a1e2:	881b      	ldrh	r3, [r3, #0]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d100      	bne.n	800a1ea <eMBFuncReadWriteMultipleHoldingRegister+0xce>
 800a1e8:	e073      	b.n	800a2d2 <eMBFuncReadWriteMultipleHoldingRegister+0x1b6>
 800a1ea:	0005      	movs	r5, r0
 800a1ec:	183b      	adds	r3, r7, r0
 800a1ee:	881b      	ldrh	r3, [r3, #0]
 800a1f0:	2b7d      	cmp	r3, #125	; 0x7d
 800a1f2:	d900      	bls.n	800a1f6 <eMBFuncReadWriteMultipleHoldingRegister+0xda>
 800a1f4:	e06d      	b.n	800a2d2 <eMBFuncReadWriteMultipleHoldingRegister+0x1b6>
 800a1f6:	0021      	movs	r1, r4
 800a1f8:	187b      	adds	r3, r7, r1
 800a1fa:	881b      	ldrh	r3, [r3, #0]
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d068      	beq.n	800a2d2 <eMBFuncReadWriteMultipleHoldingRegister+0x1b6>
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
 800a200:	187b      	adds	r3, r7, r1
 800a202:	881b      	ldrh	r3, [r3, #0]
 800a204:	2b79      	cmp	r3, #121	; 0x79
 800a206:	d864      	bhi.n	800a2d2 <eMBFuncReadWriteMultipleHoldingRegister+0x1b6>
            ( ( 2 * usRegWriteCount ) == ucRegWriteByteCount ) )
 800a208:	187b      	adds	r3, r7, r1
 800a20a:	881b      	ldrh	r3, [r3, #0]
 800a20c:	005a      	lsls	r2, r3, #1
 800a20e:	200d      	movs	r0, #13
 800a210:	183b      	adds	r3, r7, r0
 800a212:	781b      	ldrb	r3, [r3, #0]
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
 800a214:	429a      	cmp	r2, r3
 800a216:	d15c      	bne.n	800a2d2 <eMBFuncReadWriteMultipleHoldingRegister+0x1b6>
        {
            /* Make callback to update the register values. */
            eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_READWRITE_WRITE_VALUES_OFF],
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	0018      	movs	r0, r3
 800a21c:	300a      	adds	r0, #10
 800a21e:	2216      	movs	r2, #22
 800a220:	18bc      	adds	r4, r7, r2
 800a222:	187b      	adds	r3, r7, r1
 800a224:	881a      	ldrh	r2, [r3, #0]
 800a226:	2310      	movs	r3, #16
 800a228:	18fb      	adds	r3, r7, r3
 800a22a:	8819      	ldrh	r1, [r3, #0]
 800a22c:	2301      	movs	r3, #1
 800a22e:	f7f8 faa7 	bl	8002780 <eMBRegHoldingCB>
 800a232:	0003      	movs	r3, r0
 800a234:	7023      	strb	r3, [r4, #0]
                                          usRegWriteAddress, usRegWriteCount, MB_REG_WRITE );

            if( eRegStatus == MB_ENOERR )
 800a236:	2016      	movs	r0, #22
 800a238:	183b      	adds	r3, r7, r0
 800a23a:	781b      	ldrb	r3, [r3, #0]
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d139      	bne.n	800a2b4 <eMBFuncReadWriteMultipleHoldingRegister+0x198>
            {
                /* Set the current PDU data pointer to the beginning. */
                pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	60bb      	str	r3, [r7, #8]
                *usLen = MB_PDU_FUNC_OFF;
 800a244:	683b      	ldr	r3, [r7, #0]
 800a246:	2200      	movs	r2, #0
 800a248:	801a      	strh	r2, [r3, #0]

                /* First byte contains the function code. */
                *pucFrameCur++ = MB_FUNC_READWRITE_MULTIPLE_REGISTERS;
 800a24a:	68bb      	ldr	r3, [r7, #8]
 800a24c:	1c5a      	adds	r2, r3, #1
 800a24e:	60ba      	str	r2, [r7, #8]
 800a250:	2217      	movs	r2, #23
 800a252:	701a      	strb	r2, [r3, #0]
                *usLen += 1;
 800a254:	683b      	ldr	r3, [r7, #0]
 800a256:	881b      	ldrh	r3, [r3, #0]
 800a258:	3301      	adds	r3, #1
 800a25a:	b29a      	uxth	r2, r3
 800a25c:	683b      	ldr	r3, [r7, #0]
 800a25e:	801a      	strh	r2, [r3, #0]

                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
 800a260:	197b      	adds	r3, r7, r5
 800a262:	881b      	ldrh	r3, [r3, #0]
 800a264:	b2d9      	uxtb	r1, r3
 800a266:	68bb      	ldr	r3, [r7, #8]
 800a268:	1c5a      	adds	r2, r3, #1
 800a26a:	60ba      	str	r2, [r7, #8]
 800a26c:	1c0a      	adds	r2, r1, #0
 800a26e:	1892      	adds	r2, r2, r2
 800a270:	b2d2      	uxtb	r2, r2
 800a272:	701a      	strb	r2, [r3, #0]
                *usLen += 1;
 800a274:	683b      	ldr	r3, [r7, #0]
 800a276:	881b      	ldrh	r3, [r3, #0]
 800a278:	3301      	adds	r3, #1
 800a27a:	b29a      	uxth	r2, r3
 800a27c:	683b      	ldr	r3, [r7, #0]
 800a27e:	801a      	strh	r2, [r3, #0]

                /* Make the read callback. */
                eRegStatus =
                    eMBRegHoldingCB( pucFrameCur, usRegReadAddress, usRegReadCount, MB_REG_READ );
 800a280:	183c      	adds	r4, r7, r0
 800a282:	197b      	adds	r3, r7, r5
 800a284:	881a      	ldrh	r2, [r3, #0]
 800a286:	19bb      	adds	r3, r7, r6
 800a288:	8819      	ldrh	r1, [r3, #0]
 800a28a:	68b8      	ldr	r0, [r7, #8]
 800a28c:	2300      	movs	r3, #0
 800a28e:	f7f8 fa77 	bl	8002780 <eMBRegHoldingCB>
 800a292:	0003      	movs	r3, r0
 800a294:	7023      	strb	r3, [r4, #0]
                if( eRegStatus == MB_ENOERR )
 800a296:	2016      	movs	r0, #22
 800a298:	183b      	adds	r3, r7, r0
 800a29a:	781b      	ldrb	r3, [r3, #0]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d109      	bne.n	800a2b4 <eMBFuncReadWriteMultipleHoldingRegister+0x198>
                {
                    *usLen += 2 * usRegReadCount;
 800a2a0:	683b      	ldr	r3, [r7, #0]
 800a2a2:	881a      	ldrh	r2, [r3, #0]
 800a2a4:	197b      	adds	r3, r7, r5
 800a2a6:	881b      	ldrh	r3, [r3, #0]
 800a2a8:	18db      	adds	r3, r3, r3
 800a2aa:	b29b      	uxth	r3, r3
 800a2ac:	18d3      	adds	r3, r2, r3
 800a2ae:	b29a      	uxth	r2, r3
 800a2b0:	683b      	ldr	r3, [r7, #0]
 800a2b2:	801a      	strh	r2, [r3, #0]
                }
            }
            if( eRegStatus != MB_ENOERR )
 800a2b4:	2216      	movs	r2, #22
 800a2b6:	18bb      	adds	r3, r7, r2
 800a2b8:	781b      	ldrb	r3, [r3, #0]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d00d      	beq.n	800a2da <eMBFuncReadWriteMultipleHoldingRegister+0x1be>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 800a2be:	2317      	movs	r3, #23
 800a2c0:	18fc      	adds	r4, r7, r3
 800a2c2:	18bb      	adds	r3, r7, r2
 800a2c4:	781b      	ldrb	r3, [r3, #0]
 800a2c6:	0018      	movs	r0, r3
 800a2c8:	f000 fb0c 	bl	800a8e4 <prveMBError2Exception>
 800a2cc:	0003      	movs	r3, r0
 800a2ce:	7023      	strb	r3, [r4, #0]
            if( eRegStatus != MB_ENOERR )
 800a2d0:	e003      	b.n	800a2da <eMBFuncReadWriteMultipleHoldingRegister+0x1be>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800a2d2:	2317      	movs	r3, #23
 800a2d4:	18fb      	adds	r3, r7, r3
 800a2d6:	2203      	movs	r2, #3
 800a2d8:	701a      	strb	r2, [r3, #0]
        }
    }
    return eStatus;
 800a2da:	2317      	movs	r3, #23
 800a2dc:	18fb      	adds	r3, r7, r3
 800a2de:	781b      	ldrb	r3, [r3, #0]
}
 800a2e0:	0018      	movs	r0, r3
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	b007      	add	sp, #28
 800a2e6:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a2e8 <eMBFuncReadInputRegister>:
/* ----------------------- Start implementation -----------------------------*/
#if MB_FUNC_READ_INPUT_ENABLED > 0

eMBException
eMBFuncReadInputRegister( UCHAR * pucFrame, USHORT * usLen )
{
 800a2e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a2ea:	b087      	sub	sp, #28
 800a2ec:	af00      	add	r7, sp, #0
 800a2ee:	6078      	str	r0, [r7, #4]
 800a2f0:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 800a2f2:	2317      	movs	r3, #23
 800a2f4:	18fb      	adds	r3, r7, r3
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	701a      	strb	r2, [r3, #0]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 800a2fa:	683b      	ldr	r3, [r7, #0]
 800a2fc:	881b      	ldrh	r3, [r3, #0]
 800a2fe:	2b05      	cmp	r3, #5
 800a300:	d000      	beq.n	800a304 <eMBFuncReadInputRegister+0x1c>
 800a302:	e07a      	b.n	800a3fa <eMBFuncReadInputRegister+0x112>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	3301      	adds	r3, #1
 800a308:	781b      	ldrb	r3, [r3, #0]
 800a30a:	b29a      	uxth	r2, r3
 800a30c:	2014      	movs	r0, #20
 800a30e:	183b      	adds	r3, r7, r0
 800a310:	0212      	lsls	r2, r2, #8
 800a312:	801a      	strh	r2, [r3, #0]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	3302      	adds	r3, #2
 800a318:	781b      	ldrb	r3, [r3, #0]
 800a31a:	b299      	uxth	r1, r3
 800a31c:	183b      	adds	r3, r7, r0
 800a31e:	183a      	adds	r2, r7, r0
 800a320:	8812      	ldrh	r2, [r2, #0]
 800a322:	430a      	orrs	r2, r1
 800a324:	801a      	strh	r2, [r3, #0]
        usRegAddress++;
 800a326:	183b      	adds	r3, r7, r0
 800a328:	881a      	ldrh	r2, [r3, #0]
 800a32a:	0005      	movs	r5, r0
 800a32c:	183b      	adds	r3, r7, r0
 800a32e:	3201      	adds	r2, #1
 800a330:	801a      	strh	r2, [r3, #0]

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	3303      	adds	r3, #3
 800a336:	781b      	ldrb	r3, [r3, #0]
 800a338:	b29a      	uxth	r2, r3
 800a33a:	2012      	movs	r0, #18
 800a33c:	183b      	adds	r3, r7, r0
 800a33e:	0212      	lsls	r2, r2, #8
 800a340:	801a      	strh	r2, [r3, #0]
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	3304      	adds	r3, #4
 800a346:	781b      	ldrb	r3, [r3, #0]
 800a348:	b299      	uxth	r1, r3
 800a34a:	183b      	adds	r3, r7, r0
 800a34c:	183a      	adds	r2, r7, r0
 800a34e:	8812      	ldrh	r2, [r2, #0]
 800a350:	430a      	orrs	r2, r1
 800a352:	801a      	strh	r2, [r3, #0]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 )
 800a354:	183b      	adds	r3, r7, r0
 800a356:	881b      	ldrh	r3, [r3, #0]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d049      	beq.n	800a3f0 <eMBFuncReadInputRegister+0x108>
            && ( usRegCount < MB_PDU_FUNC_READ_REGCNT_MAX ) )
 800a35c:	183b      	adds	r3, r7, r0
 800a35e:	881b      	ldrh	r3, [r3, #0]
 800a360:	2b7c      	cmp	r3, #124	; 0x7c
 800a362:	d845      	bhi.n	800a3f0 <eMBFuncReadInputRegister+0x108>
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 800a368:	683b      	ldr	r3, [r7, #0]
 800a36a:	2200      	movs	r2, #0
 800a36c:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_INPUT_REGISTER;
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	1c5a      	adds	r2, r3, #1
 800a372:	60fa      	str	r2, [r7, #12]
 800a374:	2204      	movs	r2, #4
 800a376:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 800a378:	683b      	ldr	r3, [r7, #0]
 800a37a:	881b      	ldrh	r3, [r3, #0]
 800a37c:	3301      	adds	r3, #1
 800a37e:	b29a      	uxth	r2, r3
 800a380:	683b      	ldr	r3, [r7, #0]
 800a382:	801a      	strh	r2, [r3, #0]

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
 800a384:	183b      	adds	r3, r7, r0
 800a386:	881b      	ldrh	r3, [r3, #0]
 800a388:	b2d9      	uxtb	r1, r3
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	1c5a      	adds	r2, r3, #1
 800a38e:	60fa      	str	r2, [r7, #12]
 800a390:	1c0a      	adds	r2, r1, #0
 800a392:	1892      	adds	r2, r2, r2
 800a394:	b2d2      	uxtb	r2, r2
 800a396:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 800a398:	683b      	ldr	r3, [r7, #0]
 800a39a:	881b      	ldrh	r3, [r3, #0]
 800a39c:	3301      	adds	r3, #1
 800a39e:	b29a      	uxth	r2, r3
 800a3a0:	683b      	ldr	r3, [r7, #0]
 800a3a2:	801a      	strh	r2, [r3, #0]

            eRegStatus =
                eMBRegInputCB( pucFrameCur, usRegAddress, usRegCount );
 800a3a4:	260b      	movs	r6, #11
 800a3a6:	19bc      	adds	r4, r7, r6
 800a3a8:	183b      	adds	r3, r7, r0
 800a3aa:	881a      	ldrh	r2, [r3, #0]
 800a3ac:	197b      	adds	r3, r7, r5
 800a3ae:	8819      	ldrh	r1, [r3, #0]
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	0018      	movs	r0, r3
 800a3b4:	f7f8 faac 	bl	8002910 <eMBRegInputCB>
 800a3b8:	0003      	movs	r3, r0
 800a3ba:	7023      	strb	r3, [r4, #0]

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 800a3bc:	19bb      	adds	r3, r7, r6
 800a3be:	781b      	ldrb	r3, [r3, #0]
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d009      	beq.n	800a3d8 <eMBFuncReadInputRegister+0xf0>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 800a3c4:	2317      	movs	r3, #23
 800a3c6:	18fc      	adds	r4, r7, r3
 800a3c8:	19bb      	adds	r3, r7, r6
 800a3ca:	781b      	ldrb	r3, [r3, #0]
 800a3cc:	0018      	movs	r0, r3
 800a3ce:	f000 fa89 	bl	800a8e4 <prveMBError2Exception>
 800a3d2:	0003      	movs	r3, r0
 800a3d4:	7023      	strb	r3, [r4, #0]
            if( eRegStatus != MB_ENOERR )
 800a3d6:	e014      	b.n	800a402 <eMBFuncReadInputRegister+0x11a>
            }
            else
            {
                *usLen += usRegCount * 2;
 800a3d8:	683b      	ldr	r3, [r7, #0]
 800a3da:	881a      	ldrh	r2, [r3, #0]
 800a3dc:	2312      	movs	r3, #18
 800a3de:	18fb      	adds	r3, r7, r3
 800a3e0:	881b      	ldrh	r3, [r3, #0]
 800a3e2:	18db      	adds	r3, r3, r3
 800a3e4:	b29b      	uxth	r3, r3
 800a3e6:	18d3      	adds	r3, r2, r3
 800a3e8:	b29a      	uxth	r2, r3
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 800a3ee:	e008      	b.n	800a402 <eMBFuncReadInputRegister+0x11a>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800a3f0:	2317      	movs	r3, #23
 800a3f2:	18fb      	adds	r3, r7, r3
 800a3f4:	2203      	movs	r2, #3
 800a3f6:	701a      	strb	r2, [r3, #0]
 800a3f8:	e003      	b.n	800a402 <eMBFuncReadInputRegister+0x11a>
    }
    else
    {
        /* Can't be a valid read input register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800a3fa:	2317      	movs	r3, #23
 800a3fc:	18fb      	adds	r3, r7, r3
 800a3fe:	2203      	movs	r2, #3
 800a400:	701a      	strb	r2, [r3, #0]
    }
    return eStatus;
 800a402:	2317      	movs	r3, #23
 800a404:	18fb      	adds	r3, r7, r3
 800a406:	781b      	ldrb	r3, [r3, #0]
}
 800a408:	0018      	movs	r0, r3
 800a40a:	46bd      	mov	sp, r7
 800a40c:	b007      	add	sp, #28
 800a40e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a410 <eMBFuncReportSlaveID>:
    return eStatus;
}

eMBException
eMBFuncReportSlaveID( UCHAR * pucFrame, USHORT * usLen )
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b082      	sub	sp, #8
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
 800a418:	6039      	str	r1, [r7, #0]
    memcpy( &pucFrame[MB_PDU_DATA_OFF], &ucMBSlaveID[0], ( size_t )usMBSlaveIDLen );
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	1c58      	adds	r0, r3, #1
 800a41e:	4b09      	ldr	r3, [pc, #36]	; (800a444 <eMBFuncReportSlaveID+0x34>)
 800a420:	881b      	ldrh	r3, [r3, #0]
 800a422:	001a      	movs	r2, r3
 800a424:	4b08      	ldr	r3, [pc, #32]	; (800a448 <eMBFuncReportSlaveID+0x38>)
 800a426:	0019      	movs	r1, r3
 800a428:	f000 fdb8 	bl	800af9c <memcpy>
    *usLen = ( USHORT )( MB_PDU_DATA_OFF + usMBSlaveIDLen );
 800a42c:	4b05      	ldr	r3, [pc, #20]	; (800a444 <eMBFuncReportSlaveID+0x34>)
 800a42e:	881b      	ldrh	r3, [r3, #0]
 800a430:	3301      	adds	r3, #1
 800a432:	b29a      	uxth	r2, r3
 800a434:	683b      	ldr	r3, [r7, #0]
 800a436:	801a      	strh	r2, [r3, #0]
    return MB_EX_NONE;
 800a438:	2300      	movs	r3, #0
}
 800a43a:	0018      	movs	r0, r3
 800a43c:	46bd      	mov	sp, r7
 800a43e:	b002      	add	sp, #8
 800a440:	bd80      	pop	{r7, pc}
 800a442:	46c0      	nop			; (mov r8, r8)
 800a444:	20000620 	.word	0x20000620
 800a448:	20000600 	.word	0x20000600

0800a44c <eMBRTUInit>:
static volatile USHORT usRcvBufferPos;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBRTUInit( UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
 800a44c:	b590      	push	{r4, r7, lr}
 800a44e:	b085      	sub	sp, #20
 800a450:	af00      	add	r7, sp, #0
 800a452:	0004      	movs	r4, r0
 800a454:	0008      	movs	r0, r1
 800a456:	603a      	str	r2, [r7, #0]
 800a458:	0019      	movs	r1, r3
 800a45a:	1dfb      	adds	r3, r7, #7
 800a45c:	1c22      	adds	r2, r4, #0
 800a45e:	701a      	strb	r2, [r3, #0]
 800a460:	1dbb      	adds	r3, r7, #6
 800a462:	1c02      	adds	r2, r0, #0
 800a464:	701a      	strb	r2, [r3, #0]
 800a466:	1d7b      	adds	r3, r7, #5
 800a468:	1c0a      	adds	r2, r1, #0
 800a46a:	701a      	strb	r2, [r3, #0]
    eMBErrorCode    eStatus = MB_ENOERR;
 800a46c:	240f      	movs	r4, #15
 800a46e:	193b      	adds	r3, r7, r4
 800a470:	2200      	movs	r2, #0
 800a472:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800a474:	b672      	cpsid	i
}
 800a476:	46c0      	nop			; (mov r8, r8)

    ( void )ucSlaveAddress;
    ENTER_CRITICAL_SECTION(  );

    /* Modbus RTU uses 8 Databits. */
    if( xMBPortSerialInit( ucPort, ulBaudRate, 8, eParity ) != TRUE )
 800a478:	1d7b      	adds	r3, r7, #5
 800a47a:	781a      	ldrb	r2, [r3, #0]
 800a47c:	6839      	ldr	r1, [r7, #0]
 800a47e:	1dbb      	adds	r3, r7, #6
 800a480:	7818      	ldrb	r0, [r3, #0]
 800a482:	0013      	movs	r3, r2
 800a484:	2208      	movs	r2, #8
 800a486:	f000 fad7 	bl	800aa38 <xMBPortSerialInit>
 800a48a:	0003      	movs	r3, r0
 800a48c:	2b01      	cmp	r3, #1
 800a48e:	d003      	beq.n	800a498 <eMBRTUInit+0x4c>
    {
        eStatus = MB_EPORTERR;
 800a490:	193b      	adds	r3, r7, r4
 800a492:	2203      	movs	r2, #3
 800a494:	701a      	strb	r2, [r3, #0]
 800a496:	e01b      	b.n	800a4d0 <eMBRTUInit+0x84>
    else
    {
        /* If baudrate > 19200 then we should use the fixed timer values
         * t35 = 1750us. Otherwise t35 must be 3.5 times the character time.
         */
        if( ulBaudRate > 19200 )
 800a498:	683a      	ldr	r2, [r7, #0]
 800a49a:	2396      	movs	r3, #150	; 0x96
 800a49c:	01db      	lsls	r3, r3, #7
 800a49e:	429a      	cmp	r2, r3
 800a4a0:	d902      	bls.n	800a4a8 <eMBRTUInit+0x5c>
        {
            usTimerT35_50us = 35;       /* 1800us. */
 800a4a2:	2323      	movs	r3, #35	; 0x23
 800a4a4:	60bb      	str	r3, [r7, #8]
 800a4a6:	e007      	b.n	800a4b8 <eMBRTUInit+0x6c>
             *             = 11 * Ticks_per_1s / Baudrate
             *             = 220000 / Baudrate
             * The reload for t3.5 is 1.5 times this value and similary
             * for t3.5.
             */
            usTimerT35_50us = ( 7UL * 220000UL ) / ( 2UL * ulBaudRate );
 800a4a8:	683b      	ldr	r3, [r7, #0]
 800a4aa:	005b      	lsls	r3, r3, #1
 800a4ac:	0019      	movs	r1, r3
 800a4ae:	480d      	ldr	r0, [pc, #52]	; (800a4e4 <eMBRTUInit+0x98>)
 800a4b0:	f7f5 fe42 	bl	8000138 <__udivsi3>
 800a4b4:	0003      	movs	r3, r0
 800a4b6:	60bb      	str	r3, [r7, #8]
        }
        if( xMBPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
 800a4b8:	68bb      	ldr	r3, [r7, #8]
 800a4ba:	b29b      	uxth	r3, r3
 800a4bc:	0018      	movs	r0, r3
 800a4be:	f000 faf9 	bl	800aab4 <xMBPortTimersInit>
 800a4c2:	0003      	movs	r3, r0
 800a4c4:	2b01      	cmp	r3, #1
 800a4c6:	d003      	beq.n	800a4d0 <eMBRTUInit+0x84>
        {
            eStatus = MB_EPORTERR;
 800a4c8:	230f      	movs	r3, #15
 800a4ca:	18fb      	adds	r3, r7, r3
 800a4cc:	2203      	movs	r2, #3
 800a4ce:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800a4d0:	b662      	cpsie	i
}
 800a4d2:	46c0      	nop			; (mov r8, r8)
        }
    }
    EXIT_CRITICAL_SECTION(  );

    return eStatus;
 800a4d4:	230f      	movs	r3, #15
 800a4d6:	18fb      	adds	r3, r7, r3
 800a4d8:	781b      	ldrb	r3, [r3, #0]
}
 800a4da:	0018      	movs	r0, r3
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	b005      	add	sp, #20
 800a4e0:	bd90      	pop	{r4, r7, pc}
 800a4e2:	46c0      	nop			; (mov r8, r8)
 800a4e4:	00177fa0 	.word	0x00177fa0

0800a4e8 <eMBRTUStart>:

void
eMBRTUStart( void )
{
 800a4e8:	b580      	push	{r7, lr}
 800a4ea:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800a4ec:	b672      	cpsid	i
}
 800a4ee:	46c0      	nop			; (mov r8, r8)
    /* Initially the receiver is in the state STATE_RX_INIT. we start
     * the timer and if no character is received within t3.5 we change
     * to STATE_RX_IDLE. This makes sure that we delay startup of the
     * modbus protocol stack until the bus is free.
     */
    eRcvState = STATE_RX_INIT;
 800a4f0:	4b06      	ldr	r3, [pc, #24]	; (800a50c <eMBRTUStart+0x24>)
 800a4f2:	2200      	movs	r2, #0
 800a4f4:	701a      	strb	r2, [r3, #0]
    vMBPortSerialEnable( TRUE, FALSE );
 800a4f6:	2100      	movs	r1, #0
 800a4f8:	2001      	movs	r0, #1
 800a4fa:	f000 fa63 	bl	800a9c4 <vMBPortSerialEnable>
    vMBPortTimersEnable(  );
 800a4fe:	f000 fb1d 	bl	800ab3c <vMBPortTimersEnable>
  __ASM volatile ("cpsie i" : : : "memory");
 800a502:	b662      	cpsie	i
}
 800a504:	46c0      	nop			; (mov r8, r8)

    EXIT_CRITICAL_SECTION(  );
}
 800a506:	46c0      	nop			; (mov r8, r8)
 800a508:	46bd      	mov	sp, r7
 800a50a:	bd80      	pop	{r7, pc}
 800a50c:	20000623 	.word	0x20000623

0800a510 <eMBRTUStop>:

void
eMBRTUStop( void )
{
 800a510:	b580      	push	{r7, lr}
 800a512:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800a514:	b672      	cpsid	i
}
 800a516:	46c0      	nop			; (mov r8, r8)
    ENTER_CRITICAL_SECTION(  );
    vMBPortSerialEnable( FALSE, FALSE );
 800a518:	2100      	movs	r1, #0
 800a51a:	2000      	movs	r0, #0
 800a51c:	f000 fa52 	bl	800a9c4 <vMBPortSerialEnable>
    vMBPortTimersDisable(  );
 800a520:	f000 fb20 	bl	800ab64 <vMBPortTimersDisable>
  __ASM volatile ("cpsie i" : : : "memory");
 800a524:	b662      	cpsie	i
}
 800a526:	46c0      	nop			; (mov r8, r8)
    EXIT_CRITICAL_SECTION(  );
}
 800a528:	46c0      	nop			; (mov r8, r8)
 800a52a:	46bd      	mov	sp, r7
 800a52c:	bd80      	pop	{r7, pc}
	...

0800a530 <eMBRTUReceive>:

eMBErrorCode
eMBRTUReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
 800a530:	b580      	push	{r7, lr}
 800a532:	b086      	sub	sp, #24
 800a534:	af00      	add	r7, sp, #0
 800a536:	60f8      	str	r0, [r7, #12]
 800a538:	60b9      	str	r1, [r7, #8]
 800a53a:	607a      	str	r2, [r7, #4]
    BOOL            xFrameReceived = FALSE;
 800a53c:	2316      	movs	r3, #22
 800a53e:	18fb      	adds	r3, r7, r3
 800a540:	2200      	movs	r2, #0
 800a542:	701a      	strb	r2, [r3, #0]
    eMBErrorCode    eStatus = MB_ENOERR;
 800a544:	2317      	movs	r3, #23
 800a546:	18fb      	adds	r3, r7, r3
 800a548:	2200      	movs	r2, #0
 800a54a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800a54c:	b672      	cpsid	i
}
 800a54e:	46c0      	nop			; (mov r8, r8)
	
	 (void)(xFrameReceived);
	

    ENTER_CRITICAL_SECTION(  );
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );
 800a550:	4b1d      	ldr	r3, [pc, #116]	; (800a5c8 <eMBRTUReceive+0x98>)
 800a552:	881b      	ldrh	r3, [r3, #0]
 800a554:	b29b      	uxth	r3, r3
 800a556:	2bff      	cmp	r3, #255	; 0xff
 800a558:	d905      	bls.n	800a566 <eMBRTUReceive+0x36>
 800a55a:	4b1c      	ldr	r3, [pc, #112]	; (800a5cc <eMBRTUReceive+0x9c>)
 800a55c:	4a1c      	ldr	r2, [pc, #112]	; (800a5d0 <eMBRTUReceive+0xa0>)
 800a55e:	481d      	ldr	r0, [pc, #116]	; (800a5d4 <eMBRTUReceive+0xa4>)
 800a560:	21a1      	movs	r1, #161	; 0xa1
 800a562:	f000 fcaf 	bl	800aec4 <__assert_func>

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
 800a566:	4b18      	ldr	r3, [pc, #96]	; (800a5c8 <eMBRTUReceive+0x98>)
 800a568:	881b      	ldrh	r3, [r3, #0]
 800a56a:	b29b      	uxth	r3, r3
 800a56c:	2b03      	cmp	r3, #3
 800a56e:	d91d      	bls.n	800a5ac <eMBRTUReceive+0x7c>
        && ( usMBCRC16( ( UCHAR * ) ucRTUBuf, usRcvBufferPos ) == 0 ) )
 800a570:	4b15      	ldr	r3, [pc, #84]	; (800a5c8 <eMBRTUReceive+0x98>)
 800a572:	881b      	ldrh	r3, [r3, #0]
 800a574:	b29a      	uxth	r2, r3
 800a576:	4b18      	ldr	r3, [pc, #96]	; (800a5d8 <eMBRTUReceive+0xa8>)
 800a578:	0011      	movs	r1, r2
 800a57a:	0018      	movs	r0, r3
 800a57c:	f7ff f9de 	bl	800993c <usMBCRC16>
 800a580:	1e03      	subs	r3, r0, #0
 800a582:	d113      	bne.n	800a5ac <eMBRTUReceive+0x7c>
    {
        /* Save the address field. All frames are passed to the upper layed
         * and the decision if a frame is used is done there.
         */
        *pucRcvAddress = ucRTUBuf[MB_SER_PDU_ADDR_OFF];
 800a584:	4b14      	ldr	r3, [pc, #80]	; (800a5d8 <eMBRTUReceive+0xa8>)
 800a586:	781b      	ldrb	r3, [r3, #0]
 800a588:	b2da      	uxtb	r2, r3
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	701a      	strb	r2, [r3, #0]

        /* Total length of Modbus-PDU is Modbus-Serial-Line-PDU minus
         * size of address field and CRC checksum.
         */
        *pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_CRC );
 800a58e:	4b0e      	ldr	r3, [pc, #56]	; (800a5c8 <eMBRTUReceive+0x98>)
 800a590:	881b      	ldrh	r3, [r3, #0]
 800a592:	b29b      	uxth	r3, r3
 800a594:	3b03      	subs	r3, #3
 800a596:	b29a      	uxth	r2, r3
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	801a      	strh	r2, [r3, #0]

        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
 800a59c:	68bb      	ldr	r3, [r7, #8]
 800a59e:	4a0f      	ldr	r2, [pc, #60]	; (800a5dc <eMBRTUReceive+0xac>)
 800a5a0:	601a      	str	r2, [r3, #0]
        xFrameReceived = TRUE;
 800a5a2:	2316      	movs	r3, #22
 800a5a4:	18fb      	adds	r3, r7, r3
 800a5a6:	2201      	movs	r2, #1
 800a5a8:	701a      	strb	r2, [r3, #0]
 800a5aa:	e003      	b.n	800a5b4 <eMBRTUReceive+0x84>
    }
    else
    {
        eStatus = MB_EIO;
 800a5ac:	2317      	movs	r3, #23
 800a5ae:	18fb      	adds	r3, r7, r3
 800a5b0:	2205      	movs	r2, #5
 800a5b2:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800a5b4:	b662      	cpsie	i
}
 800a5b6:	46c0      	nop			; (mov r8, r8)
    }

    EXIT_CRITICAL_SECTION(  );
    return eStatus;
 800a5b8:	2317      	movs	r3, #23
 800a5ba:	18fb      	adds	r3, r7, r3
 800a5bc:	781b      	ldrb	r3, [r3, #0]
}
 800a5be:	0018      	movs	r0, r3
 800a5c0:	46bd      	mov	sp, r7
 800a5c2:	b006      	add	sp, #24
 800a5c4:	bd80      	pop	{r7, pc}
 800a5c6:	46c0      	nop			; (mov r8, r8)
 800a5c8:	2000072a 	.word	0x2000072a
 800a5cc:	0800daf0 	.word	0x0800daf0
 800a5d0:	0800dfcc 	.word	0x0800dfcc
 800a5d4:	0800db18 	.word	0x0800db18
 800a5d8:	20000624 	.word	0x20000624
 800a5dc:	20000625 	.word	0x20000625

0800a5e0 <eMBRTUSend>:

eMBErrorCode
eMBRTUSend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
 800a5e0:	b5b0      	push	{r4, r5, r7, lr}
 800a5e2:	b084      	sub	sp, #16
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	6039      	str	r1, [r7, #0]
 800a5e8:	0011      	movs	r1, r2
 800a5ea:	1dfb      	adds	r3, r7, #7
 800a5ec:	1c02      	adds	r2, r0, #0
 800a5ee:	701a      	strb	r2, [r3, #0]
 800a5f0:	1d3b      	adds	r3, r7, #4
 800a5f2:	1c0a      	adds	r2, r1, #0
 800a5f4:	801a      	strh	r2, [r3, #0]
    eMBErrorCode    eStatus = MB_ENOERR;
 800a5f6:	230f      	movs	r3, #15
 800a5f8:	18fb      	adds	r3, r7, r3
 800a5fa:	2200      	movs	r2, #0
 800a5fc:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800a5fe:	b672      	cpsid	i
}
 800a600:	46c0      	nop			; (mov r8, r8)

    /* Check if the receiver is still in idle state. If not we where to
     * slow with processing the received frame and the master sent another
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_RX_IDLE )
 800a602:	4b2c      	ldr	r3, [pc, #176]	; (800a6b4 <eMBRTUSend+0xd4>)
 800a604:	781b      	ldrb	r3, [r3, #0]
 800a606:	b2db      	uxtb	r3, r3
 800a608:	2b01      	cmp	r3, #1
 800a60a:	d145      	bne.n	800a698 <eMBRTUSend+0xb8>
    {
        /* First byte before the Modbus-PDU is the slave address. */
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
 800a60c:	683b      	ldr	r3, [r7, #0]
 800a60e:	1e5a      	subs	r2, r3, #1
 800a610:	4b29      	ldr	r3, [pc, #164]	; (800a6b8 <eMBRTUSend+0xd8>)
 800a612:	601a      	str	r2, [r3, #0]
        usSndBufferCount = 1;
 800a614:	4b29      	ldr	r3, [pc, #164]	; (800a6bc <eMBRTUSend+0xdc>)
 800a616:	2201      	movs	r2, #1
 800a618:	801a      	strh	r2, [r3, #0]

        /* Now copy the Modbus-PDU into the Modbus-Serial-Line-PDU. */
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
 800a61a:	4b27      	ldr	r3, [pc, #156]	; (800a6b8 <eMBRTUSend+0xd8>)
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	1dfa      	adds	r2, r7, #7
 800a620:	7812      	ldrb	r2, [r2, #0]
 800a622:	701a      	strb	r2, [r3, #0]
        usSndBufferCount += usLength;
 800a624:	4b25      	ldr	r3, [pc, #148]	; (800a6bc <eMBRTUSend+0xdc>)
 800a626:	881b      	ldrh	r3, [r3, #0]
 800a628:	b29a      	uxth	r2, r3
 800a62a:	1d3b      	adds	r3, r7, #4
 800a62c:	881b      	ldrh	r3, [r3, #0]
 800a62e:	18d3      	adds	r3, r2, r3
 800a630:	b29a      	uxth	r2, r3
 800a632:	4b22      	ldr	r3, [pc, #136]	; (800a6bc <eMBRTUSend+0xdc>)
 800a634:	801a      	strh	r2, [r3, #0]

        /* Calculate CRC16 checksum for Modbus-Serial-Line-PDU. */
        usCRC16 = usMBCRC16( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
 800a636:	4b20      	ldr	r3, [pc, #128]	; (800a6b8 <eMBRTUSend+0xd8>)
 800a638:	681a      	ldr	r2, [r3, #0]
 800a63a:	4b20      	ldr	r3, [pc, #128]	; (800a6bc <eMBRTUSend+0xdc>)
 800a63c:	881b      	ldrh	r3, [r3, #0]
 800a63e:	b29b      	uxth	r3, r3
 800a640:	250c      	movs	r5, #12
 800a642:	197c      	adds	r4, r7, r5
 800a644:	0019      	movs	r1, r3
 800a646:	0010      	movs	r0, r2
 800a648:	f7ff f978 	bl	800993c <usMBCRC16>
 800a64c:	0003      	movs	r3, r0
 800a64e:	8023      	strh	r3, [r4, #0]
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 & 0xFF );
 800a650:	4b1a      	ldr	r3, [pc, #104]	; (800a6bc <eMBRTUSend+0xdc>)
 800a652:	881b      	ldrh	r3, [r3, #0]
 800a654:	b29b      	uxth	r3, r3
 800a656:	1c5a      	adds	r2, r3, #1
 800a658:	b291      	uxth	r1, r2
 800a65a:	4a18      	ldr	r2, [pc, #96]	; (800a6bc <eMBRTUSend+0xdc>)
 800a65c:	8011      	strh	r1, [r2, #0]
 800a65e:	001a      	movs	r2, r3
 800a660:	197b      	adds	r3, r7, r5
 800a662:	881b      	ldrh	r3, [r3, #0]
 800a664:	b2d9      	uxtb	r1, r3
 800a666:	4b16      	ldr	r3, [pc, #88]	; (800a6c0 <eMBRTUSend+0xe0>)
 800a668:	5499      	strb	r1, [r3, r2]
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 >> 8 );
 800a66a:	197b      	adds	r3, r7, r5
 800a66c:	881b      	ldrh	r3, [r3, #0]
 800a66e:	0a1b      	lsrs	r3, r3, #8
 800a670:	b299      	uxth	r1, r3
 800a672:	4b12      	ldr	r3, [pc, #72]	; (800a6bc <eMBRTUSend+0xdc>)
 800a674:	881b      	ldrh	r3, [r3, #0]
 800a676:	b29b      	uxth	r3, r3
 800a678:	1c5a      	adds	r2, r3, #1
 800a67a:	b290      	uxth	r0, r2
 800a67c:	4a0f      	ldr	r2, [pc, #60]	; (800a6bc <eMBRTUSend+0xdc>)
 800a67e:	8010      	strh	r0, [r2, #0]
 800a680:	001a      	movs	r2, r3
 800a682:	b2c9      	uxtb	r1, r1
 800a684:	4b0e      	ldr	r3, [pc, #56]	; (800a6c0 <eMBRTUSend+0xe0>)
 800a686:	5499      	strb	r1, [r3, r2]

        /* Activate the transmitter. */
        eSndState = STATE_TX_XMIT;
 800a688:	4b0e      	ldr	r3, [pc, #56]	; (800a6c4 <eMBRTUSend+0xe4>)
 800a68a:	2201      	movs	r2, #1
 800a68c:	701a      	strb	r2, [r3, #0]
        vMBPortSerialEnable( FALSE, TRUE );
 800a68e:	2101      	movs	r1, #1
 800a690:	2000      	movs	r0, #0
 800a692:	f000 f997 	bl	800a9c4 <vMBPortSerialEnable>
 800a696:	e003      	b.n	800a6a0 <eMBRTUSend+0xc0>
    }
    else
    {
        eStatus = MB_EIO;
 800a698:	230f      	movs	r3, #15
 800a69a:	18fb      	adds	r3, r7, r3
 800a69c:	2205      	movs	r2, #5
 800a69e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800a6a0:	b662      	cpsie	i
}
 800a6a2:	46c0      	nop			; (mov r8, r8)
    }
    EXIT_CRITICAL_SECTION(  );
    return eStatus;
 800a6a4:	230f      	movs	r3, #15
 800a6a6:	18fb      	adds	r3, r7, r3
 800a6a8:	781b      	ldrb	r3, [r3, #0]
}
 800a6aa:	0018      	movs	r0, r3
 800a6ac:	46bd      	mov	sp, r7
 800a6ae:	b004      	add	sp, #16
 800a6b0:	bdb0      	pop	{r4, r5, r7, pc}
 800a6b2:	46c0      	nop			; (mov r8, r8)
 800a6b4:	20000623 	.word	0x20000623
 800a6b8:	20000724 	.word	0x20000724
 800a6bc:	20000728 	.word	0x20000728
 800a6c0:	20000624 	.word	0x20000624
 800a6c4:	20000622 	.word	0x20000622

0800a6c8 <xMBRTUReceiveFSM>:

BOOL
xMBRTUReceiveFSM( void )
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	b082      	sub	sp, #8
 800a6cc:	af00      	add	r7, sp, #0
    BOOL            xTaskNeedSwitch = FALSE;
 800a6ce:	1dfb      	adds	r3, r7, #7
 800a6d0:	2200      	movs	r2, #0
 800a6d2:	701a      	strb	r2, [r3, #0]
    UCHAR           ucByte;

    assert( eSndState == STATE_TX_IDLE );
 800a6d4:	4b2a      	ldr	r3, [pc, #168]	; (800a780 <xMBRTUReceiveFSM+0xb8>)
 800a6d6:	781b      	ldrb	r3, [r3, #0]
 800a6d8:	b2db      	uxtb	r3, r3
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d005      	beq.n	800a6ea <xMBRTUReceiveFSM+0x22>
 800a6de:	4b29      	ldr	r3, [pc, #164]	; (800a784 <xMBRTUReceiveFSM+0xbc>)
 800a6e0:	4a29      	ldr	r2, [pc, #164]	; (800a788 <xMBRTUReceiveFSM+0xc0>)
 800a6e2:	482a      	ldr	r0, [pc, #168]	; (800a78c <xMBRTUReceiveFSM+0xc4>)
 800a6e4:	21eb      	movs	r1, #235	; 0xeb
 800a6e6:	f000 fbed 	bl	800aec4 <__assert_func>

    /* Always read the character. */
    ( void )xMBPortSerialGetByte( ( CHAR * ) & ucByte );
 800a6ea:	1dbb      	adds	r3, r7, #6
 800a6ec:	0018      	movs	r0, r3
 800a6ee:	f000 f9cf 	bl	800aa90 <xMBPortSerialGetByte>

    switch ( eRcvState )
 800a6f2:	4b27      	ldr	r3, [pc, #156]	; (800a790 <xMBRTUReceiveFSM+0xc8>)
 800a6f4:	781b      	ldrb	r3, [r3, #0]
 800a6f6:	b2db      	uxtb	r3, r3
 800a6f8:	2b03      	cmp	r3, #3
 800a6fa:	d00b      	beq.n	800a714 <xMBRTUReceiveFSM+0x4c>
 800a6fc:	dc3a      	bgt.n	800a774 <xMBRTUReceiveFSM+0xac>
 800a6fe:	2b02      	cmp	r3, #2
 800a700:	d020      	beq.n	800a744 <xMBRTUReceiveFSM+0x7c>
 800a702:	dc37      	bgt.n	800a774 <xMBRTUReceiveFSM+0xac>
 800a704:	2b00      	cmp	r3, #0
 800a706:	d002      	beq.n	800a70e <xMBRTUReceiveFSM+0x46>
 800a708:	2b01      	cmp	r3, #1
 800a70a:	d006      	beq.n	800a71a <xMBRTUReceiveFSM+0x52>
 800a70c:	e032      	b.n	800a774 <xMBRTUReceiveFSM+0xac>
    {
        /* If we have received a character in the init state we have to
         * wait until the frame is finished.
         */
    case STATE_RX_INIT:
        vMBPortTimersEnable(  );
 800a70e:	f000 fa15 	bl	800ab3c <vMBPortTimersEnable>
        break;
 800a712:	e02f      	b.n	800a774 <xMBRTUReceiveFSM+0xac>

        /* In the error state we wait until all characters in the
         * damaged frame are transmitted.
         */
    case STATE_RX_ERROR:
        vMBPortTimersEnable(  );
 800a714:	f000 fa12 	bl	800ab3c <vMBPortTimersEnable>
        break;
 800a718:	e02c      	b.n	800a774 <xMBRTUReceiveFSM+0xac>
        /* In the idle state we wait for a new character. If a character
         * is received the t1.5 and t3.5 timers are started and the
         * receiver is in the state STATE_RX_RECEIVCE.
         */
    case STATE_RX_IDLE:
        usRcvBufferPos = 0;
 800a71a:	4b1e      	ldr	r3, [pc, #120]	; (800a794 <xMBRTUReceiveFSM+0xcc>)
 800a71c:	2200      	movs	r2, #0
 800a71e:	801a      	strh	r2, [r3, #0]
        ucRTUBuf[usRcvBufferPos++] = ucByte;
 800a720:	4b1c      	ldr	r3, [pc, #112]	; (800a794 <xMBRTUReceiveFSM+0xcc>)
 800a722:	881b      	ldrh	r3, [r3, #0]
 800a724:	b29b      	uxth	r3, r3
 800a726:	1c5a      	adds	r2, r3, #1
 800a728:	b291      	uxth	r1, r2
 800a72a:	4a1a      	ldr	r2, [pc, #104]	; (800a794 <xMBRTUReceiveFSM+0xcc>)
 800a72c:	8011      	strh	r1, [r2, #0]
 800a72e:	001a      	movs	r2, r3
 800a730:	1dbb      	adds	r3, r7, #6
 800a732:	7819      	ldrb	r1, [r3, #0]
 800a734:	4b18      	ldr	r3, [pc, #96]	; (800a798 <xMBRTUReceiveFSM+0xd0>)
 800a736:	5499      	strb	r1, [r3, r2]
        eRcvState = STATE_RX_RCV;
 800a738:	4b15      	ldr	r3, [pc, #84]	; (800a790 <xMBRTUReceiveFSM+0xc8>)
 800a73a:	2202      	movs	r2, #2
 800a73c:	701a      	strb	r2, [r3, #0]

        /* Enable t3.5 timers. */
        vMBPortTimersEnable(  );
 800a73e:	f000 f9fd 	bl	800ab3c <vMBPortTimersEnable>
        break;
 800a742:	e017      	b.n	800a774 <xMBRTUReceiveFSM+0xac>
         * every character received. If more than the maximum possible
         * number of bytes in a modbus frame is received the frame is
         * ignored.
         */
    case STATE_RX_RCV:
        if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
 800a744:	4b13      	ldr	r3, [pc, #76]	; (800a794 <xMBRTUReceiveFSM+0xcc>)
 800a746:	881b      	ldrh	r3, [r3, #0]
 800a748:	b29b      	uxth	r3, r3
 800a74a:	2bff      	cmp	r3, #255	; 0xff
 800a74c:	d80c      	bhi.n	800a768 <xMBRTUReceiveFSM+0xa0>
        {
            ucRTUBuf[usRcvBufferPos++] = ucByte;
 800a74e:	4b11      	ldr	r3, [pc, #68]	; (800a794 <xMBRTUReceiveFSM+0xcc>)
 800a750:	881b      	ldrh	r3, [r3, #0]
 800a752:	b29b      	uxth	r3, r3
 800a754:	1c5a      	adds	r2, r3, #1
 800a756:	b291      	uxth	r1, r2
 800a758:	4a0e      	ldr	r2, [pc, #56]	; (800a794 <xMBRTUReceiveFSM+0xcc>)
 800a75a:	8011      	strh	r1, [r2, #0]
 800a75c:	001a      	movs	r2, r3
 800a75e:	1dbb      	adds	r3, r7, #6
 800a760:	7819      	ldrb	r1, [r3, #0]
 800a762:	4b0d      	ldr	r3, [pc, #52]	; (800a798 <xMBRTUReceiveFSM+0xd0>)
 800a764:	5499      	strb	r1, [r3, r2]
 800a766:	e002      	b.n	800a76e <xMBRTUReceiveFSM+0xa6>
        }
        else
        {
            eRcvState = STATE_RX_ERROR;
 800a768:	4b09      	ldr	r3, [pc, #36]	; (800a790 <xMBRTUReceiveFSM+0xc8>)
 800a76a:	2203      	movs	r2, #3
 800a76c:	701a      	strb	r2, [r3, #0]
        }
        vMBPortTimersEnable(  );
 800a76e:	f000 f9e5 	bl	800ab3c <vMBPortTimersEnable>
        break;
 800a772:	46c0      	nop			; (mov r8, r8)
    }
    return xTaskNeedSwitch;
 800a774:	1dfb      	adds	r3, r7, #7
 800a776:	781b      	ldrb	r3, [r3, #0]
}
 800a778:	0018      	movs	r0, r3
 800a77a:	46bd      	mov	sp, r7
 800a77c:	b002      	add	sp, #8
 800a77e:	bd80      	pop	{r7, pc}
 800a780:	20000622 	.word	0x20000622
 800a784:	0800db2c 	.word	0x0800db2c
 800a788:	0800dfdc 	.word	0x0800dfdc
 800a78c:	0800db18 	.word	0x0800db18
 800a790:	20000623 	.word	0x20000623
 800a794:	2000072a 	.word	0x2000072a
 800a798:	20000624 	.word	0x20000624

0800a79c <xMBRTUTransmitFSM>:

BOOL
xMBRTUTransmitFSM( void )
{
 800a79c:	b590      	push	{r4, r7, lr}
 800a79e:	b083      	sub	sp, #12
 800a7a0:	af00      	add	r7, sp, #0
    BOOL            xNeedPoll = FALSE;
 800a7a2:	1dfb      	adds	r3, r7, #7
 800a7a4:	2200      	movs	r2, #0
 800a7a6:	701a      	strb	r2, [r3, #0]

    assert( eRcvState == STATE_RX_IDLE );
 800a7a8:	4b22      	ldr	r3, [pc, #136]	; (800a834 <xMBRTUTransmitFSM+0x98>)
 800a7aa:	781b      	ldrb	r3, [r3, #0]
 800a7ac:	b2db      	uxtb	r3, r3
 800a7ae:	2b01      	cmp	r3, #1
 800a7b0:	d006      	beq.n	800a7c0 <xMBRTUTransmitFSM+0x24>
 800a7b2:	4b21      	ldr	r3, [pc, #132]	; (800a838 <xMBRTUTransmitFSM+0x9c>)
 800a7b4:	4a21      	ldr	r2, [pc, #132]	; (800a83c <xMBRTUTransmitFSM+0xa0>)
 800a7b6:	2193      	movs	r1, #147	; 0x93
 800a7b8:	0049      	lsls	r1, r1, #1
 800a7ba:	4821      	ldr	r0, [pc, #132]	; (800a840 <xMBRTUTransmitFSM+0xa4>)
 800a7bc:	f000 fb82 	bl	800aec4 <__assert_func>

    switch ( eSndState )
 800a7c0:	4b20      	ldr	r3, [pc, #128]	; (800a844 <xMBRTUTransmitFSM+0xa8>)
 800a7c2:	781b      	ldrb	r3, [r3, #0]
 800a7c4:	b2db      	uxtb	r3, r3
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d002      	beq.n	800a7d0 <xMBRTUTransmitFSM+0x34>
 800a7ca:	2b01      	cmp	r3, #1
 800a7cc:	d005      	beq.n	800a7da <xMBRTUTransmitFSM+0x3e>
 800a7ce:	e02b      	b.n	800a828 <xMBRTUTransmitFSM+0x8c>
    {
        /* We should not get a transmitter event if the transmitter is in
         * idle state.  */
    case STATE_TX_IDLE:
        /* enable receiver/disable transmitter. */
        vMBPortSerialEnable( TRUE, FALSE );
 800a7d0:	2100      	movs	r1, #0
 800a7d2:	2001      	movs	r0, #1
 800a7d4:	f000 f8f6 	bl	800a9c4 <vMBPortSerialEnable>
        break;
 800a7d8:	e026      	b.n	800a828 <xMBRTUTransmitFSM+0x8c>

    case STATE_TX_XMIT:
        /* check if we are finished. */
        if( usSndBufferCount != 0 )
 800a7da:	4b1b      	ldr	r3, [pc, #108]	; (800a848 <xMBRTUTransmitFSM+0xac>)
 800a7dc:	881b      	ldrh	r3, [r3, #0]
 800a7de:	b29b      	uxth	r3, r3
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d013      	beq.n	800a80c <xMBRTUTransmitFSM+0x70>
        {
            xMBPortSerialPutByte( ( CHAR )*pucSndBufferCur );
 800a7e4:	4b19      	ldr	r3, [pc, #100]	; (800a84c <xMBRTUTransmitFSM+0xb0>)
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	781b      	ldrb	r3, [r3, #0]
 800a7ea:	b2db      	uxtb	r3, r3
 800a7ec:	0018      	movs	r0, r3
 800a7ee:	f000 f939 	bl	800aa64 <xMBPortSerialPutByte>
            pucSndBufferCur++;  /* next byte in sendbuffer. */
 800a7f2:	4b16      	ldr	r3, [pc, #88]	; (800a84c <xMBRTUTransmitFSM+0xb0>)
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	1c5a      	adds	r2, r3, #1
 800a7f8:	4b14      	ldr	r3, [pc, #80]	; (800a84c <xMBRTUTransmitFSM+0xb0>)
 800a7fa:	601a      	str	r2, [r3, #0]
            usSndBufferCount--;
 800a7fc:	4b12      	ldr	r3, [pc, #72]	; (800a848 <xMBRTUTransmitFSM+0xac>)
 800a7fe:	881b      	ldrh	r3, [r3, #0]
 800a800:	b29b      	uxth	r3, r3
 800a802:	3b01      	subs	r3, #1
 800a804:	b29a      	uxth	r2, r3
 800a806:	4b10      	ldr	r3, [pc, #64]	; (800a848 <xMBRTUTransmitFSM+0xac>)
 800a808:	801a      	strh	r2, [r3, #0]
            /* Disable transmitter. This prevents another transmit buffer
             * empty interrupt. */
            vMBPortSerialEnable( TRUE, FALSE );
            eSndState = STATE_TX_IDLE;
        }
        break;
 800a80a:	e00c      	b.n	800a826 <xMBRTUTransmitFSM+0x8a>
            xNeedPoll = xMBPortEventPost( EV_FRAME_SENT );
 800a80c:	1dfc      	adds	r4, r7, #7
 800a80e:	2003      	movs	r0, #3
 800a810:	f000 f8a0 	bl	800a954 <xMBPortEventPost>
 800a814:	0003      	movs	r3, r0
 800a816:	7023      	strb	r3, [r4, #0]
            vMBPortSerialEnable( TRUE, FALSE );
 800a818:	2100      	movs	r1, #0
 800a81a:	2001      	movs	r0, #1
 800a81c:	f000 f8d2 	bl	800a9c4 <vMBPortSerialEnable>
            eSndState = STATE_TX_IDLE;
 800a820:	4b08      	ldr	r3, [pc, #32]	; (800a844 <xMBRTUTransmitFSM+0xa8>)
 800a822:	2200      	movs	r2, #0
 800a824:	701a      	strb	r2, [r3, #0]
        break;
 800a826:	46c0      	nop			; (mov r8, r8)
    }

    return xNeedPoll;
 800a828:	1dfb      	adds	r3, r7, #7
 800a82a:	781b      	ldrb	r3, [r3, #0]
}
 800a82c:	0018      	movs	r0, r3
 800a82e:	46bd      	mov	sp, r7
 800a830:	b003      	add	sp, #12
 800a832:	bd90      	pop	{r4, r7, pc}
 800a834:	20000623 	.word	0x20000623
 800a838:	0800db48 	.word	0x0800db48
 800a83c:	0800dff0 	.word	0x0800dff0
 800a840:	0800db18 	.word	0x0800db18
 800a844:	20000622 	.word	0x20000622
 800a848:	20000728 	.word	0x20000728
 800a84c:	20000724 	.word	0x20000724

0800a850 <xMBRTUTimerT35Expired>:

BOOL
xMBRTUTimerT35Expired( void )
{
 800a850:	b590      	push	{r4, r7, lr}
 800a852:	b083      	sub	sp, #12
 800a854:	af00      	add	r7, sp, #0
    BOOL            xNeedPoll = FALSE;
 800a856:	1dfb      	adds	r3, r7, #7
 800a858:	2200      	movs	r2, #0
 800a85a:	701a      	strb	r2, [r3, #0]

    switch ( eRcvState )
 800a85c:	4b1d      	ldr	r3, [pc, #116]	; (800a8d4 <xMBRTUTimerT35Expired+0x84>)
 800a85e:	781b      	ldrb	r3, [r3, #0]
 800a860:	b2db      	uxtb	r3, r3
 800a862:	2b03      	cmp	r3, #3
 800a864:	d029      	beq.n	800a8ba <xMBRTUTimerT35Expired+0x6a>
 800a866:	dc12      	bgt.n	800a88e <xMBRTUTimerT35Expired+0x3e>
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d002      	beq.n	800a872 <xMBRTUTimerT35Expired+0x22>
 800a86c:	2b02      	cmp	r3, #2
 800a86e:	d007      	beq.n	800a880 <xMBRTUTimerT35Expired+0x30>
 800a870:	e00d      	b.n	800a88e <xMBRTUTimerT35Expired+0x3e>
    {
        /* Timer t35 expired. Startup phase is finished. */
    case STATE_RX_INIT:
        xNeedPoll = xMBPortEventPost( EV_READY );
 800a872:	1dfc      	adds	r4, r7, #7
 800a874:	2000      	movs	r0, #0
 800a876:	f000 f86d 	bl	800a954 <xMBPortEventPost>
 800a87a:	0003      	movs	r3, r0
 800a87c:	7023      	strb	r3, [r4, #0]
        break;
 800a87e:	e01d      	b.n	800a8bc <xMBRTUTimerT35Expired+0x6c>

        /* A frame was received and t35 expired. Notify the listener that
         * a new frame was received. */
    case STATE_RX_RCV:
        xNeedPoll = xMBPortEventPost( EV_FRAME_RECEIVED );
 800a880:	1dfc      	adds	r4, r7, #7
 800a882:	2001      	movs	r0, #1
 800a884:	f000 f866 	bl	800a954 <xMBPortEventPost>
 800a888:	0003      	movs	r3, r0
 800a88a:	7023      	strb	r3, [r4, #0]
        break;
 800a88c:	e016      	b.n	800a8bc <xMBRTUTimerT35Expired+0x6c>
    case STATE_RX_ERROR:
        break;

        /* Function called in an illegal state. */
    default:
        assert( ( eRcvState == STATE_RX_INIT ) ||
 800a88e:	4b11      	ldr	r3, [pc, #68]	; (800a8d4 <xMBRTUTimerT35Expired+0x84>)
 800a890:	781b      	ldrb	r3, [r3, #0]
 800a892:	b2db      	uxtb	r3, r3
 800a894:	2b00      	cmp	r3, #0
 800a896:	d011      	beq.n	800a8bc <xMBRTUTimerT35Expired+0x6c>
 800a898:	4b0e      	ldr	r3, [pc, #56]	; (800a8d4 <xMBRTUTimerT35Expired+0x84>)
 800a89a:	781b      	ldrb	r3, [r3, #0]
 800a89c:	b2db      	uxtb	r3, r3
 800a89e:	2b02      	cmp	r3, #2
 800a8a0:	d00c      	beq.n	800a8bc <xMBRTUTimerT35Expired+0x6c>
 800a8a2:	4b0c      	ldr	r3, [pc, #48]	; (800a8d4 <xMBRTUTimerT35Expired+0x84>)
 800a8a4:	781b      	ldrb	r3, [r3, #0]
 800a8a6:	b2db      	uxtb	r3, r3
 800a8a8:	2b03      	cmp	r3, #3
 800a8aa:	d007      	beq.n	800a8bc <xMBRTUTimerT35Expired+0x6c>
 800a8ac:	4b0a      	ldr	r3, [pc, #40]	; (800a8d8 <xMBRTUTimerT35Expired+0x88>)
 800a8ae:	4a0b      	ldr	r2, [pc, #44]	; (800a8dc <xMBRTUTimerT35Expired+0x8c>)
 800a8b0:	2160      	movs	r1, #96	; 0x60
 800a8b2:	31ff      	adds	r1, #255	; 0xff
 800a8b4:	480a      	ldr	r0, [pc, #40]	; (800a8e0 <xMBRTUTimerT35Expired+0x90>)
 800a8b6:	f000 fb05 	bl	800aec4 <__assert_func>
        break;
 800a8ba:	46c0      	nop			; (mov r8, r8)
                ( eRcvState == STATE_RX_RCV ) || ( eRcvState == STATE_RX_ERROR ) );
    }

    vMBPortTimersDisable(  );
 800a8bc:	f000 f952 	bl	800ab64 <vMBPortTimersDisable>
    eRcvState = STATE_RX_IDLE;
 800a8c0:	4b04      	ldr	r3, [pc, #16]	; (800a8d4 <xMBRTUTimerT35Expired+0x84>)
 800a8c2:	2201      	movs	r2, #1
 800a8c4:	701a      	strb	r2, [r3, #0]

    return xNeedPoll;
 800a8c6:	1dfb      	adds	r3, r7, #7
 800a8c8:	781b      	ldrb	r3, [r3, #0]
}
 800a8ca:	0018      	movs	r0, r3
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	b003      	add	sp, #12
 800a8d0:	bd90      	pop	{r4, r7, pc}
 800a8d2:	46c0      	nop			; (mov r8, r8)
 800a8d4:	20000623 	.word	0x20000623
 800a8d8:	0800db64 	.word	0x0800db64
 800a8dc:	0800e004 	.word	0x0800e004
 800a8e0:	0800db18 	.word	0x0800db18

0800a8e4 <prveMBError2Exception>:
    return ( UCHAR ) usWordBuf;
}

eMBException
prveMBError2Exception( eMBErrorCode eErrorCode )
{
 800a8e4:	b580      	push	{r7, lr}
 800a8e6:	b084      	sub	sp, #16
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	0002      	movs	r2, r0
 800a8ec:	1dfb      	adds	r3, r7, #7
 800a8ee:	701a      	strb	r2, [r3, #0]
    eMBException    eStatus;

    switch ( eErrorCode )
 800a8f0:	1dfb      	adds	r3, r7, #7
 800a8f2:	781b      	ldrb	r3, [r3, #0]
 800a8f4:	2b07      	cmp	r3, #7
 800a8f6:	d00f      	beq.n	800a918 <prveMBError2Exception+0x34>
 800a8f8:	dc13      	bgt.n	800a922 <prveMBError2Exception+0x3e>
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d002      	beq.n	800a904 <prveMBError2Exception+0x20>
 800a8fe:	2b01      	cmp	r3, #1
 800a900:	d005      	beq.n	800a90e <prveMBError2Exception+0x2a>
 800a902:	e00e      	b.n	800a922 <prveMBError2Exception+0x3e>
    {
        case MB_ENOERR:
            eStatus = MB_EX_NONE;
 800a904:	230f      	movs	r3, #15
 800a906:	18fb      	adds	r3, r7, r3
 800a908:	2200      	movs	r2, #0
 800a90a:	701a      	strb	r2, [r3, #0]
            break;
 800a90c:	e00e      	b.n	800a92c <prveMBError2Exception+0x48>

        case MB_ENOREG:
            eStatus = MB_EX_ILLEGAL_DATA_ADDRESS;
 800a90e:	230f      	movs	r3, #15
 800a910:	18fb      	adds	r3, r7, r3
 800a912:	2202      	movs	r2, #2
 800a914:	701a      	strb	r2, [r3, #0]
            break;
 800a916:	e009      	b.n	800a92c <prveMBError2Exception+0x48>

        case MB_ETIMEDOUT:
            eStatus = MB_EX_SLAVE_BUSY;
 800a918:	230f      	movs	r3, #15
 800a91a:	18fb      	adds	r3, r7, r3
 800a91c:	2206      	movs	r2, #6
 800a91e:	701a      	strb	r2, [r3, #0]
            break;
 800a920:	e004      	b.n	800a92c <prveMBError2Exception+0x48>

        default:
            eStatus = MB_EX_SLAVE_DEVICE_FAILURE;
 800a922:	230f      	movs	r3, #15
 800a924:	18fb      	adds	r3, r7, r3
 800a926:	2204      	movs	r2, #4
 800a928:	701a      	strb	r2, [r3, #0]
            break;
 800a92a:	46c0      	nop			; (mov r8, r8)
    }

    return eStatus;
 800a92c:	230f      	movs	r3, #15
 800a92e:	18fb      	adds	r3, r7, r3
 800a930:	781b      	ldrb	r3, [r3, #0]
}
 800a932:	0018      	movs	r0, r3
 800a934:	46bd      	mov	sp, r7
 800a936:	b004      	add	sp, #16
 800a938:	bd80      	pop	{r7, pc}
	...

0800a93c <xMBPortEventInit>:
static BOOL     xEventInQueue;

/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortEventInit( void )
{
 800a93c:	b580      	push	{r7, lr}
 800a93e:	af00      	add	r7, sp, #0
    xEventInQueue = FALSE;
 800a940:	4b03      	ldr	r3, [pc, #12]	; (800a950 <xMBPortEventInit+0x14>)
 800a942:	2200      	movs	r2, #0
 800a944:	701a      	strb	r2, [r3, #0]
    return TRUE;
 800a946:	2301      	movs	r3, #1
}
 800a948:	0018      	movs	r0, r3
 800a94a:	46bd      	mov	sp, r7
 800a94c:	bd80      	pop	{r7, pc}
 800a94e:	46c0      	nop			; (mov r8, r8)
 800a950:	2000072d 	.word	0x2000072d

0800a954 <xMBPortEventPost>:

BOOL
xMBPortEventPost( eMBEventType eEvent )
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b082      	sub	sp, #8
 800a958:	af00      	add	r7, sp, #0
 800a95a:	0002      	movs	r2, r0
 800a95c:	1dfb      	adds	r3, r7, #7
 800a95e:	701a      	strb	r2, [r3, #0]
    xEventInQueue = TRUE;
 800a960:	4b05      	ldr	r3, [pc, #20]	; (800a978 <xMBPortEventPost+0x24>)
 800a962:	2201      	movs	r2, #1
 800a964:	701a      	strb	r2, [r3, #0]
    eQueuedEvent = eEvent;
 800a966:	4b05      	ldr	r3, [pc, #20]	; (800a97c <xMBPortEventPost+0x28>)
 800a968:	1dfa      	adds	r2, r7, #7
 800a96a:	7812      	ldrb	r2, [r2, #0]
 800a96c:	701a      	strb	r2, [r3, #0]
    return TRUE;
 800a96e:	2301      	movs	r3, #1
}
 800a970:	0018      	movs	r0, r3
 800a972:	46bd      	mov	sp, r7
 800a974:	b002      	add	sp, #8
 800a976:	bd80      	pop	{r7, pc}
 800a978:	2000072d 	.word	0x2000072d
 800a97c:	2000072c 	.word	0x2000072c

0800a980 <xMBPortEventGet>:

BOOL
xMBPortEventGet( eMBEventType * eEvent )
{
 800a980:	b580      	push	{r7, lr}
 800a982:	b084      	sub	sp, #16
 800a984:	af00      	add	r7, sp, #0
 800a986:	6078      	str	r0, [r7, #4]
    BOOL            xEventHappened = FALSE;
 800a988:	210f      	movs	r1, #15
 800a98a:	187b      	adds	r3, r7, r1
 800a98c:	2200      	movs	r2, #0
 800a98e:	701a      	strb	r2, [r3, #0]

    if( xEventInQueue )
 800a990:	4b0a      	ldr	r3, [pc, #40]	; (800a9bc <xMBPortEventGet+0x3c>)
 800a992:	781b      	ldrb	r3, [r3, #0]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d009      	beq.n	800a9ac <xMBPortEventGet+0x2c>
    {
        *eEvent = eQueuedEvent;
 800a998:	4b09      	ldr	r3, [pc, #36]	; (800a9c0 <xMBPortEventGet+0x40>)
 800a99a:	781a      	ldrb	r2, [r3, #0]
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	701a      	strb	r2, [r3, #0]
        xEventInQueue = FALSE;
 800a9a0:	4b06      	ldr	r3, [pc, #24]	; (800a9bc <xMBPortEventGet+0x3c>)
 800a9a2:	2200      	movs	r2, #0
 800a9a4:	701a      	strb	r2, [r3, #0]
        xEventHappened = TRUE;
 800a9a6:	187b      	adds	r3, r7, r1
 800a9a8:	2201      	movs	r2, #1
 800a9aa:	701a      	strb	r2, [r3, #0]
    }
    return xEventHappened;
 800a9ac:	230f      	movs	r3, #15
 800a9ae:	18fb      	adds	r3, r7, r3
 800a9b0:	781b      	ldrb	r3, [r3, #0]
}
 800a9b2:	0018      	movs	r0, r3
 800a9b4:	46bd      	mov	sp, r7
 800a9b6:	b004      	add	sp, #16
 800a9b8:	bd80      	pop	{r7, pc}
 800a9ba:	46c0      	nop			; (mov r8, r8)
 800a9bc:	2000072d 	.word	0x2000072d
 800a9c0:	2000072c 	.word	0x2000072c

0800a9c4 <vMBPortSerialEnable>:
extern UART_HandleTypeDef huart2;
 
/* ----------------------- Start implementation -----------------------------*/
void
vMBPortSerialEnable( BOOL xRxEnable, BOOL xTxEnable )
{
 800a9c4:	b580      	push	{r7, lr}
 800a9c6:	b082      	sub	sp, #8
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	0002      	movs	r2, r0
 800a9cc:	1dfb      	adds	r3, r7, #7
 800a9ce:	701a      	strb	r2, [r3, #0]
 800a9d0:	1dbb      	adds	r3, r7, #6
 800a9d2:	1c0a      	adds	r2, r1, #0
 800a9d4:	701a      	strb	r2, [r3, #0]
  /* If xRXEnable enable serial receive interrupts. If xTxENable enable
  * transmitter empty interrupts.
  */
  
  if (xRxEnable) {        
 800a9d6:	1dfb      	adds	r3, r7, #7
 800a9d8:	781b      	ldrb	r3, [r3, #0]
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d008      	beq.n	800a9f0 <vMBPortSerialEnable+0x2c>
    __HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
 800a9de:	4b15      	ldr	r3, [pc, #84]	; (800aa34 <vMBPortSerialEnable+0x70>)
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	681a      	ldr	r2, [r3, #0]
 800a9e4:	4b13      	ldr	r3, [pc, #76]	; (800aa34 <vMBPortSerialEnable+0x70>)
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	2120      	movs	r1, #32
 800a9ea:	430a      	orrs	r2, r1
 800a9ec:	601a      	str	r2, [r3, #0]
 800a9ee:	e007      	b.n	800aa00 <vMBPortSerialEnable+0x3c>
  } else {    
    __HAL_UART_DISABLE_IT(&huart2, UART_IT_RXNE);
 800a9f0:	4b10      	ldr	r3, [pc, #64]	; (800aa34 <vMBPortSerialEnable+0x70>)
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	681a      	ldr	r2, [r3, #0]
 800a9f6:	4b0f      	ldr	r3, [pc, #60]	; (800aa34 <vMBPortSerialEnable+0x70>)
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	2120      	movs	r1, #32
 800a9fc:	438a      	bics	r2, r1
 800a9fe:	601a      	str	r2, [r3, #0]
  }
  
  if (xTxEnable) {    
 800aa00:	1dbb      	adds	r3, r7, #6
 800aa02:	781b      	ldrb	r3, [r3, #0]
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d008      	beq.n	800aa1a <vMBPortSerialEnable+0x56>
    __HAL_UART_ENABLE_IT(&huart2, UART_IT_TXE);
 800aa08:	4b0a      	ldr	r3, [pc, #40]	; (800aa34 <vMBPortSerialEnable+0x70>)
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	681a      	ldr	r2, [r3, #0]
 800aa0e:	4b09      	ldr	r3, [pc, #36]	; (800aa34 <vMBPortSerialEnable+0x70>)
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	2180      	movs	r1, #128	; 0x80
 800aa14:	430a      	orrs	r2, r1
 800aa16:	601a      	str	r2, [r3, #0]
  } else {
    __HAL_UART_DISABLE_IT(&huart2, UART_IT_TXE);
  }  
}
 800aa18:	e007      	b.n	800aa2a <vMBPortSerialEnable+0x66>
    __HAL_UART_DISABLE_IT(&huart2, UART_IT_TXE);
 800aa1a:	4b06      	ldr	r3, [pc, #24]	; (800aa34 <vMBPortSerialEnable+0x70>)
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	681a      	ldr	r2, [r3, #0]
 800aa20:	4b04      	ldr	r3, [pc, #16]	; (800aa34 <vMBPortSerialEnable+0x70>)
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	2180      	movs	r1, #128	; 0x80
 800aa26:	438a      	bics	r2, r1
 800aa28:	601a      	str	r2, [r3, #0]
}
 800aa2a:	46c0      	nop			; (mov r8, r8)
 800aa2c:	46bd      	mov	sp, r7
 800aa2e:	b002      	add	sp, #8
 800aa30:	bd80      	pop	{r7, pc}
 800aa32:	46c0      	nop			; (mov r8, r8)
 800aa34:	20000508 	.word	0x20000508

0800aa38 <xMBPortSerialInit>:
 
BOOL
xMBPortSerialInit( UCHAR ucPORT, ULONG ulBaudRate, UCHAR ucDataBits, eMBParity eParity )
{
 800aa38:	b590      	push	{r4, r7, lr}
 800aa3a:	b083      	sub	sp, #12
 800aa3c:	af00      	add	r7, sp, #0
 800aa3e:	0004      	movs	r4, r0
 800aa40:	6039      	str	r1, [r7, #0]
 800aa42:	0010      	movs	r0, r2
 800aa44:	0019      	movs	r1, r3
 800aa46:	1dfb      	adds	r3, r7, #7
 800aa48:	1c22      	adds	r2, r4, #0
 800aa4a:	701a      	strb	r2, [r3, #0]
 800aa4c:	1dbb      	adds	r3, r7, #6
 800aa4e:	1c02      	adds	r2, r0, #0
 800aa50:	701a      	strb	r2, [r3, #0]
 800aa52:	1d7b      	adds	r3, r7, #5
 800aa54:	1c0a      	adds	r2, r1, #0
 800aa56:	701a      	strb	r2, [r3, #0]
  /* 
  Do nothing, Initialization is handled by MX_USART3_UART_Init() 
  Fixed port, baudrate, databit and parity  
  */
  return TRUE;
 800aa58:	2301      	movs	r3, #1
}
 800aa5a:	0018      	movs	r0, r3
 800aa5c:	46bd      	mov	sp, r7
 800aa5e:	b003      	add	sp, #12
 800aa60:	bd90      	pop	{r4, r7, pc}
	...

0800aa64 <xMBPortSerialPutByte>:
 
BOOL
xMBPortSerialPutByte( CHAR ucByte )
{
 800aa64:	b580      	push	{r7, lr}
 800aa66:	b082      	sub	sp, #8
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	0002      	movs	r2, r0
 800aa6c:	1dfb      	adds	r3, r7, #7
 800aa6e:	701a      	strb	r2, [r3, #0]
  /* Put a byte in the UARTs transmit buffer. This function is called
  * by the protocol stack if pxMBFrameCBTransmitterEmpty( ) has been
  * called. */
  return (HAL_OK == HAL_UART_Transmit(&huart2, (uint8_t*)&ucByte, 1, 10));
 800aa70:	1df9      	adds	r1, r7, #7
 800aa72:	4806      	ldr	r0, [pc, #24]	; (800aa8c <xMBPortSerialPutByte+0x28>)
 800aa74:	230a      	movs	r3, #10
 800aa76:	2201      	movs	r2, #1
 800aa78:	f7fd fbf6 	bl	8008268 <HAL_UART_Transmit>
 800aa7c:	0003      	movs	r3, r0
 800aa7e:	425a      	negs	r2, r3
 800aa80:	4153      	adcs	r3, r2
 800aa82:	b2db      	uxtb	r3, r3
}
 800aa84:	0018      	movs	r0, r3
 800aa86:	46bd      	mov	sp, r7
 800aa88:	b002      	add	sp, #8
 800aa8a:	bd80      	pop	{r7, pc}
 800aa8c:	20000508 	.word	0x20000508

0800aa90 <xMBPortSerialGetByte>:
 
BOOL
xMBPortSerialGetByte( CHAR * pucByte )
{
 800aa90:	b580      	push	{r7, lr}
 800aa92:	b082      	sub	sp, #8
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	6078      	str	r0, [r7, #4]
  /* Return the byte in the UARTs receive buffer. This function is called
  * by the protocol stack after pxMBFrameCBByteReceived( ) has been called.
  */
  *pucByte = (uint8_t)(huart2.Instance->RDR & (uint8_t)0x00FF);
 800aa98:	4b05      	ldr	r3, [pc, #20]	; (800aab0 <xMBPortSerialGetByte+0x20>)
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa9e:	b2da      	uxtb	r2, r3
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	701a      	strb	r2, [r3, #0]
  return TRUE;
 800aaa4:	2301      	movs	r3, #1
}
 800aaa6:	0018      	movs	r0, r3
 800aaa8:	46bd      	mov	sp, r7
 800aaaa:	b002      	add	sp, #8
 800aaac:	bd80      	pop	{r7, pc}
 800aaae:	46c0      	nop			; (mov r8, r8)
 800aab0:	20000508 	.word	0x20000508

0800aab4 <xMBPortTimersInit>:
uint16_t downcounter = 0;
 
/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortTimersInit( USHORT usTim1Timerout50us )
{
 800aab4:	b580      	push	{r7, lr}
 800aab6:	b086      	sub	sp, #24
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	0002      	movs	r2, r0
 800aabc:	1dbb      	adds	r3, r7, #6
 800aabe:	801a      	strh	r2, [r3, #0]
  TIM_MasterConfigTypeDef sMasterConfig;
  
  htim14.Instance = TIM14;
 800aac0:	4b1a      	ldr	r3, [pc, #104]	; (800ab2c <xMBPortTimersInit+0x78>)
 800aac2:	4a1b      	ldr	r2, [pc, #108]	; (800ab30 <xMBPortTimersInit+0x7c>)
 800aac4:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = (HAL_RCC_GetPCLK1Freq() / 1000000) - 1;
 800aac6:	f7fb fbb7 	bl	8006238 <HAL_RCC_GetPCLK1Freq>
 800aaca:	0003      	movs	r3, r0
 800aacc:	4919      	ldr	r1, [pc, #100]	; (800ab34 <xMBPortTimersInit+0x80>)
 800aace:	0018      	movs	r0, r3
 800aad0:	f7f5 fb32 	bl	8000138 <__udivsi3>
 800aad4:	0003      	movs	r3, r0
 800aad6:	1e5a      	subs	r2, r3, #1
 800aad8:	4b14      	ldr	r3, [pc, #80]	; (800ab2c <xMBPortTimersInit+0x78>)
 800aada:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800aadc:	4b13      	ldr	r3, [pc, #76]	; (800ab2c <xMBPortTimersInit+0x78>)
 800aade:	2200      	movs	r2, #0
 800aae0:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 50 - 1;
 800aae2:	4b12      	ldr	r3, [pc, #72]	; (800ab2c <xMBPortTimersInit+0x78>)
 800aae4:	2231      	movs	r2, #49	; 0x31
 800aae6:	60da      	str	r2, [r3, #12]
  
  timeout = usTim1Timerout50us;
 800aae8:	4b13      	ldr	r3, [pc, #76]	; (800ab38 <xMBPortTimersInit+0x84>)
 800aaea:	1dba      	adds	r2, r7, #6
 800aaec:	8812      	ldrh	r2, [r2, #0]
 800aaee:	801a      	strh	r2, [r3, #0]
  
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800aaf0:	4b0e      	ldr	r3, [pc, #56]	; (800ab2c <xMBPortTimersInit+0x78>)
 800aaf2:	0018      	movs	r0, r3
 800aaf4:	f7fc f8dc 	bl	8006cb0 <HAL_TIM_Base_Init>
 800aaf8:	1e03      	subs	r3, r0, #0
 800aafa:	d001      	beq.n	800ab00 <xMBPortTimersInit+0x4c>
  {
    return FALSE;
 800aafc:	2300      	movs	r3, #0
 800aafe:	e011      	b.n	800ab24 <xMBPortTimersInit+0x70>
  }
  
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800ab00:	210c      	movs	r1, #12
 800ab02:	187b      	adds	r3, r7, r1
 800ab04:	2220      	movs	r2, #32
 800ab06:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800ab08:	187b      	adds	r3, r7, r1
 800ab0a:	2200      	movs	r2, #0
 800ab0c:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim14, &sMasterConfig) != HAL_OK)
 800ab0e:	187a      	adds	r2, r7, r1
 800ab10:	4b06      	ldr	r3, [pc, #24]	; (800ab2c <xMBPortTimersInit+0x78>)
 800ab12:	0011      	movs	r1, r2
 800ab14:	0018      	movs	r0, r3
 800ab16:	f7fd fa87 	bl	8008028 <HAL_TIMEx_MasterConfigSynchronization>
 800ab1a:	1e03      	subs	r3, r0, #0
 800ab1c:	d001      	beq.n	800ab22 <xMBPortTimersInit+0x6e>
  {
    return FALSE;
 800ab1e:	2300      	movs	r3, #0
 800ab20:	e000      	b.n	800ab24 <xMBPortTimersInit+0x70>
  }
  
  return TRUE;
 800ab22:	2301      	movs	r3, #1
}
 800ab24:	0018      	movs	r0, r3
 800ab26:	46bd      	mov	sp, r7
 800ab28:	b006      	add	sp, #24
 800ab2a:	bd80      	pop	{r7, pc}
 800ab2c:	200003c8 	.word	0x200003c8
 800ab30:	40002000 	.word	0x40002000
 800ab34:	000f4240 	.word	0x000f4240
 800ab38:	2000072e 	.word	0x2000072e

0800ab3c <vMBPortTimersEnable>:
 
 
void
vMBPortTimersEnable(  )
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	af00      	add	r7, sp, #0
  /* Enable the timer with the timeout passed to xMBPortTimersInit( ) */
  downcounter = timeout;
 800ab40:	4b05      	ldr	r3, [pc, #20]	; (800ab58 <vMBPortTimersEnable+0x1c>)
 800ab42:	881a      	ldrh	r2, [r3, #0]
 800ab44:	4b05      	ldr	r3, [pc, #20]	; (800ab5c <vMBPortTimersEnable+0x20>)
 800ab46:	801a      	strh	r2, [r3, #0]
  HAL_TIM_Base_Start_IT(&htim14);
 800ab48:	4b05      	ldr	r3, [pc, #20]	; (800ab60 <vMBPortTimersEnable+0x24>)
 800ab4a:	0018      	movs	r0, r3
 800ab4c:	f7fc f908 	bl	8006d60 <HAL_TIM_Base_Start_IT>
}
 800ab50:	46c0      	nop			; (mov r8, r8)
 800ab52:	46bd      	mov	sp, r7
 800ab54:	bd80      	pop	{r7, pc}
 800ab56:	46c0      	nop			; (mov r8, r8)
 800ab58:	2000072e 	.word	0x2000072e
 800ab5c:	20000730 	.word	0x20000730
 800ab60:	200003c8 	.word	0x200003c8

0800ab64 <vMBPortTimersDisable>:
 
void
vMBPortTimersDisable(  )
{
 800ab64:	b580      	push	{r7, lr}
 800ab66:	af00      	add	r7, sp, #0
  /* Disable any pending timers. */
  HAL_TIM_Base_Stop_IT(&htim14);
 800ab68:	4b03      	ldr	r3, [pc, #12]	; (800ab78 <vMBPortTimersDisable+0x14>)
 800ab6a:	0018      	movs	r0, r3
 800ab6c:	f7fc f946 	bl	8006dfc <HAL_TIM_Base_Stop_IT>
}
 800ab70:	46c0      	nop			; (mov r8, r8)
 800ab72:	46bd      	mov	sp, r7
 800ab74:	bd80      	pop	{r7, pc}
 800ab76:	46c0      	nop			; (mov r8, r8)
 800ab78:	200003c8 	.word	0x200003c8

0800ab7c <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 800ab7c:	b590      	push	{r4, r7, lr}
 800ab7e:	b087      	sub	sp, #28
 800ab80:	af02      	add	r7, sp, #8
 800ab82:	0002      	movs	r2, r0
 800ab84:	1dfb      	adds	r3, r7, #7
 800ab86:	701a      	strb	r2, [r3, #0]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 800ab88:	240f      	movs	r4, #15
 800ab8a:	193a      	adds	r2, r7, r4
 800ab8c:	1df9      	adds	r1, r7, #7
 800ab8e:	4806      	ldr	r0, [pc, #24]	; (800aba8 <W25qxx_Spi+0x2c>)
 800ab90:	2364      	movs	r3, #100	; 0x64
 800ab92:	9300      	str	r3, [sp, #0]
 800ab94:	2301      	movs	r3, #1
 800ab96:	f7fb fd43 	bl	8006620 <HAL_SPI_TransmitReceive>
	return ret;
 800ab9a:	193b      	adds	r3, r7, r4
 800ab9c:	781b      	ldrb	r3, [r3, #0]
}
 800ab9e:	0018      	movs	r0, r3
 800aba0:	46bd      	mov	sp, r7
 800aba2:	b005      	add	sp, #20
 800aba4:	bd90      	pop	{r4, r7, pc}
 800aba6:	46c0      	nop			; (mov r8, r8)
 800aba8:	20000314 	.word	0x20000314

0800abac <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 800abac:	b580      	push	{r7, lr}
 800abae:	b084      	sub	sp, #16
 800abb0:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 800abb2:	2300      	movs	r3, #0
 800abb4:	60fb      	str	r3, [r7, #12]
 800abb6:	2300      	movs	r3, #0
 800abb8:	60bb      	str	r3, [r7, #8]
 800abba:	2300      	movs	r3, #0
 800abbc:	607b      	str	r3, [r7, #4]
 800abbe:	2300      	movs	r3, #0
 800abc0:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800abc2:	4b15      	ldr	r3, [pc, #84]	; (800ac18 <W25qxx_ReadID+0x6c>)
 800abc4:	2200      	movs	r2, #0
 800abc6:	2101      	movs	r1, #1
 800abc8:	0018      	movs	r0, r3
 800abca:	f7fa fe27 	bl	800581c <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 800abce:	209f      	movs	r0, #159	; 0x9f
 800abd0:	f7ff ffd4 	bl	800ab7c <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800abd4:	20a5      	movs	r0, #165	; 0xa5
 800abd6:	f7ff ffd1 	bl	800ab7c <W25qxx_Spi>
 800abda:	0003      	movs	r3, r0
 800abdc:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800abde:	20a5      	movs	r0, #165	; 0xa5
 800abe0:	f7ff ffcc 	bl	800ab7c <W25qxx_Spi>
 800abe4:	0003      	movs	r3, r0
 800abe6:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800abe8:	20a5      	movs	r0, #165	; 0xa5
 800abea:	f7ff ffc7 	bl	800ab7c <W25qxx_Spi>
 800abee:	0003      	movs	r3, r0
 800abf0:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800abf2:	4b09      	ldr	r3, [pc, #36]	; (800ac18 <W25qxx_ReadID+0x6c>)
 800abf4:	2201      	movs	r2, #1
 800abf6:	2101      	movs	r1, #1
 800abf8:	0018      	movs	r0, r3
 800abfa:	f7fa fe0f 	bl	800581c <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 800abfe:	68bb      	ldr	r3, [r7, #8]
 800ac00:	041a      	lsls	r2, r3, #16
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	021b      	lsls	r3, r3, #8
 800ac06:	4313      	orrs	r3, r2
 800ac08:	683a      	ldr	r2, [r7, #0]
 800ac0a:	4313      	orrs	r3, r2
 800ac0c:	60fb      	str	r3, [r7, #12]
	return Temp;
 800ac0e:	68fb      	ldr	r3, [r7, #12]
}
 800ac10:	0018      	movs	r0, r3
 800ac12:	46bd      	mov	sp, r7
 800ac14:	b004      	add	sp, #16
 800ac16:	bd80      	pop	{r7, pc}
 800ac18:	50000400 	.word	0x50000400

0800ac1c <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 800ac1c:	b590      	push	{r4, r7, lr}
 800ac1e:	b083      	sub	sp, #12
 800ac20:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800ac22:	4b1d      	ldr	r3, [pc, #116]	; (800ac98 <W25qxx_ReadUniqID+0x7c>)
 800ac24:	2200      	movs	r2, #0
 800ac26:	2101      	movs	r1, #1
 800ac28:	0018      	movs	r0, r3
 800ac2a:	f7fa fdf7 	bl	800581c <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 800ac2e:	204b      	movs	r0, #75	; 0x4b
 800ac30:	f7ff ffa4 	bl	800ab7c <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 800ac34:	1dfb      	adds	r3, r7, #7
 800ac36:	2200      	movs	r2, #0
 800ac38:	701a      	strb	r2, [r3, #0]
 800ac3a:	e007      	b.n	800ac4c <W25qxx_ReadUniqID+0x30>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800ac3c:	20a5      	movs	r0, #165	; 0xa5
 800ac3e:	f7ff ff9d 	bl	800ab7c <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 800ac42:	1dfb      	adds	r3, r7, #7
 800ac44:	781a      	ldrb	r2, [r3, #0]
 800ac46:	1dfb      	adds	r3, r7, #7
 800ac48:	3201      	adds	r2, #1
 800ac4a:	701a      	strb	r2, [r3, #0]
 800ac4c:	1dfb      	adds	r3, r7, #7
 800ac4e:	781b      	ldrb	r3, [r3, #0]
 800ac50:	2b03      	cmp	r3, #3
 800ac52:	d9f3      	bls.n	800ac3c <W25qxx_ReadUniqID+0x20>
	for (uint8_t i = 0; i < 8; i++)
 800ac54:	1dbb      	adds	r3, r7, #6
 800ac56:	2200      	movs	r2, #0
 800ac58:	701a      	strb	r2, [r3, #0]
 800ac5a:	e00e      	b.n	800ac7a <W25qxx_ReadUniqID+0x5e>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800ac5c:	1dbb      	adds	r3, r7, #6
 800ac5e:	781c      	ldrb	r4, [r3, #0]
 800ac60:	20a5      	movs	r0, #165	; 0xa5
 800ac62:	f7ff ff8b 	bl	800ab7c <W25qxx_Spi>
 800ac66:	0003      	movs	r3, r0
 800ac68:	001a      	movs	r2, r3
 800ac6a:	4b0c      	ldr	r3, [pc, #48]	; (800ac9c <W25qxx_ReadUniqID+0x80>)
 800ac6c:	191b      	adds	r3, r3, r4
 800ac6e:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 800ac70:	1dbb      	adds	r3, r7, #6
 800ac72:	781a      	ldrb	r2, [r3, #0]
 800ac74:	1dbb      	adds	r3, r7, #6
 800ac76:	3201      	adds	r2, #1
 800ac78:	701a      	strb	r2, [r3, #0]
 800ac7a:	1dbb      	adds	r3, r7, #6
 800ac7c:	781b      	ldrb	r3, [r3, #0]
 800ac7e:	2b07      	cmp	r3, #7
 800ac80:	d9ec      	bls.n	800ac5c <W25qxx_ReadUniqID+0x40>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800ac82:	4b05      	ldr	r3, [pc, #20]	; (800ac98 <W25qxx_ReadUniqID+0x7c>)
 800ac84:	2201      	movs	r2, #1
 800ac86:	2101      	movs	r1, #1
 800ac88:	0018      	movs	r0, r3
 800ac8a:	f7fa fdc7 	bl	800581c <HAL_GPIO_WritePin>
}
 800ac8e:	46c0      	nop			; (mov r8, r8)
 800ac90:	46bd      	mov	sp, r7
 800ac92:	b003      	add	sp, #12
 800ac94:	bd90      	pop	{r4, r7, pc}
 800ac96:	46c0      	nop			; (mov r8, r8)
 800ac98:	50000400 	.word	0x50000400
 800ac9c:	20000734 	.word	0x20000734

0800aca0 <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 800aca0:	b5b0      	push	{r4, r5, r7, lr}
 800aca2:	b084      	sub	sp, #16
 800aca4:	af00      	add	r7, sp, #0
 800aca6:	0002      	movs	r2, r0
 800aca8:	1dfb      	adds	r3, r7, #7
 800acaa:	701a      	strb	r2, [r3, #0]
	uint8_t status = 0;
 800acac:	240f      	movs	r4, #15
 800acae:	193b      	adds	r3, r7, r4
 800acb0:	2200      	movs	r2, #0
 800acb2:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800acb4:	4b24      	ldr	r3, [pc, #144]	; (800ad48 <W25qxx_ReadStatusRegister+0xa8>)
 800acb6:	2200      	movs	r2, #0
 800acb8:	2101      	movs	r1, #1
 800acba:	0018      	movs	r0, r3
 800acbc:	f7fa fdae 	bl	800581c <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 800acc0:	1dfb      	adds	r3, r7, #7
 800acc2:	781b      	ldrb	r3, [r3, #0]
 800acc4:	2b01      	cmp	r3, #1
 800acc6:	d10f      	bne.n	800ace8 <W25qxx_ReadStatusRegister+0x48>
	{
		W25qxx_Spi(0x05);
 800acc8:	2005      	movs	r0, #5
 800acca:	f7ff ff57 	bl	800ab7c <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800acce:	0025      	movs	r5, r4
 800acd0:	193c      	adds	r4, r7, r4
 800acd2:	20a5      	movs	r0, #165	; 0xa5
 800acd4:	f7ff ff52 	bl	800ab7c <W25qxx_Spi>
 800acd8:	0003      	movs	r3, r0
 800acda:	7023      	strb	r3, [r4, #0]
		w25qxx.StatusRegister1 = status;
 800acdc:	4b1b      	ldr	r3, [pc, #108]	; (800ad4c <W25qxx_ReadStatusRegister+0xac>)
 800acde:	197a      	adds	r2, r7, r5
 800ace0:	2124      	movs	r1, #36	; 0x24
 800ace2:	7812      	ldrb	r2, [r2, #0]
 800ace4:	545a      	strb	r2, [r3, r1]
 800ace6:	e022      	b.n	800ad2e <W25qxx_ReadStatusRegister+0x8e>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 800ace8:	1dfb      	adds	r3, r7, #7
 800acea:	781b      	ldrb	r3, [r3, #0]
 800acec:	2b02      	cmp	r3, #2
 800acee:	d10f      	bne.n	800ad10 <W25qxx_ReadStatusRegister+0x70>
	{
		W25qxx_Spi(0x35);
 800acf0:	2035      	movs	r0, #53	; 0x35
 800acf2:	f7ff ff43 	bl	800ab7c <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800acf6:	250f      	movs	r5, #15
 800acf8:	197c      	adds	r4, r7, r5
 800acfa:	20a5      	movs	r0, #165	; 0xa5
 800acfc:	f7ff ff3e 	bl	800ab7c <W25qxx_Spi>
 800ad00:	0003      	movs	r3, r0
 800ad02:	7023      	strb	r3, [r4, #0]
		w25qxx.StatusRegister2 = status;
 800ad04:	4b11      	ldr	r3, [pc, #68]	; (800ad4c <W25qxx_ReadStatusRegister+0xac>)
 800ad06:	197a      	adds	r2, r7, r5
 800ad08:	2125      	movs	r1, #37	; 0x25
 800ad0a:	7812      	ldrb	r2, [r2, #0]
 800ad0c:	545a      	strb	r2, [r3, r1]
 800ad0e:	e00e      	b.n	800ad2e <W25qxx_ReadStatusRegister+0x8e>
	}
	else
	{
		W25qxx_Spi(0x15);
 800ad10:	2015      	movs	r0, #21
 800ad12:	f7ff ff33 	bl	800ab7c <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800ad16:	250f      	movs	r5, #15
 800ad18:	197c      	adds	r4, r7, r5
 800ad1a:	20a5      	movs	r0, #165	; 0xa5
 800ad1c:	f7ff ff2e 	bl	800ab7c <W25qxx_Spi>
 800ad20:	0003      	movs	r3, r0
 800ad22:	7023      	strb	r3, [r4, #0]
		w25qxx.StatusRegister3 = status;
 800ad24:	4b09      	ldr	r3, [pc, #36]	; (800ad4c <W25qxx_ReadStatusRegister+0xac>)
 800ad26:	197a      	adds	r2, r7, r5
 800ad28:	2126      	movs	r1, #38	; 0x26
 800ad2a:	7812      	ldrb	r2, [r2, #0]
 800ad2c:	545a      	strb	r2, [r3, r1]
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800ad2e:	4b06      	ldr	r3, [pc, #24]	; (800ad48 <W25qxx_ReadStatusRegister+0xa8>)
 800ad30:	2201      	movs	r2, #1
 800ad32:	2101      	movs	r1, #1
 800ad34:	0018      	movs	r0, r3
 800ad36:	f7fa fd71 	bl	800581c <HAL_GPIO_WritePin>
	return status;
 800ad3a:	230f      	movs	r3, #15
 800ad3c:	18fb      	adds	r3, r7, r3
 800ad3e:	781b      	ldrb	r3, [r3, #0]
}
 800ad40:	0018      	movs	r0, r3
 800ad42:	46bd      	mov	sp, r7
 800ad44:	b004      	add	sp, #16
 800ad46:	bdb0      	pop	{r4, r5, r7, pc}
 800ad48:	50000400 	.word	0x50000400
 800ad4c:	20000734 	.word	0x20000734

0800ad50 <W25qxx_Init>:
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
bool W25qxx_Init(void)
{
 800ad50:	b580      	push	{r7, lr}
 800ad52:	b082      	sub	sp, #8
 800ad54:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 800ad56:	4b58      	ldr	r3, [pc, #352]	; (800aeb8 <W25qxx_Init+0x168>)
 800ad58:	2227      	movs	r2, #39	; 0x27
 800ad5a:	2101      	movs	r1, #1
 800ad5c:	5499      	strb	r1, [r3, r2]
	while (HAL_GetTick() < 100)
 800ad5e:	e002      	b.n	800ad66 <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 800ad60:	2001      	movs	r0, #1
 800ad62:	f7f8 fe9b 	bl	8003a9c <HAL_Delay>
	while (HAL_GetTick() < 100)
 800ad66:	f7f8 fe8f 	bl	8003a88 <HAL_GetTick>
 800ad6a:	0003      	movs	r3, r0
 800ad6c:	2b63      	cmp	r3, #99	; 0x63
 800ad6e:	d9f7      	bls.n	800ad60 <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800ad70:	4b52      	ldr	r3, [pc, #328]	; (800aebc <W25qxx_Init+0x16c>)
 800ad72:	2201      	movs	r2, #1
 800ad74:	2101      	movs	r1, #1
 800ad76:	0018      	movs	r0, r3
 800ad78:	f7fa fd50 	bl	800581c <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 800ad7c:	2064      	movs	r0, #100	; 0x64
 800ad7e:	f7f8 fe8d 	bl	8003a9c <HAL_Delay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
#endif
	id = W25qxx_ReadID();
 800ad82:	f7ff ff13 	bl	800abac <W25qxx_ReadID>
 800ad86:	0003      	movs	r3, r0
 800ad88:	607b      	str	r3, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
#endif
	switch (id & 0x000000FF)
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	22ff      	movs	r2, #255	; 0xff
 800ad8e:	4013      	ands	r3, r2
 800ad90:	3b11      	subs	r3, #17
 800ad92:	2b0f      	cmp	r3, #15
 800ad94:	d84d      	bhi.n	800ae32 <W25qxx_Init+0xe2>
 800ad96:	009a      	lsls	r2, r3, #2
 800ad98:	4b49      	ldr	r3, [pc, #292]	; (800aec0 <W25qxx_Init+0x170>)
 800ad9a:	18d3      	adds	r3, r2, r3
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	469f      	mov	pc, r3
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 800ada0:	4b45      	ldr	r3, [pc, #276]	; (800aeb8 <W25qxx_Init+0x168>)
 800ada2:	220a      	movs	r2, #10
 800ada4:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 800ada6:	4b44      	ldr	r3, [pc, #272]	; (800aeb8 <W25qxx_Init+0x168>)
 800ada8:	2280      	movs	r2, #128	; 0x80
 800adaa:	00d2      	lsls	r2, r2, #3
 800adac:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
#endif
		break;
 800adae:	e046      	b.n	800ae3e <W25qxx_Init+0xee>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 800adb0:	4b41      	ldr	r3, [pc, #260]	; (800aeb8 <W25qxx_Init+0x168>)
 800adb2:	2209      	movs	r2, #9
 800adb4:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 800adb6:	4b40      	ldr	r3, [pc, #256]	; (800aeb8 <W25qxx_Init+0x168>)
 800adb8:	2280      	movs	r2, #128	; 0x80
 800adba:	0092      	lsls	r2, r2, #2
 800adbc:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
#endif
		break;
 800adbe:	e03e      	b.n	800ae3e <W25qxx_Init+0xee>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 800adc0:	4b3d      	ldr	r3, [pc, #244]	; (800aeb8 <W25qxx_Init+0x168>)
 800adc2:	2208      	movs	r2, #8
 800adc4:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 800adc6:	4b3c      	ldr	r3, [pc, #240]	; (800aeb8 <W25qxx_Init+0x168>)
 800adc8:	2280      	movs	r2, #128	; 0x80
 800adca:	0052      	lsls	r2, r2, #1
 800adcc:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
#endif
		break;
 800adce:	e036      	b.n	800ae3e <W25qxx_Init+0xee>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 800add0:	4b39      	ldr	r3, [pc, #228]	; (800aeb8 <W25qxx_Init+0x168>)
 800add2:	2207      	movs	r2, #7
 800add4:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 800add6:	4b38      	ldr	r3, [pc, #224]	; (800aeb8 <W25qxx_Init+0x168>)
 800add8:	2280      	movs	r2, #128	; 0x80
 800adda:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
#endif
		break;
 800addc:	e02f      	b.n	800ae3e <W25qxx_Init+0xee>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 800adde:	4b36      	ldr	r3, [pc, #216]	; (800aeb8 <W25qxx_Init+0x168>)
 800ade0:	2206      	movs	r2, #6
 800ade2:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 800ade4:	4b34      	ldr	r3, [pc, #208]	; (800aeb8 <W25qxx_Init+0x168>)
 800ade6:	2240      	movs	r2, #64	; 0x40
 800ade8:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
#endif
		break;
 800adea:	e028      	b.n	800ae3e <W25qxx_Init+0xee>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 800adec:	4b32      	ldr	r3, [pc, #200]	; (800aeb8 <W25qxx_Init+0x168>)
 800adee:	2205      	movs	r2, #5
 800adf0:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 800adf2:	4b31      	ldr	r3, [pc, #196]	; (800aeb8 <W25qxx_Init+0x168>)
 800adf4:	2220      	movs	r2, #32
 800adf6:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
#endif
		break;
 800adf8:	e021      	b.n	800ae3e <W25qxx_Init+0xee>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 800adfa:	4b2f      	ldr	r3, [pc, #188]	; (800aeb8 <W25qxx_Init+0x168>)
 800adfc:	2204      	movs	r2, #4
 800adfe:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 800ae00:	4b2d      	ldr	r3, [pc, #180]	; (800aeb8 <W25qxx_Init+0x168>)
 800ae02:	2210      	movs	r2, #16
 800ae04:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
#endif
		break;
 800ae06:	e01a      	b.n	800ae3e <W25qxx_Init+0xee>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 800ae08:	4b2b      	ldr	r3, [pc, #172]	; (800aeb8 <W25qxx_Init+0x168>)
 800ae0a:	2203      	movs	r2, #3
 800ae0c:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 800ae0e:	4b2a      	ldr	r3, [pc, #168]	; (800aeb8 <W25qxx_Init+0x168>)
 800ae10:	2208      	movs	r2, #8
 800ae12:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
#endif
		break;
 800ae14:	e013      	b.n	800ae3e <W25qxx_Init+0xee>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 800ae16:	4b28      	ldr	r3, [pc, #160]	; (800aeb8 <W25qxx_Init+0x168>)
 800ae18:	2202      	movs	r2, #2
 800ae1a:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 800ae1c:	4b26      	ldr	r3, [pc, #152]	; (800aeb8 <W25qxx_Init+0x168>)
 800ae1e:	2204      	movs	r2, #4
 800ae20:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
#endif
		break;
 800ae22:	e00c      	b.n	800ae3e <W25qxx_Init+0xee>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 800ae24:	4b24      	ldr	r3, [pc, #144]	; (800aeb8 <W25qxx_Init+0x168>)
 800ae26:	2201      	movs	r2, #1
 800ae28:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 800ae2a:	4b23      	ldr	r3, [pc, #140]	; (800aeb8 <W25qxx_Init+0x168>)
 800ae2c:	2202      	movs	r2, #2
 800ae2e:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
#endif
		break;
 800ae30:	e005      	b.n	800ae3e <W25qxx_Init+0xee>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
#endif
		w25qxx.Lock = 0;
 800ae32:	4b21      	ldr	r3, [pc, #132]	; (800aeb8 <W25qxx_Init+0x168>)
 800ae34:	2227      	movs	r2, #39	; 0x27
 800ae36:	2100      	movs	r1, #0
 800ae38:	5499      	strb	r1, [r3, r2]
		return false;
 800ae3a:	2300      	movs	r3, #0
 800ae3c:	e038      	b.n	800aeb0 <W25qxx_Init+0x160>
	}
	w25qxx.PageSize = 256;
 800ae3e:	4b1e      	ldr	r3, [pc, #120]	; (800aeb8 <W25qxx_Init+0x168>)
 800ae40:	2280      	movs	r2, #128	; 0x80
 800ae42:	0052      	lsls	r2, r2, #1
 800ae44:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 800ae46:	4b1c      	ldr	r3, [pc, #112]	; (800aeb8 <W25qxx_Init+0x168>)
 800ae48:	2280      	movs	r2, #128	; 0x80
 800ae4a:	0152      	lsls	r2, r2, #5
 800ae4c:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 800ae4e:	4b1a      	ldr	r3, [pc, #104]	; (800aeb8 <W25qxx_Init+0x168>)
 800ae50:	69db      	ldr	r3, [r3, #28]
 800ae52:	011a      	lsls	r2, r3, #4
 800ae54:	4b18      	ldr	r3, [pc, #96]	; (800aeb8 <W25qxx_Init+0x168>)
 800ae56:	615a      	str	r2, [r3, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 800ae58:	4b17      	ldr	r3, [pc, #92]	; (800aeb8 <W25qxx_Init+0x168>)
 800ae5a:	695a      	ldr	r2, [r3, #20]
 800ae5c:	4b16      	ldr	r3, [pc, #88]	; (800aeb8 <W25qxx_Init+0x168>)
 800ae5e:	691b      	ldr	r3, [r3, #16]
 800ae60:	435a      	muls	r2, r3
 800ae62:	4b15      	ldr	r3, [pc, #84]	; (800aeb8 <W25qxx_Init+0x168>)
 800ae64:	895b      	ldrh	r3, [r3, #10]
 800ae66:	0019      	movs	r1, r3
 800ae68:	0010      	movs	r0, r2
 800ae6a:	f7f5 f965 	bl	8000138 <__udivsi3>
 800ae6e:	0003      	movs	r3, r0
 800ae70:	001a      	movs	r2, r3
 800ae72:	4b11      	ldr	r3, [pc, #68]	; (800aeb8 <W25qxx_Init+0x168>)
 800ae74:	60da      	str	r2, [r3, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 800ae76:	4b10      	ldr	r3, [pc, #64]	; (800aeb8 <W25qxx_Init+0x168>)
 800ae78:	691b      	ldr	r3, [r3, #16]
 800ae7a:	011a      	lsls	r2, r3, #4
 800ae7c:	4b0e      	ldr	r3, [pc, #56]	; (800aeb8 <W25qxx_Init+0x168>)
 800ae7e:	619a      	str	r2, [r3, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 800ae80:	4b0d      	ldr	r3, [pc, #52]	; (800aeb8 <W25qxx_Init+0x168>)
 800ae82:	695a      	ldr	r2, [r3, #20]
 800ae84:	4b0c      	ldr	r3, [pc, #48]	; (800aeb8 <W25qxx_Init+0x168>)
 800ae86:	691b      	ldr	r3, [r3, #16]
 800ae88:	4353      	muls	r3, r2
 800ae8a:	0a9a      	lsrs	r2, r3, #10
 800ae8c:	4b0a      	ldr	r3, [pc, #40]	; (800aeb8 <W25qxx_Init+0x168>)
 800ae8e:	621a      	str	r2, [r3, #32]
	W25qxx_ReadUniqID();
 800ae90:	f7ff fec4 	bl	800ac1c <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 800ae94:	2001      	movs	r0, #1
 800ae96:	f7ff ff03 	bl	800aca0 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 800ae9a:	2002      	movs	r0, #2
 800ae9c:	f7ff ff00 	bl	800aca0 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 800aea0:	2003      	movs	r0, #3
 800aea2:	f7ff fefd 	bl	800aca0 <W25qxx_ReadStatusRegister>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
	printf("w25qxx Init Done\r\n");
#endif
	w25qxx.Lock = 0;
 800aea6:	4b04      	ldr	r3, [pc, #16]	; (800aeb8 <W25qxx_Init+0x168>)
 800aea8:	2227      	movs	r2, #39	; 0x27
 800aeaa:	2100      	movs	r1, #0
 800aeac:	5499      	strb	r1, [r3, r2]
	return true;
 800aeae:	2301      	movs	r3, #1
}
 800aeb0:	0018      	movs	r0, r3
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	b002      	add	sp, #8
 800aeb6:	bd80      	pop	{r7, pc}
 800aeb8:	20000734 	.word	0x20000734
 800aebc:	50000400 	.word	0x50000400
 800aec0:	0800e01c 	.word	0x0800e01c

0800aec4 <__assert_func>:
 800aec4:	b530      	push	{r4, r5, lr}
 800aec6:	0014      	movs	r4, r2
 800aec8:	001a      	movs	r2, r3
 800aeca:	4b09      	ldr	r3, [pc, #36]	; (800aef0 <__assert_func+0x2c>)
 800aecc:	0005      	movs	r5, r0
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	b085      	sub	sp, #20
 800aed2:	68d8      	ldr	r0, [r3, #12]
 800aed4:	4b07      	ldr	r3, [pc, #28]	; (800aef4 <__assert_func+0x30>)
 800aed6:	2c00      	cmp	r4, #0
 800aed8:	d101      	bne.n	800aede <__assert_func+0x1a>
 800aeda:	4b07      	ldr	r3, [pc, #28]	; (800aef8 <__assert_func+0x34>)
 800aedc:	001c      	movs	r4, r3
 800aede:	9301      	str	r3, [sp, #4]
 800aee0:	9100      	str	r1, [sp, #0]
 800aee2:	002b      	movs	r3, r5
 800aee4:	4905      	ldr	r1, [pc, #20]	; (800aefc <__assert_func+0x38>)
 800aee6:	9402      	str	r4, [sp, #8]
 800aee8:	f000 f81a 	bl	800af20 <fiprintf>
 800aeec:	f001 f826 	bl	800bf3c <abort>
 800aef0:	20000094 	.word	0x20000094
 800aef4:	0800e05c 	.word	0x0800e05c
 800aef8:	0800e097 	.word	0x0800e097
 800aefc:	0800e069 	.word	0x0800e069

0800af00 <calloc>:
 800af00:	b510      	push	{r4, lr}
 800af02:	4b03      	ldr	r3, [pc, #12]	; (800af10 <calloc+0x10>)
 800af04:	000a      	movs	r2, r1
 800af06:	0001      	movs	r1, r0
 800af08:	6818      	ldr	r0, [r3, #0]
 800af0a:	f000 f858 	bl	800afbe <_calloc_r>
 800af0e:	bd10      	pop	{r4, pc}
 800af10:	20000094 	.word	0x20000094

0800af14 <__errno>:
 800af14:	4b01      	ldr	r3, [pc, #4]	; (800af1c <__errno+0x8>)
 800af16:	6818      	ldr	r0, [r3, #0]
 800af18:	4770      	bx	lr
 800af1a:	46c0      	nop			; (mov r8, r8)
 800af1c:	20000094 	.word	0x20000094

0800af20 <fiprintf>:
 800af20:	b40e      	push	{r1, r2, r3}
 800af22:	b503      	push	{r0, r1, lr}
 800af24:	0001      	movs	r1, r0
 800af26:	ab03      	add	r3, sp, #12
 800af28:	4804      	ldr	r0, [pc, #16]	; (800af3c <fiprintf+0x1c>)
 800af2a:	cb04      	ldmia	r3!, {r2}
 800af2c:	6800      	ldr	r0, [r0, #0]
 800af2e:	9301      	str	r3, [sp, #4]
 800af30:	f000 f97c 	bl	800b22c <_vfiprintf_r>
 800af34:	b002      	add	sp, #8
 800af36:	bc08      	pop	{r3}
 800af38:	b003      	add	sp, #12
 800af3a:	4718      	bx	r3
 800af3c:	20000094 	.word	0x20000094

0800af40 <__libc_init_array>:
 800af40:	b570      	push	{r4, r5, r6, lr}
 800af42:	2600      	movs	r6, #0
 800af44:	4d0c      	ldr	r5, [pc, #48]	; (800af78 <__libc_init_array+0x38>)
 800af46:	4c0d      	ldr	r4, [pc, #52]	; (800af7c <__libc_init_array+0x3c>)
 800af48:	1b64      	subs	r4, r4, r5
 800af4a:	10a4      	asrs	r4, r4, #2
 800af4c:	42a6      	cmp	r6, r4
 800af4e:	d109      	bne.n	800af64 <__libc_init_array+0x24>
 800af50:	2600      	movs	r6, #0
 800af52:	f002 fdc1 	bl	800dad8 <_init>
 800af56:	4d0a      	ldr	r5, [pc, #40]	; (800af80 <__libc_init_array+0x40>)
 800af58:	4c0a      	ldr	r4, [pc, #40]	; (800af84 <__libc_init_array+0x44>)
 800af5a:	1b64      	subs	r4, r4, r5
 800af5c:	10a4      	asrs	r4, r4, #2
 800af5e:	42a6      	cmp	r6, r4
 800af60:	d105      	bne.n	800af6e <__libc_init_array+0x2e>
 800af62:	bd70      	pop	{r4, r5, r6, pc}
 800af64:	00b3      	lsls	r3, r6, #2
 800af66:	58eb      	ldr	r3, [r5, r3]
 800af68:	4798      	blx	r3
 800af6a:	3601      	adds	r6, #1
 800af6c:	e7ee      	b.n	800af4c <__libc_init_array+0xc>
 800af6e:	00b3      	lsls	r3, r6, #2
 800af70:	58eb      	ldr	r3, [r5, r3]
 800af72:	4798      	blx	r3
 800af74:	3601      	adds	r6, #1
 800af76:	e7f2      	b.n	800af5e <__libc_init_array+0x1e>
 800af78:	0800e438 	.word	0x0800e438
 800af7c:	0800e438 	.word	0x0800e438
 800af80:	0800e438 	.word	0x0800e438
 800af84:	0800e43c 	.word	0x0800e43c

0800af88 <malloc>:
 800af88:	b510      	push	{r4, lr}
 800af8a:	4b03      	ldr	r3, [pc, #12]	; (800af98 <malloc+0x10>)
 800af8c:	0001      	movs	r1, r0
 800af8e:	6818      	ldr	r0, [r3, #0]
 800af90:	f000 f8ae 	bl	800b0f0 <_malloc_r>
 800af94:	bd10      	pop	{r4, pc}
 800af96:	46c0      	nop			; (mov r8, r8)
 800af98:	20000094 	.word	0x20000094

0800af9c <memcpy>:
 800af9c:	2300      	movs	r3, #0
 800af9e:	b510      	push	{r4, lr}
 800afa0:	429a      	cmp	r2, r3
 800afa2:	d100      	bne.n	800afa6 <memcpy+0xa>
 800afa4:	bd10      	pop	{r4, pc}
 800afa6:	5ccc      	ldrb	r4, [r1, r3]
 800afa8:	54c4      	strb	r4, [r0, r3]
 800afaa:	3301      	adds	r3, #1
 800afac:	e7f8      	b.n	800afa0 <memcpy+0x4>

0800afae <memset>:
 800afae:	0003      	movs	r3, r0
 800afb0:	1882      	adds	r2, r0, r2
 800afb2:	4293      	cmp	r3, r2
 800afb4:	d100      	bne.n	800afb8 <memset+0xa>
 800afb6:	4770      	bx	lr
 800afb8:	7019      	strb	r1, [r3, #0]
 800afba:	3301      	adds	r3, #1
 800afbc:	e7f9      	b.n	800afb2 <memset+0x4>

0800afbe <_calloc_r>:
 800afbe:	b570      	push	{r4, r5, r6, lr}
 800afc0:	0c13      	lsrs	r3, r2, #16
 800afc2:	0c0d      	lsrs	r5, r1, #16
 800afc4:	d11e      	bne.n	800b004 <_calloc_r+0x46>
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d10c      	bne.n	800afe4 <_calloc_r+0x26>
 800afca:	b289      	uxth	r1, r1
 800afcc:	b294      	uxth	r4, r2
 800afce:	434c      	muls	r4, r1
 800afd0:	0021      	movs	r1, r4
 800afd2:	f000 f88d 	bl	800b0f0 <_malloc_r>
 800afd6:	1e05      	subs	r5, r0, #0
 800afd8:	d01b      	beq.n	800b012 <_calloc_r+0x54>
 800afda:	0022      	movs	r2, r4
 800afdc:	2100      	movs	r1, #0
 800afde:	f7ff ffe6 	bl	800afae <memset>
 800afe2:	e016      	b.n	800b012 <_calloc_r+0x54>
 800afe4:	1c1d      	adds	r5, r3, #0
 800afe6:	1c0b      	adds	r3, r1, #0
 800afe8:	b292      	uxth	r2, r2
 800afea:	b289      	uxth	r1, r1
 800afec:	b29c      	uxth	r4, r3
 800afee:	4351      	muls	r1, r2
 800aff0:	b2ab      	uxth	r3, r5
 800aff2:	4363      	muls	r3, r4
 800aff4:	0c0c      	lsrs	r4, r1, #16
 800aff6:	191c      	adds	r4, r3, r4
 800aff8:	0c22      	lsrs	r2, r4, #16
 800affa:	d107      	bne.n	800b00c <_calloc_r+0x4e>
 800affc:	0424      	lsls	r4, r4, #16
 800affe:	b289      	uxth	r1, r1
 800b000:	430c      	orrs	r4, r1
 800b002:	e7e5      	b.n	800afd0 <_calloc_r+0x12>
 800b004:	2b00      	cmp	r3, #0
 800b006:	d101      	bne.n	800b00c <_calloc_r+0x4e>
 800b008:	1c13      	adds	r3, r2, #0
 800b00a:	e7ed      	b.n	800afe8 <_calloc_r+0x2a>
 800b00c:	230c      	movs	r3, #12
 800b00e:	2500      	movs	r5, #0
 800b010:	6003      	str	r3, [r0, #0]
 800b012:	0028      	movs	r0, r5
 800b014:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b018 <_free_r>:
 800b018:	b570      	push	{r4, r5, r6, lr}
 800b01a:	0005      	movs	r5, r0
 800b01c:	2900      	cmp	r1, #0
 800b01e:	d010      	beq.n	800b042 <_free_r+0x2a>
 800b020:	1f0c      	subs	r4, r1, #4
 800b022:	6823      	ldr	r3, [r4, #0]
 800b024:	2b00      	cmp	r3, #0
 800b026:	da00      	bge.n	800b02a <_free_r+0x12>
 800b028:	18e4      	adds	r4, r4, r3
 800b02a:	0028      	movs	r0, r5
 800b02c:	f002 f880 	bl	800d130 <__malloc_lock>
 800b030:	4a1d      	ldr	r2, [pc, #116]	; (800b0a8 <_free_r+0x90>)
 800b032:	6813      	ldr	r3, [r2, #0]
 800b034:	2b00      	cmp	r3, #0
 800b036:	d105      	bne.n	800b044 <_free_r+0x2c>
 800b038:	6063      	str	r3, [r4, #4]
 800b03a:	6014      	str	r4, [r2, #0]
 800b03c:	0028      	movs	r0, r5
 800b03e:	f002 f87f 	bl	800d140 <__malloc_unlock>
 800b042:	bd70      	pop	{r4, r5, r6, pc}
 800b044:	42a3      	cmp	r3, r4
 800b046:	d908      	bls.n	800b05a <_free_r+0x42>
 800b048:	6821      	ldr	r1, [r4, #0]
 800b04a:	1860      	adds	r0, r4, r1
 800b04c:	4283      	cmp	r3, r0
 800b04e:	d1f3      	bne.n	800b038 <_free_r+0x20>
 800b050:	6818      	ldr	r0, [r3, #0]
 800b052:	685b      	ldr	r3, [r3, #4]
 800b054:	1841      	adds	r1, r0, r1
 800b056:	6021      	str	r1, [r4, #0]
 800b058:	e7ee      	b.n	800b038 <_free_r+0x20>
 800b05a:	001a      	movs	r2, r3
 800b05c:	685b      	ldr	r3, [r3, #4]
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d001      	beq.n	800b066 <_free_r+0x4e>
 800b062:	42a3      	cmp	r3, r4
 800b064:	d9f9      	bls.n	800b05a <_free_r+0x42>
 800b066:	6811      	ldr	r1, [r2, #0]
 800b068:	1850      	adds	r0, r2, r1
 800b06a:	42a0      	cmp	r0, r4
 800b06c:	d10b      	bne.n	800b086 <_free_r+0x6e>
 800b06e:	6820      	ldr	r0, [r4, #0]
 800b070:	1809      	adds	r1, r1, r0
 800b072:	1850      	adds	r0, r2, r1
 800b074:	6011      	str	r1, [r2, #0]
 800b076:	4283      	cmp	r3, r0
 800b078:	d1e0      	bne.n	800b03c <_free_r+0x24>
 800b07a:	6818      	ldr	r0, [r3, #0]
 800b07c:	685b      	ldr	r3, [r3, #4]
 800b07e:	1841      	adds	r1, r0, r1
 800b080:	6011      	str	r1, [r2, #0]
 800b082:	6053      	str	r3, [r2, #4]
 800b084:	e7da      	b.n	800b03c <_free_r+0x24>
 800b086:	42a0      	cmp	r0, r4
 800b088:	d902      	bls.n	800b090 <_free_r+0x78>
 800b08a:	230c      	movs	r3, #12
 800b08c:	602b      	str	r3, [r5, #0]
 800b08e:	e7d5      	b.n	800b03c <_free_r+0x24>
 800b090:	6821      	ldr	r1, [r4, #0]
 800b092:	1860      	adds	r0, r4, r1
 800b094:	4283      	cmp	r3, r0
 800b096:	d103      	bne.n	800b0a0 <_free_r+0x88>
 800b098:	6818      	ldr	r0, [r3, #0]
 800b09a:	685b      	ldr	r3, [r3, #4]
 800b09c:	1841      	adds	r1, r0, r1
 800b09e:	6021      	str	r1, [r4, #0]
 800b0a0:	6063      	str	r3, [r4, #4]
 800b0a2:	6054      	str	r4, [r2, #4]
 800b0a4:	e7ca      	b.n	800b03c <_free_r+0x24>
 800b0a6:	46c0      	nop			; (mov r8, r8)
 800b0a8:	2000075c 	.word	0x2000075c

0800b0ac <sbrk_aligned>:
 800b0ac:	b570      	push	{r4, r5, r6, lr}
 800b0ae:	4e0f      	ldr	r6, [pc, #60]	; (800b0ec <sbrk_aligned+0x40>)
 800b0b0:	000d      	movs	r5, r1
 800b0b2:	6831      	ldr	r1, [r6, #0]
 800b0b4:	0004      	movs	r4, r0
 800b0b6:	2900      	cmp	r1, #0
 800b0b8:	d102      	bne.n	800b0c0 <sbrk_aligned+0x14>
 800b0ba:	f000 fe5f 	bl	800bd7c <_sbrk_r>
 800b0be:	6030      	str	r0, [r6, #0]
 800b0c0:	0029      	movs	r1, r5
 800b0c2:	0020      	movs	r0, r4
 800b0c4:	f000 fe5a 	bl	800bd7c <_sbrk_r>
 800b0c8:	1c43      	adds	r3, r0, #1
 800b0ca:	d00a      	beq.n	800b0e2 <sbrk_aligned+0x36>
 800b0cc:	2303      	movs	r3, #3
 800b0ce:	1cc5      	adds	r5, r0, #3
 800b0d0:	439d      	bics	r5, r3
 800b0d2:	42a8      	cmp	r0, r5
 800b0d4:	d007      	beq.n	800b0e6 <sbrk_aligned+0x3a>
 800b0d6:	1a29      	subs	r1, r5, r0
 800b0d8:	0020      	movs	r0, r4
 800b0da:	f000 fe4f 	bl	800bd7c <_sbrk_r>
 800b0de:	1c43      	adds	r3, r0, #1
 800b0e0:	d101      	bne.n	800b0e6 <sbrk_aligned+0x3a>
 800b0e2:	2501      	movs	r5, #1
 800b0e4:	426d      	negs	r5, r5
 800b0e6:	0028      	movs	r0, r5
 800b0e8:	bd70      	pop	{r4, r5, r6, pc}
 800b0ea:	46c0      	nop			; (mov r8, r8)
 800b0ec:	20000760 	.word	0x20000760

0800b0f0 <_malloc_r>:
 800b0f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b0f2:	2203      	movs	r2, #3
 800b0f4:	1ccb      	adds	r3, r1, #3
 800b0f6:	4393      	bics	r3, r2
 800b0f8:	3308      	adds	r3, #8
 800b0fa:	0006      	movs	r6, r0
 800b0fc:	001f      	movs	r7, r3
 800b0fe:	2b0c      	cmp	r3, #12
 800b100:	d232      	bcs.n	800b168 <_malloc_r+0x78>
 800b102:	270c      	movs	r7, #12
 800b104:	42b9      	cmp	r1, r7
 800b106:	d831      	bhi.n	800b16c <_malloc_r+0x7c>
 800b108:	0030      	movs	r0, r6
 800b10a:	f002 f811 	bl	800d130 <__malloc_lock>
 800b10e:	4d32      	ldr	r5, [pc, #200]	; (800b1d8 <_malloc_r+0xe8>)
 800b110:	682b      	ldr	r3, [r5, #0]
 800b112:	001c      	movs	r4, r3
 800b114:	2c00      	cmp	r4, #0
 800b116:	d12e      	bne.n	800b176 <_malloc_r+0x86>
 800b118:	0039      	movs	r1, r7
 800b11a:	0030      	movs	r0, r6
 800b11c:	f7ff ffc6 	bl	800b0ac <sbrk_aligned>
 800b120:	0004      	movs	r4, r0
 800b122:	1c43      	adds	r3, r0, #1
 800b124:	d11e      	bne.n	800b164 <_malloc_r+0x74>
 800b126:	682c      	ldr	r4, [r5, #0]
 800b128:	0025      	movs	r5, r4
 800b12a:	2d00      	cmp	r5, #0
 800b12c:	d14a      	bne.n	800b1c4 <_malloc_r+0xd4>
 800b12e:	6823      	ldr	r3, [r4, #0]
 800b130:	0029      	movs	r1, r5
 800b132:	18e3      	adds	r3, r4, r3
 800b134:	0030      	movs	r0, r6
 800b136:	9301      	str	r3, [sp, #4]
 800b138:	f000 fe20 	bl	800bd7c <_sbrk_r>
 800b13c:	9b01      	ldr	r3, [sp, #4]
 800b13e:	4283      	cmp	r3, r0
 800b140:	d143      	bne.n	800b1ca <_malloc_r+0xda>
 800b142:	6823      	ldr	r3, [r4, #0]
 800b144:	3703      	adds	r7, #3
 800b146:	1aff      	subs	r7, r7, r3
 800b148:	2303      	movs	r3, #3
 800b14a:	439f      	bics	r7, r3
 800b14c:	3708      	adds	r7, #8
 800b14e:	2f0c      	cmp	r7, #12
 800b150:	d200      	bcs.n	800b154 <_malloc_r+0x64>
 800b152:	270c      	movs	r7, #12
 800b154:	0039      	movs	r1, r7
 800b156:	0030      	movs	r0, r6
 800b158:	f7ff ffa8 	bl	800b0ac <sbrk_aligned>
 800b15c:	1c43      	adds	r3, r0, #1
 800b15e:	d034      	beq.n	800b1ca <_malloc_r+0xda>
 800b160:	6823      	ldr	r3, [r4, #0]
 800b162:	19df      	adds	r7, r3, r7
 800b164:	6027      	str	r7, [r4, #0]
 800b166:	e013      	b.n	800b190 <_malloc_r+0xa0>
 800b168:	2b00      	cmp	r3, #0
 800b16a:	dacb      	bge.n	800b104 <_malloc_r+0x14>
 800b16c:	230c      	movs	r3, #12
 800b16e:	2500      	movs	r5, #0
 800b170:	6033      	str	r3, [r6, #0]
 800b172:	0028      	movs	r0, r5
 800b174:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b176:	6822      	ldr	r2, [r4, #0]
 800b178:	1bd1      	subs	r1, r2, r7
 800b17a:	d420      	bmi.n	800b1be <_malloc_r+0xce>
 800b17c:	290b      	cmp	r1, #11
 800b17e:	d917      	bls.n	800b1b0 <_malloc_r+0xc0>
 800b180:	19e2      	adds	r2, r4, r7
 800b182:	6027      	str	r7, [r4, #0]
 800b184:	42a3      	cmp	r3, r4
 800b186:	d111      	bne.n	800b1ac <_malloc_r+0xbc>
 800b188:	602a      	str	r2, [r5, #0]
 800b18a:	6863      	ldr	r3, [r4, #4]
 800b18c:	6011      	str	r1, [r2, #0]
 800b18e:	6053      	str	r3, [r2, #4]
 800b190:	0030      	movs	r0, r6
 800b192:	0025      	movs	r5, r4
 800b194:	f001 ffd4 	bl	800d140 <__malloc_unlock>
 800b198:	2207      	movs	r2, #7
 800b19a:	350b      	adds	r5, #11
 800b19c:	1d23      	adds	r3, r4, #4
 800b19e:	4395      	bics	r5, r2
 800b1a0:	1aea      	subs	r2, r5, r3
 800b1a2:	429d      	cmp	r5, r3
 800b1a4:	d0e5      	beq.n	800b172 <_malloc_r+0x82>
 800b1a6:	1b5b      	subs	r3, r3, r5
 800b1a8:	50a3      	str	r3, [r4, r2]
 800b1aa:	e7e2      	b.n	800b172 <_malloc_r+0x82>
 800b1ac:	605a      	str	r2, [r3, #4]
 800b1ae:	e7ec      	b.n	800b18a <_malloc_r+0x9a>
 800b1b0:	6862      	ldr	r2, [r4, #4]
 800b1b2:	42a3      	cmp	r3, r4
 800b1b4:	d101      	bne.n	800b1ba <_malloc_r+0xca>
 800b1b6:	602a      	str	r2, [r5, #0]
 800b1b8:	e7ea      	b.n	800b190 <_malloc_r+0xa0>
 800b1ba:	605a      	str	r2, [r3, #4]
 800b1bc:	e7e8      	b.n	800b190 <_malloc_r+0xa0>
 800b1be:	0023      	movs	r3, r4
 800b1c0:	6864      	ldr	r4, [r4, #4]
 800b1c2:	e7a7      	b.n	800b114 <_malloc_r+0x24>
 800b1c4:	002c      	movs	r4, r5
 800b1c6:	686d      	ldr	r5, [r5, #4]
 800b1c8:	e7af      	b.n	800b12a <_malloc_r+0x3a>
 800b1ca:	230c      	movs	r3, #12
 800b1cc:	0030      	movs	r0, r6
 800b1ce:	6033      	str	r3, [r6, #0]
 800b1d0:	f001 ffb6 	bl	800d140 <__malloc_unlock>
 800b1d4:	e7cd      	b.n	800b172 <_malloc_r+0x82>
 800b1d6:	46c0      	nop			; (mov r8, r8)
 800b1d8:	2000075c 	.word	0x2000075c

0800b1dc <__sfputc_r>:
 800b1dc:	6893      	ldr	r3, [r2, #8]
 800b1de:	b510      	push	{r4, lr}
 800b1e0:	3b01      	subs	r3, #1
 800b1e2:	6093      	str	r3, [r2, #8]
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	da04      	bge.n	800b1f2 <__sfputc_r+0x16>
 800b1e8:	6994      	ldr	r4, [r2, #24]
 800b1ea:	42a3      	cmp	r3, r4
 800b1ec:	db07      	blt.n	800b1fe <__sfputc_r+0x22>
 800b1ee:	290a      	cmp	r1, #10
 800b1f0:	d005      	beq.n	800b1fe <__sfputc_r+0x22>
 800b1f2:	6813      	ldr	r3, [r2, #0]
 800b1f4:	1c58      	adds	r0, r3, #1
 800b1f6:	6010      	str	r0, [r2, #0]
 800b1f8:	7019      	strb	r1, [r3, #0]
 800b1fa:	0008      	movs	r0, r1
 800b1fc:	bd10      	pop	{r4, pc}
 800b1fe:	f000 fdcf 	bl	800bda0 <__swbuf_r>
 800b202:	0001      	movs	r1, r0
 800b204:	e7f9      	b.n	800b1fa <__sfputc_r+0x1e>

0800b206 <__sfputs_r>:
 800b206:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b208:	0006      	movs	r6, r0
 800b20a:	000f      	movs	r7, r1
 800b20c:	0014      	movs	r4, r2
 800b20e:	18d5      	adds	r5, r2, r3
 800b210:	42ac      	cmp	r4, r5
 800b212:	d101      	bne.n	800b218 <__sfputs_r+0x12>
 800b214:	2000      	movs	r0, #0
 800b216:	e007      	b.n	800b228 <__sfputs_r+0x22>
 800b218:	7821      	ldrb	r1, [r4, #0]
 800b21a:	003a      	movs	r2, r7
 800b21c:	0030      	movs	r0, r6
 800b21e:	f7ff ffdd 	bl	800b1dc <__sfputc_r>
 800b222:	3401      	adds	r4, #1
 800b224:	1c43      	adds	r3, r0, #1
 800b226:	d1f3      	bne.n	800b210 <__sfputs_r+0xa>
 800b228:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b22c <_vfiprintf_r>:
 800b22c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b22e:	b0a1      	sub	sp, #132	; 0x84
 800b230:	0006      	movs	r6, r0
 800b232:	000c      	movs	r4, r1
 800b234:	001f      	movs	r7, r3
 800b236:	9203      	str	r2, [sp, #12]
 800b238:	2800      	cmp	r0, #0
 800b23a:	d004      	beq.n	800b246 <_vfiprintf_r+0x1a>
 800b23c:	6983      	ldr	r3, [r0, #24]
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d101      	bne.n	800b246 <_vfiprintf_r+0x1a>
 800b242:	f001 fe55 	bl	800cef0 <__sinit>
 800b246:	4b8e      	ldr	r3, [pc, #568]	; (800b480 <_vfiprintf_r+0x254>)
 800b248:	429c      	cmp	r4, r3
 800b24a:	d11c      	bne.n	800b286 <_vfiprintf_r+0x5a>
 800b24c:	6874      	ldr	r4, [r6, #4]
 800b24e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b250:	07db      	lsls	r3, r3, #31
 800b252:	d405      	bmi.n	800b260 <_vfiprintf_r+0x34>
 800b254:	89a3      	ldrh	r3, [r4, #12]
 800b256:	059b      	lsls	r3, r3, #22
 800b258:	d402      	bmi.n	800b260 <_vfiprintf_r+0x34>
 800b25a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b25c:	f001 feed 	bl	800d03a <__retarget_lock_acquire_recursive>
 800b260:	89a3      	ldrh	r3, [r4, #12]
 800b262:	071b      	lsls	r3, r3, #28
 800b264:	d502      	bpl.n	800b26c <_vfiprintf_r+0x40>
 800b266:	6923      	ldr	r3, [r4, #16]
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d11d      	bne.n	800b2a8 <_vfiprintf_r+0x7c>
 800b26c:	0021      	movs	r1, r4
 800b26e:	0030      	movs	r0, r6
 800b270:	f000 fdec 	bl	800be4c <__swsetup_r>
 800b274:	2800      	cmp	r0, #0
 800b276:	d017      	beq.n	800b2a8 <_vfiprintf_r+0x7c>
 800b278:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b27a:	07db      	lsls	r3, r3, #31
 800b27c:	d50d      	bpl.n	800b29a <_vfiprintf_r+0x6e>
 800b27e:	2001      	movs	r0, #1
 800b280:	4240      	negs	r0, r0
 800b282:	b021      	add	sp, #132	; 0x84
 800b284:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b286:	4b7f      	ldr	r3, [pc, #508]	; (800b484 <_vfiprintf_r+0x258>)
 800b288:	429c      	cmp	r4, r3
 800b28a:	d101      	bne.n	800b290 <_vfiprintf_r+0x64>
 800b28c:	68b4      	ldr	r4, [r6, #8]
 800b28e:	e7de      	b.n	800b24e <_vfiprintf_r+0x22>
 800b290:	4b7d      	ldr	r3, [pc, #500]	; (800b488 <_vfiprintf_r+0x25c>)
 800b292:	429c      	cmp	r4, r3
 800b294:	d1db      	bne.n	800b24e <_vfiprintf_r+0x22>
 800b296:	68f4      	ldr	r4, [r6, #12]
 800b298:	e7d9      	b.n	800b24e <_vfiprintf_r+0x22>
 800b29a:	89a3      	ldrh	r3, [r4, #12]
 800b29c:	059b      	lsls	r3, r3, #22
 800b29e:	d4ee      	bmi.n	800b27e <_vfiprintf_r+0x52>
 800b2a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b2a2:	f001 fecb 	bl	800d03c <__retarget_lock_release_recursive>
 800b2a6:	e7ea      	b.n	800b27e <_vfiprintf_r+0x52>
 800b2a8:	2300      	movs	r3, #0
 800b2aa:	ad08      	add	r5, sp, #32
 800b2ac:	616b      	str	r3, [r5, #20]
 800b2ae:	3320      	adds	r3, #32
 800b2b0:	766b      	strb	r3, [r5, #25]
 800b2b2:	3310      	adds	r3, #16
 800b2b4:	76ab      	strb	r3, [r5, #26]
 800b2b6:	9707      	str	r7, [sp, #28]
 800b2b8:	9f03      	ldr	r7, [sp, #12]
 800b2ba:	783b      	ldrb	r3, [r7, #0]
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d001      	beq.n	800b2c4 <_vfiprintf_r+0x98>
 800b2c0:	2b25      	cmp	r3, #37	; 0x25
 800b2c2:	d14e      	bne.n	800b362 <_vfiprintf_r+0x136>
 800b2c4:	9b03      	ldr	r3, [sp, #12]
 800b2c6:	1afb      	subs	r3, r7, r3
 800b2c8:	9305      	str	r3, [sp, #20]
 800b2ca:	9b03      	ldr	r3, [sp, #12]
 800b2cc:	429f      	cmp	r7, r3
 800b2ce:	d00d      	beq.n	800b2ec <_vfiprintf_r+0xc0>
 800b2d0:	9b05      	ldr	r3, [sp, #20]
 800b2d2:	0021      	movs	r1, r4
 800b2d4:	0030      	movs	r0, r6
 800b2d6:	9a03      	ldr	r2, [sp, #12]
 800b2d8:	f7ff ff95 	bl	800b206 <__sfputs_r>
 800b2dc:	1c43      	adds	r3, r0, #1
 800b2de:	d100      	bne.n	800b2e2 <_vfiprintf_r+0xb6>
 800b2e0:	e0b5      	b.n	800b44e <_vfiprintf_r+0x222>
 800b2e2:	696a      	ldr	r2, [r5, #20]
 800b2e4:	9b05      	ldr	r3, [sp, #20]
 800b2e6:	4694      	mov	ip, r2
 800b2e8:	4463      	add	r3, ip
 800b2ea:	616b      	str	r3, [r5, #20]
 800b2ec:	783b      	ldrb	r3, [r7, #0]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d100      	bne.n	800b2f4 <_vfiprintf_r+0xc8>
 800b2f2:	e0ac      	b.n	800b44e <_vfiprintf_r+0x222>
 800b2f4:	2201      	movs	r2, #1
 800b2f6:	1c7b      	adds	r3, r7, #1
 800b2f8:	9303      	str	r3, [sp, #12]
 800b2fa:	2300      	movs	r3, #0
 800b2fc:	4252      	negs	r2, r2
 800b2fe:	606a      	str	r2, [r5, #4]
 800b300:	a904      	add	r1, sp, #16
 800b302:	3254      	adds	r2, #84	; 0x54
 800b304:	1852      	adds	r2, r2, r1
 800b306:	602b      	str	r3, [r5, #0]
 800b308:	60eb      	str	r3, [r5, #12]
 800b30a:	60ab      	str	r3, [r5, #8]
 800b30c:	7013      	strb	r3, [r2, #0]
 800b30e:	65ab      	str	r3, [r5, #88]	; 0x58
 800b310:	9b03      	ldr	r3, [sp, #12]
 800b312:	2205      	movs	r2, #5
 800b314:	7819      	ldrb	r1, [r3, #0]
 800b316:	485d      	ldr	r0, [pc, #372]	; (800b48c <_vfiprintf_r+0x260>)
 800b318:	f001 fefe 	bl	800d118 <memchr>
 800b31c:	9b03      	ldr	r3, [sp, #12]
 800b31e:	1c5f      	adds	r7, r3, #1
 800b320:	2800      	cmp	r0, #0
 800b322:	d120      	bne.n	800b366 <_vfiprintf_r+0x13a>
 800b324:	682a      	ldr	r2, [r5, #0]
 800b326:	06d3      	lsls	r3, r2, #27
 800b328:	d504      	bpl.n	800b334 <_vfiprintf_r+0x108>
 800b32a:	2353      	movs	r3, #83	; 0x53
 800b32c:	a904      	add	r1, sp, #16
 800b32e:	185b      	adds	r3, r3, r1
 800b330:	2120      	movs	r1, #32
 800b332:	7019      	strb	r1, [r3, #0]
 800b334:	0713      	lsls	r3, r2, #28
 800b336:	d504      	bpl.n	800b342 <_vfiprintf_r+0x116>
 800b338:	2353      	movs	r3, #83	; 0x53
 800b33a:	a904      	add	r1, sp, #16
 800b33c:	185b      	adds	r3, r3, r1
 800b33e:	212b      	movs	r1, #43	; 0x2b
 800b340:	7019      	strb	r1, [r3, #0]
 800b342:	9b03      	ldr	r3, [sp, #12]
 800b344:	781b      	ldrb	r3, [r3, #0]
 800b346:	2b2a      	cmp	r3, #42	; 0x2a
 800b348:	d016      	beq.n	800b378 <_vfiprintf_r+0x14c>
 800b34a:	2100      	movs	r1, #0
 800b34c:	68eb      	ldr	r3, [r5, #12]
 800b34e:	9f03      	ldr	r7, [sp, #12]
 800b350:	783a      	ldrb	r2, [r7, #0]
 800b352:	1c78      	adds	r0, r7, #1
 800b354:	3a30      	subs	r2, #48	; 0x30
 800b356:	4684      	mov	ip, r0
 800b358:	2a09      	cmp	r2, #9
 800b35a:	d94f      	bls.n	800b3fc <_vfiprintf_r+0x1d0>
 800b35c:	2900      	cmp	r1, #0
 800b35e:	d111      	bne.n	800b384 <_vfiprintf_r+0x158>
 800b360:	e017      	b.n	800b392 <_vfiprintf_r+0x166>
 800b362:	3701      	adds	r7, #1
 800b364:	e7a9      	b.n	800b2ba <_vfiprintf_r+0x8e>
 800b366:	4b49      	ldr	r3, [pc, #292]	; (800b48c <_vfiprintf_r+0x260>)
 800b368:	682a      	ldr	r2, [r5, #0]
 800b36a:	1ac0      	subs	r0, r0, r3
 800b36c:	2301      	movs	r3, #1
 800b36e:	4083      	lsls	r3, r0
 800b370:	4313      	orrs	r3, r2
 800b372:	602b      	str	r3, [r5, #0]
 800b374:	9703      	str	r7, [sp, #12]
 800b376:	e7cb      	b.n	800b310 <_vfiprintf_r+0xe4>
 800b378:	9b07      	ldr	r3, [sp, #28]
 800b37a:	1d19      	adds	r1, r3, #4
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	9107      	str	r1, [sp, #28]
 800b380:	2b00      	cmp	r3, #0
 800b382:	db01      	blt.n	800b388 <_vfiprintf_r+0x15c>
 800b384:	930b      	str	r3, [sp, #44]	; 0x2c
 800b386:	e004      	b.n	800b392 <_vfiprintf_r+0x166>
 800b388:	425b      	negs	r3, r3
 800b38a:	60eb      	str	r3, [r5, #12]
 800b38c:	2302      	movs	r3, #2
 800b38e:	4313      	orrs	r3, r2
 800b390:	602b      	str	r3, [r5, #0]
 800b392:	783b      	ldrb	r3, [r7, #0]
 800b394:	2b2e      	cmp	r3, #46	; 0x2e
 800b396:	d10a      	bne.n	800b3ae <_vfiprintf_r+0x182>
 800b398:	787b      	ldrb	r3, [r7, #1]
 800b39a:	2b2a      	cmp	r3, #42	; 0x2a
 800b39c:	d137      	bne.n	800b40e <_vfiprintf_r+0x1e2>
 800b39e:	9b07      	ldr	r3, [sp, #28]
 800b3a0:	3702      	adds	r7, #2
 800b3a2:	1d1a      	adds	r2, r3, #4
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	9207      	str	r2, [sp, #28]
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	db2d      	blt.n	800b408 <_vfiprintf_r+0x1dc>
 800b3ac:	9309      	str	r3, [sp, #36]	; 0x24
 800b3ae:	2203      	movs	r2, #3
 800b3b0:	7839      	ldrb	r1, [r7, #0]
 800b3b2:	4837      	ldr	r0, [pc, #220]	; (800b490 <_vfiprintf_r+0x264>)
 800b3b4:	f001 feb0 	bl	800d118 <memchr>
 800b3b8:	2800      	cmp	r0, #0
 800b3ba:	d007      	beq.n	800b3cc <_vfiprintf_r+0x1a0>
 800b3bc:	4b34      	ldr	r3, [pc, #208]	; (800b490 <_vfiprintf_r+0x264>)
 800b3be:	682a      	ldr	r2, [r5, #0]
 800b3c0:	1ac0      	subs	r0, r0, r3
 800b3c2:	2340      	movs	r3, #64	; 0x40
 800b3c4:	4083      	lsls	r3, r0
 800b3c6:	4313      	orrs	r3, r2
 800b3c8:	3701      	adds	r7, #1
 800b3ca:	602b      	str	r3, [r5, #0]
 800b3cc:	7839      	ldrb	r1, [r7, #0]
 800b3ce:	1c7b      	adds	r3, r7, #1
 800b3d0:	2206      	movs	r2, #6
 800b3d2:	4830      	ldr	r0, [pc, #192]	; (800b494 <_vfiprintf_r+0x268>)
 800b3d4:	9303      	str	r3, [sp, #12]
 800b3d6:	7629      	strb	r1, [r5, #24]
 800b3d8:	f001 fe9e 	bl	800d118 <memchr>
 800b3dc:	2800      	cmp	r0, #0
 800b3de:	d045      	beq.n	800b46c <_vfiprintf_r+0x240>
 800b3e0:	4b2d      	ldr	r3, [pc, #180]	; (800b498 <_vfiprintf_r+0x26c>)
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d127      	bne.n	800b436 <_vfiprintf_r+0x20a>
 800b3e6:	2207      	movs	r2, #7
 800b3e8:	9b07      	ldr	r3, [sp, #28]
 800b3ea:	3307      	adds	r3, #7
 800b3ec:	4393      	bics	r3, r2
 800b3ee:	3308      	adds	r3, #8
 800b3f0:	9307      	str	r3, [sp, #28]
 800b3f2:	696b      	ldr	r3, [r5, #20]
 800b3f4:	9a04      	ldr	r2, [sp, #16]
 800b3f6:	189b      	adds	r3, r3, r2
 800b3f8:	616b      	str	r3, [r5, #20]
 800b3fa:	e75d      	b.n	800b2b8 <_vfiprintf_r+0x8c>
 800b3fc:	210a      	movs	r1, #10
 800b3fe:	434b      	muls	r3, r1
 800b400:	4667      	mov	r7, ip
 800b402:	189b      	adds	r3, r3, r2
 800b404:	3909      	subs	r1, #9
 800b406:	e7a3      	b.n	800b350 <_vfiprintf_r+0x124>
 800b408:	2301      	movs	r3, #1
 800b40a:	425b      	negs	r3, r3
 800b40c:	e7ce      	b.n	800b3ac <_vfiprintf_r+0x180>
 800b40e:	2300      	movs	r3, #0
 800b410:	001a      	movs	r2, r3
 800b412:	3701      	adds	r7, #1
 800b414:	606b      	str	r3, [r5, #4]
 800b416:	7839      	ldrb	r1, [r7, #0]
 800b418:	1c78      	adds	r0, r7, #1
 800b41a:	3930      	subs	r1, #48	; 0x30
 800b41c:	4684      	mov	ip, r0
 800b41e:	2909      	cmp	r1, #9
 800b420:	d903      	bls.n	800b42a <_vfiprintf_r+0x1fe>
 800b422:	2b00      	cmp	r3, #0
 800b424:	d0c3      	beq.n	800b3ae <_vfiprintf_r+0x182>
 800b426:	9209      	str	r2, [sp, #36]	; 0x24
 800b428:	e7c1      	b.n	800b3ae <_vfiprintf_r+0x182>
 800b42a:	230a      	movs	r3, #10
 800b42c:	435a      	muls	r2, r3
 800b42e:	4667      	mov	r7, ip
 800b430:	1852      	adds	r2, r2, r1
 800b432:	3b09      	subs	r3, #9
 800b434:	e7ef      	b.n	800b416 <_vfiprintf_r+0x1ea>
 800b436:	ab07      	add	r3, sp, #28
 800b438:	9300      	str	r3, [sp, #0]
 800b43a:	0022      	movs	r2, r4
 800b43c:	0029      	movs	r1, r5
 800b43e:	0030      	movs	r0, r6
 800b440:	4b16      	ldr	r3, [pc, #88]	; (800b49c <_vfiprintf_r+0x270>)
 800b442:	f000 f8d7 	bl	800b5f4 <_printf_float>
 800b446:	9004      	str	r0, [sp, #16]
 800b448:	9b04      	ldr	r3, [sp, #16]
 800b44a:	3301      	adds	r3, #1
 800b44c:	d1d1      	bne.n	800b3f2 <_vfiprintf_r+0x1c6>
 800b44e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b450:	07db      	lsls	r3, r3, #31
 800b452:	d405      	bmi.n	800b460 <_vfiprintf_r+0x234>
 800b454:	89a3      	ldrh	r3, [r4, #12]
 800b456:	059b      	lsls	r3, r3, #22
 800b458:	d402      	bmi.n	800b460 <_vfiprintf_r+0x234>
 800b45a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b45c:	f001 fdee 	bl	800d03c <__retarget_lock_release_recursive>
 800b460:	89a3      	ldrh	r3, [r4, #12]
 800b462:	065b      	lsls	r3, r3, #25
 800b464:	d500      	bpl.n	800b468 <_vfiprintf_r+0x23c>
 800b466:	e70a      	b.n	800b27e <_vfiprintf_r+0x52>
 800b468:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b46a:	e70a      	b.n	800b282 <_vfiprintf_r+0x56>
 800b46c:	ab07      	add	r3, sp, #28
 800b46e:	9300      	str	r3, [sp, #0]
 800b470:	0022      	movs	r2, r4
 800b472:	0029      	movs	r1, r5
 800b474:	0030      	movs	r0, r6
 800b476:	4b09      	ldr	r3, [pc, #36]	; (800b49c <_vfiprintf_r+0x270>)
 800b478:	f000 fb6e 	bl	800bb58 <_printf_i>
 800b47c:	e7e3      	b.n	800b446 <_vfiprintf_r+0x21a>
 800b47e:	46c0      	nop			; (mov r8, r8)
 800b480:	0800e294 	.word	0x0800e294
 800b484:	0800e2b4 	.word	0x0800e2b4
 800b488:	0800e274 	.word	0x0800e274
 800b48c:	0800e09c 	.word	0x0800e09c
 800b490:	0800e0a2 	.word	0x0800e0a2
 800b494:	0800e0a6 	.word	0x0800e0a6
 800b498:	0800b5f5 	.word	0x0800b5f5
 800b49c:	0800b207 	.word	0x0800b207

0800b4a0 <__cvt>:
 800b4a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b4a2:	001e      	movs	r6, r3
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	0014      	movs	r4, r2
 800b4a8:	b08b      	sub	sp, #44	; 0x2c
 800b4aa:	429e      	cmp	r6, r3
 800b4ac:	da04      	bge.n	800b4b8 <__cvt+0x18>
 800b4ae:	2180      	movs	r1, #128	; 0x80
 800b4b0:	0609      	lsls	r1, r1, #24
 800b4b2:	1873      	adds	r3, r6, r1
 800b4b4:	001e      	movs	r6, r3
 800b4b6:	232d      	movs	r3, #45	; 0x2d
 800b4b8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b4ba:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800b4bc:	7013      	strb	r3, [r2, #0]
 800b4be:	2320      	movs	r3, #32
 800b4c0:	2203      	movs	r2, #3
 800b4c2:	439f      	bics	r7, r3
 800b4c4:	2f46      	cmp	r7, #70	; 0x46
 800b4c6:	d007      	beq.n	800b4d8 <__cvt+0x38>
 800b4c8:	003b      	movs	r3, r7
 800b4ca:	3b45      	subs	r3, #69	; 0x45
 800b4cc:	4259      	negs	r1, r3
 800b4ce:	414b      	adcs	r3, r1
 800b4d0:	9910      	ldr	r1, [sp, #64]	; 0x40
 800b4d2:	3a01      	subs	r2, #1
 800b4d4:	18cb      	adds	r3, r1, r3
 800b4d6:	9310      	str	r3, [sp, #64]	; 0x40
 800b4d8:	ab09      	add	r3, sp, #36	; 0x24
 800b4da:	9304      	str	r3, [sp, #16]
 800b4dc:	ab08      	add	r3, sp, #32
 800b4de:	9303      	str	r3, [sp, #12]
 800b4e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b4e2:	9200      	str	r2, [sp, #0]
 800b4e4:	9302      	str	r3, [sp, #8]
 800b4e6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b4e8:	0022      	movs	r2, r4
 800b4ea:	9301      	str	r3, [sp, #4]
 800b4ec:	0033      	movs	r3, r6
 800b4ee:	f000 fdb7 	bl	800c060 <_dtoa_r>
 800b4f2:	0005      	movs	r5, r0
 800b4f4:	2f47      	cmp	r7, #71	; 0x47
 800b4f6:	d102      	bne.n	800b4fe <__cvt+0x5e>
 800b4f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b4fa:	07db      	lsls	r3, r3, #31
 800b4fc:	d528      	bpl.n	800b550 <__cvt+0xb0>
 800b4fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b500:	18eb      	adds	r3, r5, r3
 800b502:	9307      	str	r3, [sp, #28]
 800b504:	2f46      	cmp	r7, #70	; 0x46
 800b506:	d114      	bne.n	800b532 <__cvt+0x92>
 800b508:	782b      	ldrb	r3, [r5, #0]
 800b50a:	2b30      	cmp	r3, #48	; 0x30
 800b50c:	d10c      	bne.n	800b528 <__cvt+0x88>
 800b50e:	2200      	movs	r2, #0
 800b510:	2300      	movs	r3, #0
 800b512:	0020      	movs	r0, r4
 800b514:	0031      	movs	r1, r6
 800b516:	f7f4 ff95 	bl	8000444 <__aeabi_dcmpeq>
 800b51a:	2800      	cmp	r0, #0
 800b51c:	d104      	bne.n	800b528 <__cvt+0x88>
 800b51e:	2301      	movs	r3, #1
 800b520:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b522:	1a9b      	subs	r3, r3, r2
 800b524:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b526:	6013      	str	r3, [r2, #0]
 800b528:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b52a:	9a07      	ldr	r2, [sp, #28]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	18d3      	adds	r3, r2, r3
 800b530:	9307      	str	r3, [sp, #28]
 800b532:	2200      	movs	r2, #0
 800b534:	2300      	movs	r3, #0
 800b536:	0020      	movs	r0, r4
 800b538:	0031      	movs	r1, r6
 800b53a:	f7f4 ff83 	bl	8000444 <__aeabi_dcmpeq>
 800b53e:	2800      	cmp	r0, #0
 800b540:	d001      	beq.n	800b546 <__cvt+0xa6>
 800b542:	9b07      	ldr	r3, [sp, #28]
 800b544:	9309      	str	r3, [sp, #36]	; 0x24
 800b546:	2230      	movs	r2, #48	; 0x30
 800b548:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b54a:	9907      	ldr	r1, [sp, #28]
 800b54c:	428b      	cmp	r3, r1
 800b54e:	d306      	bcc.n	800b55e <__cvt+0xbe>
 800b550:	0028      	movs	r0, r5
 800b552:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b554:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b556:	1b5b      	subs	r3, r3, r5
 800b558:	6013      	str	r3, [r2, #0]
 800b55a:	b00b      	add	sp, #44	; 0x2c
 800b55c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b55e:	1c59      	adds	r1, r3, #1
 800b560:	9109      	str	r1, [sp, #36]	; 0x24
 800b562:	701a      	strb	r2, [r3, #0]
 800b564:	e7f0      	b.n	800b548 <__cvt+0xa8>

0800b566 <__exponent>:
 800b566:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b568:	1c83      	adds	r3, r0, #2
 800b56a:	b087      	sub	sp, #28
 800b56c:	9303      	str	r3, [sp, #12]
 800b56e:	0005      	movs	r5, r0
 800b570:	000c      	movs	r4, r1
 800b572:	232b      	movs	r3, #43	; 0x2b
 800b574:	7002      	strb	r2, [r0, #0]
 800b576:	2900      	cmp	r1, #0
 800b578:	da01      	bge.n	800b57e <__exponent+0x18>
 800b57a:	424c      	negs	r4, r1
 800b57c:	3302      	adds	r3, #2
 800b57e:	706b      	strb	r3, [r5, #1]
 800b580:	2c09      	cmp	r4, #9
 800b582:	dd31      	ble.n	800b5e8 <__exponent+0x82>
 800b584:	270a      	movs	r7, #10
 800b586:	ab04      	add	r3, sp, #16
 800b588:	1dde      	adds	r6, r3, #7
 800b58a:	0020      	movs	r0, r4
 800b58c:	0039      	movs	r1, r7
 800b58e:	9601      	str	r6, [sp, #4]
 800b590:	f7f4 ff42 	bl	8000418 <__aeabi_idivmod>
 800b594:	3e01      	subs	r6, #1
 800b596:	3130      	adds	r1, #48	; 0x30
 800b598:	0020      	movs	r0, r4
 800b59a:	7031      	strb	r1, [r6, #0]
 800b59c:	0039      	movs	r1, r7
 800b59e:	9402      	str	r4, [sp, #8]
 800b5a0:	f7f4 fe54 	bl	800024c <__divsi3>
 800b5a4:	9b02      	ldr	r3, [sp, #8]
 800b5a6:	0004      	movs	r4, r0
 800b5a8:	2b63      	cmp	r3, #99	; 0x63
 800b5aa:	dcee      	bgt.n	800b58a <__exponent+0x24>
 800b5ac:	9b01      	ldr	r3, [sp, #4]
 800b5ae:	3430      	adds	r4, #48	; 0x30
 800b5b0:	1e9a      	subs	r2, r3, #2
 800b5b2:	0013      	movs	r3, r2
 800b5b4:	9903      	ldr	r1, [sp, #12]
 800b5b6:	7014      	strb	r4, [r2, #0]
 800b5b8:	a804      	add	r0, sp, #16
 800b5ba:	3007      	adds	r0, #7
 800b5bc:	4298      	cmp	r0, r3
 800b5be:	d80e      	bhi.n	800b5de <__exponent+0x78>
 800b5c0:	ab04      	add	r3, sp, #16
 800b5c2:	3307      	adds	r3, #7
 800b5c4:	2000      	movs	r0, #0
 800b5c6:	429a      	cmp	r2, r3
 800b5c8:	d804      	bhi.n	800b5d4 <__exponent+0x6e>
 800b5ca:	ab04      	add	r3, sp, #16
 800b5cc:	3009      	adds	r0, #9
 800b5ce:	18c0      	adds	r0, r0, r3
 800b5d0:	9b01      	ldr	r3, [sp, #4]
 800b5d2:	1ac0      	subs	r0, r0, r3
 800b5d4:	9b03      	ldr	r3, [sp, #12]
 800b5d6:	1818      	adds	r0, r3, r0
 800b5d8:	1b40      	subs	r0, r0, r5
 800b5da:	b007      	add	sp, #28
 800b5dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b5de:	7818      	ldrb	r0, [r3, #0]
 800b5e0:	3301      	adds	r3, #1
 800b5e2:	7008      	strb	r0, [r1, #0]
 800b5e4:	3101      	adds	r1, #1
 800b5e6:	e7e7      	b.n	800b5b8 <__exponent+0x52>
 800b5e8:	2330      	movs	r3, #48	; 0x30
 800b5ea:	18e4      	adds	r4, r4, r3
 800b5ec:	70ab      	strb	r3, [r5, #2]
 800b5ee:	1d28      	adds	r0, r5, #4
 800b5f0:	70ec      	strb	r4, [r5, #3]
 800b5f2:	e7f1      	b.n	800b5d8 <__exponent+0x72>

0800b5f4 <_printf_float>:
 800b5f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b5f6:	b095      	sub	sp, #84	; 0x54
 800b5f8:	000c      	movs	r4, r1
 800b5fa:	9209      	str	r2, [sp, #36]	; 0x24
 800b5fc:	001e      	movs	r6, r3
 800b5fe:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800b600:	0007      	movs	r7, r0
 800b602:	f001 fd15 	bl	800d030 <_localeconv_r>
 800b606:	6803      	ldr	r3, [r0, #0]
 800b608:	0018      	movs	r0, r3
 800b60a:	930c      	str	r3, [sp, #48]	; 0x30
 800b60c:	f7f4 fd78 	bl	8000100 <strlen>
 800b610:	2300      	movs	r3, #0
 800b612:	9312      	str	r3, [sp, #72]	; 0x48
 800b614:	7e23      	ldrb	r3, [r4, #24]
 800b616:	2207      	movs	r2, #7
 800b618:	930a      	str	r3, [sp, #40]	; 0x28
 800b61a:	6823      	ldr	r3, [r4, #0]
 800b61c:	900e      	str	r0, [sp, #56]	; 0x38
 800b61e:	930d      	str	r3, [sp, #52]	; 0x34
 800b620:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b622:	682b      	ldr	r3, [r5, #0]
 800b624:	05c9      	lsls	r1, r1, #23
 800b626:	d547      	bpl.n	800b6b8 <_printf_float+0xc4>
 800b628:	189b      	adds	r3, r3, r2
 800b62a:	4393      	bics	r3, r2
 800b62c:	001a      	movs	r2, r3
 800b62e:	3208      	adds	r2, #8
 800b630:	602a      	str	r2, [r5, #0]
 800b632:	681a      	ldr	r2, [r3, #0]
 800b634:	685b      	ldr	r3, [r3, #4]
 800b636:	64a2      	str	r2, [r4, #72]	; 0x48
 800b638:	64e3      	str	r3, [r4, #76]	; 0x4c
 800b63a:	2201      	movs	r2, #1
 800b63c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800b63e:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 800b640:	930b      	str	r3, [sp, #44]	; 0x2c
 800b642:	006b      	lsls	r3, r5, #1
 800b644:	085b      	lsrs	r3, r3, #1
 800b646:	930f      	str	r3, [sp, #60]	; 0x3c
 800b648:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b64a:	4ba7      	ldr	r3, [pc, #668]	; (800b8e8 <_printf_float+0x2f4>)
 800b64c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800b64e:	4252      	negs	r2, r2
 800b650:	f7f6 fc62 	bl	8001f18 <__aeabi_dcmpun>
 800b654:	2800      	cmp	r0, #0
 800b656:	d131      	bne.n	800b6bc <_printf_float+0xc8>
 800b658:	2201      	movs	r2, #1
 800b65a:	4ba3      	ldr	r3, [pc, #652]	; (800b8e8 <_printf_float+0x2f4>)
 800b65c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b65e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800b660:	4252      	negs	r2, r2
 800b662:	f7f4 feff 	bl	8000464 <__aeabi_dcmple>
 800b666:	2800      	cmp	r0, #0
 800b668:	d128      	bne.n	800b6bc <_printf_float+0xc8>
 800b66a:	2200      	movs	r2, #0
 800b66c:	2300      	movs	r3, #0
 800b66e:	0029      	movs	r1, r5
 800b670:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b672:	f7f4 feed 	bl	8000450 <__aeabi_dcmplt>
 800b676:	2800      	cmp	r0, #0
 800b678:	d003      	beq.n	800b682 <_printf_float+0x8e>
 800b67a:	0023      	movs	r3, r4
 800b67c:	222d      	movs	r2, #45	; 0x2d
 800b67e:	3343      	adds	r3, #67	; 0x43
 800b680:	701a      	strb	r2, [r3, #0]
 800b682:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b684:	4d99      	ldr	r5, [pc, #612]	; (800b8ec <_printf_float+0x2f8>)
 800b686:	2b47      	cmp	r3, #71	; 0x47
 800b688:	d900      	bls.n	800b68c <_printf_float+0x98>
 800b68a:	4d99      	ldr	r5, [pc, #612]	; (800b8f0 <_printf_float+0x2fc>)
 800b68c:	2303      	movs	r3, #3
 800b68e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b690:	6123      	str	r3, [r4, #16]
 800b692:	3301      	adds	r3, #1
 800b694:	439a      	bics	r2, r3
 800b696:	2300      	movs	r3, #0
 800b698:	6022      	str	r2, [r4, #0]
 800b69a:	930b      	str	r3, [sp, #44]	; 0x2c
 800b69c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b69e:	0021      	movs	r1, r4
 800b6a0:	0038      	movs	r0, r7
 800b6a2:	9600      	str	r6, [sp, #0]
 800b6a4:	aa13      	add	r2, sp, #76	; 0x4c
 800b6a6:	f000 f9e7 	bl	800ba78 <_printf_common>
 800b6aa:	1c43      	adds	r3, r0, #1
 800b6ac:	d000      	beq.n	800b6b0 <_printf_float+0xbc>
 800b6ae:	e0a2      	b.n	800b7f6 <_printf_float+0x202>
 800b6b0:	2001      	movs	r0, #1
 800b6b2:	4240      	negs	r0, r0
 800b6b4:	b015      	add	sp, #84	; 0x54
 800b6b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b6b8:	3307      	adds	r3, #7
 800b6ba:	e7b6      	b.n	800b62a <_printf_float+0x36>
 800b6bc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b6be:	002b      	movs	r3, r5
 800b6c0:	0010      	movs	r0, r2
 800b6c2:	0029      	movs	r1, r5
 800b6c4:	f7f6 fc28 	bl	8001f18 <__aeabi_dcmpun>
 800b6c8:	2800      	cmp	r0, #0
 800b6ca:	d00b      	beq.n	800b6e4 <_printf_float+0xf0>
 800b6cc:	2d00      	cmp	r5, #0
 800b6ce:	da03      	bge.n	800b6d8 <_printf_float+0xe4>
 800b6d0:	0023      	movs	r3, r4
 800b6d2:	222d      	movs	r2, #45	; 0x2d
 800b6d4:	3343      	adds	r3, #67	; 0x43
 800b6d6:	701a      	strb	r2, [r3, #0]
 800b6d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6da:	4d86      	ldr	r5, [pc, #536]	; (800b8f4 <_printf_float+0x300>)
 800b6dc:	2b47      	cmp	r3, #71	; 0x47
 800b6de:	d9d5      	bls.n	800b68c <_printf_float+0x98>
 800b6e0:	4d85      	ldr	r5, [pc, #532]	; (800b8f8 <_printf_float+0x304>)
 800b6e2:	e7d3      	b.n	800b68c <_printf_float+0x98>
 800b6e4:	2220      	movs	r2, #32
 800b6e6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b6e8:	6863      	ldr	r3, [r4, #4]
 800b6ea:	4391      	bics	r1, r2
 800b6ec:	910f      	str	r1, [sp, #60]	; 0x3c
 800b6ee:	1c5a      	adds	r2, r3, #1
 800b6f0:	d149      	bne.n	800b786 <_printf_float+0x192>
 800b6f2:	3307      	adds	r3, #7
 800b6f4:	6063      	str	r3, [r4, #4]
 800b6f6:	2380      	movs	r3, #128	; 0x80
 800b6f8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b6fa:	00db      	lsls	r3, r3, #3
 800b6fc:	4313      	orrs	r3, r2
 800b6fe:	2200      	movs	r2, #0
 800b700:	9206      	str	r2, [sp, #24]
 800b702:	aa12      	add	r2, sp, #72	; 0x48
 800b704:	9205      	str	r2, [sp, #20]
 800b706:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b708:	a908      	add	r1, sp, #32
 800b70a:	9204      	str	r2, [sp, #16]
 800b70c:	aa11      	add	r2, sp, #68	; 0x44
 800b70e:	9203      	str	r2, [sp, #12]
 800b710:	2223      	movs	r2, #35	; 0x23
 800b712:	6023      	str	r3, [r4, #0]
 800b714:	9301      	str	r3, [sp, #4]
 800b716:	6863      	ldr	r3, [r4, #4]
 800b718:	1852      	adds	r2, r2, r1
 800b71a:	9202      	str	r2, [sp, #8]
 800b71c:	9300      	str	r3, [sp, #0]
 800b71e:	0038      	movs	r0, r7
 800b720:	002b      	movs	r3, r5
 800b722:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b724:	f7ff febc 	bl	800b4a0 <__cvt>
 800b728:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b72a:	0005      	movs	r5, r0
 800b72c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b72e:	2b47      	cmp	r3, #71	; 0x47
 800b730:	d108      	bne.n	800b744 <_printf_float+0x150>
 800b732:	1ccb      	adds	r3, r1, #3
 800b734:	db02      	blt.n	800b73c <_printf_float+0x148>
 800b736:	6863      	ldr	r3, [r4, #4]
 800b738:	4299      	cmp	r1, r3
 800b73a:	dd48      	ble.n	800b7ce <_printf_float+0x1da>
 800b73c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b73e:	3b02      	subs	r3, #2
 800b740:	b2db      	uxtb	r3, r3
 800b742:	930a      	str	r3, [sp, #40]	; 0x28
 800b744:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b746:	2b65      	cmp	r3, #101	; 0x65
 800b748:	d824      	bhi.n	800b794 <_printf_float+0x1a0>
 800b74a:	0020      	movs	r0, r4
 800b74c:	001a      	movs	r2, r3
 800b74e:	3901      	subs	r1, #1
 800b750:	3050      	adds	r0, #80	; 0x50
 800b752:	9111      	str	r1, [sp, #68]	; 0x44
 800b754:	f7ff ff07 	bl	800b566 <__exponent>
 800b758:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b75a:	900b      	str	r0, [sp, #44]	; 0x2c
 800b75c:	1813      	adds	r3, r2, r0
 800b75e:	6123      	str	r3, [r4, #16]
 800b760:	2a01      	cmp	r2, #1
 800b762:	dc02      	bgt.n	800b76a <_printf_float+0x176>
 800b764:	6822      	ldr	r2, [r4, #0]
 800b766:	07d2      	lsls	r2, r2, #31
 800b768:	d501      	bpl.n	800b76e <_printf_float+0x17a>
 800b76a:	3301      	adds	r3, #1
 800b76c:	6123      	str	r3, [r4, #16]
 800b76e:	2323      	movs	r3, #35	; 0x23
 800b770:	aa08      	add	r2, sp, #32
 800b772:	189b      	adds	r3, r3, r2
 800b774:	781b      	ldrb	r3, [r3, #0]
 800b776:	2b00      	cmp	r3, #0
 800b778:	d100      	bne.n	800b77c <_printf_float+0x188>
 800b77a:	e78f      	b.n	800b69c <_printf_float+0xa8>
 800b77c:	0023      	movs	r3, r4
 800b77e:	222d      	movs	r2, #45	; 0x2d
 800b780:	3343      	adds	r3, #67	; 0x43
 800b782:	701a      	strb	r2, [r3, #0]
 800b784:	e78a      	b.n	800b69c <_printf_float+0xa8>
 800b786:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b788:	2a47      	cmp	r2, #71	; 0x47
 800b78a:	d1b4      	bne.n	800b6f6 <_printf_float+0x102>
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d1b2      	bne.n	800b6f6 <_printf_float+0x102>
 800b790:	3301      	adds	r3, #1
 800b792:	e7af      	b.n	800b6f4 <_printf_float+0x100>
 800b794:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b796:	2b66      	cmp	r3, #102	; 0x66
 800b798:	d11b      	bne.n	800b7d2 <_printf_float+0x1de>
 800b79a:	6863      	ldr	r3, [r4, #4]
 800b79c:	2900      	cmp	r1, #0
 800b79e:	dd0d      	ble.n	800b7bc <_printf_float+0x1c8>
 800b7a0:	6121      	str	r1, [r4, #16]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d102      	bne.n	800b7ac <_printf_float+0x1b8>
 800b7a6:	6822      	ldr	r2, [r4, #0]
 800b7a8:	07d2      	lsls	r2, r2, #31
 800b7aa:	d502      	bpl.n	800b7b2 <_printf_float+0x1be>
 800b7ac:	3301      	adds	r3, #1
 800b7ae:	1859      	adds	r1, r3, r1
 800b7b0:	6121      	str	r1, [r4, #16]
 800b7b2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b7b4:	65a3      	str	r3, [r4, #88]	; 0x58
 800b7b6:	2300      	movs	r3, #0
 800b7b8:	930b      	str	r3, [sp, #44]	; 0x2c
 800b7ba:	e7d8      	b.n	800b76e <_printf_float+0x17a>
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d103      	bne.n	800b7c8 <_printf_float+0x1d4>
 800b7c0:	2201      	movs	r2, #1
 800b7c2:	6821      	ldr	r1, [r4, #0]
 800b7c4:	4211      	tst	r1, r2
 800b7c6:	d000      	beq.n	800b7ca <_printf_float+0x1d6>
 800b7c8:	1c9a      	adds	r2, r3, #2
 800b7ca:	6122      	str	r2, [r4, #16]
 800b7cc:	e7f1      	b.n	800b7b2 <_printf_float+0x1be>
 800b7ce:	2367      	movs	r3, #103	; 0x67
 800b7d0:	930a      	str	r3, [sp, #40]	; 0x28
 800b7d2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b7d4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b7d6:	4293      	cmp	r3, r2
 800b7d8:	db06      	blt.n	800b7e8 <_printf_float+0x1f4>
 800b7da:	6822      	ldr	r2, [r4, #0]
 800b7dc:	6123      	str	r3, [r4, #16]
 800b7de:	07d2      	lsls	r2, r2, #31
 800b7e0:	d5e7      	bpl.n	800b7b2 <_printf_float+0x1be>
 800b7e2:	3301      	adds	r3, #1
 800b7e4:	6123      	str	r3, [r4, #16]
 800b7e6:	e7e4      	b.n	800b7b2 <_printf_float+0x1be>
 800b7e8:	2101      	movs	r1, #1
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	dc01      	bgt.n	800b7f2 <_printf_float+0x1fe>
 800b7ee:	1849      	adds	r1, r1, r1
 800b7f0:	1ac9      	subs	r1, r1, r3
 800b7f2:	1852      	adds	r2, r2, r1
 800b7f4:	e7e9      	b.n	800b7ca <_printf_float+0x1d6>
 800b7f6:	6822      	ldr	r2, [r4, #0]
 800b7f8:	0553      	lsls	r3, r2, #21
 800b7fa:	d407      	bmi.n	800b80c <_printf_float+0x218>
 800b7fc:	6923      	ldr	r3, [r4, #16]
 800b7fe:	002a      	movs	r2, r5
 800b800:	0038      	movs	r0, r7
 800b802:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b804:	47b0      	blx	r6
 800b806:	1c43      	adds	r3, r0, #1
 800b808:	d128      	bne.n	800b85c <_printf_float+0x268>
 800b80a:	e751      	b.n	800b6b0 <_printf_float+0xbc>
 800b80c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b80e:	2b65      	cmp	r3, #101	; 0x65
 800b810:	d800      	bhi.n	800b814 <_printf_float+0x220>
 800b812:	e0e1      	b.n	800b9d8 <_printf_float+0x3e4>
 800b814:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800b816:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800b818:	2200      	movs	r2, #0
 800b81a:	2300      	movs	r3, #0
 800b81c:	f7f4 fe12 	bl	8000444 <__aeabi_dcmpeq>
 800b820:	2800      	cmp	r0, #0
 800b822:	d031      	beq.n	800b888 <_printf_float+0x294>
 800b824:	2301      	movs	r3, #1
 800b826:	0038      	movs	r0, r7
 800b828:	4a34      	ldr	r2, [pc, #208]	; (800b8fc <_printf_float+0x308>)
 800b82a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b82c:	47b0      	blx	r6
 800b82e:	1c43      	adds	r3, r0, #1
 800b830:	d100      	bne.n	800b834 <_printf_float+0x240>
 800b832:	e73d      	b.n	800b6b0 <_printf_float+0xbc>
 800b834:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b836:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b838:	4293      	cmp	r3, r2
 800b83a:	db02      	blt.n	800b842 <_printf_float+0x24e>
 800b83c:	6823      	ldr	r3, [r4, #0]
 800b83e:	07db      	lsls	r3, r3, #31
 800b840:	d50c      	bpl.n	800b85c <_printf_float+0x268>
 800b842:	0038      	movs	r0, r7
 800b844:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b846:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b848:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b84a:	47b0      	blx	r6
 800b84c:	2500      	movs	r5, #0
 800b84e:	1c43      	adds	r3, r0, #1
 800b850:	d100      	bne.n	800b854 <_printf_float+0x260>
 800b852:	e72d      	b.n	800b6b0 <_printf_float+0xbc>
 800b854:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b856:	3b01      	subs	r3, #1
 800b858:	42ab      	cmp	r3, r5
 800b85a:	dc0a      	bgt.n	800b872 <_printf_float+0x27e>
 800b85c:	6823      	ldr	r3, [r4, #0]
 800b85e:	079b      	lsls	r3, r3, #30
 800b860:	d500      	bpl.n	800b864 <_printf_float+0x270>
 800b862:	e106      	b.n	800ba72 <_printf_float+0x47e>
 800b864:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b866:	68e0      	ldr	r0, [r4, #12]
 800b868:	4298      	cmp	r0, r3
 800b86a:	db00      	blt.n	800b86e <_printf_float+0x27a>
 800b86c:	e722      	b.n	800b6b4 <_printf_float+0xc0>
 800b86e:	0018      	movs	r0, r3
 800b870:	e720      	b.n	800b6b4 <_printf_float+0xc0>
 800b872:	0022      	movs	r2, r4
 800b874:	2301      	movs	r3, #1
 800b876:	0038      	movs	r0, r7
 800b878:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b87a:	321a      	adds	r2, #26
 800b87c:	47b0      	blx	r6
 800b87e:	1c43      	adds	r3, r0, #1
 800b880:	d100      	bne.n	800b884 <_printf_float+0x290>
 800b882:	e715      	b.n	800b6b0 <_printf_float+0xbc>
 800b884:	3501      	adds	r5, #1
 800b886:	e7e5      	b.n	800b854 <_printf_float+0x260>
 800b888:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	dc38      	bgt.n	800b900 <_printf_float+0x30c>
 800b88e:	2301      	movs	r3, #1
 800b890:	0038      	movs	r0, r7
 800b892:	4a1a      	ldr	r2, [pc, #104]	; (800b8fc <_printf_float+0x308>)
 800b894:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b896:	47b0      	blx	r6
 800b898:	1c43      	adds	r3, r0, #1
 800b89a:	d100      	bne.n	800b89e <_printf_float+0x2aa>
 800b89c:	e708      	b.n	800b6b0 <_printf_float+0xbc>
 800b89e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b8a0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b8a2:	4313      	orrs	r3, r2
 800b8a4:	d102      	bne.n	800b8ac <_printf_float+0x2b8>
 800b8a6:	6823      	ldr	r3, [r4, #0]
 800b8a8:	07db      	lsls	r3, r3, #31
 800b8aa:	d5d7      	bpl.n	800b85c <_printf_float+0x268>
 800b8ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b8ae:	0038      	movs	r0, r7
 800b8b0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b8b2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b8b4:	47b0      	blx	r6
 800b8b6:	1c43      	adds	r3, r0, #1
 800b8b8:	d100      	bne.n	800b8bc <_printf_float+0x2c8>
 800b8ba:	e6f9      	b.n	800b6b0 <_printf_float+0xbc>
 800b8bc:	2300      	movs	r3, #0
 800b8be:	930a      	str	r3, [sp, #40]	; 0x28
 800b8c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b8c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b8c4:	425b      	negs	r3, r3
 800b8c6:	4293      	cmp	r3, r2
 800b8c8:	dc01      	bgt.n	800b8ce <_printf_float+0x2da>
 800b8ca:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b8cc:	e797      	b.n	800b7fe <_printf_float+0x20a>
 800b8ce:	0022      	movs	r2, r4
 800b8d0:	2301      	movs	r3, #1
 800b8d2:	0038      	movs	r0, r7
 800b8d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b8d6:	321a      	adds	r2, #26
 800b8d8:	47b0      	blx	r6
 800b8da:	1c43      	adds	r3, r0, #1
 800b8dc:	d100      	bne.n	800b8e0 <_printf_float+0x2ec>
 800b8de:	e6e7      	b.n	800b6b0 <_printf_float+0xbc>
 800b8e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b8e2:	3301      	adds	r3, #1
 800b8e4:	e7eb      	b.n	800b8be <_printf_float+0x2ca>
 800b8e6:	46c0      	nop			; (mov r8, r8)
 800b8e8:	7fefffff 	.word	0x7fefffff
 800b8ec:	0800e0ad 	.word	0x0800e0ad
 800b8f0:	0800e0b1 	.word	0x0800e0b1
 800b8f4:	0800e0b5 	.word	0x0800e0b5
 800b8f8:	0800e0b9 	.word	0x0800e0b9
 800b8fc:	0800e0bd 	.word	0x0800e0bd
 800b900:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b902:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b904:	920a      	str	r2, [sp, #40]	; 0x28
 800b906:	429a      	cmp	r2, r3
 800b908:	dd00      	ble.n	800b90c <_printf_float+0x318>
 800b90a:	930a      	str	r3, [sp, #40]	; 0x28
 800b90c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b90e:	2b00      	cmp	r3, #0
 800b910:	dc3c      	bgt.n	800b98c <_printf_float+0x398>
 800b912:	2300      	movs	r3, #0
 800b914:	930d      	str	r3, [sp, #52]	; 0x34
 800b916:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b918:	43db      	mvns	r3, r3
 800b91a:	17db      	asrs	r3, r3, #31
 800b91c:	930f      	str	r3, [sp, #60]	; 0x3c
 800b91e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b920:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b922:	930b      	str	r3, [sp, #44]	; 0x2c
 800b924:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b926:	4013      	ands	r3, r2
 800b928:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b92a:	1ad3      	subs	r3, r2, r3
 800b92c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b92e:	4293      	cmp	r3, r2
 800b930:	dc34      	bgt.n	800b99c <_printf_float+0x3a8>
 800b932:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b934:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b936:	4293      	cmp	r3, r2
 800b938:	db3d      	blt.n	800b9b6 <_printf_float+0x3c2>
 800b93a:	6823      	ldr	r3, [r4, #0]
 800b93c:	07db      	lsls	r3, r3, #31
 800b93e:	d43a      	bmi.n	800b9b6 <_printf_float+0x3c2>
 800b940:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b942:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b944:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b946:	1ad3      	subs	r3, r2, r3
 800b948:	1a52      	subs	r2, r2, r1
 800b94a:	920a      	str	r2, [sp, #40]	; 0x28
 800b94c:	429a      	cmp	r2, r3
 800b94e:	dd00      	ble.n	800b952 <_printf_float+0x35e>
 800b950:	930a      	str	r3, [sp, #40]	; 0x28
 800b952:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b954:	2b00      	cmp	r3, #0
 800b956:	dc36      	bgt.n	800b9c6 <_printf_float+0x3d2>
 800b958:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b95a:	2500      	movs	r5, #0
 800b95c:	43db      	mvns	r3, r3
 800b95e:	17db      	asrs	r3, r3, #31
 800b960:	930b      	str	r3, [sp, #44]	; 0x2c
 800b962:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b964:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b966:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b968:	1a9b      	subs	r3, r3, r2
 800b96a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b96c:	400a      	ands	r2, r1
 800b96e:	1a9b      	subs	r3, r3, r2
 800b970:	42ab      	cmp	r3, r5
 800b972:	dc00      	bgt.n	800b976 <_printf_float+0x382>
 800b974:	e772      	b.n	800b85c <_printf_float+0x268>
 800b976:	0022      	movs	r2, r4
 800b978:	2301      	movs	r3, #1
 800b97a:	0038      	movs	r0, r7
 800b97c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b97e:	321a      	adds	r2, #26
 800b980:	47b0      	blx	r6
 800b982:	1c43      	adds	r3, r0, #1
 800b984:	d100      	bne.n	800b988 <_printf_float+0x394>
 800b986:	e693      	b.n	800b6b0 <_printf_float+0xbc>
 800b988:	3501      	adds	r5, #1
 800b98a:	e7ea      	b.n	800b962 <_printf_float+0x36e>
 800b98c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b98e:	002a      	movs	r2, r5
 800b990:	0038      	movs	r0, r7
 800b992:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b994:	47b0      	blx	r6
 800b996:	1c43      	adds	r3, r0, #1
 800b998:	d1bb      	bne.n	800b912 <_printf_float+0x31e>
 800b99a:	e689      	b.n	800b6b0 <_printf_float+0xbc>
 800b99c:	0022      	movs	r2, r4
 800b99e:	2301      	movs	r3, #1
 800b9a0:	0038      	movs	r0, r7
 800b9a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b9a4:	321a      	adds	r2, #26
 800b9a6:	47b0      	blx	r6
 800b9a8:	1c43      	adds	r3, r0, #1
 800b9aa:	d100      	bne.n	800b9ae <_printf_float+0x3ba>
 800b9ac:	e680      	b.n	800b6b0 <_printf_float+0xbc>
 800b9ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b9b0:	3301      	adds	r3, #1
 800b9b2:	930d      	str	r3, [sp, #52]	; 0x34
 800b9b4:	e7b3      	b.n	800b91e <_printf_float+0x32a>
 800b9b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b9b8:	0038      	movs	r0, r7
 800b9ba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b9bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b9be:	47b0      	blx	r6
 800b9c0:	1c43      	adds	r3, r0, #1
 800b9c2:	d1bd      	bne.n	800b940 <_printf_float+0x34c>
 800b9c4:	e674      	b.n	800b6b0 <_printf_float+0xbc>
 800b9c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b9c8:	0038      	movs	r0, r7
 800b9ca:	18ea      	adds	r2, r5, r3
 800b9cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b9ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b9d0:	47b0      	blx	r6
 800b9d2:	1c43      	adds	r3, r0, #1
 800b9d4:	d1c0      	bne.n	800b958 <_printf_float+0x364>
 800b9d6:	e66b      	b.n	800b6b0 <_printf_float+0xbc>
 800b9d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b9da:	2b01      	cmp	r3, #1
 800b9dc:	dc02      	bgt.n	800b9e4 <_printf_float+0x3f0>
 800b9de:	2301      	movs	r3, #1
 800b9e0:	421a      	tst	r2, r3
 800b9e2:	d034      	beq.n	800ba4e <_printf_float+0x45a>
 800b9e4:	2301      	movs	r3, #1
 800b9e6:	002a      	movs	r2, r5
 800b9e8:	0038      	movs	r0, r7
 800b9ea:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b9ec:	47b0      	blx	r6
 800b9ee:	1c43      	adds	r3, r0, #1
 800b9f0:	d100      	bne.n	800b9f4 <_printf_float+0x400>
 800b9f2:	e65d      	b.n	800b6b0 <_printf_float+0xbc>
 800b9f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b9f6:	0038      	movs	r0, r7
 800b9f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b9fa:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b9fc:	47b0      	blx	r6
 800b9fe:	1c43      	adds	r3, r0, #1
 800ba00:	d100      	bne.n	800ba04 <_printf_float+0x410>
 800ba02:	e655      	b.n	800b6b0 <_printf_float+0xbc>
 800ba04:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800ba06:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800ba08:	2200      	movs	r2, #0
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	f7f4 fd1a 	bl	8000444 <__aeabi_dcmpeq>
 800ba10:	2800      	cmp	r0, #0
 800ba12:	d11a      	bne.n	800ba4a <_printf_float+0x456>
 800ba14:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ba16:	1c6a      	adds	r2, r5, #1
 800ba18:	3b01      	subs	r3, #1
 800ba1a:	0038      	movs	r0, r7
 800ba1c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ba1e:	47b0      	blx	r6
 800ba20:	1c43      	adds	r3, r0, #1
 800ba22:	d10e      	bne.n	800ba42 <_printf_float+0x44e>
 800ba24:	e644      	b.n	800b6b0 <_printf_float+0xbc>
 800ba26:	0022      	movs	r2, r4
 800ba28:	2301      	movs	r3, #1
 800ba2a:	0038      	movs	r0, r7
 800ba2c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ba2e:	321a      	adds	r2, #26
 800ba30:	47b0      	blx	r6
 800ba32:	1c43      	adds	r3, r0, #1
 800ba34:	d100      	bne.n	800ba38 <_printf_float+0x444>
 800ba36:	e63b      	b.n	800b6b0 <_printf_float+0xbc>
 800ba38:	3501      	adds	r5, #1
 800ba3a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ba3c:	3b01      	subs	r3, #1
 800ba3e:	42ab      	cmp	r3, r5
 800ba40:	dcf1      	bgt.n	800ba26 <_printf_float+0x432>
 800ba42:	0022      	movs	r2, r4
 800ba44:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ba46:	3250      	adds	r2, #80	; 0x50
 800ba48:	e6da      	b.n	800b800 <_printf_float+0x20c>
 800ba4a:	2500      	movs	r5, #0
 800ba4c:	e7f5      	b.n	800ba3a <_printf_float+0x446>
 800ba4e:	002a      	movs	r2, r5
 800ba50:	e7e3      	b.n	800ba1a <_printf_float+0x426>
 800ba52:	0022      	movs	r2, r4
 800ba54:	2301      	movs	r3, #1
 800ba56:	0038      	movs	r0, r7
 800ba58:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ba5a:	3219      	adds	r2, #25
 800ba5c:	47b0      	blx	r6
 800ba5e:	1c43      	adds	r3, r0, #1
 800ba60:	d100      	bne.n	800ba64 <_printf_float+0x470>
 800ba62:	e625      	b.n	800b6b0 <_printf_float+0xbc>
 800ba64:	3501      	adds	r5, #1
 800ba66:	68e3      	ldr	r3, [r4, #12]
 800ba68:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ba6a:	1a9b      	subs	r3, r3, r2
 800ba6c:	42ab      	cmp	r3, r5
 800ba6e:	dcf0      	bgt.n	800ba52 <_printf_float+0x45e>
 800ba70:	e6f8      	b.n	800b864 <_printf_float+0x270>
 800ba72:	2500      	movs	r5, #0
 800ba74:	e7f7      	b.n	800ba66 <_printf_float+0x472>
 800ba76:	46c0      	nop			; (mov r8, r8)

0800ba78 <_printf_common>:
 800ba78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ba7a:	0015      	movs	r5, r2
 800ba7c:	9301      	str	r3, [sp, #4]
 800ba7e:	688a      	ldr	r2, [r1, #8]
 800ba80:	690b      	ldr	r3, [r1, #16]
 800ba82:	000c      	movs	r4, r1
 800ba84:	9000      	str	r0, [sp, #0]
 800ba86:	4293      	cmp	r3, r2
 800ba88:	da00      	bge.n	800ba8c <_printf_common+0x14>
 800ba8a:	0013      	movs	r3, r2
 800ba8c:	0022      	movs	r2, r4
 800ba8e:	602b      	str	r3, [r5, #0]
 800ba90:	3243      	adds	r2, #67	; 0x43
 800ba92:	7812      	ldrb	r2, [r2, #0]
 800ba94:	2a00      	cmp	r2, #0
 800ba96:	d001      	beq.n	800ba9c <_printf_common+0x24>
 800ba98:	3301      	adds	r3, #1
 800ba9a:	602b      	str	r3, [r5, #0]
 800ba9c:	6823      	ldr	r3, [r4, #0]
 800ba9e:	069b      	lsls	r3, r3, #26
 800baa0:	d502      	bpl.n	800baa8 <_printf_common+0x30>
 800baa2:	682b      	ldr	r3, [r5, #0]
 800baa4:	3302      	adds	r3, #2
 800baa6:	602b      	str	r3, [r5, #0]
 800baa8:	6822      	ldr	r2, [r4, #0]
 800baaa:	2306      	movs	r3, #6
 800baac:	0017      	movs	r7, r2
 800baae:	401f      	ands	r7, r3
 800bab0:	421a      	tst	r2, r3
 800bab2:	d027      	beq.n	800bb04 <_printf_common+0x8c>
 800bab4:	0023      	movs	r3, r4
 800bab6:	3343      	adds	r3, #67	; 0x43
 800bab8:	781b      	ldrb	r3, [r3, #0]
 800baba:	1e5a      	subs	r2, r3, #1
 800babc:	4193      	sbcs	r3, r2
 800babe:	6822      	ldr	r2, [r4, #0]
 800bac0:	0692      	lsls	r2, r2, #26
 800bac2:	d430      	bmi.n	800bb26 <_printf_common+0xae>
 800bac4:	0022      	movs	r2, r4
 800bac6:	9901      	ldr	r1, [sp, #4]
 800bac8:	9800      	ldr	r0, [sp, #0]
 800baca:	9e08      	ldr	r6, [sp, #32]
 800bacc:	3243      	adds	r2, #67	; 0x43
 800bace:	47b0      	blx	r6
 800bad0:	1c43      	adds	r3, r0, #1
 800bad2:	d025      	beq.n	800bb20 <_printf_common+0xa8>
 800bad4:	2306      	movs	r3, #6
 800bad6:	6820      	ldr	r0, [r4, #0]
 800bad8:	682a      	ldr	r2, [r5, #0]
 800bada:	68e1      	ldr	r1, [r4, #12]
 800badc:	2500      	movs	r5, #0
 800bade:	4003      	ands	r3, r0
 800bae0:	2b04      	cmp	r3, #4
 800bae2:	d103      	bne.n	800baec <_printf_common+0x74>
 800bae4:	1a8d      	subs	r5, r1, r2
 800bae6:	43eb      	mvns	r3, r5
 800bae8:	17db      	asrs	r3, r3, #31
 800baea:	401d      	ands	r5, r3
 800baec:	68a3      	ldr	r3, [r4, #8]
 800baee:	6922      	ldr	r2, [r4, #16]
 800baf0:	4293      	cmp	r3, r2
 800baf2:	dd01      	ble.n	800baf8 <_printf_common+0x80>
 800baf4:	1a9b      	subs	r3, r3, r2
 800baf6:	18ed      	adds	r5, r5, r3
 800baf8:	2700      	movs	r7, #0
 800bafa:	42bd      	cmp	r5, r7
 800bafc:	d120      	bne.n	800bb40 <_printf_common+0xc8>
 800bafe:	2000      	movs	r0, #0
 800bb00:	e010      	b.n	800bb24 <_printf_common+0xac>
 800bb02:	3701      	adds	r7, #1
 800bb04:	68e3      	ldr	r3, [r4, #12]
 800bb06:	682a      	ldr	r2, [r5, #0]
 800bb08:	1a9b      	subs	r3, r3, r2
 800bb0a:	42bb      	cmp	r3, r7
 800bb0c:	ddd2      	ble.n	800bab4 <_printf_common+0x3c>
 800bb0e:	0022      	movs	r2, r4
 800bb10:	2301      	movs	r3, #1
 800bb12:	9901      	ldr	r1, [sp, #4]
 800bb14:	9800      	ldr	r0, [sp, #0]
 800bb16:	9e08      	ldr	r6, [sp, #32]
 800bb18:	3219      	adds	r2, #25
 800bb1a:	47b0      	blx	r6
 800bb1c:	1c43      	adds	r3, r0, #1
 800bb1e:	d1f0      	bne.n	800bb02 <_printf_common+0x8a>
 800bb20:	2001      	movs	r0, #1
 800bb22:	4240      	negs	r0, r0
 800bb24:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bb26:	2030      	movs	r0, #48	; 0x30
 800bb28:	18e1      	adds	r1, r4, r3
 800bb2a:	3143      	adds	r1, #67	; 0x43
 800bb2c:	7008      	strb	r0, [r1, #0]
 800bb2e:	0021      	movs	r1, r4
 800bb30:	1c5a      	adds	r2, r3, #1
 800bb32:	3145      	adds	r1, #69	; 0x45
 800bb34:	7809      	ldrb	r1, [r1, #0]
 800bb36:	18a2      	adds	r2, r4, r2
 800bb38:	3243      	adds	r2, #67	; 0x43
 800bb3a:	3302      	adds	r3, #2
 800bb3c:	7011      	strb	r1, [r2, #0]
 800bb3e:	e7c1      	b.n	800bac4 <_printf_common+0x4c>
 800bb40:	0022      	movs	r2, r4
 800bb42:	2301      	movs	r3, #1
 800bb44:	9901      	ldr	r1, [sp, #4]
 800bb46:	9800      	ldr	r0, [sp, #0]
 800bb48:	9e08      	ldr	r6, [sp, #32]
 800bb4a:	321a      	adds	r2, #26
 800bb4c:	47b0      	blx	r6
 800bb4e:	1c43      	adds	r3, r0, #1
 800bb50:	d0e6      	beq.n	800bb20 <_printf_common+0xa8>
 800bb52:	3701      	adds	r7, #1
 800bb54:	e7d1      	b.n	800bafa <_printf_common+0x82>
	...

0800bb58 <_printf_i>:
 800bb58:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bb5a:	b08b      	sub	sp, #44	; 0x2c
 800bb5c:	9206      	str	r2, [sp, #24]
 800bb5e:	000a      	movs	r2, r1
 800bb60:	3243      	adds	r2, #67	; 0x43
 800bb62:	9307      	str	r3, [sp, #28]
 800bb64:	9005      	str	r0, [sp, #20]
 800bb66:	9204      	str	r2, [sp, #16]
 800bb68:	7e0a      	ldrb	r2, [r1, #24]
 800bb6a:	000c      	movs	r4, r1
 800bb6c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bb6e:	2a78      	cmp	r2, #120	; 0x78
 800bb70:	d807      	bhi.n	800bb82 <_printf_i+0x2a>
 800bb72:	2a62      	cmp	r2, #98	; 0x62
 800bb74:	d809      	bhi.n	800bb8a <_printf_i+0x32>
 800bb76:	2a00      	cmp	r2, #0
 800bb78:	d100      	bne.n	800bb7c <_printf_i+0x24>
 800bb7a:	e0c1      	b.n	800bd00 <_printf_i+0x1a8>
 800bb7c:	2a58      	cmp	r2, #88	; 0x58
 800bb7e:	d100      	bne.n	800bb82 <_printf_i+0x2a>
 800bb80:	e08c      	b.n	800bc9c <_printf_i+0x144>
 800bb82:	0026      	movs	r6, r4
 800bb84:	3642      	adds	r6, #66	; 0x42
 800bb86:	7032      	strb	r2, [r6, #0]
 800bb88:	e022      	b.n	800bbd0 <_printf_i+0x78>
 800bb8a:	0010      	movs	r0, r2
 800bb8c:	3863      	subs	r0, #99	; 0x63
 800bb8e:	2815      	cmp	r0, #21
 800bb90:	d8f7      	bhi.n	800bb82 <_printf_i+0x2a>
 800bb92:	f7f4 fac7 	bl	8000124 <__gnu_thumb1_case_shi>
 800bb96:	0016      	.short	0x0016
 800bb98:	fff6001f 	.word	0xfff6001f
 800bb9c:	fff6fff6 	.word	0xfff6fff6
 800bba0:	001ffff6 	.word	0x001ffff6
 800bba4:	fff6fff6 	.word	0xfff6fff6
 800bba8:	fff6fff6 	.word	0xfff6fff6
 800bbac:	003600a8 	.word	0x003600a8
 800bbb0:	fff6009a 	.word	0xfff6009a
 800bbb4:	00b9fff6 	.word	0x00b9fff6
 800bbb8:	0036fff6 	.word	0x0036fff6
 800bbbc:	fff6fff6 	.word	0xfff6fff6
 800bbc0:	009e      	.short	0x009e
 800bbc2:	0026      	movs	r6, r4
 800bbc4:	681a      	ldr	r2, [r3, #0]
 800bbc6:	3642      	adds	r6, #66	; 0x42
 800bbc8:	1d11      	adds	r1, r2, #4
 800bbca:	6019      	str	r1, [r3, #0]
 800bbcc:	6813      	ldr	r3, [r2, #0]
 800bbce:	7033      	strb	r3, [r6, #0]
 800bbd0:	2301      	movs	r3, #1
 800bbd2:	e0a7      	b.n	800bd24 <_printf_i+0x1cc>
 800bbd4:	6808      	ldr	r0, [r1, #0]
 800bbd6:	6819      	ldr	r1, [r3, #0]
 800bbd8:	1d0a      	adds	r2, r1, #4
 800bbda:	0605      	lsls	r5, r0, #24
 800bbdc:	d50b      	bpl.n	800bbf6 <_printf_i+0x9e>
 800bbde:	680d      	ldr	r5, [r1, #0]
 800bbe0:	601a      	str	r2, [r3, #0]
 800bbe2:	2d00      	cmp	r5, #0
 800bbe4:	da03      	bge.n	800bbee <_printf_i+0x96>
 800bbe6:	232d      	movs	r3, #45	; 0x2d
 800bbe8:	9a04      	ldr	r2, [sp, #16]
 800bbea:	426d      	negs	r5, r5
 800bbec:	7013      	strb	r3, [r2, #0]
 800bbee:	4b61      	ldr	r3, [pc, #388]	; (800bd74 <_printf_i+0x21c>)
 800bbf0:	270a      	movs	r7, #10
 800bbf2:	9303      	str	r3, [sp, #12]
 800bbf4:	e01b      	b.n	800bc2e <_printf_i+0xd6>
 800bbf6:	680d      	ldr	r5, [r1, #0]
 800bbf8:	601a      	str	r2, [r3, #0]
 800bbfa:	0641      	lsls	r1, r0, #25
 800bbfc:	d5f1      	bpl.n	800bbe2 <_printf_i+0x8a>
 800bbfe:	b22d      	sxth	r5, r5
 800bc00:	e7ef      	b.n	800bbe2 <_printf_i+0x8a>
 800bc02:	680d      	ldr	r5, [r1, #0]
 800bc04:	6819      	ldr	r1, [r3, #0]
 800bc06:	1d08      	adds	r0, r1, #4
 800bc08:	6018      	str	r0, [r3, #0]
 800bc0a:	062e      	lsls	r6, r5, #24
 800bc0c:	d501      	bpl.n	800bc12 <_printf_i+0xba>
 800bc0e:	680d      	ldr	r5, [r1, #0]
 800bc10:	e003      	b.n	800bc1a <_printf_i+0xc2>
 800bc12:	066d      	lsls	r5, r5, #25
 800bc14:	d5fb      	bpl.n	800bc0e <_printf_i+0xb6>
 800bc16:	680d      	ldr	r5, [r1, #0]
 800bc18:	b2ad      	uxth	r5, r5
 800bc1a:	4b56      	ldr	r3, [pc, #344]	; (800bd74 <_printf_i+0x21c>)
 800bc1c:	2708      	movs	r7, #8
 800bc1e:	9303      	str	r3, [sp, #12]
 800bc20:	2a6f      	cmp	r2, #111	; 0x6f
 800bc22:	d000      	beq.n	800bc26 <_printf_i+0xce>
 800bc24:	3702      	adds	r7, #2
 800bc26:	0023      	movs	r3, r4
 800bc28:	2200      	movs	r2, #0
 800bc2a:	3343      	adds	r3, #67	; 0x43
 800bc2c:	701a      	strb	r2, [r3, #0]
 800bc2e:	6863      	ldr	r3, [r4, #4]
 800bc30:	60a3      	str	r3, [r4, #8]
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	db03      	blt.n	800bc3e <_printf_i+0xe6>
 800bc36:	2204      	movs	r2, #4
 800bc38:	6821      	ldr	r1, [r4, #0]
 800bc3a:	4391      	bics	r1, r2
 800bc3c:	6021      	str	r1, [r4, #0]
 800bc3e:	2d00      	cmp	r5, #0
 800bc40:	d102      	bne.n	800bc48 <_printf_i+0xf0>
 800bc42:	9e04      	ldr	r6, [sp, #16]
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d00c      	beq.n	800bc62 <_printf_i+0x10a>
 800bc48:	9e04      	ldr	r6, [sp, #16]
 800bc4a:	0028      	movs	r0, r5
 800bc4c:	0039      	movs	r1, r7
 800bc4e:	f7f4 faf9 	bl	8000244 <__aeabi_uidivmod>
 800bc52:	9b03      	ldr	r3, [sp, #12]
 800bc54:	3e01      	subs	r6, #1
 800bc56:	5c5b      	ldrb	r3, [r3, r1]
 800bc58:	7033      	strb	r3, [r6, #0]
 800bc5a:	002b      	movs	r3, r5
 800bc5c:	0005      	movs	r5, r0
 800bc5e:	429f      	cmp	r7, r3
 800bc60:	d9f3      	bls.n	800bc4a <_printf_i+0xf2>
 800bc62:	2f08      	cmp	r7, #8
 800bc64:	d109      	bne.n	800bc7a <_printf_i+0x122>
 800bc66:	6823      	ldr	r3, [r4, #0]
 800bc68:	07db      	lsls	r3, r3, #31
 800bc6a:	d506      	bpl.n	800bc7a <_printf_i+0x122>
 800bc6c:	6863      	ldr	r3, [r4, #4]
 800bc6e:	6922      	ldr	r2, [r4, #16]
 800bc70:	4293      	cmp	r3, r2
 800bc72:	dc02      	bgt.n	800bc7a <_printf_i+0x122>
 800bc74:	2330      	movs	r3, #48	; 0x30
 800bc76:	3e01      	subs	r6, #1
 800bc78:	7033      	strb	r3, [r6, #0]
 800bc7a:	9b04      	ldr	r3, [sp, #16]
 800bc7c:	1b9b      	subs	r3, r3, r6
 800bc7e:	6123      	str	r3, [r4, #16]
 800bc80:	9b07      	ldr	r3, [sp, #28]
 800bc82:	0021      	movs	r1, r4
 800bc84:	9300      	str	r3, [sp, #0]
 800bc86:	9805      	ldr	r0, [sp, #20]
 800bc88:	9b06      	ldr	r3, [sp, #24]
 800bc8a:	aa09      	add	r2, sp, #36	; 0x24
 800bc8c:	f7ff fef4 	bl	800ba78 <_printf_common>
 800bc90:	1c43      	adds	r3, r0, #1
 800bc92:	d14c      	bne.n	800bd2e <_printf_i+0x1d6>
 800bc94:	2001      	movs	r0, #1
 800bc96:	4240      	negs	r0, r0
 800bc98:	b00b      	add	sp, #44	; 0x2c
 800bc9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc9c:	3145      	adds	r1, #69	; 0x45
 800bc9e:	700a      	strb	r2, [r1, #0]
 800bca0:	4a34      	ldr	r2, [pc, #208]	; (800bd74 <_printf_i+0x21c>)
 800bca2:	9203      	str	r2, [sp, #12]
 800bca4:	681a      	ldr	r2, [r3, #0]
 800bca6:	6821      	ldr	r1, [r4, #0]
 800bca8:	ca20      	ldmia	r2!, {r5}
 800bcaa:	601a      	str	r2, [r3, #0]
 800bcac:	0608      	lsls	r0, r1, #24
 800bcae:	d516      	bpl.n	800bcde <_printf_i+0x186>
 800bcb0:	07cb      	lsls	r3, r1, #31
 800bcb2:	d502      	bpl.n	800bcba <_printf_i+0x162>
 800bcb4:	2320      	movs	r3, #32
 800bcb6:	4319      	orrs	r1, r3
 800bcb8:	6021      	str	r1, [r4, #0]
 800bcba:	2710      	movs	r7, #16
 800bcbc:	2d00      	cmp	r5, #0
 800bcbe:	d1b2      	bne.n	800bc26 <_printf_i+0xce>
 800bcc0:	2320      	movs	r3, #32
 800bcc2:	6822      	ldr	r2, [r4, #0]
 800bcc4:	439a      	bics	r2, r3
 800bcc6:	6022      	str	r2, [r4, #0]
 800bcc8:	e7ad      	b.n	800bc26 <_printf_i+0xce>
 800bcca:	2220      	movs	r2, #32
 800bccc:	6809      	ldr	r1, [r1, #0]
 800bcce:	430a      	orrs	r2, r1
 800bcd0:	6022      	str	r2, [r4, #0]
 800bcd2:	0022      	movs	r2, r4
 800bcd4:	2178      	movs	r1, #120	; 0x78
 800bcd6:	3245      	adds	r2, #69	; 0x45
 800bcd8:	7011      	strb	r1, [r2, #0]
 800bcda:	4a27      	ldr	r2, [pc, #156]	; (800bd78 <_printf_i+0x220>)
 800bcdc:	e7e1      	b.n	800bca2 <_printf_i+0x14a>
 800bcde:	0648      	lsls	r0, r1, #25
 800bce0:	d5e6      	bpl.n	800bcb0 <_printf_i+0x158>
 800bce2:	b2ad      	uxth	r5, r5
 800bce4:	e7e4      	b.n	800bcb0 <_printf_i+0x158>
 800bce6:	681a      	ldr	r2, [r3, #0]
 800bce8:	680d      	ldr	r5, [r1, #0]
 800bcea:	1d10      	adds	r0, r2, #4
 800bcec:	6949      	ldr	r1, [r1, #20]
 800bcee:	6018      	str	r0, [r3, #0]
 800bcf0:	6813      	ldr	r3, [r2, #0]
 800bcf2:	062e      	lsls	r6, r5, #24
 800bcf4:	d501      	bpl.n	800bcfa <_printf_i+0x1a2>
 800bcf6:	6019      	str	r1, [r3, #0]
 800bcf8:	e002      	b.n	800bd00 <_printf_i+0x1a8>
 800bcfa:	066d      	lsls	r5, r5, #25
 800bcfc:	d5fb      	bpl.n	800bcf6 <_printf_i+0x19e>
 800bcfe:	8019      	strh	r1, [r3, #0]
 800bd00:	2300      	movs	r3, #0
 800bd02:	9e04      	ldr	r6, [sp, #16]
 800bd04:	6123      	str	r3, [r4, #16]
 800bd06:	e7bb      	b.n	800bc80 <_printf_i+0x128>
 800bd08:	681a      	ldr	r2, [r3, #0]
 800bd0a:	1d11      	adds	r1, r2, #4
 800bd0c:	6019      	str	r1, [r3, #0]
 800bd0e:	6816      	ldr	r6, [r2, #0]
 800bd10:	2100      	movs	r1, #0
 800bd12:	0030      	movs	r0, r6
 800bd14:	6862      	ldr	r2, [r4, #4]
 800bd16:	f001 f9ff 	bl	800d118 <memchr>
 800bd1a:	2800      	cmp	r0, #0
 800bd1c:	d001      	beq.n	800bd22 <_printf_i+0x1ca>
 800bd1e:	1b80      	subs	r0, r0, r6
 800bd20:	6060      	str	r0, [r4, #4]
 800bd22:	6863      	ldr	r3, [r4, #4]
 800bd24:	6123      	str	r3, [r4, #16]
 800bd26:	2300      	movs	r3, #0
 800bd28:	9a04      	ldr	r2, [sp, #16]
 800bd2a:	7013      	strb	r3, [r2, #0]
 800bd2c:	e7a8      	b.n	800bc80 <_printf_i+0x128>
 800bd2e:	6923      	ldr	r3, [r4, #16]
 800bd30:	0032      	movs	r2, r6
 800bd32:	9906      	ldr	r1, [sp, #24]
 800bd34:	9805      	ldr	r0, [sp, #20]
 800bd36:	9d07      	ldr	r5, [sp, #28]
 800bd38:	47a8      	blx	r5
 800bd3a:	1c43      	adds	r3, r0, #1
 800bd3c:	d0aa      	beq.n	800bc94 <_printf_i+0x13c>
 800bd3e:	6823      	ldr	r3, [r4, #0]
 800bd40:	079b      	lsls	r3, r3, #30
 800bd42:	d415      	bmi.n	800bd70 <_printf_i+0x218>
 800bd44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd46:	68e0      	ldr	r0, [r4, #12]
 800bd48:	4298      	cmp	r0, r3
 800bd4a:	daa5      	bge.n	800bc98 <_printf_i+0x140>
 800bd4c:	0018      	movs	r0, r3
 800bd4e:	e7a3      	b.n	800bc98 <_printf_i+0x140>
 800bd50:	0022      	movs	r2, r4
 800bd52:	2301      	movs	r3, #1
 800bd54:	9906      	ldr	r1, [sp, #24]
 800bd56:	9805      	ldr	r0, [sp, #20]
 800bd58:	9e07      	ldr	r6, [sp, #28]
 800bd5a:	3219      	adds	r2, #25
 800bd5c:	47b0      	blx	r6
 800bd5e:	1c43      	adds	r3, r0, #1
 800bd60:	d098      	beq.n	800bc94 <_printf_i+0x13c>
 800bd62:	3501      	adds	r5, #1
 800bd64:	68e3      	ldr	r3, [r4, #12]
 800bd66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bd68:	1a9b      	subs	r3, r3, r2
 800bd6a:	42ab      	cmp	r3, r5
 800bd6c:	dcf0      	bgt.n	800bd50 <_printf_i+0x1f8>
 800bd6e:	e7e9      	b.n	800bd44 <_printf_i+0x1ec>
 800bd70:	2500      	movs	r5, #0
 800bd72:	e7f7      	b.n	800bd64 <_printf_i+0x20c>
 800bd74:	0800e0bf 	.word	0x0800e0bf
 800bd78:	0800e0d0 	.word	0x0800e0d0

0800bd7c <_sbrk_r>:
 800bd7c:	2300      	movs	r3, #0
 800bd7e:	b570      	push	{r4, r5, r6, lr}
 800bd80:	4d06      	ldr	r5, [pc, #24]	; (800bd9c <_sbrk_r+0x20>)
 800bd82:	0004      	movs	r4, r0
 800bd84:	0008      	movs	r0, r1
 800bd86:	602b      	str	r3, [r5, #0]
 800bd88:	f7f6 fff2 	bl	8002d70 <_sbrk>
 800bd8c:	1c43      	adds	r3, r0, #1
 800bd8e:	d103      	bne.n	800bd98 <_sbrk_r+0x1c>
 800bd90:	682b      	ldr	r3, [r5, #0]
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d000      	beq.n	800bd98 <_sbrk_r+0x1c>
 800bd96:	6023      	str	r3, [r4, #0]
 800bd98:	bd70      	pop	{r4, r5, r6, pc}
 800bd9a:	46c0      	nop			; (mov r8, r8)
 800bd9c:	20000768 	.word	0x20000768

0800bda0 <__swbuf_r>:
 800bda0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bda2:	0005      	movs	r5, r0
 800bda4:	000e      	movs	r6, r1
 800bda6:	0014      	movs	r4, r2
 800bda8:	2800      	cmp	r0, #0
 800bdaa:	d004      	beq.n	800bdb6 <__swbuf_r+0x16>
 800bdac:	6983      	ldr	r3, [r0, #24]
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d101      	bne.n	800bdb6 <__swbuf_r+0x16>
 800bdb2:	f001 f89d 	bl	800cef0 <__sinit>
 800bdb6:	4b22      	ldr	r3, [pc, #136]	; (800be40 <__swbuf_r+0xa0>)
 800bdb8:	429c      	cmp	r4, r3
 800bdba:	d12e      	bne.n	800be1a <__swbuf_r+0x7a>
 800bdbc:	686c      	ldr	r4, [r5, #4]
 800bdbe:	69a3      	ldr	r3, [r4, #24]
 800bdc0:	60a3      	str	r3, [r4, #8]
 800bdc2:	89a3      	ldrh	r3, [r4, #12]
 800bdc4:	071b      	lsls	r3, r3, #28
 800bdc6:	d532      	bpl.n	800be2e <__swbuf_r+0x8e>
 800bdc8:	6923      	ldr	r3, [r4, #16]
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d02f      	beq.n	800be2e <__swbuf_r+0x8e>
 800bdce:	6823      	ldr	r3, [r4, #0]
 800bdd0:	6922      	ldr	r2, [r4, #16]
 800bdd2:	b2f7      	uxtb	r7, r6
 800bdd4:	1a98      	subs	r0, r3, r2
 800bdd6:	6963      	ldr	r3, [r4, #20]
 800bdd8:	b2f6      	uxtb	r6, r6
 800bdda:	4283      	cmp	r3, r0
 800bddc:	dc05      	bgt.n	800bdea <__swbuf_r+0x4a>
 800bdde:	0021      	movs	r1, r4
 800bde0:	0028      	movs	r0, r5
 800bde2:	f000 ffe3 	bl	800cdac <_fflush_r>
 800bde6:	2800      	cmp	r0, #0
 800bde8:	d127      	bne.n	800be3a <__swbuf_r+0x9a>
 800bdea:	68a3      	ldr	r3, [r4, #8]
 800bdec:	3001      	adds	r0, #1
 800bdee:	3b01      	subs	r3, #1
 800bdf0:	60a3      	str	r3, [r4, #8]
 800bdf2:	6823      	ldr	r3, [r4, #0]
 800bdf4:	1c5a      	adds	r2, r3, #1
 800bdf6:	6022      	str	r2, [r4, #0]
 800bdf8:	701f      	strb	r7, [r3, #0]
 800bdfa:	6963      	ldr	r3, [r4, #20]
 800bdfc:	4283      	cmp	r3, r0
 800bdfe:	d004      	beq.n	800be0a <__swbuf_r+0x6a>
 800be00:	89a3      	ldrh	r3, [r4, #12]
 800be02:	07db      	lsls	r3, r3, #31
 800be04:	d507      	bpl.n	800be16 <__swbuf_r+0x76>
 800be06:	2e0a      	cmp	r6, #10
 800be08:	d105      	bne.n	800be16 <__swbuf_r+0x76>
 800be0a:	0021      	movs	r1, r4
 800be0c:	0028      	movs	r0, r5
 800be0e:	f000 ffcd 	bl	800cdac <_fflush_r>
 800be12:	2800      	cmp	r0, #0
 800be14:	d111      	bne.n	800be3a <__swbuf_r+0x9a>
 800be16:	0030      	movs	r0, r6
 800be18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be1a:	4b0a      	ldr	r3, [pc, #40]	; (800be44 <__swbuf_r+0xa4>)
 800be1c:	429c      	cmp	r4, r3
 800be1e:	d101      	bne.n	800be24 <__swbuf_r+0x84>
 800be20:	68ac      	ldr	r4, [r5, #8]
 800be22:	e7cc      	b.n	800bdbe <__swbuf_r+0x1e>
 800be24:	4b08      	ldr	r3, [pc, #32]	; (800be48 <__swbuf_r+0xa8>)
 800be26:	429c      	cmp	r4, r3
 800be28:	d1c9      	bne.n	800bdbe <__swbuf_r+0x1e>
 800be2a:	68ec      	ldr	r4, [r5, #12]
 800be2c:	e7c7      	b.n	800bdbe <__swbuf_r+0x1e>
 800be2e:	0021      	movs	r1, r4
 800be30:	0028      	movs	r0, r5
 800be32:	f000 f80b 	bl	800be4c <__swsetup_r>
 800be36:	2800      	cmp	r0, #0
 800be38:	d0c9      	beq.n	800bdce <__swbuf_r+0x2e>
 800be3a:	2601      	movs	r6, #1
 800be3c:	4276      	negs	r6, r6
 800be3e:	e7ea      	b.n	800be16 <__swbuf_r+0x76>
 800be40:	0800e294 	.word	0x0800e294
 800be44:	0800e2b4 	.word	0x0800e2b4
 800be48:	0800e274 	.word	0x0800e274

0800be4c <__swsetup_r>:
 800be4c:	4b37      	ldr	r3, [pc, #220]	; (800bf2c <__swsetup_r+0xe0>)
 800be4e:	b570      	push	{r4, r5, r6, lr}
 800be50:	681d      	ldr	r5, [r3, #0]
 800be52:	0006      	movs	r6, r0
 800be54:	000c      	movs	r4, r1
 800be56:	2d00      	cmp	r5, #0
 800be58:	d005      	beq.n	800be66 <__swsetup_r+0x1a>
 800be5a:	69ab      	ldr	r3, [r5, #24]
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d102      	bne.n	800be66 <__swsetup_r+0x1a>
 800be60:	0028      	movs	r0, r5
 800be62:	f001 f845 	bl	800cef0 <__sinit>
 800be66:	4b32      	ldr	r3, [pc, #200]	; (800bf30 <__swsetup_r+0xe4>)
 800be68:	429c      	cmp	r4, r3
 800be6a:	d10f      	bne.n	800be8c <__swsetup_r+0x40>
 800be6c:	686c      	ldr	r4, [r5, #4]
 800be6e:	230c      	movs	r3, #12
 800be70:	5ee2      	ldrsh	r2, [r4, r3]
 800be72:	b293      	uxth	r3, r2
 800be74:	0711      	lsls	r1, r2, #28
 800be76:	d42d      	bmi.n	800bed4 <__swsetup_r+0x88>
 800be78:	06d9      	lsls	r1, r3, #27
 800be7a:	d411      	bmi.n	800bea0 <__swsetup_r+0x54>
 800be7c:	2309      	movs	r3, #9
 800be7e:	2001      	movs	r0, #1
 800be80:	6033      	str	r3, [r6, #0]
 800be82:	3337      	adds	r3, #55	; 0x37
 800be84:	4313      	orrs	r3, r2
 800be86:	81a3      	strh	r3, [r4, #12]
 800be88:	4240      	negs	r0, r0
 800be8a:	bd70      	pop	{r4, r5, r6, pc}
 800be8c:	4b29      	ldr	r3, [pc, #164]	; (800bf34 <__swsetup_r+0xe8>)
 800be8e:	429c      	cmp	r4, r3
 800be90:	d101      	bne.n	800be96 <__swsetup_r+0x4a>
 800be92:	68ac      	ldr	r4, [r5, #8]
 800be94:	e7eb      	b.n	800be6e <__swsetup_r+0x22>
 800be96:	4b28      	ldr	r3, [pc, #160]	; (800bf38 <__swsetup_r+0xec>)
 800be98:	429c      	cmp	r4, r3
 800be9a:	d1e8      	bne.n	800be6e <__swsetup_r+0x22>
 800be9c:	68ec      	ldr	r4, [r5, #12]
 800be9e:	e7e6      	b.n	800be6e <__swsetup_r+0x22>
 800bea0:	075b      	lsls	r3, r3, #29
 800bea2:	d513      	bpl.n	800becc <__swsetup_r+0x80>
 800bea4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bea6:	2900      	cmp	r1, #0
 800bea8:	d008      	beq.n	800bebc <__swsetup_r+0x70>
 800beaa:	0023      	movs	r3, r4
 800beac:	3344      	adds	r3, #68	; 0x44
 800beae:	4299      	cmp	r1, r3
 800beb0:	d002      	beq.n	800beb8 <__swsetup_r+0x6c>
 800beb2:	0030      	movs	r0, r6
 800beb4:	f7ff f8b0 	bl	800b018 <_free_r>
 800beb8:	2300      	movs	r3, #0
 800beba:	6363      	str	r3, [r4, #52]	; 0x34
 800bebc:	2224      	movs	r2, #36	; 0x24
 800bebe:	89a3      	ldrh	r3, [r4, #12]
 800bec0:	4393      	bics	r3, r2
 800bec2:	81a3      	strh	r3, [r4, #12]
 800bec4:	2300      	movs	r3, #0
 800bec6:	6063      	str	r3, [r4, #4]
 800bec8:	6923      	ldr	r3, [r4, #16]
 800beca:	6023      	str	r3, [r4, #0]
 800becc:	2308      	movs	r3, #8
 800bece:	89a2      	ldrh	r2, [r4, #12]
 800bed0:	4313      	orrs	r3, r2
 800bed2:	81a3      	strh	r3, [r4, #12]
 800bed4:	6923      	ldr	r3, [r4, #16]
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d10b      	bne.n	800bef2 <__swsetup_r+0xa6>
 800beda:	21a0      	movs	r1, #160	; 0xa0
 800bedc:	2280      	movs	r2, #128	; 0x80
 800bede:	89a3      	ldrh	r3, [r4, #12]
 800bee0:	0089      	lsls	r1, r1, #2
 800bee2:	0092      	lsls	r2, r2, #2
 800bee4:	400b      	ands	r3, r1
 800bee6:	4293      	cmp	r3, r2
 800bee8:	d003      	beq.n	800bef2 <__swsetup_r+0xa6>
 800beea:	0021      	movs	r1, r4
 800beec:	0030      	movs	r0, r6
 800beee:	f001 f8cf 	bl	800d090 <__smakebuf_r>
 800bef2:	220c      	movs	r2, #12
 800bef4:	5ea3      	ldrsh	r3, [r4, r2]
 800bef6:	2001      	movs	r0, #1
 800bef8:	001a      	movs	r2, r3
 800befa:	b299      	uxth	r1, r3
 800befc:	4002      	ands	r2, r0
 800befe:	4203      	tst	r3, r0
 800bf00:	d00f      	beq.n	800bf22 <__swsetup_r+0xd6>
 800bf02:	2200      	movs	r2, #0
 800bf04:	60a2      	str	r2, [r4, #8]
 800bf06:	6962      	ldr	r2, [r4, #20]
 800bf08:	4252      	negs	r2, r2
 800bf0a:	61a2      	str	r2, [r4, #24]
 800bf0c:	2000      	movs	r0, #0
 800bf0e:	6922      	ldr	r2, [r4, #16]
 800bf10:	4282      	cmp	r2, r0
 800bf12:	d1ba      	bne.n	800be8a <__swsetup_r+0x3e>
 800bf14:	060a      	lsls	r2, r1, #24
 800bf16:	d5b8      	bpl.n	800be8a <__swsetup_r+0x3e>
 800bf18:	2240      	movs	r2, #64	; 0x40
 800bf1a:	4313      	orrs	r3, r2
 800bf1c:	81a3      	strh	r3, [r4, #12]
 800bf1e:	3801      	subs	r0, #1
 800bf20:	e7b3      	b.n	800be8a <__swsetup_r+0x3e>
 800bf22:	0788      	lsls	r0, r1, #30
 800bf24:	d400      	bmi.n	800bf28 <__swsetup_r+0xdc>
 800bf26:	6962      	ldr	r2, [r4, #20]
 800bf28:	60a2      	str	r2, [r4, #8]
 800bf2a:	e7ef      	b.n	800bf0c <__swsetup_r+0xc0>
 800bf2c:	20000094 	.word	0x20000094
 800bf30:	0800e294 	.word	0x0800e294
 800bf34:	0800e2b4 	.word	0x0800e2b4
 800bf38:	0800e274 	.word	0x0800e274

0800bf3c <abort>:
 800bf3c:	2006      	movs	r0, #6
 800bf3e:	b510      	push	{r4, lr}
 800bf40:	f001 fccc 	bl	800d8dc <raise>
 800bf44:	2001      	movs	r0, #1
 800bf46:	f7f6 fea1 	bl	8002c8c <_exit>

0800bf4a <quorem>:
 800bf4a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bf4c:	0006      	movs	r6, r0
 800bf4e:	690b      	ldr	r3, [r1, #16]
 800bf50:	6932      	ldr	r2, [r6, #16]
 800bf52:	b087      	sub	sp, #28
 800bf54:	2000      	movs	r0, #0
 800bf56:	9103      	str	r1, [sp, #12]
 800bf58:	429a      	cmp	r2, r3
 800bf5a:	db65      	blt.n	800c028 <quorem+0xde>
 800bf5c:	3b01      	subs	r3, #1
 800bf5e:	009c      	lsls	r4, r3, #2
 800bf60:	9300      	str	r3, [sp, #0]
 800bf62:	000b      	movs	r3, r1
 800bf64:	3314      	adds	r3, #20
 800bf66:	9305      	str	r3, [sp, #20]
 800bf68:	191b      	adds	r3, r3, r4
 800bf6a:	9304      	str	r3, [sp, #16]
 800bf6c:	0033      	movs	r3, r6
 800bf6e:	3314      	adds	r3, #20
 800bf70:	9302      	str	r3, [sp, #8]
 800bf72:	191c      	adds	r4, r3, r4
 800bf74:	9b04      	ldr	r3, [sp, #16]
 800bf76:	6827      	ldr	r7, [r4, #0]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	0038      	movs	r0, r7
 800bf7c:	1c5d      	adds	r5, r3, #1
 800bf7e:	0029      	movs	r1, r5
 800bf80:	9301      	str	r3, [sp, #4]
 800bf82:	f7f4 f8d9 	bl	8000138 <__udivsi3>
 800bf86:	9001      	str	r0, [sp, #4]
 800bf88:	42af      	cmp	r7, r5
 800bf8a:	d324      	bcc.n	800bfd6 <quorem+0x8c>
 800bf8c:	2500      	movs	r5, #0
 800bf8e:	46ac      	mov	ip, r5
 800bf90:	9802      	ldr	r0, [sp, #8]
 800bf92:	9f05      	ldr	r7, [sp, #20]
 800bf94:	cf08      	ldmia	r7!, {r3}
 800bf96:	9a01      	ldr	r2, [sp, #4]
 800bf98:	b299      	uxth	r1, r3
 800bf9a:	4351      	muls	r1, r2
 800bf9c:	0c1b      	lsrs	r3, r3, #16
 800bf9e:	4353      	muls	r3, r2
 800bfa0:	1949      	adds	r1, r1, r5
 800bfa2:	0c0a      	lsrs	r2, r1, #16
 800bfa4:	189b      	adds	r3, r3, r2
 800bfa6:	6802      	ldr	r2, [r0, #0]
 800bfa8:	b289      	uxth	r1, r1
 800bfaa:	b292      	uxth	r2, r2
 800bfac:	4462      	add	r2, ip
 800bfae:	1a52      	subs	r2, r2, r1
 800bfb0:	6801      	ldr	r1, [r0, #0]
 800bfb2:	0c1d      	lsrs	r5, r3, #16
 800bfb4:	0c09      	lsrs	r1, r1, #16
 800bfb6:	b29b      	uxth	r3, r3
 800bfb8:	1acb      	subs	r3, r1, r3
 800bfba:	1411      	asrs	r1, r2, #16
 800bfbc:	185b      	adds	r3, r3, r1
 800bfbe:	1419      	asrs	r1, r3, #16
 800bfc0:	b292      	uxth	r2, r2
 800bfc2:	041b      	lsls	r3, r3, #16
 800bfc4:	431a      	orrs	r2, r3
 800bfc6:	9b04      	ldr	r3, [sp, #16]
 800bfc8:	468c      	mov	ip, r1
 800bfca:	c004      	stmia	r0!, {r2}
 800bfcc:	42bb      	cmp	r3, r7
 800bfce:	d2e1      	bcs.n	800bf94 <quorem+0x4a>
 800bfd0:	6823      	ldr	r3, [r4, #0]
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d030      	beq.n	800c038 <quorem+0xee>
 800bfd6:	0030      	movs	r0, r6
 800bfd8:	9903      	ldr	r1, [sp, #12]
 800bfda:	f001 fb3d 	bl	800d658 <__mcmp>
 800bfde:	2800      	cmp	r0, #0
 800bfe0:	db21      	blt.n	800c026 <quorem+0xdc>
 800bfe2:	0030      	movs	r0, r6
 800bfe4:	2400      	movs	r4, #0
 800bfe6:	9b01      	ldr	r3, [sp, #4]
 800bfe8:	9903      	ldr	r1, [sp, #12]
 800bfea:	3301      	adds	r3, #1
 800bfec:	9301      	str	r3, [sp, #4]
 800bfee:	3014      	adds	r0, #20
 800bff0:	3114      	adds	r1, #20
 800bff2:	6803      	ldr	r3, [r0, #0]
 800bff4:	c920      	ldmia	r1!, {r5}
 800bff6:	b29a      	uxth	r2, r3
 800bff8:	1914      	adds	r4, r2, r4
 800bffa:	b2aa      	uxth	r2, r5
 800bffc:	1aa2      	subs	r2, r4, r2
 800bffe:	0c1b      	lsrs	r3, r3, #16
 800c000:	0c2d      	lsrs	r5, r5, #16
 800c002:	1414      	asrs	r4, r2, #16
 800c004:	1b5b      	subs	r3, r3, r5
 800c006:	191b      	adds	r3, r3, r4
 800c008:	141c      	asrs	r4, r3, #16
 800c00a:	b292      	uxth	r2, r2
 800c00c:	041b      	lsls	r3, r3, #16
 800c00e:	4313      	orrs	r3, r2
 800c010:	c008      	stmia	r0!, {r3}
 800c012:	9b04      	ldr	r3, [sp, #16]
 800c014:	428b      	cmp	r3, r1
 800c016:	d2ec      	bcs.n	800bff2 <quorem+0xa8>
 800c018:	9b00      	ldr	r3, [sp, #0]
 800c01a:	9a02      	ldr	r2, [sp, #8]
 800c01c:	009b      	lsls	r3, r3, #2
 800c01e:	18d3      	adds	r3, r2, r3
 800c020:	681a      	ldr	r2, [r3, #0]
 800c022:	2a00      	cmp	r2, #0
 800c024:	d015      	beq.n	800c052 <quorem+0x108>
 800c026:	9801      	ldr	r0, [sp, #4]
 800c028:	b007      	add	sp, #28
 800c02a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c02c:	6823      	ldr	r3, [r4, #0]
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d106      	bne.n	800c040 <quorem+0xf6>
 800c032:	9b00      	ldr	r3, [sp, #0]
 800c034:	3b01      	subs	r3, #1
 800c036:	9300      	str	r3, [sp, #0]
 800c038:	9b02      	ldr	r3, [sp, #8]
 800c03a:	3c04      	subs	r4, #4
 800c03c:	42a3      	cmp	r3, r4
 800c03e:	d3f5      	bcc.n	800c02c <quorem+0xe2>
 800c040:	9b00      	ldr	r3, [sp, #0]
 800c042:	6133      	str	r3, [r6, #16]
 800c044:	e7c7      	b.n	800bfd6 <quorem+0x8c>
 800c046:	681a      	ldr	r2, [r3, #0]
 800c048:	2a00      	cmp	r2, #0
 800c04a:	d106      	bne.n	800c05a <quorem+0x110>
 800c04c:	9a00      	ldr	r2, [sp, #0]
 800c04e:	3a01      	subs	r2, #1
 800c050:	9200      	str	r2, [sp, #0]
 800c052:	9a02      	ldr	r2, [sp, #8]
 800c054:	3b04      	subs	r3, #4
 800c056:	429a      	cmp	r2, r3
 800c058:	d3f5      	bcc.n	800c046 <quorem+0xfc>
 800c05a:	9b00      	ldr	r3, [sp, #0]
 800c05c:	6133      	str	r3, [r6, #16]
 800c05e:	e7e2      	b.n	800c026 <quorem+0xdc>

0800c060 <_dtoa_r>:
 800c060:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c062:	b09d      	sub	sp, #116	; 0x74
 800c064:	9202      	str	r2, [sp, #8]
 800c066:	9303      	str	r3, [sp, #12]
 800c068:	9b02      	ldr	r3, [sp, #8]
 800c06a:	9c03      	ldr	r4, [sp, #12]
 800c06c:	9308      	str	r3, [sp, #32]
 800c06e:	9409      	str	r4, [sp, #36]	; 0x24
 800c070:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800c072:	0007      	movs	r7, r0
 800c074:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800c076:	2c00      	cmp	r4, #0
 800c078:	d10e      	bne.n	800c098 <_dtoa_r+0x38>
 800c07a:	2010      	movs	r0, #16
 800c07c:	f7fe ff84 	bl	800af88 <malloc>
 800c080:	1e02      	subs	r2, r0, #0
 800c082:	6278      	str	r0, [r7, #36]	; 0x24
 800c084:	d104      	bne.n	800c090 <_dtoa_r+0x30>
 800c086:	21ea      	movs	r1, #234	; 0xea
 800c088:	4bc7      	ldr	r3, [pc, #796]	; (800c3a8 <_dtoa_r+0x348>)
 800c08a:	48c8      	ldr	r0, [pc, #800]	; (800c3ac <_dtoa_r+0x34c>)
 800c08c:	f7fe ff1a 	bl	800aec4 <__assert_func>
 800c090:	6044      	str	r4, [r0, #4]
 800c092:	6084      	str	r4, [r0, #8]
 800c094:	6004      	str	r4, [r0, #0]
 800c096:	60c4      	str	r4, [r0, #12]
 800c098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c09a:	6819      	ldr	r1, [r3, #0]
 800c09c:	2900      	cmp	r1, #0
 800c09e:	d00a      	beq.n	800c0b6 <_dtoa_r+0x56>
 800c0a0:	685a      	ldr	r2, [r3, #4]
 800c0a2:	2301      	movs	r3, #1
 800c0a4:	4093      	lsls	r3, r2
 800c0a6:	604a      	str	r2, [r1, #4]
 800c0a8:	608b      	str	r3, [r1, #8]
 800c0aa:	0038      	movs	r0, r7
 800c0ac:	f001 f894 	bl	800d1d8 <_Bfree>
 800c0b0:	2200      	movs	r2, #0
 800c0b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0b4:	601a      	str	r2, [r3, #0]
 800c0b6:	9b03      	ldr	r3, [sp, #12]
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	da20      	bge.n	800c0fe <_dtoa_r+0x9e>
 800c0bc:	2301      	movs	r3, #1
 800c0be:	602b      	str	r3, [r5, #0]
 800c0c0:	9b03      	ldr	r3, [sp, #12]
 800c0c2:	005b      	lsls	r3, r3, #1
 800c0c4:	085b      	lsrs	r3, r3, #1
 800c0c6:	9309      	str	r3, [sp, #36]	; 0x24
 800c0c8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800c0ca:	4bb9      	ldr	r3, [pc, #740]	; (800c3b0 <_dtoa_r+0x350>)
 800c0cc:	4ab8      	ldr	r2, [pc, #736]	; (800c3b0 <_dtoa_r+0x350>)
 800c0ce:	402b      	ands	r3, r5
 800c0d0:	4293      	cmp	r3, r2
 800c0d2:	d117      	bne.n	800c104 <_dtoa_r+0xa4>
 800c0d4:	4bb7      	ldr	r3, [pc, #732]	; (800c3b4 <_dtoa_r+0x354>)
 800c0d6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c0d8:	0328      	lsls	r0, r5, #12
 800c0da:	6013      	str	r3, [r2, #0]
 800c0dc:	9b02      	ldr	r3, [sp, #8]
 800c0de:	0b00      	lsrs	r0, r0, #12
 800c0e0:	4318      	orrs	r0, r3
 800c0e2:	d101      	bne.n	800c0e8 <_dtoa_r+0x88>
 800c0e4:	f000 fdbf 	bl	800cc66 <_dtoa_r+0xc06>
 800c0e8:	48b3      	ldr	r0, [pc, #716]	; (800c3b8 <_dtoa_r+0x358>)
 800c0ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c0ec:	9006      	str	r0, [sp, #24]
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d002      	beq.n	800c0f8 <_dtoa_r+0x98>
 800c0f2:	4bb2      	ldr	r3, [pc, #712]	; (800c3bc <_dtoa_r+0x35c>)
 800c0f4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800c0f6:	6013      	str	r3, [r2, #0]
 800c0f8:	9806      	ldr	r0, [sp, #24]
 800c0fa:	b01d      	add	sp, #116	; 0x74
 800c0fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c0fe:	2300      	movs	r3, #0
 800c100:	602b      	str	r3, [r5, #0]
 800c102:	e7e1      	b.n	800c0c8 <_dtoa_r+0x68>
 800c104:	9b08      	ldr	r3, [sp, #32]
 800c106:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800c108:	9312      	str	r3, [sp, #72]	; 0x48
 800c10a:	9413      	str	r4, [sp, #76]	; 0x4c
 800c10c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800c10e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800c110:	2200      	movs	r2, #0
 800c112:	2300      	movs	r3, #0
 800c114:	f7f4 f996 	bl	8000444 <__aeabi_dcmpeq>
 800c118:	1e04      	subs	r4, r0, #0
 800c11a:	d009      	beq.n	800c130 <_dtoa_r+0xd0>
 800c11c:	2301      	movs	r3, #1
 800c11e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c120:	6013      	str	r3, [r2, #0]
 800c122:	4ba7      	ldr	r3, [pc, #668]	; (800c3c0 <_dtoa_r+0x360>)
 800c124:	9306      	str	r3, [sp, #24]
 800c126:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d0e5      	beq.n	800c0f8 <_dtoa_r+0x98>
 800c12c:	4ba5      	ldr	r3, [pc, #660]	; (800c3c4 <_dtoa_r+0x364>)
 800c12e:	e7e1      	b.n	800c0f4 <_dtoa_r+0x94>
 800c130:	ab1a      	add	r3, sp, #104	; 0x68
 800c132:	9301      	str	r3, [sp, #4]
 800c134:	ab1b      	add	r3, sp, #108	; 0x6c
 800c136:	9300      	str	r3, [sp, #0]
 800c138:	0038      	movs	r0, r7
 800c13a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c13c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c13e:	f001 fb3f 	bl	800d7c0 <__d2b>
 800c142:	006e      	lsls	r6, r5, #1
 800c144:	9005      	str	r0, [sp, #20]
 800c146:	0d76      	lsrs	r6, r6, #21
 800c148:	d100      	bne.n	800c14c <_dtoa_r+0xec>
 800c14a:	e07c      	b.n	800c246 <_dtoa_r+0x1e6>
 800c14c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800c14e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800c150:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c152:	4a9d      	ldr	r2, [pc, #628]	; (800c3c8 <_dtoa_r+0x368>)
 800c154:	031b      	lsls	r3, r3, #12
 800c156:	0b1b      	lsrs	r3, r3, #12
 800c158:	431a      	orrs	r2, r3
 800c15a:	0011      	movs	r1, r2
 800c15c:	4b9b      	ldr	r3, [pc, #620]	; (800c3cc <_dtoa_r+0x36c>)
 800c15e:	9418      	str	r4, [sp, #96]	; 0x60
 800c160:	18f6      	adds	r6, r6, r3
 800c162:	2200      	movs	r2, #0
 800c164:	4b9a      	ldr	r3, [pc, #616]	; (800c3d0 <_dtoa_r+0x370>)
 800c166:	f7f5 fb45 	bl	80017f4 <__aeabi_dsub>
 800c16a:	4a9a      	ldr	r2, [pc, #616]	; (800c3d4 <_dtoa_r+0x374>)
 800c16c:	4b9a      	ldr	r3, [pc, #616]	; (800c3d8 <_dtoa_r+0x378>)
 800c16e:	f7f5 f8d5 	bl	800131c <__aeabi_dmul>
 800c172:	4a9a      	ldr	r2, [pc, #616]	; (800c3dc <_dtoa_r+0x37c>)
 800c174:	4b9a      	ldr	r3, [pc, #616]	; (800c3e0 <_dtoa_r+0x380>)
 800c176:	f7f4 f993 	bl	80004a0 <__aeabi_dadd>
 800c17a:	0004      	movs	r4, r0
 800c17c:	0030      	movs	r0, r6
 800c17e:	000d      	movs	r5, r1
 800c180:	f7f5 ff1e 	bl	8001fc0 <__aeabi_i2d>
 800c184:	4a97      	ldr	r2, [pc, #604]	; (800c3e4 <_dtoa_r+0x384>)
 800c186:	4b98      	ldr	r3, [pc, #608]	; (800c3e8 <_dtoa_r+0x388>)
 800c188:	f7f5 f8c8 	bl	800131c <__aeabi_dmul>
 800c18c:	0002      	movs	r2, r0
 800c18e:	000b      	movs	r3, r1
 800c190:	0020      	movs	r0, r4
 800c192:	0029      	movs	r1, r5
 800c194:	f7f4 f984 	bl	80004a0 <__aeabi_dadd>
 800c198:	0004      	movs	r4, r0
 800c19a:	000d      	movs	r5, r1
 800c19c:	f7f5 feda 	bl	8001f54 <__aeabi_d2iz>
 800c1a0:	2200      	movs	r2, #0
 800c1a2:	9002      	str	r0, [sp, #8]
 800c1a4:	2300      	movs	r3, #0
 800c1a6:	0020      	movs	r0, r4
 800c1a8:	0029      	movs	r1, r5
 800c1aa:	f7f4 f951 	bl	8000450 <__aeabi_dcmplt>
 800c1ae:	2800      	cmp	r0, #0
 800c1b0:	d00b      	beq.n	800c1ca <_dtoa_r+0x16a>
 800c1b2:	9802      	ldr	r0, [sp, #8]
 800c1b4:	f7f5 ff04 	bl	8001fc0 <__aeabi_i2d>
 800c1b8:	002b      	movs	r3, r5
 800c1ba:	0022      	movs	r2, r4
 800c1bc:	f7f4 f942 	bl	8000444 <__aeabi_dcmpeq>
 800c1c0:	4243      	negs	r3, r0
 800c1c2:	4158      	adcs	r0, r3
 800c1c4:	9b02      	ldr	r3, [sp, #8]
 800c1c6:	1a1b      	subs	r3, r3, r0
 800c1c8:	9302      	str	r3, [sp, #8]
 800c1ca:	2301      	movs	r3, #1
 800c1cc:	9316      	str	r3, [sp, #88]	; 0x58
 800c1ce:	9b02      	ldr	r3, [sp, #8]
 800c1d0:	2b16      	cmp	r3, #22
 800c1d2:	d80f      	bhi.n	800c1f4 <_dtoa_r+0x194>
 800c1d4:	9812      	ldr	r0, [sp, #72]	; 0x48
 800c1d6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800c1d8:	00da      	lsls	r2, r3, #3
 800c1da:	4b84      	ldr	r3, [pc, #528]	; (800c3ec <_dtoa_r+0x38c>)
 800c1dc:	189b      	adds	r3, r3, r2
 800c1de:	681a      	ldr	r2, [r3, #0]
 800c1e0:	685b      	ldr	r3, [r3, #4]
 800c1e2:	f7f4 f935 	bl	8000450 <__aeabi_dcmplt>
 800c1e6:	2800      	cmp	r0, #0
 800c1e8:	d049      	beq.n	800c27e <_dtoa_r+0x21e>
 800c1ea:	9b02      	ldr	r3, [sp, #8]
 800c1ec:	3b01      	subs	r3, #1
 800c1ee:	9302      	str	r3, [sp, #8]
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	9316      	str	r3, [sp, #88]	; 0x58
 800c1f4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800c1f6:	1b9e      	subs	r6, r3, r6
 800c1f8:	2300      	movs	r3, #0
 800c1fa:	930a      	str	r3, [sp, #40]	; 0x28
 800c1fc:	0033      	movs	r3, r6
 800c1fe:	3b01      	subs	r3, #1
 800c200:	930d      	str	r3, [sp, #52]	; 0x34
 800c202:	d504      	bpl.n	800c20e <_dtoa_r+0x1ae>
 800c204:	2301      	movs	r3, #1
 800c206:	1b9b      	subs	r3, r3, r6
 800c208:	930a      	str	r3, [sp, #40]	; 0x28
 800c20a:	2300      	movs	r3, #0
 800c20c:	930d      	str	r3, [sp, #52]	; 0x34
 800c20e:	9b02      	ldr	r3, [sp, #8]
 800c210:	2b00      	cmp	r3, #0
 800c212:	db36      	blt.n	800c282 <_dtoa_r+0x222>
 800c214:	9a02      	ldr	r2, [sp, #8]
 800c216:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c218:	4694      	mov	ip, r2
 800c21a:	4463      	add	r3, ip
 800c21c:	930d      	str	r3, [sp, #52]	; 0x34
 800c21e:	2300      	movs	r3, #0
 800c220:	9215      	str	r2, [sp, #84]	; 0x54
 800c222:	930e      	str	r3, [sp, #56]	; 0x38
 800c224:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c226:	2401      	movs	r4, #1
 800c228:	2b09      	cmp	r3, #9
 800c22a:	d864      	bhi.n	800c2f6 <_dtoa_r+0x296>
 800c22c:	2b05      	cmp	r3, #5
 800c22e:	dd02      	ble.n	800c236 <_dtoa_r+0x1d6>
 800c230:	2400      	movs	r4, #0
 800c232:	3b04      	subs	r3, #4
 800c234:	9322      	str	r3, [sp, #136]	; 0x88
 800c236:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c238:	1e98      	subs	r0, r3, #2
 800c23a:	2803      	cmp	r0, #3
 800c23c:	d864      	bhi.n	800c308 <_dtoa_r+0x2a8>
 800c23e:	f7f3 ff67 	bl	8000110 <__gnu_thumb1_case_uqi>
 800c242:	3829      	.short	0x3829
 800c244:	5836      	.short	0x5836
 800c246:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800c248:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800c24a:	189e      	adds	r6, r3, r2
 800c24c:	4b68      	ldr	r3, [pc, #416]	; (800c3f0 <_dtoa_r+0x390>)
 800c24e:	18f2      	adds	r2, r6, r3
 800c250:	2a20      	cmp	r2, #32
 800c252:	dd0f      	ble.n	800c274 <_dtoa_r+0x214>
 800c254:	2340      	movs	r3, #64	; 0x40
 800c256:	1a9b      	subs	r3, r3, r2
 800c258:	409d      	lsls	r5, r3
 800c25a:	4b66      	ldr	r3, [pc, #408]	; (800c3f4 <_dtoa_r+0x394>)
 800c25c:	9802      	ldr	r0, [sp, #8]
 800c25e:	18f3      	adds	r3, r6, r3
 800c260:	40d8      	lsrs	r0, r3
 800c262:	4328      	orrs	r0, r5
 800c264:	f7f5 fedc 	bl	8002020 <__aeabi_ui2d>
 800c268:	2301      	movs	r3, #1
 800c26a:	4c63      	ldr	r4, [pc, #396]	; (800c3f8 <_dtoa_r+0x398>)
 800c26c:	3e01      	subs	r6, #1
 800c26e:	1909      	adds	r1, r1, r4
 800c270:	9318      	str	r3, [sp, #96]	; 0x60
 800c272:	e776      	b.n	800c162 <_dtoa_r+0x102>
 800c274:	2320      	movs	r3, #32
 800c276:	9802      	ldr	r0, [sp, #8]
 800c278:	1a9b      	subs	r3, r3, r2
 800c27a:	4098      	lsls	r0, r3
 800c27c:	e7f2      	b.n	800c264 <_dtoa_r+0x204>
 800c27e:	9016      	str	r0, [sp, #88]	; 0x58
 800c280:	e7b8      	b.n	800c1f4 <_dtoa_r+0x194>
 800c282:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c284:	9a02      	ldr	r2, [sp, #8]
 800c286:	1a9b      	subs	r3, r3, r2
 800c288:	930a      	str	r3, [sp, #40]	; 0x28
 800c28a:	4253      	negs	r3, r2
 800c28c:	930e      	str	r3, [sp, #56]	; 0x38
 800c28e:	2300      	movs	r3, #0
 800c290:	9315      	str	r3, [sp, #84]	; 0x54
 800c292:	e7c7      	b.n	800c224 <_dtoa_r+0x1c4>
 800c294:	2300      	movs	r3, #0
 800c296:	930f      	str	r3, [sp, #60]	; 0x3c
 800c298:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c29a:	930c      	str	r3, [sp, #48]	; 0x30
 800c29c:	9307      	str	r3, [sp, #28]
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	dc13      	bgt.n	800c2ca <_dtoa_r+0x26a>
 800c2a2:	2301      	movs	r3, #1
 800c2a4:	001a      	movs	r2, r3
 800c2a6:	930c      	str	r3, [sp, #48]	; 0x30
 800c2a8:	9307      	str	r3, [sp, #28]
 800c2aa:	9223      	str	r2, [sp, #140]	; 0x8c
 800c2ac:	e00d      	b.n	800c2ca <_dtoa_r+0x26a>
 800c2ae:	2301      	movs	r3, #1
 800c2b0:	e7f1      	b.n	800c296 <_dtoa_r+0x236>
 800c2b2:	2300      	movs	r3, #0
 800c2b4:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800c2b6:	930f      	str	r3, [sp, #60]	; 0x3c
 800c2b8:	4694      	mov	ip, r2
 800c2ba:	9b02      	ldr	r3, [sp, #8]
 800c2bc:	4463      	add	r3, ip
 800c2be:	930c      	str	r3, [sp, #48]	; 0x30
 800c2c0:	3301      	adds	r3, #1
 800c2c2:	9307      	str	r3, [sp, #28]
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	dc00      	bgt.n	800c2ca <_dtoa_r+0x26a>
 800c2c8:	2301      	movs	r3, #1
 800c2ca:	2200      	movs	r2, #0
 800c2cc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c2ce:	6042      	str	r2, [r0, #4]
 800c2d0:	3204      	adds	r2, #4
 800c2d2:	0015      	movs	r5, r2
 800c2d4:	3514      	adds	r5, #20
 800c2d6:	6841      	ldr	r1, [r0, #4]
 800c2d8:	429d      	cmp	r5, r3
 800c2da:	d919      	bls.n	800c310 <_dtoa_r+0x2b0>
 800c2dc:	0038      	movs	r0, r7
 800c2de:	f000 ff37 	bl	800d150 <_Balloc>
 800c2e2:	9006      	str	r0, [sp, #24]
 800c2e4:	2800      	cmp	r0, #0
 800c2e6:	d117      	bne.n	800c318 <_dtoa_r+0x2b8>
 800c2e8:	21d5      	movs	r1, #213	; 0xd5
 800c2ea:	0002      	movs	r2, r0
 800c2ec:	4b43      	ldr	r3, [pc, #268]	; (800c3fc <_dtoa_r+0x39c>)
 800c2ee:	0049      	lsls	r1, r1, #1
 800c2f0:	e6cb      	b.n	800c08a <_dtoa_r+0x2a>
 800c2f2:	2301      	movs	r3, #1
 800c2f4:	e7de      	b.n	800c2b4 <_dtoa_r+0x254>
 800c2f6:	2300      	movs	r3, #0
 800c2f8:	940f      	str	r4, [sp, #60]	; 0x3c
 800c2fa:	9322      	str	r3, [sp, #136]	; 0x88
 800c2fc:	3b01      	subs	r3, #1
 800c2fe:	930c      	str	r3, [sp, #48]	; 0x30
 800c300:	9307      	str	r3, [sp, #28]
 800c302:	2200      	movs	r2, #0
 800c304:	3313      	adds	r3, #19
 800c306:	e7d0      	b.n	800c2aa <_dtoa_r+0x24a>
 800c308:	2301      	movs	r3, #1
 800c30a:	930f      	str	r3, [sp, #60]	; 0x3c
 800c30c:	3b02      	subs	r3, #2
 800c30e:	e7f6      	b.n	800c2fe <_dtoa_r+0x29e>
 800c310:	3101      	adds	r1, #1
 800c312:	6041      	str	r1, [r0, #4]
 800c314:	0052      	lsls	r2, r2, #1
 800c316:	e7dc      	b.n	800c2d2 <_dtoa_r+0x272>
 800c318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c31a:	9a06      	ldr	r2, [sp, #24]
 800c31c:	601a      	str	r2, [r3, #0]
 800c31e:	9b07      	ldr	r3, [sp, #28]
 800c320:	2b0e      	cmp	r3, #14
 800c322:	d900      	bls.n	800c326 <_dtoa_r+0x2c6>
 800c324:	e0eb      	b.n	800c4fe <_dtoa_r+0x49e>
 800c326:	2c00      	cmp	r4, #0
 800c328:	d100      	bne.n	800c32c <_dtoa_r+0x2cc>
 800c32a:	e0e8      	b.n	800c4fe <_dtoa_r+0x49e>
 800c32c:	9b02      	ldr	r3, [sp, #8]
 800c32e:	2b00      	cmp	r3, #0
 800c330:	dd68      	ble.n	800c404 <_dtoa_r+0x3a4>
 800c332:	001a      	movs	r2, r3
 800c334:	210f      	movs	r1, #15
 800c336:	4b2d      	ldr	r3, [pc, #180]	; (800c3ec <_dtoa_r+0x38c>)
 800c338:	400a      	ands	r2, r1
 800c33a:	00d2      	lsls	r2, r2, #3
 800c33c:	189b      	adds	r3, r3, r2
 800c33e:	681d      	ldr	r5, [r3, #0]
 800c340:	685e      	ldr	r6, [r3, #4]
 800c342:	9b02      	ldr	r3, [sp, #8]
 800c344:	111c      	asrs	r4, r3, #4
 800c346:	2302      	movs	r3, #2
 800c348:	9310      	str	r3, [sp, #64]	; 0x40
 800c34a:	9b02      	ldr	r3, [sp, #8]
 800c34c:	05db      	lsls	r3, r3, #23
 800c34e:	d50b      	bpl.n	800c368 <_dtoa_r+0x308>
 800c350:	4b2b      	ldr	r3, [pc, #172]	; (800c400 <_dtoa_r+0x3a0>)
 800c352:	400c      	ands	r4, r1
 800c354:	6a1a      	ldr	r2, [r3, #32]
 800c356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c358:	9812      	ldr	r0, [sp, #72]	; 0x48
 800c35a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800c35c:	f7f4 fbdc 	bl	8000b18 <__aeabi_ddiv>
 800c360:	2303      	movs	r3, #3
 800c362:	9008      	str	r0, [sp, #32]
 800c364:	9109      	str	r1, [sp, #36]	; 0x24
 800c366:	9310      	str	r3, [sp, #64]	; 0x40
 800c368:	4b25      	ldr	r3, [pc, #148]	; (800c400 <_dtoa_r+0x3a0>)
 800c36a:	9314      	str	r3, [sp, #80]	; 0x50
 800c36c:	2c00      	cmp	r4, #0
 800c36e:	d108      	bne.n	800c382 <_dtoa_r+0x322>
 800c370:	9808      	ldr	r0, [sp, #32]
 800c372:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c374:	002a      	movs	r2, r5
 800c376:	0033      	movs	r3, r6
 800c378:	f7f4 fbce 	bl	8000b18 <__aeabi_ddiv>
 800c37c:	9008      	str	r0, [sp, #32]
 800c37e:	9109      	str	r1, [sp, #36]	; 0x24
 800c380:	e05c      	b.n	800c43c <_dtoa_r+0x3dc>
 800c382:	2301      	movs	r3, #1
 800c384:	421c      	tst	r4, r3
 800c386:	d00b      	beq.n	800c3a0 <_dtoa_r+0x340>
 800c388:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c38a:	0028      	movs	r0, r5
 800c38c:	3301      	adds	r3, #1
 800c38e:	9310      	str	r3, [sp, #64]	; 0x40
 800c390:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c392:	0031      	movs	r1, r6
 800c394:	681a      	ldr	r2, [r3, #0]
 800c396:	685b      	ldr	r3, [r3, #4]
 800c398:	f7f4 ffc0 	bl	800131c <__aeabi_dmul>
 800c39c:	0005      	movs	r5, r0
 800c39e:	000e      	movs	r6, r1
 800c3a0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c3a2:	1064      	asrs	r4, r4, #1
 800c3a4:	3308      	adds	r3, #8
 800c3a6:	e7e0      	b.n	800c36a <_dtoa_r+0x30a>
 800c3a8:	0800e1ef 	.word	0x0800e1ef
 800c3ac:	0800e206 	.word	0x0800e206
 800c3b0:	7ff00000 	.word	0x7ff00000
 800c3b4:	0000270f 	.word	0x0000270f
 800c3b8:	0800e1eb 	.word	0x0800e1eb
 800c3bc:	0800e1ee 	.word	0x0800e1ee
 800c3c0:	0800e0bd 	.word	0x0800e0bd
 800c3c4:	0800e0be 	.word	0x0800e0be
 800c3c8:	3ff00000 	.word	0x3ff00000
 800c3cc:	fffffc01 	.word	0xfffffc01
 800c3d0:	3ff80000 	.word	0x3ff80000
 800c3d4:	636f4361 	.word	0x636f4361
 800c3d8:	3fd287a7 	.word	0x3fd287a7
 800c3dc:	8b60c8b3 	.word	0x8b60c8b3
 800c3e0:	3fc68a28 	.word	0x3fc68a28
 800c3e4:	509f79fb 	.word	0x509f79fb
 800c3e8:	3fd34413 	.word	0x3fd34413
 800c3ec:	0800e358 	.word	0x0800e358
 800c3f0:	00000432 	.word	0x00000432
 800c3f4:	00000412 	.word	0x00000412
 800c3f8:	fe100000 	.word	0xfe100000
 800c3fc:	0800e261 	.word	0x0800e261
 800c400:	0800e330 	.word	0x0800e330
 800c404:	2302      	movs	r3, #2
 800c406:	9310      	str	r3, [sp, #64]	; 0x40
 800c408:	9b02      	ldr	r3, [sp, #8]
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d016      	beq.n	800c43c <_dtoa_r+0x3dc>
 800c40e:	9812      	ldr	r0, [sp, #72]	; 0x48
 800c410:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800c412:	425c      	negs	r4, r3
 800c414:	230f      	movs	r3, #15
 800c416:	4ab6      	ldr	r2, [pc, #728]	; (800c6f0 <_dtoa_r+0x690>)
 800c418:	4023      	ands	r3, r4
 800c41a:	00db      	lsls	r3, r3, #3
 800c41c:	18d3      	adds	r3, r2, r3
 800c41e:	681a      	ldr	r2, [r3, #0]
 800c420:	685b      	ldr	r3, [r3, #4]
 800c422:	f7f4 ff7b 	bl	800131c <__aeabi_dmul>
 800c426:	2601      	movs	r6, #1
 800c428:	2300      	movs	r3, #0
 800c42a:	9008      	str	r0, [sp, #32]
 800c42c:	9109      	str	r1, [sp, #36]	; 0x24
 800c42e:	4db1      	ldr	r5, [pc, #708]	; (800c6f4 <_dtoa_r+0x694>)
 800c430:	1124      	asrs	r4, r4, #4
 800c432:	2c00      	cmp	r4, #0
 800c434:	d000      	beq.n	800c438 <_dtoa_r+0x3d8>
 800c436:	e094      	b.n	800c562 <_dtoa_r+0x502>
 800c438:	2b00      	cmp	r3, #0
 800c43a:	d19f      	bne.n	800c37c <_dtoa_r+0x31c>
 800c43c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c43e:	2b00      	cmp	r3, #0
 800c440:	d100      	bne.n	800c444 <_dtoa_r+0x3e4>
 800c442:	e09b      	b.n	800c57c <_dtoa_r+0x51c>
 800c444:	9c08      	ldr	r4, [sp, #32]
 800c446:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800c448:	2200      	movs	r2, #0
 800c44a:	0020      	movs	r0, r4
 800c44c:	0029      	movs	r1, r5
 800c44e:	4baa      	ldr	r3, [pc, #680]	; (800c6f8 <_dtoa_r+0x698>)
 800c450:	f7f3 fffe 	bl	8000450 <__aeabi_dcmplt>
 800c454:	2800      	cmp	r0, #0
 800c456:	d100      	bne.n	800c45a <_dtoa_r+0x3fa>
 800c458:	e090      	b.n	800c57c <_dtoa_r+0x51c>
 800c45a:	9b07      	ldr	r3, [sp, #28]
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d100      	bne.n	800c462 <_dtoa_r+0x402>
 800c460:	e08c      	b.n	800c57c <_dtoa_r+0x51c>
 800c462:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c464:	2b00      	cmp	r3, #0
 800c466:	dd46      	ble.n	800c4f6 <_dtoa_r+0x496>
 800c468:	9b02      	ldr	r3, [sp, #8]
 800c46a:	2200      	movs	r2, #0
 800c46c:	0020      	movs	r0, r4
 800c46e:	0029      	movs	r1, r5
 800c470:	1e5e      	subs	r6, r3, #1
 800c472:	4ba2      	ldr	r3, [pc, #648]	; (800c6fc <_dtoa_r+0x69c>)
 800c474:	f7f4 ff52 	bl	800131c <__aeabi_dmul>
 800c478:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c47a:	9008      	str	r0, [sp, #32]
 800c47c:	9109      	str	r1, [sp, #36]	; 0x24
 800c47e:	3301      	adds	r3, #1
 800c480:	9310      	str	r3, [sp, #64]	; 0x40
 800c482:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c484:	9810      	ldr	r0, [sp, #64]	; 0x40
 800c486:	9c08      	ldr	r4, [sp, #32]
 800c488:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800c48a:	9314      	str	r3, [sp, #80]	; 0x50
 800c48c:	f7f5 fd98 	bl	8001fc0 <__aeabi_i2d>
 800c490:	0022      	movs	r2, r4
 800c492:	002b      	movs	r3, r5
 800c494:	f7f4 ff42 	bl	800131c <__aeabi_dmul>
 800c498:	2200      	movs	r2, #0
 800c49a:	4b99      	ldr	r3, [pc, #612]	; (800c700 <_dtoa_r+0x6a0>)
 800c49c:	f7f4 f800 	bl	80004a0 <__aeabi_dadd>
 800c4a0:	9010      	str	r0, [sp, #64]	; 0x40
 800c4a2:	9111      	str	r1, [sp, #68]	; 0x44
 800c4a4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c4a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c4a8:	9208      	str	r2, [sp, #32]
 800c4aa:	9309      	str	r3, [sp, #36]	; 0x24
 800c4ac:	4a95      	ldr	r2, [pc, #596]	; (800c704 <_dtoa_r+0x6a4>)
 800c4ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c4b0:	4694      	mov	ip, r2
 800c4b2:	4463      	add	r3, ip
 800c4b4:	9317      	str	r3, [sp, #92]	; 0x5c
 800c4b6:	9309      	str	r3, [sp, #36]	; 0x24
 800c4b8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d161      	bne.n	800c582 <_dtoa_r+0x522>
 800c4be:	2200      	movs	r2, #0
 800c4c0:	0020      	movs	r0, r4
 800c4c2:	0029      	movs	r1, r5
 800c4c4:	4b90      	ldr	r3, [pc, #576]	; (800c708 <_dtoa_r+0x6a8>)
 800c4c6:	f7f5 f995 	bl	80017f4 <__aeabi_dsub>
 800c4ca:	9a08      	ldr	r2, [sp, #32]
 800c4cc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c4ce:	0004      	movs	r4, r0
 800c4d0:	000d      	movs	r5, r1
 800c4d2:	f7f3 ffd1 	bl	8000478 <__aeabi_dcmpgt>
 800c4d6:	2800      	cmp	r0, #0
 800c4d8:	d000      	beq.n	800c4dc <_dtoa_r+0x47c>
 800c4da:	e2af      	b.n	800ca3c <_dtoa_r+0x9dc>
 800c4dc:	488b      	ldr	r0, [pc, #556]	; (800c70c <_dtoa_r+0x6ac>)
 800c4de:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c4e0:	4684      	mov	ip, r0
 800c4e2:	4461      	add	r1, ip
 800c4e4:	000b      	movs	r3, r1
 800c4e6:	0020      	movs	r0, r4
 800c4e8:	0029      	movs	r1, r5
 800c4ea:	9a08      	ldr	r2, [sp, #32]
 800c4ec:	f7f3 ffb0 	bl	8000450 <__aeabi_dcmplt>
 800c4f0:	2800      	cmp	r0, #0
 800c4f2:	d000      	beq.n	800c4f6 <_dtoa_r+0x496>
 800c4f4:	e29f      	b.n	800ca36 <_dtoa_r+0x9d6>
 800c4f6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c4f8:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800c4fa:	9308      	str	r3, [sp, #32]
 800c4fc:	9409      	str	r4, [sp, #36]	; 0x24
 800c4fe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c500:	2b00      	cmp	r3, #0
 800c502:	da00      	bge.n	800c506 <_dtoa_r+0x4a6>
 800c504:	e172      	b.n	800c7ec <_dtoa_r+0x78c>
 800c506:	9a02      	ldr	r2, [sp, #8]
 800c508:	2a0e      	cmp	r2, #14
 800c50a:	dd00      	ble.n	800c50e <_dtoa_r+0x4ae>
 800c50c:	e16e      	b.n	800c7ec <_dtoa_r+0x78c>
 800c50e:	4b78      	ldr	r3, [pc, #480]	; (800c6f0 <_dtoa_r+0x690>)
 800c510:	00d2      	lsls	r2, r2, #3
 800c512:	189b      	adds	r3, r3, r2
 800c514:	685c      	ldr	r4, [r3, #4]
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	930a      	str	r3, [sp, #40]	; 0x28
 800c51a:	940b      	str	r4, [sp, #44]	; 0x2c
 800c51c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c51e:	2b00      	cmp	r3, #0
 800c520:	db00      	blt.n	800c524 <_dtoa_r+0x4c4>
 800c522:	e0f7      	b.n	800c714 <_dtoa_r+0x6b4>
 800c524:	9b07      	ldr	r3, [sp, #28]
 800c526:	2b00      	cmp	r3, #0
 800c528:	dd00      	ble.n	800c52c <_dtoa_r+0x4cc>
 800c52a:	e0f3      	b.n	800c714 <_dtoa_r+0x6b4>
 800c52c:	d000      	beq.n	800c530 <_dtoa_r+0x4d0>
 800c52e:	e282      	b.n	800ca36 <_dtoa_r+0x9d6>
 800c530:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c532:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c534:	2200      	movs	r2, #0
 800c536:	4b74      	ldr	r3, [pc, #464]	; (800c708 <_dtoa_r+0x6a8>)
 800c538:	f7f4 fef0 	bl	800131c <__aeabi_dmul>
 800c53c:	9a08      	ldr	r2, [sp, #32]
 800c53e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c540:	f7f3 ffa4 	bl	800048c <__aeabi_dcmpge>
 800c544:	9e07      	ldr	r6, [sp, #28]
 800c546:	0035      	movs	r5, r6
 800c548:	2800      	cmp	r0, #0
 800c54a:	d000      	beq.n	800c54e <_dtoa_r+0x4ee>
 800c54c:	e259      	b.n	800ca02 <_dtoa_r+0x9a2>
 800c54e:	9b06      	ldr	r3, [sp, #24]
 800c550:	9a06      	ldr	r2, [sp, #24]
 800c552:	3301      	adds	r3, #1
 800c554:	9308      	str	r3, [sp, #32]
 800c556:	2331      	movs	r3, #49	; 0x31
 800c558:	7013      	strb	r3, [r2, #0]
 800c55a:	9b02      	ldr	r3, [sp, #8]
 800c55c:	3301      	adds	r3, #1
 800c55e:	9302      	str	r3, [sp, #8]
 800c560:	e254      	b.n	800ca0c <_dtoa_r+0x9ac>
 800c562:	4234      	tst	r4, r6
 800c564:	d007      	beq.n	800c576 <_dtoa_r+0x516>
 800c566:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c568:	3301      	adds	r3, #1
 800c56a:	9310      	str	r3, [sp, #64]	; 0x40
 800c56c:	682a      	ldr	r2, [r5, #0]
 800c56e:	686b      	ldr	r3, [r5, #4]
 800c570:	f7f4 fed4 	bl	800131c <__aeabi_dmul>
 800c574:	0033      	movs	r3, r6
 800c576:	1064      	asrs	r4, r4, #1
 800c578:	3508      	adds	r5, #8
 800c57a:	e75a      	b.n	800c432 <_dtoa_r+0x3d2>
 800c57c:	9e02      	ldr	r6, [sp, #8]
 800c57e:	9b07      	ldr	r3, [sp, #28]
 800c580:	e780      	b.n	800c484 <_dtoa_r+0x424>
 800c582:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c584:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800c586:	1e5a      	subs	r2, r3, #1
 800c588:	4b59      	ldr	r3, [pc, #356]	; (800c6f0 <_dtoa_r+0x690>)
 800c58a:	00d2      	lsls	r2, r2, #3
 800c58c:	189b      	adds	r3, r3, r2
 800c58e:	681a      	ldr	r2, [r3, #0]
 800c590:	685b      	ldr	r3, [r3, #4]
 800c592:	2900      	cmp	r1, #0
 800c594:	d051      	beq.n	800c63a <_dtoa_r+0x5da>
 800c596:	2000      	movs	r0, #0
 800c598:	495d      	ldr	r1, [pc, #372]	; (800c710 <_dtoa_r+0x6b0>)
 800c59a:	f7f4 fabd 	bl	8000b18 <__aeabi_ddiv>
 800c59e:	9a08      	ldr	r2, [sp, #32]
 800c5a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c5a2:	f7f5 f927 	bl	80017f4 <__aeabi_dsub>
 800c5a6:	9a06      	ldr	r2, [sp, #24]
 800c5a8:	9b06      	ldr	r3, [sp, #24]
 800c5aa:	4694      	mov	ip, r2
 800c5ac:	9317      	str	r3, [sp, #92]	; 0x5c
 800c5ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c5b0:	9010      	str	r0, [sp, #64]	; 0x40
 800c5b2:	9111      	str	r1, [sp, #68]	; 0x44
 800c5b4:	4463      	add	r3, ip
 800c5b6:	9319      	str	r3, [sp, #100]	; 0x64
 800c5b8:	0029      	movs	r1, r5
 800c5ba:	0020      	movs	r0, r4
 800c5bc:	f7f5 fcca 	bl	8001f54 <__aeabi_d2iz>
 800c5c0:	9014      	str	r0, [sp, #80]	; 0x50
 800c5c2:	f7f5 fcfd 	bl	8001fc0 <__aeabi_i2d>
 800c5c6:	0002      	movs	r2, r0
 800c5c8:	000b      	movs	r3, r1
 800c5ca:	0020      	movs	r0, r4
 800c5cc:	0029      	movs	r1, r5
 800c5ce:	f7f5 f911 	bl	80017f4 <__aeabi_dsub>
 800c5d2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c5d4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c5d6:	3301      	adds	r3, #1
 800c5d8:	9308      	str	r3, [sp, #32]
 800c5da:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c5dc:	0004      	movs	r4, r0
 800c5de:	3330      	adds	r3, #48	; 0x30
 800c5e0:	7013      	strb	r3, [r2, #0]
 800c5e2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c5e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c5e6:	000d      	movs	r5, r1
 800c5e8:	f7f3 ff32 	bl	8000450 <__aeabi_dcmplt>
 800c5ec:	2800      	cmp	r0, #0
 800c5ee:	d175      	bne.n	800c6dc <_dtoa_r+0x67c>
 800c5f0:	0022      	movs	r2, r4
 800c5f2:	002b      	movs	r3, r5
 800c5f4:	2000      	movs	r0, #0
 800c5f6:	4940      	ldr	r1, [pc, #256]	; (800c6f8 <_dtoa_r+0x698>)
 800c5f8:	f7f5 f8fc 	bl	80017f4 <__aeabi_dsub>
 800c5fc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c5fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c600:	f7f3 ff26 	bl	8000450 <__aeabi_dcmplt>
 800c604:	2800      	cmp	r0, #0
 800c606:	d000      	beq.n	800c60a <_dtoa_r+0x5aa>
 800c608:	e0d2      	b.n	800c7b0 <_dtoa_r+0x750>
 800c60a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c60c:	9a08      	ldr	r2, [sp, #32]
 800c60e:	4293      	cmp	r3, r2
 800c610:	d100      	bne.n	800c614 <_dtoa_r+0x5b4>
 800c612:	e770      	b.n	800c4f6 <_dtoa_r+0x496>
 800c614:	9810      	ldr	r0, [sp, #64]	; 0x40
 800c616:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c618:	2200      	movs	r2, #0
 800c61a:	4b38      	ldr	r3, [pc, #224]	; (800c6fc <_dtoa_r+0x69c>)
 800c61c:	f7f4 fe7e 	bl	800131c <__aeabi_dmul>
 800c620:	4b36      	ldr	r3, [pc, #216]	; (800c6fc <_dtoa_r+0x69c>)
 800c622:	9010      	str	r0, [sp, #64]	; 0x40
 800c624:	9111      	str	r1, [sp, #68]	; 0x44
 800c626:	2200      	movs	r2, #0
 800c628:	0020      	movs	r0, r4
 800c62a:	0029      	movs	r1, r5
 800c62c:	f7f4 fe76 	bl	800131c <__aeabi_dmul>
 800c630:	9b08      	ldr	r3, [sp, #32]
 800c632:	0004      	movs	r4, r0
 800c634:	000d      	movs	r5, r1
 800c636:	9317      	str	r3, [sp, #92]	; 0x5c
 800c638:	e7be      	b.n	800c5b8 <_dtoa_r+0x558>
 800c63a:	9808      	ldr	r0, [sp, #32]
 800c63c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c63e:	f7f4 fe6d 	bl	800131c <__aeabi_dmul>
 800c642:	9a06      	ldr	r2, [sp, #24]
 800c644:	9b06      	ldr	r3, [sp, #24]
 800c646:	4694      	mov	ip, r2
 800c648:	9308      	str	r3, [sp, #32]
 800c64a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c64c:	9010      	str	r0, [sp, #64]	; 0x40
 800c64e:	9111      	str	r1, [sp, #68]	; 0x44
 800c650:	4463      	add	r3, ip
 800c652:	9319      	str	r3, [sp, #100]	; 0x64
 800c654:	0029      	movs	r1, r5
 800c656:	0020      	movs	r0, r4
 800c658:	f7f5 fc7c 	bl	8001f54 <__aeabi_d2iz>
 800c65c:	9017      	str	r0, [sp, #92]	; 0x5c
 800c65e:	f7f5 fcaf 	bl	8001fc0 <__aeabi_i2d>
 800c662:	0002      	movs	r2, r0
 800c664:	000b      	movs	r3, r1
 800c666:	0020      	movs	r0, r4
 800c668:	0029      	movs	r1, r5
 800c66a:	f7f5 f8c3 	bl	80017f4 <__aeabi_dsub>
 800c66e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c670:	9a08      	ldr	r2, [sp, #32]
 800c672:	3330      	adds	r3, #48	; 0x30
 800c674:	7013      	strb	r3, [r2, #0]
 800c676:	0013      	movs	r3, r2
 800c678:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c67a:	3301      	adds	r3, #1
 800c67c:	0004      	movs	r4, r0
 800c67e:	000d      	movs	r5, r1
 800c680:	9308      	str	r3, [sp, #32]
 800c682:	4293      	cmp	r3, r2
 800c684:	d12c      	bne.n	800c6e0 <_dtoa_r+0x680>
 800c686:	9810      	ldr	r0, [sp, #64]	; 0x40
 800c688:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c68a:	9a06      	ldr	r2, [sp, #24]
 800c68c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c68e:	4694      	mov	ip, r2
 800c690:	4463      	add	r3, ip
 800c692:	2200      	movs	r2, #0
 800c694:	9308      	str	r3, [sp, #32]
 800c696:	4b1e      	ldr	r3, [pc, #120]	; (800c710 <_dtoa_r+0x6b0>)
 800c698:	f7f3 ff02 	bl	80004a0 <__aeabi_dadd>
 800c69c:	0002      	movs	r2, r0
 800c69e:	000b      	movs	r3, r1
 800c6a0:	0020      	movs	r0, r4
 800c6a2:	0029      	movs	r1, r5
 800c6a4:	f7f3 fee8 	bl	8000478 <__aeabi_dcmpgt>
 800c6a8:	2800      	cmp	r0, #0
 800c6aa:	d000      	beq.n	800c6ae <_dtoa_r+0x64e>
 800c6ac:	e080      	b.n	800c7b0 <_dtoa_r+0x750>
 800c6ae:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c6b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c6b2:	2000      	movs	r0, #0
 800c6b4:	4916      	ldr	r1, [pc, #88]	; (800c710 <_dtoa_r+0x6b0>)
 800c6b6:	f7f5 f89d 	bl	80017f4 <__aeabi_dsub>
 800c6ba:	0002      	movs	r2, r0
 800c6bc:	000b      	movs	r3, r1
 800c6be:	0020      	movs	r0, r4
 800c6c0:	0029      	movs	r1, r5
 800c6c2:	f7f3 fec5 	bl	8000450 <__aeabi_dcmplt>
 800c6c6:	2800      	cmp	r0, #0
 800c6c8:	d100      	bne.n	800c6cc <_dtoa_r+0x66c>
 800c6ca:	e714      	b.n	800c4f6 <_dtoa_r+0x496>
 800c6cc:	9b08      	ldr	r3, [sp, #32]
 800c6ce:	001a      	movs	r2, r3
 800c6d0:	3a01      	subs	r2, #1
 800c6d2:	9208      	str	r2, [sp, #32]
 800c6d4:	7812      	ldrb	r2, [r2, #0]
 800c6d6:	2a30      	cmp	r2, #48	; 0x30
 800c6d8:	d0f8      	beq.n	800c6cc <_dtoa_r+0x66c>
 800c6da:	9308      	str	r3, [sp, #32]
 800c6dc:	9602      	str	r6, [sp, #8]
 800c6de:	e055      	b.n	800c78c <_dtoa_r+0x72c>
 800c6e0:	2200      	movs	r2, #0
 800c6e2:	4b06      	ldr	r3, [pc, #24]	; (800c6fc <_dtoa_r+0x69c>)
 800c6e4:	f7f4 fe1a 	bl	800131c <__aeabi_dmul>
 800c6e8:	0004      	movs	r4, r0
 800c6ea:	000d      	movs	r5, r1
 800c6ec:	e7b2      	b.n	800c654 <_dtoa_r+0x5f4>
 800c6ee:	46c0      	nop			; (mov r8, r8)
 800c6f0:	0800e358 	.word	0x0800e358
 800c6f4:	0800e330 	.word	0x0800e330
 800c6f8:	3ff00000 	.word	0x3ff00000
 800c6fc:	40240000 	.word	0x40240000
 800c700:	401c0000 	.word	0x401c0000
 800c704:	fcc00000 	.word	0xfcc00000
 800c708:	40140000 	.word	0x40140000
 800c70c:	7cc00000 	.word	0x7cc00000
 800c710:	3fe00000 	.word	0x3fe00000
 800c714:	9b07      	ldr	r3, [sp, #28]
 800c716:	9e06      	ldr	r6, [sp, #24]
 800c718:	3b01      	subs	r3, #1
 800c71a:	199b      	adds	r3, r3, r6
 800c71c:	930c      	str	r3, [sp, #48]	; 0x30
 800c71e:	9c08      	ldr	r4, [sp, #32]
 800c720:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800c722:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c724:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c726:	0020      	movs	r0, r4
 800c728:	0029      	movs	r1, r5
 800c72a:	f7f4 f9f5 	bl	8000b18 <__aeabi_ddiv>
 800c72e:	f7f5 fc11 	bl	8001f54 <__aeabi_d2iz>
 800c732:	9007      	str	r0, [sp, #28]
 800c734:	f7f5 fc44 	bl	8001fc0 <__aeabi_i2d>
 800c738:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c73a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c73c:	f7f4 fdee 	bl	800131c <__aeabi_dmul>
 800c740:	0002      	movs	r2, r0
 800c742:	000b      	movs	r3, r1
 800c744:	0020      	movs	r0, r4
 800c746:	0029      	movs	r1, r5
 800c748:	f7f5 f854 	bl	80017f4 <__aeabi_dsub>
 800c74c:	0033      	movs	r3, r6
 800c74e:	9a07      	ldr	r2, [sp, #28]
 800c750:	3601      	adds	r6, #1
 800c752:	3230      	adds	r2, #48	; 0x30
 800c754:	701a      	strb	r2, [r3, #0]
 800c756:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c758:	9608      	str	r6, [sp, #32]
 800c75a:	429a      	cmp	r2, r3
 800c75c:	d139      	bne.n	800c7d2 <_dtoa_r+0x772>
 800c75e:	0002      	movs	r2, r0
 800c760:	000b      	movs	r3, r1
 800c762:	f7f3 fe9d 	bl	80004a0 <__aeabi_dadd>
 800c766:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c768:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c76a:	0004      	movs	r4, r0
 800c76c:	000d      	movs	r5, r1
 800c76e:	f7f3 fe83 	bl	8000478 <__aeabi_dcmpgt>
 800c772:	2800      	cmp	r0, #0
 800c774:	d11b      	bne.n	800c7ae <_dtoa_r+0x74e>
 800c776:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c778:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c77a:	0020      	movs	r0, r4
 800c77c:	0029      	movs	r1, r5
 800c77e:	f7f3 fe61 	bl	8000444 <__aeabi_dcmpeq>
 800c782:	2800      	cmp	r0, #0
 800c784:	d002      	beq.n	800c78c <_dtoa_r+0x72c>
 800c786:	9b07      	ldr	r3, [sp, #28]
 800c788:	07db      	lsls	r3, r3, #31
 800c78a:	d410      	bmi.n	800c7ae <_dtoa_r+0x74e>
 800c78c:	0038      	movs	r0, r7
 800c78e:	9905      	ldr	r1, [sp, #20]
 800c790:	f000 fd22 	bl	800d1d8 <_Bfree>
 800c794:	2300      	movs	r3, #0
 800c796:	9a08      	ldr	r2, [sp, #32]
 800c798:	9802      	ldr	r0, [sp, #8]
 800c79a:	7013      	strb	r3, [r2, #0]
 800c79c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c79e:	3001      	adds	r0, #1
 800c7a0:	6018      	str	r0, [r3, #0]
 800c7a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d100      	bne.n	800c7aa <_dtoa_r+0x74a>
 800c7a8:	e4a6      	b.n	800c0f8 <_dtoa_r+0x98>
 800c7aa:	601a      	str	r2, [r3, #0]
 800c7ac:	e4a4      	b.n	800c0f8 <_dtoa_r+0x98>
 800c7ae:	9e02      	ldr	r6, [sp, #8]
 800c7b0:	9b08      	ldr	r3, [sp, #32]
 800c7b2:	9308      	str	r3, [sp, #32]
 800c7b4:	3b01      	subs	r3, #1
 800c7b6:	781a      	ldrb	r2, [r3, #0]
 800c7b8:	2a39      	cmp	r2, #57	; 0x39
 800c7ba:	d106      	bne.n	800c7ca <_dtoa_r+0x76a>
 800c7bc:	9a06      	ldr	r2, [sp, #24]
 800c7be:	429a      	cmp	r2, r3
 800c7c0:	d1f7      	bne.n	800c7b2 <_dtoa_r+0x752>
 800c7c2:	2230      	movs	r2, #48	; 0x30
 800c7c4:	9906      	ldr	r1, [sp, #24]
 800c7c6:	3601      	adds	r6, #1
 800c7c8:	700a      	strb	r2, [r1, #0]
 800c7ca:	781a      	ldrb	r2, [r3, #0]
 800c7cc:	3201      	adds	r2, #1
 800c7ce:	701a      	strb	r2, [r3, #0]
 800c7d0:	e784      	b.n	800c6dc <_dtoa_r+0x67c>
 800c7d2:	2200      	movs	r2, #0
 800c7d4:	4baa      	ldr	r3, [pc, #680]	; (800ca80 <_dtoa_r+0xa20>)
 800c7d6:	f7f4 fda1 	bl	800131c <__aeabi_dmul>
 800c7da:	2200      	movs	r2, #0
 800c7dc:	2300      	movs	r3, #0
 800c7de:	0004      	movs	r4, r0
 800c7e0:	000d      	movs	r5, r1
 800c7e2:	f7f3 fe2f 	bl	8000444 <__aeabi_dcmpeq>
 800c7e6:	2800      	cmp	r0, #0
 800c7e8:	d09b      	beq.n	800c722 <_dtoa_r+0x6c2>
 800c7ea:	e7cf      	b.n	800c78c <_dtoa_r+0x72c>
 800c7ec:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c7ee:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800c7f0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c7f2:	2d00      	cmp	r5, #0
 800c7f4:	d012      	beq.n	800c81c <_dtoa_r+0x7bc>
 800c7f6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800c7f8:	2a01      	cmp	r2, #1
 800c7fa:	dc66      	bgt.n	800c8ca <_dtoa_r+0x86a>
 800c7fc:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c7fe:	2a00      	cmp	r2, #0
 800c800:	d05d      	beq.n	800c8be <_dtoa_r+0x85e>
 800c802:	4aa0      	ldr	r2, [pc, #640]	; (800ca84 <_dtoa_r+0xa24>)
 800c804:	189b      	adds	r3, r3, r2
 800c806:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c808:	2101      	movs	r1, #1
 800c80a:	18d2      	adds	r2, r2, r3
 800c80c:	920a      	str	r2, [sp, #40]	; 0x28
 800c80e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c810:	0038      	movs	r0, r7
 800c812:	18d3      	adds	r3, r2, r3
 800c814:	930d      	str	r3, [sp, #52]	; 0x34
 800c816:	f000 fd8f 	bl	800d338 <__i2b>
 800c81a:	0005      	movs	r5, r0
 800c81c:	2c00      	cmp	r4, #0
 800c81e:	dd0e      	ble.n	800c83e <_dtoa_r+0x7de>
 800c820:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c822:	2b00      	cmp	r3, #0
 800c824:	dd0b      	ble.n	800c83e <_dtoa_r+0x7de>
 800c826:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c828:	0023      	movs	r3, r4
 800c82a:	4294      	cmp	r4, r2
 800c82c:	dd00      	ble.n	800c830 <_dtoa_r+0x7d0>
 800c82e:	0013      	movs	r3, r2
 800c830:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c832:	1ae4      	subs	r4, r4, r3
 800c834:	1ad2      	subs	r2, r2, r3
 800c836:	920a      	str	r2, [sp, #40]	; 0x28
 800c838:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c83a:	1ad3      	subs	r3, r2, r3
 800c83c:	930d      	str	r3, [sp, #52]	; 0x34
 800c83e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c840:	2b00      	cmp	r3, #0
 800c842:	d01f      	beq.n	800c884 <_dtoa_r+0x824>
 800c844:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c846:	2b00      	cmp	r3, #0
 800c848:	d054      	beq.n	800c8f4 <_dtoa_r+0x894>
 800c84a:	2e00      	cmp	r6, #0
 800c84c:	dd11      	ble.n	800c872 <_dtoa_r+0x812>
 800c84e:	0029      	movs	r1, r5
 800c850:	0032      	movs	r2, r6
 800c852:	0038      	movs	r0, r7
 800c854:	f000 fe36 	bl	800d4c4 <__pow5mult>
 800c858:	9a05      	ldr	r2, [sp, #20]
 800c85a:	0001      	movs	r1, r0
 800c85c:	0005      	movs	r5, r0
 800c85e:	0038      	movs	r0, r7
 800c860:	f000 fd80 	bl	800d364 <__multiply>
 800c864:	9905      	ldr	r1, [sp, #20]
 800c866:	9014      	str	r0, [sp, #80]	; 0x50
 800c868:	0038      	movs	r0, r7
 800c86a:	f000 fcb5 	bl	800d1d8 <_Bfree>
 800c86e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c870:	9305      	str	r3, [sp, #20]
 800c872:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c874:	1b9a      	subs	r2, r3, r6
 800c876:	42b3      	cmp	r3, r6
 800c878:	d004      	beq.n	800c884 <_dtoa_r+0x824>
 800c87a:	0038      	movs	r0, r7
 800c87c:	9905      	ldr	r1, [sp, #20]
 800c87e:	f000 fe21 	bl	800d4c4 <__pow5mult>
 800c882:	9005      	str	r0, [sp, #20]
 800c884:	2101      	movs	r1, #1
 800c886:	0038      	movs	r0, r7
 800c888:	f000 fd56 	bl	800d338 <__i2b>
 800c88c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c88e:	0006      	movs	r6, r0
 800c890:	2b00      	cmp	r3, #0
 800c892:	dd31      	ble.n	800c8f8 <_dtoa_r+0x898>
 800c894:	001a      	movs	r2, r3
 800c896:	0001      	movs	r1, r0
 800c898:	0038      	movs	r0, r7
 800c89a:	f000 fe13 	bl	800d4c4 <__pow5mult>
 800c89e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c8a0:	0006      	movs	r6, r0
 800c8a2:	2b01      	cmp	r3, #1
 800c8a4:	dd2d      	ble.n	800c902 <_dtoa_r+0x8a2>
 800c8a6:	2300      	movs	r3, #0
 800c8a8:	930e      	str	r3, [sp, #56]	; 0x38
 800c8aa:	6933      	ldr	r3, [r6, #16]
 800c8ac:	3303      	adds	r3, #3
 800c8ae:	009b      	lsls	r3, r3, #2
 800c8b0:	18f3      	adds	r3, r6, r3
 800c8b2:	6858      	ldr	r0, [r3, #4]
 800c8b4:	f000 fcf8 	bl	800d2a8 <__hi0bits>
 800c8b8:	2320      	movs	r3, #32
 800c8ba:	1a18      	subs	r0, r3, r0
 800c8bc:	e039      	b.n	800c932 <_dtoa_r+0x8d2>
 800c8be:	2336      	movs	r3, #54	; 0x36
 800c8c0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c8c2:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800c8c4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c8c6:	1a9b      	subs	r3, r3, r2
 800c8c8:	e79d      	b.n	800c806 <_dtoa_r+0x7a6>
 800c8ca:	9b07      	ldr	r3, [sp, #28]
 800c8cc:	1e5e      	subs	r6, r3, #1
 800c8ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c8d0:	42b3      	cmp	r3, r6
 800c8d2:	db07      	blt.n	800c8e4 <_dtoa_r+0x884>
 800c8d4:	1b9e      	subs	r6, r3, r6
 800c8d6:	9b07      	ldr	r3, [sp, #28]
 800c8d8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	da93      	bge.n	800c806 <_dtoa_r+0x7a6>
 800c8de:	1ae4      	subs	r4, r4, r3
 800c8e0:	2300      	movs	r3, #0
 800c8e2:	e790      	b.n	800c806 <_dtoa_r+0x7a6>
 800c8e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c8e6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800c8e8:	1af3      	subs	r3, r6, r3
 800c8ea:	18d3      	adds	r3, r2, r3
 800c8ec:	960e      	str	r6, [sp, #56]	; 0x38
 800c8ee:	9315      	str	r3, [sp, #84]	; 0x54
 800c8f0:	2600      	movs	r6, #0
 800c8f2:	e7f0      	b.n	800c8d6 <_dtoa_r+0x876>
 800c8f4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c8f6:	e7c0      	b.n	800c87a <_dtoa_r+0x81a>
 800c8f8:	2300      	movs	r3, #0
 800c8fa:	930e      	str	r3, [sp, #56]	; 0x38
 800c8fc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c8fe:	2b01      	cmp	r3, #1
 800c900:	dc13      	bgt.n	800c92a <_dtoa_r+0x8ca>
 800c902:	2300      	movs	r3, #0
 800c904:	930e      	str	r3, [sp, #56]	; 0x38
 800c906:	9b08      	ldr	r3, [sp, #32]
 800c908:	2b00      	cmp	r3, #0
 800c90a:	d10e      	bne.n	800c92a <_dtoa_r+0x8ca>
 800c90c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c90e:	031b      	lsls	r3, r3, #12
 800c910:	d10b      	bne.n	800c92a <_dtoa_r+0x8ca>
 800c912:	4b5d      	ldr	r3, [pc, #372]	; (800ca88 <_dtoa_r+0xa28>)
 800c914:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c916:	4213      	tst	r3, r2
 800c918:	d007      	beq.n	800c92a <_dtoa_r+0x8ca>
 800c91a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c91c:	3301      	adds	r3, #1
 800c91e:	930a      	str	r3, [sp, #40]	; 0x28
 800c920:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c922:	3301      	adds	r3, #1
 800c924:	930d      	str	r3, [sp, #52]	; 0x34
 800c926:	2301      	movs	r3, #1
 800c928:	930e      	str	r3, [sp, #56]	; 0x38
 800c92a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c92c:	2001      	movs	r0, #1
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d1bb      	bne.n	800c8aa <_dtoa_r+0x84a>
 800c932:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c934:	221f      	movs	r2, #31
 800c936:	1818      	adds	r0, r3, r0
 800c938:	0003      	movs	r3, r0
 800c93a:	4013      	ands	r3, r2
 800c93c:	4210      	tst	r0, r2
 800c93e:	d046      	beq.n	800c9ce <_dtoa_r+0x96e>
 800c940:	3201      	adds	r2, #1
 800c942:	1ad2      	subs	r2, r2, r3
 800c944:	2a04      	cmp	r2, #4
 800c946:	dd3f      	ble.n	800c9c8 <_dtoa_r+0x968>
 800c948:	221c      	movs	r2, #28
 800c94a:	1ad3      	subs	r3, r2, r3
 800c94c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c94e:	18e4      	adds	r4, r4, r3
 800c950:	18d2      	adds	r2, r2, r3
 800c952:	920a      	str	r2, [sp, #40]	; 0x28
 800c954:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c956:	18d3      	adds	r3, r2, r3
 800c958:	930d      	str	r3, [sp, #52]	; 0x34
 800c95a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	dd05      	ble.n	800c96c <_dtoa_r+0x90c>
 800c960:	001a      	movs	r2, r3
 800c962:	0038      	movs	r0, r7
 800c964:	9905      	ldr	r1, [sp, #20]
 800c966:	f000 fe09 	bl	800d57c <__lshift>
 800c96a:	9005      	str	r0, [sp, #20]
 800c96c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c96e:	2b00      	cmp	r3, #0
 800c970:	dd05      	ble.n	800c97e <_dtoa_r+0x91e>
 800c972:	0031      	movs	r1, r6
 800c974:	001a      	movs	r2, r3
 800c976:	0038      	movs	r0, r7
 800c978:	f000 fe00 	bl	800d57c <__lshift>
 800c97c:	0006      	movs	r6, r0
 800c97e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c980:	2b00      	cmp	r3, #0
 800c982:	d026      	beq.n	800c9d2 <_dtoa_r+0x972>
 800c984:	0031      	movs	r1, r6
 800c986:	9805      	ldr	r0, [sp, #20]
 800c988:	f000 fe66 	bl	800d658 <__mcmp>
 800c98c:	2800      	cmp	r0, #0
 800c98e:	da20      	bge.n	800c9d2 <_dtoa_r+0x972>
 800c990:	9b02      	ldr	r3, [sp, #8]
 800c992:	220a      	movs	r2, #10
 800c994:	3b01      	subs	r3, #1
 800c996:	9302      	str	r3, [sp, #8]
 800c998:	0038      	movs	r0, r7
 800c99a:	2300      	movs	r3, #0
 800c99c:	9905      	ldr	r1, [sp, #20]
 800c99e:	f000 fc3f 	bl	800d220 <__multadd>
 800c9a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c9a4:	9005      	str	r0, [sp, #20]
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d100      	bne.n	800c9ac <_dtoa_r+0x94c>
 800c9aa:	e166      	b.n	800cc7a <_dtoa_r+0xc1a>
 800c9ac:	2300      	movs	r3, #0
 800c9ae:	0029      	movs	r1, r5
 800c9b0:	220a      	movs	r2, #10
 800c9b2:	0038      	movs	r0, r7
 800c9b4:	f000 fc34 	bl	800d220 <__multadd>
 800c9b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c9ba:	0005      	movs	r5, r0
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	dc47      	bgt.n	800ca50 <_dtoa_r+0x9f0>
 800c9c0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c9c2:	2b02      	cmp	r3, #2
 800c9c4:	dc0d      	bgt.n	800c9e2 <_dtoa_r+0x982>
 800c9c6:	e043      	b.n	800ca50 <_dtoa_r+0x9f0>
 800c9c8:	2a04      	cmp	r2, #4
 800c9ca:	d0c6      	beq.n	800c95a <_dtoa_r+0x8fa>
 800c9cc:	0013      	movs	r3, r2
 800c9ce:	331c      	adds	r3, #28
 800c9d0:	e7bc      	b.n	800c94c <_dtoa_r+0x8ec>
 800c9d2:	9b07      	ldr	r3, [sp, #28]
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	dc35      	bgt.n	800ca44 <_dtoa_r+0x9e4>
 800c9d8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c9da:	2b02      	cmp	r3, #2
 800c9dc:	dd32      	ble.n	800ca44 <_dtoa_r+0x9e4>
 800c9de:	9b07      	ldr	r3, [sp, #28]
 800c9e0:	930c      	str	r3, [sp, #48]	; 0x30
 800c9e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d10c      	bne.n	800ca02 <_dtoa_r+0x9a2>
 800c9e8:	0031      	movs	r1, r6
 800c9ea:	2205      	movs	r2, #5
 800c9ec:	0038      	movs	r0, r7
 800c9ee:	f000 fc17 	bl	800d220 <__multadd>
 800c9f2:	0006      	movs	r6, r0
 800c9f4:	0001      	movs	r1, r0
 800c9f6:	9805      	ldr	r0, [sp, #20]
 800c9f8:	f000 fe2e 	bl	800d658 <__mcmp>
 800c9fc:	2800      	cmp	r0, #0
 800c9fe:	dd00      	ble.n	800ca02 <_dtoa_r+0x9a2>
 800ca00:	e5a5      	b.n	800c54e <_dtoa_r+0x4ee>
 800ca02:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ca04:	43db      	mvns	r3, r3
 800ca06:	9302      	str	r3, [sp, #8]
 800ca08:	9b06      	ldr	r3, [sp, #24]
 800ca0a:	9308      	str	r3, [sp, #32]
 800ca0c:	2400      	movs	r4, #0
 800ca0e:	0031      	movs	r1, r6
 800ca10:	0038      	movs	r0, r7
 800ca12:	f000 fbe1 	bl	800d1d8 <_Bfree>
 800ca16:	2d00      	cmp	r5, #0
 800ca18:	d100      	bne.n	800ca1c <_dtoa_r+0x9bc>
 800ca1a:	e6b7      	b.n	800c78c <_dtoa_r+0x72c>
 800ca1c:	2c00      	cmp	r4, #0
 800ca1e:	d005      	beq.n	800ca2c <_dtoa_r+0x9cc>
 800ca20:	42ac      	cmp	r4, r5
 800ca22:	d003      	beq.n	800ca2c <_dtoa_r+0x9cc>
 800ca24:	0021      	movs	r1, r4
 800ca26:	0038      	movs	r0, r7
 800ca28:	f000 fbd6 	bl	800d1d8 <_Bfree>
 800ca2c:	0029      	movs	r1, r5
 800ca2e:	0038      	movs	r0, r7
 800ca30:	f000 fbd2 	bl	800d1d8 <_Bfree>
 800ca34:	e6aa      	b.n	800c78c <_dtoa_r+0x72c>
 800ca36:	2600      	movs	r6, #0
 800ca38:	0035      	movs	r5, r6
 800ca3a:	e7e2      	b.n	800ca02 <_dtoa_r+0x9a2>
 800ca3c:	9602      	str	r6, [sp, #8]
 800ca3e:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800ca40:	0035      	movs	r5, r6
 800ca42:	e584      	b.n	800c54e <_dtoa_r+0x4ee>
 800ca44:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d100      	bne.n	800ca4c <_dtoa_r+0x9ec>
 800ca4a:	e0ce      	b.n	800cbea <_dtoa_r+0xb8a>
 800ca4c:	9b07      	ldr	r3, [sp, #28]
 800ca4e:	930c      	str	r3, [sp, #48]	; 0x30
 800ca50:	2c00      	cmp	r4, #0
 800ca52:	dd05      	ble.n	800ca60 <_dtoa_r+0xa00>
 800ca54:	0029      	movs	r1, r5
 800ca56:	0022      	movs	r2, r4
 800ca58:	0038      	movs	r0, r7
 800ca5a:	f000 fd8f 	bl	800d57c <__lshift>
 800ca5e:	0005      	movs	r5, r0
 800ca60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ca62:	0028      	movs	r0, r5
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d022      	beq.n	800caae <_dtoa_r+0xa4e>
 800ca68:	0038      	movs	r0, r7
 800ca6a:	6869      	ldr	r1, [r5, #4]
 800ca6c:	f000 fb70 	bl	800d150 <_Balloc>
 800ca70:	1e04      	subs	r4, r0, #0
 800ca72:	d10f      	bne.n	800ca94 <_dtoa_r+0xa34>
 800ca74:	0002      	movs	r2, r0
 800ca76:	4b05      	ldr	r3, [pc, #20]	; (800ca8c <_dtoa_r+0xa2c>)
 800ca78:	4905      	ldr	r1, [pc, #20]	; (800ca90 <_dtoa_r+0xa30>)
 800ca7a:	f7ff fb06 	bl	800c08a <_dtoa_r+0x2a>
 800ca7e:	46c0      	nop			; (mov r8, r8)
 800ca80:	40240000 	.word	0x40240000
 800ca84:	00000433 	.word	0x00000433
 800ca88:	7ff00000 	.word	0x7ff00000
 800ca8c:	0800e261 	.word	0x0800e261
 800ca90:	000002ea 	.word	0x000002ea
 800ca94:	0029      	movs	r1, r5
 800ca96:	692b      	ldr	r3, [r5, #16]
 800ca98:	310c      	adds	r1, #12
 800ca9a:	1c9a      	adds	r2, r3, #2
 800ca9c:	0092      	lsls	r2, r2, #2
 800ca9e:	300c      	adds	r0, #12
 800caa0:	f7fe fa7c 	bl	800af9c <memcpy>
 800caa4:	2201      	movs	r2, #1
 800caa6:	0021      	movs	r1, r4
 800caa8:	0038      	movs	r0, r7
 800caaa:	f000 fd67 	bl	800d57c <__lshift>
 800caae:	9b06      	ldr	r3, [sp, #24]
 800cab0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cab2:	930a      	str	r3, [sp, #40]	; 0x28
 800cab4:	3b01      	subs	r3, #1
 800cab6:	189b      	adds	r3, r3, r2
 800cab8:	2201      	movs	r2, #1
 800caba:	002c      	movs	r4, r5
 800cabc:	0005      	movs	r5, r0
 800cabe:	9314      	str	r3, [sp, #80]	; 0x50
 800cac0:	9b08      	ldr	r3, [sp, #32]
 800cac2:	4013      	ands	r3, r2
 800cac4:	930f      	str	r3, [sp, #60]	; 0x3c
 800cac6:	0031      	movs	r1, r6
 800cac8:	9805      	ldr	r0, [sp, #20]
 800caca:	f7ff fa3e 	bl	800bf4a <quorem>
 800cace:	0003      	movs	r3, r0
 800cad0:	0021      	movs	r1, r4
 800cad2:	3330      	adds	r3, #48	; 0x30
 800cad4:	900d      	str	r0, [sp, #52]	; 0x34
 800cad6:	9805      	ldr	r0, [sp, #20]
 800cad8:	9307      	str	r3, [sp, #28]
 800cada:	f000 fdbd 	bl	800d658 <__mcmp>
 800cade:	002a      	movs	r2, r5
 800cae0:	900e      	str	r0, [sp, #56]	; 0x38
 800cae2:	0031      	movs	r1, r6
 800cae4:	0038      	movs	r0, r7
 800cae6:	f000 fdd3 	bl	800d690 <__mdiff>
 800caea:	68c3      	ldr	r3, [r0, #12]
 800caec:	9008      	str	r0, [sp, #32]
 800caee:	9310      	str	r3, [sp, #64]	; 0x40
 800caf0:	2301      	movs	r3, #1
 800caf2:	930c      	str	r3, [sp, #48]	; 0x30
 800caf4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d104      	bne.n	800cb04 <_dtoa_r+0xaa4>
 800cafa:	0001      	movs	r1, r0
 800cafc:	9805      	ldr	r0, [sp, #20]
 800cafe:	f000 fdab 	bl	800d658 <__mcmp>
 800cb02:	900c      	str	r0, [sp, #48]	; 0x30
 800cb04:	0038      	movs	r0, r7
 800cb06:	9908      	ldr	r1, [sp, #32]
 800cb08:	f000 fb66 	bl	800d1d8 <_Bfree>
 800cb0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb0e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cb10:	3301      	adds	r3, #1
 800cb12:	9308      	str	r3, [sp, #32]
 800cb14:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cb16:	4313      	orrs	r3, r2
 800cb18:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800cb1a:	4313      	orrs	r3, r2
 800cb1c:	d10c      	bne.n	800cb38 <_dtoa_r+0xad8>
 800cb1e:	9b07      	ldr	r3, [sp, #28]
 800cb20:	2b39      	cmp	r3, #57	; 0x39
 800cb22:	d026      	beq.n	800cb72 <_dtoa_r+0xb12>
 800cb24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	dd02      	ble.n	800cb30 <_dtoa_r+0xad0>
 800cb2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cb2c:	3331      	adds	r3, #49	; 0x31
 800cb2e:	9307      	str	r3, [sp, #28]
 800cb30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb32:	9a07      	ldr	r2, [sp, #28]
 800cb34:	701a      	strb	r2, [r3, #0]
 800cb36:	e76a      	b.n	800ca0e <_dtoa_r+0x9ae>
 800cb38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	db04      	blt.n	800cb48 <_dtoa_r+0xae8>
 800cb3e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800cb40:	4313      	orrs	r3, r2
 800cb42:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800cb44:	4313      	orrs	r3, r2
 800cb46:	d11f      	bne.n	800cb88 <_dtoa_r+0xb28>
 800cb48:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	ddf0      	ble.n	800cb30 <_dtoa_r+0xad0>
 800cb4e:	9905      	ldr	r1, [sp, #20]
 800cb50:	2201      	movs	r2, #1
 800cb52:	0038      	movs	r0, r7
 800cb54:	f000 fd12 	bl	800d57c <__lshift>
 800cb58:	0031      	movs	r1, r6
 800cb5a:	9005      	str	r0, [sp, #20]
 800cb5c:	f000 fd7c 	bl	800d658 <__mcmp>
 800cb60:	2800      	cmp	r0, #0
 800cb62:	dc03      	bgt.n	800cb6c <_dtoa_r+0xb0c>
 800cb64:	d1e4      	bne.n	800cb30 <_dtoa_r+0xad0>
 800cb66:	9b07      	ldr	r3, [sp, #28]
 800cb68:	07db      	lsls	r3, r3, #31
 800cb6a:	d5e1      	bpl.n	800cb30 <_dtoa_r+0xad0>
 800cb6c:	9b07      	ldr	r3, [sp, #28]
 800cb6e:	2b39      	cmp	r3, #57	; 0x39
 800cb70:	d1db      	bne.n	800cb2a <_dtoa_r+0xaca>
 800cb72:	2339      	movs	r3, #57	; 0x39
 800cb74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cb76:	7013      	strb	r3, [r2, #0]
 800cb78:	9b08      	ldr	r3, [sp, #32]
 800cb7a:	9308      	str	r3, [sp, #32]
 800cb7c:	3b01      	subs	r3, #1
 800cb7e:	781a      	ldrb	r2, [r3, #0]
 800cb80:	2a39      	cmp	r2, #57	; 0x39
 800cb82:	d068      	beq.n	800cc56 <_dtoa_r+0xbf6>
 800cb84:	3201      	adds	r2, #1
 800cb86:	e7d5      	b.n	800cb34 <_dtoa_r+0xad4>
 800cb88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	dd07      	ble.n	800cb9e <_dtoa_r+0xb3e>
 800cb8e:	9b07      	ldr	r3, [sp, #28]
 800cb90:	2b39      	cmp	r3, #57	; 0x39
 800cb92:	d0ee      	beq.n	800cb72 <_dtoa_r+0xb12>
 800cb94:	9b07      	ldr	r3, [sp, #28]
 800cb96:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cb98:	3301      	adds	r3, #1
 800cb9a:	7013      	strb	r3, [r2, #0]
 800cb9c:	e737      	b.n	800ca0e <_dtoa_r+0x9ae>
 800cb9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cba0:	9a07      	ldr	r2, [sp, #28]
 800cba2:	701a      	strb	r2, [r3, #0]
 800cba4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cba6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cba8:	4293      	cmp	r3, r2
 800cbaa:	d03e      	beq.n	800cc2a <_dtoa_r+0xbca>
 800cbac:	2300      	movs	r3, #0
 800cbae:	220a      	movs	r2, #10
 800cbb0:	9905      	ldr	r1, [sp, #20]
 800cbb2:	0038      	movs	r0, r7
 800cbb4:	f000 fb34 	bl	800d220 <__multadd>
 800cbb8:	2300      	movs	r3, #0
 800cbba:	9005      	str	r0, [sp, #20]
 800cbbc:	220a      	movs	r2, #10
 800cbbe:	0021      	movs	r1, r4
 800cbc0:	0038      	movs	r0, r7
 800cbc2:	42ac      	cmp	r4, r5
 800cbc4:	d106      	bne.n	800cbd4 <_dtoa_r+0xb74>
 800cbc6:	f000 fb2b 	bl	800d220 <__multadd>
 800cbca:	0004      	movs	r4, r0
 800cbcc:	0005      	movs	r5, r0
 800cbce:	9b08      	ldr	r3, [sp, #32]
 800cbd0:	930a      	str	r3, [sp, #40]	; 0x28
 800cbd2:	e778      	b.n	800cac6 <_dtoa_r+0xa66>
 800cbd4:	f000 fb24 	bl	800d220 <__multadd>
 800cbd8:	0029      	movs	r1, r5
 800cbda:	0004      	movs	r4, r0
 800cbdc:	2300      	movs	r3, #0
 800cbde:	220a      	movs	r2, #10
 800cbe0:	0038      	movs	r0, r7
 800cbe2:	f000 fb1d 	bl	800d220 <__multadd>
 800cbe6:	0005      	movs	r5, r0
 800cbe8:	e7f1      	b.n	800cbce <_dtoa_r+0xb6e>
 800cbea:	9b07      	ldr	r3, [sp, #28]
 800cbec:	930c      	str	r3, [sp, #48]	; 0x30
 800cbee:	2400      	movs	r4, #0
 800cbf0:	0031      	movs	r1, r6
 800cbf2:	9805      	ldr	r0, [sp, #20]
 800cbf4:	f7ff f9a9 	bl	800bf4a <quorem>
 800cbf8:	9b06      	ldr	r3, [sp, #24]
 800cbfa:	3030      	adds	r0, #48	; 0x30
 800cbfc:	5518      	strb	r0, [r3, r4]
 800cbfe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cc00:	3401      	adds	r4, #1
 800cc02:	9007      	str	r0, [sp, #28]
 800cc04:	42a3      	cmp	r3, r4
 800cc06:	dd07      	ble.n	800cc18 <_dtoa_r+0xbb8>
 800cc08:	2300      	movs	r3, #0
 800cc0a:	220a      	movs	r2, #10
 800cc0c:	0038      	movs	r0, r7
 800cc0e:	9905      	ldr	r1, [sp, #20]
 800cc10:	f000 fb06 	bl	800d220 <__multadd>
 800cc14:	9005      	str	r0, [sp, #20]
 800cc16:	e7eb      	b.n	800cbf0 <_dtoa_r+0xb90>
 800cc18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cc1a:	2001      	movs	r0, #1
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	dd00      	ble.n	800cc22 <_dtoa_r+0xbc2>
 800cc20:	0018      	movs	r0, r3
 800cc22:	2400      	movs	r4, #0
 800cc24:	9b06      	ldr	r3, [sp, #24]
 800cc26:	181b      	adds	r3, r3, r0
 800cc28:	9308      	str	r3, [sp, #32]
 800cc2a:	9905      	ldr	r1, [sp, #20]
 800cc2c:	2201      	movs	r2, #1
 800cc2e:	0038      	movs	r0, r7
 800cc30:	f000 fca4 	bl	800d57c <__lshift>
 800cc34:	0031      	movs	r1, r6
 800cc36:	9005      	str	r0, [sp, #20]
 800cc38:	f000 fd0e 	bl	800d658 <__mcmp>
 800cc3c:	2800      	cmp	r0, #0
 800cc3e:	dc9b      	bgt.n	800cb78 <_dtoa_r+0xb18>
 800cc40:	d102      	bne.n	800cc48 <_dtoa_r+0xbe8>
 800cc42:	9b07      	ldr	r3, [sp, #28]
 800cc44:	07db      	lsls	r3, r3, #31
 800cc46:	d497      	bmi.n	800cb78 <_dtoa_r+0xb18>
 800cc48:	9b08      	ldr	r3, [sp, #32]
 800cc4a:	9308      	str	r3, [sp, #32]
 800cc4c:	3b01      	subs	r3, #1
 800cc4e:	781a      	ldrb	r2, [r3, #0]
 800cc50:	2a30      	cmp	r2, #48	; 0x30
 800cc52:	d0fa      	beq.n	800cc4a <_dtoa_r+0xbea>
 800cc54:	e6db      	b.n	800ca0e <_dtoa_r+0x9ae>
 800cc56:	9a06      	ldr	r2, [sp, #24]
 800cc58:	429a      	cmp	r2, r3
 800cc5a:	d18e      	bne.n	800cb7a <_dtoa_r+0xb1a>
 800cc5c:	9b02      	ldr	r3, [sp, #8]
 800cc5e:	3301      	adds	r3, #1
 800cc60:	9302      	str	r3, [sp, #8]
 800cc62:	2331      	movs	r3, #49	; 0x31
 800cc64:	e799      	b.n	800cb9a <_dtoa_r+0xb3a>
 800cc66:	4b09      	ldr	r3, [pc, #36]	; (800cc8c <_dtoa_r+0xc2c>)
 800cc68:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800cc6a:	9306      	str	r3, [sp, #24]
 800cc6c:	4b08      	ldr	r3, [pc, #32]	; (800cc90 <_dtoa_r+0xc30>)
 800cc6e:	2a00      	cmp	r2, #0
 800cc70:	d001      	beq.n	800cc76 <_dtoa_r+0xc16>
 800cc72:	f7ff fa3f 	bl	800c0f4 <_dtoa_r+0x94>
 800cc76:	f7ff fa3f 	bl	800c0f8 <_dtoa_r+0x98>
 800cc7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	dcb6      	bgt.n	800cbee <_dtoa_r+0xb8e>
 800cc80:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cc82:	2b02      	cmp	r3, #2
 800cc84:	dd00      	ble.n	800cc88 <_dtoa_r+0xc28>
 800cc86:	e6ac      	b.n	800c9e2 <_dtoa_r+0x982>
 800cc88:	e7b1      	b.n	800cbee <_dtoa_r+0xb8e>
 800cc8a:	46c0      	nop			; (mov r8, r8)
 800cc8c:	0800e1e2 	.word	0x0800e1e2
 800cc90:	0800e1ea 	.word	0x0800e1ea

0800cc94 <__sflush_r>:
 800cc94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cc96:	898b      	ldrh	r3, [r1, #12]
 800cc98:	0005      	movs	r5, r0
 800cc9a:	000c      	movs	r4, r1
 800cc9c:	071a      	lsls	r2, r3, #28
 800cc9e:	d45f      	bmi.n	800cd60 <__sflush_r+0xcc>
 800cca0:	684a      	ldr	r2, [r1, #4]
 800cca2:	2a00      	cmp	r2, #0
 800cca4:	dc04      	bgt.n	800ccb0 <__sflush_r+0x1c>
 800cca6:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800cca8:	2a00      	cmp	r2, #0
 800ccaa:	dc01      	bgt.n	800ccb0 <__sflush_r+0x1c>
 800ccac:	2000      	movs	r0, #0
 800ccae:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ccb0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800ccb2:	2f00      	cmp	r7, #0
 800ccb4:	d0fa      	beq.n	800ccac <__sflush_r+0x18>
 800ccb6:	2200      	movs	r2, #0
 800ccb8:	2180      	movs	r1, #128	; 0x80
 800ccba:	682e      	ldr	r6, [r5, #0]
 800ccbc:	602a      	str	r2, [r5, #0]
 800ccbe:	001a      	movs	r2, r3
 800ccc0:	0149      	lsls	r1, r1, #5
 800ccc2:	400a      	ands	r2, r1
 800ccc4:	420b      	tst	r3, r1
 800ccc6:	d034      	beq.n	800cd32 <__sflush_r+0x9e>
 800ccc8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ccca:	89a3      	ldrh	r3, [r4, #12]
 800cccc:	075b      	lsls	r3, r3, #29
 800ccce:	d506      	bpl.n	800ccde <__sflush_r+0x4a>
 800ccd0:	6863      	ldr	r3, [r4, #4]
 800ccd2:	1ac0      	subs	r0, r0, r3
 800ccd4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d001      	beq.n	800ccde <__sflush_r+0x4a>
 800ccda:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ccdc:	1ac0      	subs	r0, r0, r3
 800ccde:	0002      	movs	r2, r0
 800cce0:	6a21      	ldr	r1, [r4, #32]
 800cce2:	2300      	movs	r3, #0
 800cce4:	0028      	movs	r0, r5
 800cce6:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800cce8:	47b8      	blx	r7
 800ccea:	89a1      	ldrh	r1, [r4, #12]
 800ccec:	1c43      	adds	r3, r0, #1
 800ccee:	d106      	bne.n	800ccfe <__sflush_r+0x6a>
 800ccf0:	682b      	ldr	r3, [r5, #0]
 800ccf2:	2b1d      	cmp	r3, #29
 800ccf4:	d831      	bhi.n	800cd5a <__sflush_r+0xc6>
 800ccf6:	4a2c      	ldr	r2, [pc, #176]	; (800cda8 <__sflush_r+0x114>)
 800ccf8:	40da      	lsrs	r2, r3
 800ccfa:	07d3      	lsls	r3, r2, #31
 800ccfc:	d52d      	bpl.n	800cd5a <__sflush_r+0xc6>
 800ccfe:	2300      	movs	r3, #0
 800cd00:	6063      	str	r3, [r4, #4]
 800cd02:	6923      	ldr	r3, [r4, #16]
 800cd04:	6023      	str	r3, [r4, #0]
 800cd06:	04cb      	lsls	r3, r1, #19
 800cd08:	d505      	bpl.n	800cd16 <__sflush_r+0x82>
 800cd0a:	1c43      	adds	r3, r0, #1
 800cd0c:	d102      	bne.n	800cd14 <__sflush_r+0x80>
 800cd0e:	682b      	ldr	r3, [r5, #0]
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d100      	bne.n	800cd16 <__sflush_r+0x82>
 800cd14:	6560      	str	r0, [r4, #84]	; 0x54
 800cd16:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cd18:	602e      	str	r6, [r5, #0]
 800cd1a:	2900      	cmp	r1, #0
 800cd1c:	d0c6      	beq.n	800ccac <__sflush_r+0x18>
 800cd1e:	0023      	movs	r3, r4
 800cd20:	3344      	adds	r3, #68	; 0x44
 800cd22:	4299      	cmp	r1, r3
 800cd24:	d002      	beq.n	800cd2c <__sflush_r+0x98>
 800cd26:	0028      	movs	r0, r5
 800cd28:	f7fe f976 	bl	800b018 <_free_r>
 800cd2c:	2000      	movs	r0, #0
 800cd2e:	6360      	str	r0, [r4, #52]	; 0x34
 800cd30:	e7bd      	b.n	800ccae <__sflush_r+0x1a>
 800cd32:	2301      	movs	r3, #1
 800cd34:	0028      	movs	r0, r5
 800cd36:	6a21      	ldr	r1, [r4, #32]
 800cd38:	47b8      	blx	r7
 800cd3a:	1c43      	adds	r3, r0, #1
 800cd3c:	d1c5      	bne.n	800ccca <__sflush_r+0x36>
 800cd3e:	682b      	ldr	r3, [r5, #0]
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d0c2      	beq.n	800ccca <__sflush_r+0x36>
 800cd44:	2b1d      	cmp	r3, #29
 800cd46:	d001      	beq.n	800cd4c <__sflush_r+0xb8>
 800cd48:	2b16      	cmp	r3, #22
 800cd4a:	d101      	bne.n	800cd50 <__sflush_r+0xbc>
 800cd4c:	602e      	str	r6, [r5, #0]
 800cd4e:	e7ad      	b.n	800ccac <__sflush_r+0x18>
 800cd50:	2340      	movs	r3, #64	; 0x40
 800cd52:	89a2      	ldrh	r2, [r4, #12]
 800cd54:	4313      	orrs	r3, r2
 800cd56:	81a3      	strh	r3, [r4, #12]
 800cd58:	e7a9      	b.n	800ccae <__sflush_r+0x1a>
 800cd5a:	2340      	movs	r3, #64	; 0x40
 800cd5c:	430b      	orrs	r3, r1
 800cd5e:	e7fa      	b.n	800cd56 <__sflush_r+0xc2>
 800cd60:	690f      	ldr	r7, [r1, #16]
 800cd62:	2f00      	cmp	r7, #0
 800cd64:	d0a2      	beq.n	800ccac <__sflush_r+0x18>
 800cd66:	680a      	ldr	r2, [r1, #0]
 800cd68:	600f      	str	r7, [r1, #0]
 800cd6a:	1bd2      	subs	r2, r2, r7
 800cd6c:	9201      	str	r2, [sp, #4]
 800cd6e:	2200      	movs	r2, #0
 800cd70:	079b      	lsls	r3, r3, #30
 800cd72:	d100      	bne.n	800cd76 <__sflush_r+0xe2>
 800cd74:	694a      	ldr	r2, [r1, #20]
 800cd76:	60a2      	str	r2, [r4, #8]
 800cd78:	9b01      	ldr	r3, [sp, #4]
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	dc00      	bgt.n	800cd80 <__sflush_r+0xec>
 800cd7e:	e795      	b.n	800ccac <__sflush_r+0x18>
 800cd80:	003a      	movs	r2, r7
 800cd82:	0028      	movs	r0, r5
 800cd84:	9b01      	ldr	r3, [sp, #4]
 800cd86:	6a21      	ldr	r1, [r4, #32]
 800cd88:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800cd8a:	47b0      	blx	r6
 800cd8c:	2800      	cmp	r0, #0
 800cd8e:	dc06      	bgt.n	800cd9e <__sflush_r+0x10a>
 800cd90:	2340      	movs	r3, #64	; 0x40
 800cd92:	2001      	movs	r0, #1
 800cd94:	89a2      	ldrh	r2, [r4, #12]
 800cd96:	4240      	negs	r0, r0
 800cd98:	4313      	orrs	r3, r2
 800cd9a:	81a3      	strh	r3, [r4, #12]
 800cd9c:	e787      	b.n	800ccae <__sflush_r+0x1a>
 800cd9e:	9b01      	ldr	r3, [sp, #4]
 800cda0:	183f      	adds	r7, r7, r0
 800cda2:	1a1b      	subs	r3, r3, r0
 800cda4:	9301      	str	r3, [sp, #4]
 800cda6:	e7e7      	b.n	800cd78 <__sflush_r+0xe4>
 800cda8:	20400001 	.word	0x20400001

0800cdac <_fflush_r>:
 800cdac:	690b      	ldr	r3, [r1, #16]
 800cdae:	b570      	push	{r4, r5, r6, lr}
 800cdb0:	0005      	movs	r5, r0
 800cdb2:	000c      	movs	r4, r1
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d102      	bne.n	800cdbe <_fflush_r+0x12>
 800cdb8:	2500      	movs	r5, #0
 800cdba:	0028      	movs	r0, r5
 800cdbc:	bd70      	pop	{r4, r5, r6, pc}
 800cdbe:	2800      	cmp	r0, #0
 800cdc0:	d004      	beq.n	800cdcc <_fflush_r+0x20>
 800cdc2:	6983      	ldr	r3, [r0, #24]
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	d101      	bne.n	800cdcc <_fflush_r+0x20>
 800cdc8:	f000 f892 	bl	800cef0 <__sinit>
 800cdcc:	4b14      	ldr	r3, [pc, #80]	; (800ce20 <_fflush_r+0x74>)
 800cdce:	429c      	cmp	r4, r3
 800cdd0:	d11b      	bne.n	800ce0a <_fflush_r+0x5e>
 800cdd2:	686c      	ldr	r4, [r5, #4]
 800cdd4:	220c      	movs	r2, #12
 800cdd6:	5ea3      	ldrsh	r3, [r4, r2]
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d0ed      	beq.n	800cdb8 <_fflush_r+0xc>
 800cddc:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800cdde:	07d2      	lsls	r2, r2, #31
 800cde0:	d404      	bmi.n	800cdec <_fflush_r+0x40>
 800cde2:	059b      	lsls	r3, r3, #22
 800cde4:	d402      	bmi.n	800cdec <_fflush_r+0x40>
 800cde6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cde8:	f000 f927 	bl	800d03a <__retarget_lock_acquire_recursive>
 800cdec:	0028      	movs	r0, r5
 800cdee:	0021      	movs	r1, r4
 800cdf0:	f7ff ff50 	bl	800cc94 <__sflush_r>
 800cdf4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cdf6:	0005      	movs	r5, r0
 800cdf8:	07db      	lsls	r3, r3, #31
 800cdfa:	d4de      	bmi.n	800cdba <_fflush_r+0xe>
 800cdfc:	89a3      	ldrh	r3, [r4, #12]
 800cdfe:	059b      	lsls	r3, r3, #22
 800ce00:	d4db      	bmi.n	800cdba <_fflush_r+0xe>
 800ce02:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ce04:	f000 f91a 	bl	800d03c <__retarget_lock_release_recursive>
 800ce08:	e7d7      	b.n	800cdba <_fflush_r+0xe>
 800ce0a:	4b06      	ldr	r3, [pc, #24]	; (800ce24 <_fflush_r+0x78>)
 800ce0c:	429c      	cmp	r4, r3
 800ce0e:	d101      	bne.n	800ce14 <_fflush_r+0x68>
 800ce10:	68ac      	ldr	r4, [r5, #8]
 800ce12:	e7df      	b.n	800cdd4 <_fflush_r+0x28>
 800ce14:	4b04      	ldr	r3, [pc, #16]	; (800ce28 <_fflush_r+0x7c>)
 800ce16:	429c      	cmp	r4, r3
 800ce18:	d1dc      	bne.n	800cdd4 <_fflush_r+0x28>
 800ce1a:	68ec      	ldr	r4, [r5, #12]
 800ce1c:	e7da      	b.n	800cdd4 <_fflush_r+0x28>
 800ce1e:	46c0      	nop			; (mov r8, r8)
 800ce20:	0800e294 	.word	0x0800e294
 800ce24:	0800e2b4 	.word	0x0800e2b4
 800ce28:	0800e274 	.word	0x0800e274

0800ce2c <std>:
 800ce2c:	2300      	movs	r3, #0
 800ce2e:	b510      	push	{r4, lr}
 800ce30:	0004      	movs	r4, r0
 800ce32:	6003      	str	r3, [r0, #0]
 800ce34:	6043      	str	r3, [r0, #4]
 800ce36:	6083      	str	r3, [r0, #8]
 800ce38:	8181      	strh	r1, [r0, #12]
 800ce3a:	6643      	str	r3, [r0, #100]	; 0x64
 800ce3c:	0019      	movs	r1, r3
 800ce3e:	81c2      	strh	r2, [r0, #14]
 800ce40:	6103      	str	r3, [r0, #16]
 800ce42:	6143      	str	r3, [r0, #20]
 800ce44:	6183      	str	r3, [r0, #24]
 800ce46:	2208      	movs	r2, #8
 800ce48:	305c      	adds	r0, #92	; 0x5c
 800ce4a:	f7fe f8b0 	bl	800afae <memset>
 800ce4e:	4b05      	ldr	r3, [pc, #20]	; (800ce64 <std+0x38>)
 800ce50:	6224      	str	r4, [r4, #32]
 800ce52:	6263      	str	r3, [r4, #36]	; 0x24
 800ce54:	4b04      	ldr	r3, [pc, #16]	; (800ce68 <std+0x3c>)
 800ce56:	62a3      	str	r3, [r4, #40]	; 0x28
 800ce58:	4b04      	ldr	r3, [pc, #16]	; (800ce6c <std+0x40>)
 800ce5a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ce5c:	4b04      	ldr	r3, [pc, #16]	; (800ce70 <std+0x44>)
 800ce5e:	6323      	str	r3, [r4, #48]	; 0x30
 800ce60:	bd10      	pop	{r4, pc}
 800ce62:	46c0      	nop			; (mov r8, r8)
 800ce64:	0800d91d 	.word	0x0800d91d
 800ce68:	0800d945 	.word	0x0800d945
 800ce6c:	0800d97d 	.word	0x0800d97d
 800ce70:	0800d9a9 	.word	0x0800d9a9

0800ce74 <_cleanup_r>:
 800ce74:	b510      	push	{r4, lr}
 800ce76:	4902      	ldr	r1, [pc, #8]	; (800ce80 <_cleanup_r+0xc>)
 800ce78:	f000 f8ba 	bl	800cff0 <_fwalk_reent>
 800ce7c:	bd10      	pop	{r4, pc}
 800ce7e:	46c0      	nop			; (mov r8, r8)
 800ce80:	0800cdad 	.word	0x0800cdad

0800ce84 <__sfmoreglue>:
 800ce84:	b570      	push	{r4, r5, r6, lr}
 800ce86:	2568      	movs	r5, #104	; 0x68
 800ce88:	1e4a      	subs	r2, r1, #1
 800ce8a:	4355      	muls	r5, r2
 800ce8c:	000e      	movs	r6, r1
 800ce8e:	0029      	movs	r1, r5
 800ce90:	3174      	adds	r1, #116	; 0x74
 800ce92:	f7fe f92d 	bl	800b0f0 <_malloc_r>
 800ce96:	1e04      	subs	r4, r0, #0
 800ce98:	d008      	beq.n	800ceac <__sfmoreglue+0x28>
 800ce9a:	2100      	movs	r1, #0
 800ce9c:	002a      	movs	r2, r5
 800ce9e:	6001      	str	r1, [r0, #0]
 800cea0:	6046      	str	r6, [r0, #4]
 800cea2:	300c      	adds	r0, #12
 800cea4:	60a0      	str	r0, [r4, #8]
 800cea6:	3268      	adds	r2, #104	; 0x68
 800cea8:	f7fe f881 	bl	800afae <memset>
 800ceac:	0020      	movs	r0, r4
 800ceae:	bd70      	pop	{r4, r5, r6, pc}

0800ceb0 <__sfp_lock_acquire>:
 800ceb0:	b510      	push	{r4, lr}
 800ceb2:	4802      	ldr	r0, [pc, #8]	; (800cebc <__sfp_lock_acquire+0xc>)
 800ceb4:	f000 f8c1 	bl	800d03a <__retarget_lock_acquire_recursive>
 800ceb8:	bd10      	pop	{r4, pc}
 800ceba:	46c0      	nop			; (mov r8, r8)
 800cebc:	20000765 	.word	0x20000765

0800cec0 <__sfp_lock_release>:
 800cec0:	b510      	push	{r4, lr}
 800cec2:	4802      	ldr	r0, [pc, #8]	; (800cecc <__sfp_lock_release+0xc>)
 800cec4:	f000 f8ba 	bl	800d03c <__retarget_lock_release_recursive>
 800cec8:	bd10      	pop	{r4, pc}
 800ceca:	46c0      	nop			; (mov r8, r8)
 800cecc:	20000765 	.word	0x20000765

0800ced0 <__sinit_lock_acquire>:
 800ced0:	b510      	push	{r4, lr}
 800ced2:	4802      	ldr	r0, [pc, #8]	; (800cedc <__sinit_lock_acquire+0xc>)
 800ced4:	f000 f8b1 	bl	800d03a <__retarget_lock_acquire_recursive>
 800ced8:	bd10      	pop	{r4, pc}
 800ceda:	46c0      	nop			; (mov r8, r8)
 800cedc:	20000766 	.word	0x20000766

0800cee0 <__sinit_lock_release>:
 800cee0:	b510      	push	{r4, lr}
 800cee2:	4802      	ldr	r0, [pc, #8]	; (800ceec <__sinit_lock_release+0xc>)
 800cee4:	f000 f8aa 	bl	800d03c <__retarget_lock_release_recursive>
 800cee8:	bd10      	pop	{r4, pc}
 800ceea:	46c0      	nop			; (mov r8, r8)
 800ceec:	20000766 	.word	0x20000766

0800cef0 <__sinit>:
 800cef0:	b513      	push	{r0, r1, r4, lr}
 800cef2:	0004      	movs	r4, r0
 800cef4:	f7ff ffec 	bl	800ced0 <__sinit_lock_acquire>
 800cef8:	69a3      	ldr	r3, [r4, #24]
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d002      	beq.n	800cf04 <__sinit+0x14>
 800cefe:	f7ff ffef 	bl	800cee0 <__sinit_lock_release>
 800cf02:	bd13      	pop	{r0, r1, r4, pc}
 800cf04:	64a3      	str	r3, [r4, #72]	; 0x48
 800cf06:	64e3      	str	r3, [r4, #76]	; 0x4c
 800cf08:	6523      	str	r3, [r4, #80]	; 0x50
 800cf0a:	4b13      	ldr	r3, [pc, #76]	; (800cf58 <__sinit+0x68>)
 800cf0c:	4a13      	ldr	r2, [pc, #76]	; (800cf5c <__sinit+0x6c>)
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	62a2      	str	r2, [r4, #40]	; 0x28
 800cf12:	9301      	str	r3, [sp, #4]
 800cf14:	42a3      	cmp	r3, r4
 800cf16:	d101      	bne.n	800cf1c <__sinit+0x2c>
 800cf18:	2301      	movs	r3, #1
 800cf1a:	61a3      	str	r3, [r4, #24]
 800cf1c:	0020      	movs	r0, r4
 800cf1e:	f000 f81f 	bl	800cf60 <__sfp>
 800cf22:	6060      	str	r0, [r4, #4]
 800cf24:	0020      	movs	r0, r4
 800cf26:	f000 f81b 	bl	800cf60 <__sfp>
 800cf2a:	60a0      	str	r0, [r4, #8]
 800cf2c:	0020      	movs	r0, r4
 800cf2e:	f000 f817 	bl	800cf60 <__sfp>
 800cf32:	2200      	movs	r2, #0
 800cf34:	2104      	movs	r1, #4
 800cf36:	60e0      	str	r0, [r4, #12]
 800cf38:	6860      	ldr	r0, [r4, #4]
 800cf3a:	f7ff ff77 	bl	800ce2c <std>
 800cf3e:	2201      	movs	r2, #1
 800cf40:	2109      	movs	r1, #9
 800cf42:	68a0      	ldr	r0, [r4, #8]
 800cf44:	f7ff ff72 	bl	800ce2c <std>
 800cf48:	2202      	movs	r2, #2
 800cf4a:	2112      	movs	r1, #18
 800cf4c:	68e0      	ldr	r0, [r4, #12]
 800cf4e:	f7ff ff6d 	bl	800ce2c <std>
 800cf52:	2301      	movs	r3, #1
 800cf54:	61a3      	str	r3, [r4, #24]
 800cf56:	e7d2      	b.n	800cefe <__sinit+0xe>
 800cf58:	0800e098 	.word	0x0800e098
 800cf5c:	0800ce75 	.word	0x0800ce75

0800cf60 <__sfp>:
 800cf60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf62:	0007      	movs	r7, r0
 800cf64:	f7ff ffa4 	bl	800ceb0 <__sfp_lock_acquire>
 800cf68:	4b1f      	ldr	r3, [pc, #124]	; (800cfe8 <__sfp+0x88>)
 800cf6a:	681e      	ldr	r6, [r3, #0]
 800cf6c:	69b3      	ldr	r3, [r6, #24]
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d102      	bne.n	800cf78 <__sfp+0x18>
 800cf72:	0030      	movs	r0, r6
 800cf74:	f7ff ffbc 	bl	800cef0 <__sinit>
 800cf78:	3648      	adds	r6, #72	; 0x48
 800cf7a:	68b4      	ldr	r4, [r6, #8]
 800cf7c:	6873      	ldr	r3, [r6, #4]
 800cf7e:	3b01      	subs	r3, #1
 800cf80:	d504      	bpl.n	800cf8c <__sfp+0x2c>
 800cf82:	6833      	ldr	r3, [r6, #0]
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d022      	beq.n	800cfce <__sfp+0x6e>
 800cf88:	6836      	ldr	r6, [r6, #0]
 800cf8a:	e7f6      	b.n	800cf7a <__sfp+0x1a>
 800cf8c:	220c      	movs	r2, #12
 800cf8e:	5ea5      	ldrsh	r5, [r4, r2]
 800cf90:	2d00      	cmp	r5, #0
 800cf92:	d11a      	bne.n	800cfca <__sfp+0x6a>
 800cf94:	0020      	movs	r0, r4
 800cf96:	4b15      	ldr	r3, [pc, #84]	; (800cfec <__sfp+0x8c>)
 800cf98:	3058      	adds	r0, #88	; 0x58
 800cf9a:	60e3      	str	r3, [r4, #12]
 800cf9c:	6665      	str	r5, [r4, #100]	; 0x64
 800cf9e:	f000 f84b 	bl	800d038 <__retarget_lock_init_recursive>
 800cfa2:	f7ff ff8d 	bl	800cec0 <__sfp_lock_release>
 800cfa6:	0020      	movs	r0, r4
 800cfa8:	2208      	movs	r2, #8
 800cfaa:	0029      	movs	r1, r5
 800cfac:	6025      	str	r5, [r4, #0]
 800cfae:	60a5      	str	r5, [r4, #8]
 800cfb0:	6065      	str	r5, [r4, #4]
 800cfb2:	6125      	str	r5, [r4, #16]
 800cfb4:	6165      	str	r5, [r4, #20]
 800cfb6:	61a5      	str	r5, [r4, #24]
 800cfb8:	305c      	adds	r0, #92	; 0x5c
 800cfba:	f7fd fff8 	bl	800afae <memset>
 800cfbe:	6365      	str	r5, [r4, #52]	; 0x34
 800cfc0:	63a5      	str	r5, [r4, #56]	; 0x38
 800cfc2:	64a5      	str	r5, [r4, #72]	; 0x48
 800cfc4:	64e5      	str	r5, [r4, #76]	; 0x4c
 800cfc6:	0020      	movs	r0, r4
 800cfc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cfca:	3468      	adds	r4, #104	; 0x68
 800cfcc:	e7d7      	b.n	800cf7e <__sfp+0x1e>
 800cfce:	2104      	movs	r1, #4
 800cfd0:	0038      	movs	r0, r7
 800cfd2:	f7ff ff57 	bl	800ce84 <__sfmoreglue>
 800cfd6:	1e04      	subs	r4, r0, #0
 800cfd8:	6030      	str	r0, [r6, #0]
 800cfda:	d1d5      	bne.n	800cf88 <__sfp+0x28>
 800cfdc:	f7ff ff70 	bl	800cec0 <__sfp_lock_release>
 800cfe0:	230c      	movs	r3, #12
 800cfe2:	603b      	str	r3, [r7, #0]
 800cfe4:	e7ef      	b.n	800cfc6 <__sfp+0x66>
 800cfe6:	46c0      	nop			; (mov r8, r8)
 800cfe8:	0800e098 	.word	0x0800e098
 800cfec:	ffff0001 	.word	0xffff0001

0800cff0 <_fwalk_reent>:
 800cff0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cff2:	0004      	movs	r4, r0
 800cff4:	0006      	movs	r6, r0
 800cff6:	2700      	movs	r7, #0
 800cff8:	9101      	str	r1, [sp, #4]
 800cffa:	3448      	adds	r4, #72	; 0x48
 800cffc:	6863      	ldr	r3, [r4, #4]
 800cffe:	68a5      	ldr	r5, [r4, #8]
 800d000:	9300      	str	r3, [sp, #0]
 800d002:	9b00      	ldr	r3, [sp, #0]
 800d004:	3b01      	subs	r3, #1
 800d006:	9300      	str	r3, [sp, #0]
 800d008:	d504      	bpl.n	800d014 <_fwalk_reent+0x24>
 800d00a:	6824      	ldr	r4, [r4, #0]
 800d00c:	2c00      	cmp	r4, #0
 800d00e:	d1f5      	bne.n	800cffc <_fwalk_reent+0xc>
 800d010:	0038      	movs	r0, r7
 800d012:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d014:	89ab      	ldrh	r3, [r5, #12]
 800d016:	2b01      	cmp	r3, #1
 800d018:	d908      	bls.n	800d02c <_fwalk_reent+0x3c>
 800d01a:	220e      	movs	r2, #14
 800d01c:	5eab      	ldrsh	r3, [r5, r2]
 800d01e:	3301      	adds	r3, #1
 800d020:	d004      	beq.n	800d02c <_fwalk_reent+0x3c>
 800d022:	0029      	movs	r1, r5
 800d024:	0030      	movs	r0, r6
 800d026:	9b01      	ldr	r3, [sp, #4]
 800d028:	4798      	blx	r3
 800d02a:	4307      	orrs	r7, r0
 800d02c:	3568      	adds	r5, #104	; 0x68
 800d02e:	e7e8      	b.n	800d002 <_fwalk_reent+0x12>

0800d030 <_localeconv_r>:
 800d030:	4800      	ldr	r0, [pc, #0]	; (800d034 <_localeconv_r+0x4>)
 800d032:	4770      	bx	lr
 800d034:	200001e8 	.word	0x200001e8

0800d038 <__retarget_lock_init_recursive>:
 800d038:	4770      	bx	lr

0800d03a <__retarget_lock_acquire_recursive>:
 800d03a:	4770      	bx	lr

0800d03c <__retarget_lock_release_recursive>:
 800d03c:	4770      	bx	lr
	...

0800d040 <__swhatbuf_r>:
 800d040:	b570      	push	{r4, r5, r6, lr}
 800d042:	000e      	movs	r6, r1
 800d044:	001d      	movs	r5, r3
 800d046:	230e      	movs	r3, #14
 800d048:	5ec9      	ldrsh	r1, [r1, r3]
 800d04a:	0014      	movs	r4, r2
 800d04c:	b096      	sub	sp, #88	; 0x58
 800d04e:	2900      	cmp	r1, #0
 800d050:	da08      	bge.n	800d064 <__swhatbuf_r+0x24>
 800d052:	220c      	movs	r2, #12
 800d054:	5eb3      	ldrsh	r3, [r6, r2]
 800d056:	2200      	movs	r2, #0
 800d058:	602a      	str	r2, [r5, #0]
 800d05a:	061b      	lsls	r3, r3, #24
 800d05c:	d411      	bmi.n	800d082 <__swhatbuf_r+0x42>
 800d05e:	2380      	movs	r3, #128	; 0x80
 800d060:	00db      	lsls	r3, r3, #3
 800d062:	e00f      	b.n	800d084 <__swhatbuf_r+0x44>
 800d064:	466a      	mov	r2, sp
 800d066:	f000 fccb 	bl	800da00 <_fstat_r>
 800d06a:	2800      	cmp	r0, #0
 800d06c:	dbf1      	blt.n	800d052 <__swhatbuf_r+0x12>
 800d06e:	23f0      	movs	r3, #240	; 0xf0
 800d070:	9901      	ldr	r1, [sp, #4]
 800d072:	021b      	lsls	r3, r3, #8
 800d074:	4019      	ands	r1, r3
 800d076:	4b05      	ldr	r3, [pc, #20]	; (800d08c <__swhatbuf_r+0x4c>)
 800d078:	18c9      	adds	r1, r1, r3
 800d07a:	424b      	negs	r3, r1
 800d07c:	4159      	adcs	r1, r3
 800d07e:	6029      	str	r1, [r5, #0]
 800d080:	e7ed      	b.n	800d05e <__swhatbuf_r+0x1e>
 800d082:	2340      	movs	r3, #64	; 0x40
 800d084:	2000      	movs	r0, #0
 800d086:	6023      	str	r3, [r4, #0]
 800d088:	b016      	add	sp, #88	; 0x58
 800d08a:	bd70      	pop	{r4, r5, r6, pc}
 800d08c:	ffffe000 	.word	0xffffe000

0800d090 <__smakebuf_r>:
 800d090:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d092:	2602      	movs	r6, #2
 800d094:	898b      	ldrh	r3, [r1, #12]
 800d096:	0005      	movs	r5, r0
 800d098:	000c      	movs	r4, r1
 800d09a:	4233      	tst	r3, r6
 800d09c:	d006      	beq.n	800d0ac <__smakebuf_r+0x1c>
 800d09e:	0023      	movs	r3, r4
 800d0a0:	3347      	adds	r3, #71	; 0x47
 800d0a2:	6023      	str	r3, [r4, #0]
 800d0a4:	6123      	str	r3, [r4, #16]
 800d0a6:	2301      	movs	r3, #1
 800d0a8:	6163      	str	r3, [r4, #20]
 800d0aa:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800d0ac:	466a      	mov	r2, sp
 800d0ae:	ab01      	add	r3, sp, #4
 800d0b0:	f7ff ffc6 	bl	800d040 <__swhatbuf_r>
 800d0b4:	9900      	ldr	r1, [sp, #0]
 800d0b6:	0007      	movs	r7, r0
 800d0b8:	0028      	movs	r0, r5
 800d0ba:	f7fe f819 	bl	800b0f0 <_malloc_r>
 800d0be:	2800      	cmp	r0, #0
 800d0c0:	d108      	bne.n	800d0d4 <__smakebuf_r+0x44>
 800d0c2:	220c      	movs	r2, #12
 800d0c4:	5ea3      	ldrsh	r3, [r4, r2]
 800d0c6:	059a      	lsls	r2, r3, #22
 800d0c8:	d4ef      	bmi.n	800d0aa <__smakebuf_r+0x1a>
 800d0ca:	2203      	movs	r2, #3
 800d0cc:	4393      	bics	r3, r2
 800d0ce:	431e      	orrs	r6, r3
 800d0d0:	81a6      	strh	r6, [r4, #12]
 800d0d2:	e7e4      	b.n	800d09e <__smakebuf_r+0xe>
 800d0d4:	4b0f      	ldr	r3, [pc, #60]	; (800d114 <__smakebuf_r+0x84>)
 800d0d6:	62ab      	str	r3, [r5, #40]	; 0x28
 800d0d8:	2380      	movs	r3, #128	; 0x80
 800d0da:	89a2      	ldrh	r2, [r4, #12]
 800d0dc:	6020      	str	r0, [r4, #0]
 800d0de:	4313      	orrs	r3, r2
 800d0e0:	81a3      	strh	r3, [r4, #12]
 800d0e2:	9b00      	ldr	r3, [sp, #0]
 800d0e4:	6120      	str	r0, [r4, #16]
 800d0e6:	6163      	str	r3, [r4, #20]
 800d0e8:	9b01      	ldr	r3, [sp, #4]
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d00d      	beq.n	800d10a <__smakebuf_r+0x7a>
 800d0ee:	0028      	movs	r0, r5
 800d0f0:	230e      	movs	r3, #14
 800d0f2:	5ee1      	ldrsh	r1, [r4, r3]
 800d0f4:	f000 fc96 	bl	800da24 <_isatty_r>
 800d0f8:	2800      	cmp	r0, #0
 800d0fa:	d006      	beq.n	800d10a <__smakebuf_r+0x7a>
 800d0fc:	2203      	movs	r2, #3
 800d0fe:	89a3      	ldrh	r3, [r4, #12]
 800d100:	4393      	bics	r3, r2
 800d102:	001a      	movs	r2, r3
 800d104:	2301      	movs	r3, #1
 800d106:	4313      	orrs	r3, r2
 800d108:	81a3      	strh	r3, [r4, #12]
 800d10a:	89a0      	ldrh	r0, [r4, #12]
 800d10c:	4307      	orrs	r7, r0
 800d10e:	81a7      	strh	r7, [r4, #12]
 800d110:	e7cb      	b.n	800d0aa <__smakebuf_r+0x1a>
 800d112:	46c0      	nop			; (mov r8, r8)
 800d114:	0800ce75 	.word	0x0800ce75

0800d118 <memchr>:
 800d118:	b2c9      	uxtb	r1, r1
 800d11a:	1882      	adds	r2, r0, r2
 800d11c:	4290      	cmp	r0, r2
 800d11e:	d101      	bne.n	800d124 <memchr+0xc>
 800d120:	2000      	movs	r0, #0
 800d122:	4770      	bx	lr
 800d124:	7803      	ldrb	r3, [r0, #0]
 800d126:	428b      	cmp	r3, r1
 800d128:	d0fb      	beq.n	800d122 <memchr+0xa>
 800d12a:	3001      	adds	r0, #1
 800d12c:	e7f6      	b.n	800d11c <memchr+0x4>
	...

0800d130 <__malloc_lock>:
 800d130:	b510      	push	{r4, lr}
 800d132:	4802      	ldr	r0, [pc, #8]	; (800d13c <__malloc_lock+0xc>)
 800d134:	f7ff ff81 	bl	800d03a <__retarget_lock_acquire_recursive>
 800d138:	bd10      	pop	{r4, pc}
 800d13a:	46c0      	nop			; (mov r8, r8)
 800d13c:	20000764 	.word	0x20000764

0800d140 <__malloc_unlock>:
 800d140:	b510      	push	{r4, lr}
 800d142:	4802      	ldr	r0, [pc, #8]	; (800d14c <__malloc_unlock+0xc>)
 800d144:	f7ff ff7a 	bl	800d03c <__retarget_lock_release_recursive>
 800d148:	bd10      	pop	{r4, pc}
 800d14a:	46c0      	nop			; (mov r8, r8)
 800d14c:	20000764 	.word	0x20000764

0800d150 <_Balloc>:
 800d150:	b570      	push	{r4, r5, r6, lr}
 800d152:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d154:	0006      	movs	r6, r0
 800d156:	000c      	movs	r4, r1
 800d158:	2d00      	cmp	r5, #0
 800d15a:	d10e      	bne.n	800d17a <_Balloc+0x2a>
 800d15c:	2010      	movs	r0, #16
 800d15e:	f7fd ff13 	bl	800af88 <malloc>
 800d162:	1e02      	subs	r2, r0, #0
 800d164:	6270      	str	r0, [r6, #36]	; 0x24
 800d166:	d104      	bne.n	800d172 <_Balloc+0x22>
 800d168:	2166      	movs	r1, #102	; 0x66
 800d16a:	4b19      	ldr	r3, [pc, #100]	; (800d1d0 <_Balloc+0x80>)
 800d16c:	4819      	ldr	r0, [pc, #100]	; (800d1d4 <_Balloc+0x84>)
 800d16e:	f7fd fea9 	bl	800aec4 <__assert_func>
 800d172:	6045      	str	r5, [r0, #4]
 800d174:	6085      	str	r5, [r0, #8]
 800d176:	6005      	str	r5, [r0, #0]
 800d178:	60c5      	str	r5, [r0, #12]
 800d17a:	6a75      	ldr	r5, [r6, #36]	; 0x24
 800d17c:	68eb      	ldr	r3, [r5, #12]
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d013      	beq.n	800d1aa <_Balloc+0x5a>
 800d182:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800d184:	00a2      	lsls	r2, r4, #2
 800d186:	68db      	ldr	r3, [r3, #12]
 800d188:	189b      	adds	r3, r3, r2
 800d18a:	6818      	ldr	r0, [r3, #0]
 800d18c:	2800      	cmp	r0, #0
 800d18e:	d118      	bne.n	800d1c2 <_Balloc+0x72>
 800d190:	2101      	movs	r1, #1
 800d192:	000d      	movs	r5, r1
 800d194:	40a5      	lsls	r5, r4
 800d196:	1d6a      	adds	r2, r5, #5
 800d198:	0030      	movs	r0, r6
 800d19a:	0092      	lsls	r2, r2, #2
 800d19c:	f7fd ff0f 	bl	800afbe <_calloc_r>
 800d1a0:	2800      	cmp	r0, #0
 800d1a2:	d00c      	beq.n	800d1be <_Balloc+0x6e>
 800d1a4:	6044      	str	r4, [r0, #4]
 800d1a6:	6085      	str	r5, [r0, #8]
 800d1a8:	e00d      	b.n	800d1c6 <_Balloc+0x76>
 800d1aa:	2221      	movs	r2, #33	; 0x21
 800d1ac:	2104      	movs	r1, #4
 800d1ae:	0030      	movs	r0, r6
 800d1b0:	f7fd ff05 	bl	800afbe <_calloc_r>
 800d1b4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800d1b6:	60e8      	str	r0, [r5, #12]
 800d1b8:	68db      	ldr	r3, [r3, #12]
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d1e1      	bne.n	800d182 <_Balloc+0x32>
 800d1be:	2000      	movs	r0, #0
 800d1c0:	bd70      	pop	{r4, r5, r6, pc}
 800d1c2:	6802      	ldr	r2, [r0, #0]
 800d1c4:	601a      	str	r2, [r3, #0]
 800d1c6:	2300      	movs	r3, #0
 800d1c8:	6103      	str	r3, [r0, #16]
 800d1ca:	60c3      	str	r3, [r0, #12]
 800d1cc:	e7f8      	b.n	800d1c0 <_Balloc+0x70>
 800d1ce:	46c0      	nop			; (mov r8, r8)
 800d1d0:	0800e1ef 	.word	0x0800e1ef
 800d1d4:	0800e2d4 	.word	0x0800e2d4

0800d1d8 <_Bfree>:
 800d1d8:	b570      	push	{r4, r5, r6, lr}
 800d1da:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d1dc:	0005      	movs	r5, r0
 800d1de:	000c      	movs	r4, r1
 800d1e0:	2e00      	cmp	r6, #0
 800d1e2:	d10e      	bne.n	800d202 <_Bfree+0x2a>
 800d1e4:	2010      	movs	r0, #16
 800d1e6:	f7fd fecf 	bl	800af88 <malloc>
 800d1ea:	1e02      	subs	r2, r0, #0
 800d1ec:	6268      	str	r0, [r5, #36]	; 0x24
 800d1ee:	d104      	bne.n	800d1fa <_Bfree+0x22>
 800d1f0:	218a      	movs	r1, #138	; 0x8a
 800d1f2:	4b09      	ldr	r3, [pc, #36]	; (800d218 <_Bfree+0x40>)
 800d1f4:	4809      	ldr	r0, [pc, #36]	; (800d21c <_Bfree+0x44>)
 800d1f6:	f7fd fe65 	bl	800aec4 <__assert_func>
 800d1fa:	6046      	str	r6, [r0, #4]
 800d1fc:	6086      	str	r6, [r0, #8]
 800d1fe:	6006      	str	r6, [r0, #0]
 800d200:	60c6      	str	r6, [r0, #12]
 800d202:	2c00      	cmp	r4, #0
 800d204:	d007      	beq.n	800d216 <_Bfree+0x3e>
 800d206:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d208:	6862      	ldr	r2, [r4, #4]
 800d20a:	68db      	ldr	r3, [r3, #12]
 800d20c:	0092      	lsls	r2, r2, #2
 800d20e:	189b      	adds	r3, r3, r2
 800d210:	681a      	ldr	r2, [r3, #0]
 800d212:	6022      	str	r2, [r4, #0]
 800d214:	601c      	str	r4, [r3, #0]
 800d216:	bd70      	pop	{r4, r5, r6, pc}
 800d218:	0800e1ef 	.word	0x0800e1ef
 800d21c:	0800e2d4 	.word	0x0800e2d4

0800d220 <__multadd>:
 800d220:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d222:	000e      	movs	r6, r1
 800d224:	9001      	str	r0, [sp, #4]
 800d226:	000c      	movs	r4, r1
 800d228:	001d      	movs	r5, r3
 800d22a:	2000      	movs	r0, #0
 800d22c:	690f      	ldr	r7, [r1, #16]
 800d22e:	3614      	adds	r6, #20
 800d230:	6833      	ldr	r3, [r6, #0]
 800d232:	3001      	adds	r0, #1
 800d234:	b299      	uxth	r1, r3
 800d236:	4351      	muls	r1, r2
 800d238:	0c1b      	lsrs	r3, r3, #16
 800d23a:	4353      	muls	r3, r2
 800d23c:	1949      	adds	r1, r1, r5
 800d23e:	0c0d      	lsrs	r5, r1, #16
 800d240:	195b      	adds	r3, r3, r5
 800d242:	0c1d      	lsrs	r5, r3, #16
 800d244:	b289      	uxth	r1, r1
 800d246:	041b      	lsls	r3, r3, #16
 800d248:	185b      	adds	r3, r3, r1
 800d24a:	c608      	stmia	r6!, {r3}
 800d24c:	4287      	cmp	r7, r0
 800d24e:	dcef      	bgt.n	800d230 <__multadd+0x10>
 800d250:	2d00      	cmp	r5, #0
 800d252:	d022      	beq.n	800d29a <__multadd+0x7a>
 800d254:	68a3      	ldr	r3, [r4, #8]
 800d256:	42bb      	cmp	r3, r7
 800d258:	dc19      	bgt.n	800d28e <__multadd+0x6e>
 800d25a:	6863      	ldr	r3, [r4, #4]
 800d25c:	9801      	ldr	r0, [sp, #4]
 800d25e:	1c59      	adds	r1, r3, #1
 800d260:	f7ff ff76 	bl	800d150 <_Balloc>
 800d264:	1e06      	subs	r6, r0, #0
 800d266:	d105      	bne.n	800d274 <__multadd+0x54>
 800d268:	0002      	movs	r2, r0
 800d26a:	21b5      	movs	r1, #181	; 0xb5
 800d26c:	4b0c      	ldr	r3, [pc, #48]	; (800d2a0 <__multadd+0x80>)
 800d26e:	480d      	ldr	r0, [pc, #52]	; (800d2a4 <__multadd+0x84>)
 800d270:	f7fd fe28 	bl	800aec4 <__assert_func>
 800d274:	0021      	movs	r1, r4
 800d276:	6923      	ldr	r3, [r4, #16]
 800d278:	310c      	adds	r1, #12
 800d27a:	1c9a      	adds	r2, r3, #2
 800d27c:	0092      	lsls	r2, r2, #2
 800d27e:	300c      	adds	r0, #12
 800d280:	f7fd fe8c 	bl	800af9c <memcpy>
 800d284:	0021      	movs	r1, r4
 800d286:	9801      	ldr	r0, [sp, #4]
 800d288:	f7ff ffa6 	bl	800d1d8 <_Bfree>
 800d28c:	0034      	movs	r4, r6
 800d28e:	1d3b      	adds	r3, r7, #4
 800d290:	009b      	lsls	r3, r3, #2
 800d292:	18e3      	adds	r3, r4, r3
 800d294:	605d      	str	r5, [r3, #4]
 800d296:	1c7b      	adds	r3, r7, #1
 800d298:	6123      	str	r3, [r4, #16]
 800d29a:	0020      	movs	r0, r4
 800d29c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d29e:	46c0      	nop			; (mov r8, r8)
 800d2a0:	0800e261 	.word	0x0800e261
 800d2a4:	0800e2d4 	.word	0x0800e2d4

0800d2a8 <__hi0bits>:
 800d2a8:	0003      	movs	r3, r0
 800d2aa:	0c02      	lsrs	r2, r0, #16
 800d2ac:	2000      	movs	r0, #0
 800d2ae:	4282      	cmp	r2, r0
 800d2b0:	d101      	bne.n	800d2b6 <__hi0bits+0xe>
 800d2b2:	041b      	lsls	r3, r3, #16
 800d2b4:	3010      	adds	r0, #16
 800d2b6:	0e1a      	lsrs	r2, r3, #24
 800d2b8:	d101      	bne.n	800d2be <__hi0bits+0x16>
 800d2ba:	3008      	adds	r0, #8
 800d2bc:	021b      	lsls	r3, r3, #8
 800d2be:	0f1a      	lsrs	r2, r3, #28
 800d2c0:	d101      	bne.n	800d2c6 <__hi0bits+0x1e>
 800d2c2:	3004      	adds	r0, #4
 800d2c4:	011b      	lsls	r3, r3, #4
 800d2c6:	0f9a      	lsrs	r2, r3, #30
 800d2c8:	d101      	bne.n	800d2ce <__hi0bits+0x26>
 800d2ca:	3002      	adds	r0, #2
 800d2cc:	009b      	lsls	r3, r3, #2
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	db03      	blt.n	800d2da <__hi0bits+0x32>
 800d2d2:	3001      	adds	r0, #1
 800d2d4:	005b      	lsls	r3, r3, #1
 800d2d6:	d400      	bmi.n	800d2da <__hi0bits+0x32>
 800d2d8:	2020      	movs	r0, #32
 800d2da:	4770      	bx	lr

0800d2dc <__lo0bits>:
 800d2dc:	6803      	ldr	r3, [r0, #0]
 800d2de:	0002      	movs	r2, r0
 800d2e0:	2107      	movs	r1, #7
 800d2e2:	0018      	movs	r0, r3
 800d2e4:	4008      	ands	r0, r1
 800d2e6:	420b      	tst	r3, r1
 800d2e8:	d00d      	beq.n	800d306 <__lo0bits+0x2a>
 800d2ea:	3906      	subs	r1, #6
 800d2ec:	2000      	movs	r0, #0
 800d2ee:	420b      	tst	r3, r1
 800d2f0:	d105      	bne.n	800d2fe <__lo0bits+0x22>
 800d2f2:	3002      	adds	r0, #2
 800d2f4:	4203      	tst	r3, r0
 800d2f6:	d003      	beq.n	800d300 <__lo0bits+0x24>
 800d2f8:	40cb      	lsrs	r3, r1
 800d2fa:	0008      	movs	r0, r1
 800d2fc:	6013      	str	r3, [r2, #0]
 800d2fe:	4770      	bx	lr
 800d300:	089b      	lsrs	r3, r3, #2
 800d302:	6013      	str	r3, [r2, #0]
 800d304:	e7fb      	b.n	800d2fe <__lo0bits+0x22>
 800d306:	b299      	uxth	r1, r3
 800d308:	2900      	cmp	r1, #0
 800d30a:	d101      	bne.n	800d310 <__lo0bits+0x34>
 800d30c:	2010      	movs	r0, #16
 800d30e:	0c1b      	lsrs	r3, r3, #16
 800d310:	b2d9      	uxtb	r1, r3
 800d312:	2900      	cmp	r1, #0
 800d314:	d101      	bne.n	800d31a <__lo0bits+0x3e>
 800d316:	3008      	adds	r0, #8
 800d318:	0a1b      	lsrs	r3, r3, #8
 800d31a:	0719      	lsls	r1, r3, #28
 800d31c:	d101      	bne.n	800d322 <__lo0bits+0x46>
 800d31e:	3004      	adds	r0, #4
 800d320:	091b      	lsrs	r3, r3, #4
 800d322:	0799      	lsls	r1, r3, #30
 800d324:	d101      	bne.n	800d32a <__lo0bits+0x4e>
 800d326:	3002      	adds	r0, #2
 800d328:	089b      	lsrs	r3, r3, #2
 800d32a:	07d9      	lsls	r1, r3, #31
 800d32c:	d4e9      	bmi.n	800d302 <__lo0bits+0x26>
 800d32e:	3001      	adds	r0, #1
 800d330:	085b      	lsrs	r3, r3, #1
 800d332:	d1e6      	bne.n	800d302 <__lo0bits+0x26>
 800d334:	2020      	movs	r0, #32
 800d336:	e7e2      	b.n	800d2fe <__lo0bits+0x22>

0800d338 <__i2b>:
 800d338:	b510      	push	{r4, lr}
 800d33a:	000c      	movs	r4, r1
 800d33c:	2101      	movs	r1, #1
 800d33e:	f7ff ff07 	bl	800d150 <_Balloc>
 800d342:	2800      	cmp	r0, #0
 800d344:	d106      	bne.n	800d354 <__i2b+0x1c>
 800d346:	21a0      	movs	r1, #160	; 0xa0
 800d348:	0002      	movs	r2, r0
 800d34a:	4b04      	ldr	r3, [pc, #16]	; (800d35c <__i2b+0x24>)
 800d34c:	4804      	ldr	r0, [pc, #16]	; (800d360 <__i2b+0x28>)
 800d34e:	0049      	lsls	r1, r1, #1
 800d350:	f7fd fdb8 	bl	800aec4 <__assert_func>
 800d354:	2301      	movs	r3, #1
 800d356:	6144      	str	r4, [r0, #20]
 800d358:	6103      	str	r3, [r0, #16]
 800d35a:	bd10      	pop	{r4, pc}
 800d35c:	0800e261 	.word	0x0800e261
 800d360:	0800e2d4 	.word	0x0800e2d4

0800d364 <__multiply>:
 800d364:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d366:	690b      	ldr	r3, [r1, #16]
 800d368:	0014      	movs	r4, r2
 800d36a:	6912      	ldr	r2, [r2, #16]
 800d36c:	000d      	movs	r5, r1
 800d36e:	b089      	sub	sp, #36	; 0x24
 800d370:	4293      	cmp	r3, r2
 800d372:	da01      	bge.n	800d378 <__multiply+0x14>
 800d374:	0025      	movs	r5, r4
 800d376:	000c      	movs	r4, r1
 800d378:	692f      	ldr	r7, [r5, #16]
 800d37a:	6926      	ldr	r6, [r4, #16]
 800d37c:	6869      	ldr	r1, [r5, #4]
 800d37e:	19bb      	adds	r3, r7, r6
 800d380:	9302      	str	r3, [sp, #8]
 800d382:	68ab      	ldr	r3, [r5, #8]
 800d384:	19ba      	adds	r2, r7, r6
 800d386:	4293      	cmp	r3, r2
 800d388:	da00      	bge.n	800d38c <__multiply+0x28>
 800d38a:	3101      	adds	r1, #1
 800d38c:	f7ff fee0 	bl	800d150 <_Balloc>
 800d390:	9001      	str	r0, [sp, #4]
 800d392:	2800      	cmp	r0, #0
 800d394:	d106      	bne.n	800d3a4 <__multiply+0x40>
 800d396:	215e      	movs	r1, #94	; 0x5e
 800d398:	0002      	movs	r2, r0
 800d39a:	4b48      	ldr	r3, [pc, #288]	; (800d4bc <__multiply+0x158>)
 800d39c:	4848      	ldr	r0, [pc, #288]	; (800d4c0 <__multiply+0x15c>)
 800d39e:	31ff      	adds	r1, #255	; 0xff
 800d3a0:	f7fd fd90 	bl	800aec4 <__assert_func>
 800d3a4:	9b01      	ldr	r3, [sp, #4]
 800d3a6:	2200      	movs	r2, #0
 800d3a8:	3314      	adds	r3, #20
 800d3aa:	469c      	mov	ip, r3
 800d3ac:	19bb      	adds	r3, r7, r6
 800d3ae:	009b      	lsls	r3, r3, #2
 800d3b0:	4463      	add	r3, ip
 800d3b2:	9303      	str	r3, [sp, #12]
 800d3b4:	4663      	mov	r3, ip
 800d3b6:	9903      	ldr	r1, [sp, #12]
 800d3b8:	428b      	cmp	r3, r1
 800d3ba:	d32c      	bcc.n	800d416 <__multiply+0xb2>
 800d3bc:	002b      	movs	r3, r5
 800d3be:	0022      	movs	r2, r4
 800d3c0:	3314      	adds	r3, #20
 800d3c2:	00bf      	lsls	r7, r7, #2
 800d3c4:	3214      	adds	r2, #20
 800d3c6:	9306      	str	r3, [sp, #24]
 800d3c8:	00b6      	lsls	r6, r6, #2
 800d3ca:	19db      	adds	r3, r3, r7
 800d3cc:	9304      	str	r3, [sp, #16]
 800d3ce:	1993      	adds	r3, r2, r6
 800d3d0:	9307      	str	r3, [sp, #28]
 800d3d2:	2304      	movs	r3, #4
 800d3d4:	9305      	str	r3, [sp, #20]
 800d3d6:	002b      	movs	r3, r5
 800d3d8:	9904      	ldr	r1, [sp, #16]
 800d3da:	3315      	adds	r3, #21
 800d3dc:	9200      	str	r2, [sp, #0]
 800d3de:	4299      	cmp	r1, r3
 800d3e0:	d305      	bcc.n	800d3ee <__multiply+0x8a>
 800d3e2:	1b4b      	subs	r3, r1, r5
 800d3e4:	3b15      	subs	r3, #21
 800d3e6:	089b      	lsrs	r3, r3, #2
 800d3e8:	3301      	adds	r3, #1
 800d3ea:	009b      	lsls	r3, r3, #2
 800d3ec:	9305      	str	r3, [sp, #20]
 800d3ee:	9b07      	ldr	r3, [sp, #28]
 800d3f0:	9a00      	ldr	r2, [sp, #0]
 800d3f2:	429a      	cmp	r2, r3
 800d3f4:	d311      	bcc.n	800d41a <__multiply+0xb6>
 800d3f6:	9b02      	ldr	r3, [sp, #8]
 800d3f8:	2b00      	cmp	r3, #0
 800d3fa:	dd06      	ble.n	800d40a <__multiply+0xa6>
 800d3fc:	9b03      	ldr	r3, [sp, #12]
 800d3fe:	3b04      	subs	r3, #4
 800d400:	9303      	str	r3, [sp, #12]
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	9300      	str	r3, [sp, #0]
 800d406:	2b00      	cmp	r3, #0
 800d408:	d053      	beq.n	800d4b2 <__multiply+0x14e>
 800d40a:	9b01      	ldr	r3, [sp, #4]
 800d40c:	9a02      	ldr	r2, [sp, #8]
 800d40e:	0018      	movs	r0, r3
 800d410:	611a      	str	r2, [r3, #16]
 800d412:	b009      	add	sp, #36	; 0x24
 800d414:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d416:	c304      	stmia	r3!, {r2}
 800d418:	e7cd      	b.n	800d3b6 <__multiply+0x52>
 800d41a:	9b00      	ldr	r3, [sp, #0]
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	b298      	uxth	r0, r3
 800d420:	2800      	cmp	r0, #0
 800d422:	d01b      	beq.n	800d45c <__multiply+0xf8>
 800d424:	4667      	mov	r7, ip
 800d426:	2400      	movs	r4, #0
 800d428:	9e06      	ldr	r6, [sp, #24]
 800d42a:	ce02      	ldmia	r6!, {r1}
 800d42c:	683a      	ldr	r2, [r7, #0]
 800d42e:	b28b      	uxth	r3, r1
 800d430:	4343      	muls	r3, r0
 800d432:	b292      	uxth	r2, r2
 800d434:	189b      	adds	r3, r3, r2
 800d436:	191b      	adds	r3, r3, r4
 800d438:	0c0c      	lsrs	r4, r1, #16
 800d43a:	4344      	muls	r4, r0
 800d43c:	683a      	ldr	r2, [r7, #0]
 800d43e:	0c11      	lsrs	r1, r2, #16
 800d440:	1861      	adds	r1, r4, r1
 800d442:	0c1c      	lsrs	r4, r3, #16
 800d444:	1909      	adds	r1, r1, r4
 800d446:	0c0c      	lsrs	r4, r1, #16
 800d448:	b29b      	uxth	r3, r3
 800d44a:	0409      	lsls	r1, r1, #16
 800d44c:	430b      	orrs	r3, r1
 800d44e:	c708      	stmia	r7!, {r3}
 800d450:	9b04      	ldr	r3, [sp, #16]
 800d452:	42b3      	cmp	r3, r6
 800d454:	d8e9      	bhi.n	800d42a <__multiply+0xc6>
 800d456:	4663      	mov	r3, ip
 800d458:	9a05      	ldr	r2, [sp, #20]
 800d45a:	509c      	str	r4, [r3, r2]
 800d45c:	9b00      	ldr	r3, [sp, #0]
 800d45e:	681b      	ldr	r3, [r3, #0]
 800d460:	0c1e      	lsrs	r6, r3, #16
 800d462:	d020      	beq.n	800d4a6 <__multiply+0x142>
 800d464:	4663      	mov	r3, ip
 800d466:	002c      	movs	r4, r5
 800d468:	4660      	mov	r0, ip
 800d46a:	2700      	movs	r7, #0
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	3414      	adds	r4, #20
 800d470:	6822      	ldr	r2, [r4, #0]
 800d472:	b29b      	uxth	r3, r3
 800d474:	b291      	uxth	r1, r2
 800d476:	4371      	muls	r1, r6
 800d478:	6802      	ldr	r2, [r0, #0]
 800d47a:	0c12      	lsrs	r2, r2, #16
 800d47c:	1889      	adds	r1, r1, r2
 800d47e:	19cf      	adds	r7, r1, r7
 800d480:	0439      	lsls	r1, r7, #16
 800d482:	430b      	orrs	r3, r1
 800d484:	6003      	str	r3, [r0, #0]
 800d486:	cc02      	ldmia	r4!, {r1}
 800d488:	6843      	ldr	r3, [r0, #4]
 800d48a:	0c09      	lsrs	r1, r1, #16
 800d48c:	4371      	muls	r1, r6
 800d48e:	b29b      	uxth	r3, r3
 800d490:	0c3f      	lsrs	r7, r7, #16
 800d492:	18cb      	adds	r3, r1, r3
 800d494:	9a04      	ldr	r2, [sp, #16]
 800d496:	19db      	adds	r3, r3, r7
 800d498:	0c1f      	lsrs	r7, r3, #16
 800d49a:	3004      	adds	r0, #4
 800d49c:	42a2      	cmp	r2, r4
 800d49e:	d8e7      	bhi.n	800d470 <__multiply+0x10c>
 800d4a0:	4662      	mov	r2, ip
 800d4a2:	9905      	ldr	r1, [sp, #20]
 800d4a4:	5053      	str	r3, [r2, r1]
 800d4a6:	9b00      	ldr	r3, [sp, #0]
 800d4a8:	3304      	adds	r3, #4
 800d4aa:	9300      	str	r3, [sp, #0]
 800d4ac:	2304      	movs	r3, #4
 800d4ae:	449c      	add	ip, r3
 800d4b0:	e79d      	b.n	800d3ee <__multiply+0x8a>
 800d4b2:	9b02      	ldr	r3, [sp, #8]
 800d4b4:	3b01      	subs	r3, #1
 800d4b6:	9302      	str	r3, [sp, #8]
 800d4b8:	e79d      	b.n	800d3f6 <__multiply+0x92>
 800d4ba:	46c0      	nop			; (mov r8, r8)
 800d4bc:	0800e261 	.word	0x0800e261
 800d4c0:	0800e2d4 	.word	0x0800e2d4

0800d4c4 <__pow5mult>:
 800d4c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d4c6:	2303      	movs	r3, #3
 800d4c8:	0015      	movs	r5, r2
 800d4ca:	0007      	movs	r7, r0
 800d4cc:	000e      	movs	r6, r1
 800d4ce:	401a      	ands	r2, r3
 800d4d0:	421d      	tst	r5, r3
 800d4d2:	d008      	beq.n	800d4e6 <__pow5mult+0x22>
 800d4d4:	4925      	ldr	r1, [pc, #148]	; (800d56c <__pow5mult+0xa8>)
 800d4d6:	3a01      	subs	r2, #1
 800d4d8:	0092      	lsls	r2, r2, #2
 800d4da:	5852      	ldr	r2, [r2, r1]
 800d4dc:	2300      	movs	r3, #0
 800d4de:	0031      	movs	r1, r6
 800d4e0:	f7ff fe9e 	bl	800d220 <__multadd>
 800d4e4:	0006      	movs	r6, r0
 800d4e6:	10ad      	asrs	r5, r5, #2
 800d4e8:	d03d      	beq.n	800d566 <__pow5mult+0xa2>
 800d4ea:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800d4ec:	2c00      	cmp	r4, #0
 800d4ee:	d10f      	bne.n	800d510 <__pow5mult+0x4c>
 800d4f0:	2010      	movs	r0, #16
 800d4f2:	f7fd fd49 	bl	800af88 <malloc>
 800d4f6:	1e02      	subs	r2, r0, #0
 800d4f8:	6278      	str	r0, [r7, #36]	; 0x24
 800d4fa:	d105      	bne.n	800d508 <__pow5mult+0x44>
 800d4fc:	21d7      	movs	r1, #215	; 0xd7
 800d4fe:	4b1c      	ldr	r3, [pc, #112]	; (800d570 <__pow5mult+0xac>)
 800d500:	481c      	ldr	r0, [pc, #112]	; (800d574 <__pow5mult+0xb0>)
 800d502:	0049      	lsls	r1, r1, #1
 800d504:	f7fd fcde 	bl	800aec4 <__assert_func>
 800d508:	6044      	str	r4, [r0, #4]
 800d50a:	6084      	str	r4, [r0, #8]
 800d50c:	6004      	str	r4, [r0, #0]
 800d50e:	60c4      	str	r4, [r0, #12]
 800d510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d512:	689c      	ldr	r4, [r3, #8]
 800d514:	9301      	str	r3, [sp, #4]
 800d516:	2c00      	cmp	r4, #0
 800d518:	d108      	bne.n	800d52c <__pow5mult+0x68>
 800d51a:	0038      	movs	r0, r7
 800d51c:	4916      	ldr	r1, [pc, #88]	; (800d578 <__pow5mult+0xb4>)
 800d51e:	f7ff ff0b 	bl	800d338 <__i2b>
 800d522:	9b01      	ldr	r3, [sp, #4]
 800d524:	0004      	movs	r4, r0
 800d526:	6098      	str	r0, [r3, #8]
 800d528:	2300      	movs	r3, #0
 800d52a:	6003      	str	r3, [r0, #0]
 800d52c:	2301      	movs	r3, #1
 800d52e:	421d      	tst	r5, r3
 800d530:	d00a      	beq.n	800d548 <__pow5mult+0x84>
 800d532:	0031      	movs	r1, r6
 800d534:	0022      	movs	r2, r4
 800d536:	0038      	movs	r0, r7
 800d538:	f7ff ff14 	bl	800d364 <__multiply>
 800d53c:	0031      	movs	r1, r6
 800d53e:	9001      	str	r0, [sp, #4]
 800d540:	0038      	movs	r0, r7
 800d542:	f7ff fe49 	bl	800d1d8 <_Bfree>
 800d546:	9e01      	ldr	r6, [sp, #4]
 800d548:	106d      	asrs	r5, r5, #1
 800d54a:	d00c      	beq.n	800d566 <__pow5mult+0xa2>
 800d54c:	6820      	ldr	r0, [r4, #0]
 800d54e:	2800      	cmp	r0, #0
 800d550:	d107      	bne.n	800d562 <__pow5mult+0x9e>
 800d552:	0022      	movs	r2, r4
 800d554:	0021      	movs	r1, r4
 800d556:	0038      	movs	r0, r7
 800d558:	f7ff ff04 	bl	800d364 <__multiply>
 800d55c:	2300      	movs	r3, #0
 800d55e:	6020      	str	r0, [r4, #0]
 800d560:	6003      	str	r3, [r0, #0]
 800d562:	0004      	movs	r4, r0
 800d564:	e7e2      	b.n	800d52c <__pow5mult+0x68>
 800d566:	0030      	movs	r0, r6
 800d568:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d56a:	46c0      	nop			; (mov r8, r8)
 800d56c:	0800e420 	.word	0x0800e420
 800d570:	0800e1ef 	.word	0x0800e1ef
 800d574:	0800e2d4 	.word	0x0800e2d4
 800d578:	00000271 	.word	0x00000271

0800d57c <__lshift>:
 800d57c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d57e:	000c      	movs	r4, r1
 800d580:	0017      	movs	r7, r2
 800d582:	6923      	ldr	r3, [r4, #16]
 800d584:	1155      	asrs	r5, r2, #5
 800d586:	b087      	sub	sp, #28
 800d588:	18eb      	adds	r3, r5, r3
 800d58a:	9302      	str	r3, [sp, #8]
 800d58c:	3301      	adds	r3, #1
 800d58e:	9301      	str	r3, [sp, #4]
 800d590:	6849      	ldr	r1, [r1, #4]
 800d592:	68a3      	ldr	r3, [r4, #8]
 800d594:	9004      	str	r0, [sp, #16]
 800d596:	9a01      	ldr	r2, [sp, #4]
 800d598:	4293      	cmp	r3, r2
 800d59a:	db10      	blt.n	800d5be <__lshift+0x42>
 800d59c:	9804      	ldr	r0, [sp, #16]
 800d59e:	f7ff fdd7 	bl	800d150 <_Balloc>
 800d5a2:	2300      	movs	r3, #0
 800d5a4:	0002      	movs	r2, r0
 800d5a6:	0006      	movs	r6, r0
 800d5a8:	0019      	movs	r1, r3
 800d5aa:	3214      	adds	r2, #20
 800d5ac:	4298      	cmp	r0, r3
 800d5ae:	d10c      	bne.n	800d5ca <__lshift+0x4e>
 800d5b0:	21da      	movs	r1, #218	; 0xda
 800d5b2:	0002      	movs	r2, r0
 800d5b4:	4b26      	ldr	r3, [pc, #152]	; (800d650 <__lshift+0xd4>)
 800d5b6:	4827      	ldr	r0, [pc, #156]	; (800d654 <__lshift+0xd8>)
 800d5b8:	31ff      	adds	r1, #255	; 0xff
 800d5ba:	f7fd fc83 	bl	800aec4 <__assert_func>
 800d5be:	3101      	adds	r1, #1
 800d5c0:	005b      	lsls	r3, r3, #1
 800d5c2:	e7e8      	b.n	800d596 <__lshift+0x1a>
 800d5c4:	0098      	lsls	r0, r3, #2
 800d5c6:	5011      	str	r1, [r2, r0]
 800d5c8:	3301      	adds	r3, #1
 800d5ca:	42ab      	cmp	r3, r5
 800d5cc:	dbfa      	blt.n	800d5c4 <__lshift+0x48>
 800d5ce:	43eb      	mvns	r3, r5
 800d5d0:	17db      	asrs	r3, r3, #31
 800d5d2:	401d      	ands	r5, r3
 800d5d4:	211f      	movs	r1, #31
 800d5d6:	0023      	movs	r3, r4
 800d5d8:	0038      	movs	r0, r7
 800d5da:	00ad      	lsls	r5, r5, #2
 800d5dc:	1955      	adds	r5, r2, r5
 800d5de:	6922      	ldr	r2, [r4, #16]
 800d5e0:	3314      	adds	r3, #20
 800d5e2:	0092      	lsls	r2, r2, #2
 800d5e4:	4008      	ands	r0, r1
 800d5e6:	4684      	mov	ip, r0
 800d5e8:	189a      	adds	r2, r3, r2
 800d5ea:	420f      	tst	r7, r1
 800d5ec:	d02a      	beq.n	800d644 <__lshift+0xc8>
 800d5ee:	3101      	adds	r1, #1
 800d5f0:	1a09      	subs	r1, r1, r0
 800d5f2:	9105      	str	r1, [sp, #20]
 800d5f4:	2100      	movs	r1, #0
 800d5f6:	9503      	str	r5, [sp, #12]
 800d5f8:	4667      	mov	r7, ip
 800d5fa:	6818      	ldr	r0, [r3, #0]
 800d5fc:	40b8      	lsls	r0, r7
 800d5fe:	4301      	orrs	r1, r0
 800d600:	9803      	ldr	r0, [sp, #12]
 800d602:	c002      	stmia	r0!, {r1}
 800d604:	cb02      	ldmia	r3!, {r1}
 800d606:	9003      	str	r0, [sp, #12]
 800d608:	9805      	ldr	r0, [sp, #20]
 800d60a:	40c1      	lsrs	r1, r0
 800d60c:	429a      	cmp	r2, r3
 800d60e:	d8f3      	bhi.n	800d5f8 <__lshift+0x7c>
 800d610:	0020      	movs	r0, r4
 800d612:	3015      	adds	r0, #21
 800d614:	2304      	movs	r3, #4
 800d616:	4282      	cmp	r2, r0
 800d618:	d304      	bcc.n	800d624 <__lshift+0xa8>
 800d61a:	1b13      	subs	r3, r2, r4
 800d61c:	3b15      	subs	r3, #21
 800d61e:	089b      	lsrs	r3, r3, #2
 800d620:	3301      	adds	r3, #1
 800d622:	009b      	lsls	r3, r3, #2
 800d624:	50e9      	str	r1, [r5, r3]
 800d626:	2900      	cmp	r1, #0
 800d628:	d002      	beq.n	800d630 <__lshift+0xb4>
 800d62a:	9b02      	ldr	r3, [sp, #8]
 800d62c:	3302      	adds	r3, #2
 800d62e:	9301      	str	r3, [sp, #4]
 800d630:	9b01      	ldr	r3, [sp, #4]
 800d632:	9804      	ldr	r0, [sp, #16]
 800d634:	3b01      	subs	r3, #1
 800d636:	0021      	movs	r1, r4
 800d638:	6133      	str	r3, [r6, #16]
 800d63a:	f7ff fdcd 	bl	800d1d8 <_Bfree>
 800d63e:	0030      	movs	r0, r6
 800d640:	b007      	add	sp, #28
 800d642:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d644:	cb02      	ldmia	r3!, {r1}
 800d646:	c502      	stmia	r5!, {r1}
 800d648:	429a      	cmp	r2, r3
 800d64a:	d8fb      	bhi.n	800d644 <__lshift+0xc8>
 800d64c:	e7f0      	b.n	800d630 <__lshift+0xb4>
 800d64e:	46c0      	nop			; (mov r8, r8)
 800d650:	0800e261 	.word	0x0800e261
 800d654:	0800e2d4 	.word	0x0800e2d4

0800d658 <__mcmp>:
 800d658:	6902      	ldr	r2, [r0, #16]
 800d65a:	690b      	ldr	r3, [r1, #16]
 800d65c:	b530      	push	{r4, r5, lr}
 800d65e:	0004      	movs	r4, r0
 800d660:	1ad0      	subs	r0, r2, r3
 800d662:	429a      	cmp	r2, r3
 800d664:	d10d      	bne.n	800d682 <__mcmp+0x2a>
 800d666:	009b      	lsls	r3, r3, #2
 800d668:	3414      	adds	r4, #20
 800d66a:	3114      	adds	r1, #20
 800d66c:	18e2      	adds	r2, r4, r3
 800d66e:	18c9      	adds	r1, r1, r3
 800d670:	3a04      	subs	r2, #4
 800d672:	3904      	subs	r1, #4
 800d674:	6815      	ldr	r5, [r2, #0]
 800d676:	680b      	ldr	r3, [r1, #0]
 800d678:	429d      	cmp	r5, r3
 800d67a:	d003      	beq.n	800d684 <__mcmp+0x2c>
 800d67c:	2001      	movs	r0, #1
 800d67e:	429d      	cmp	r5, r3
 800d680:	d303      	bcc.n	800d68a <__mcmp+0x32>
 800d682:	bd30      	pop	{r4, r5, pc}
 800d684:	4294      	cmp	r4, r2
 800d686:	d3f3      	bcc.n	800d670 <__mcmp+0x18>
 800d688:	e7fb      	b.n	800d682 <__mcmp+0x2a>
 800d68a:	4240      	negs	r0, r0
 800d68c:	e7f9      	b.n	800d682 <__mcmp+0x2a>
	...

0800d690 <__mdiff>:
 800d690:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d692:	000e      	movs	r6, r1
 800d694:	0007      	movs	r7, r0
 800d696:	0011      	movs	r1, r2
 800d698:	0030      	movs	r0, r6
 800d69a:	b087      	sub	sp, #28
 800d69c:	0014      	movs	r4, r2
 800d69e:	f7ff ffdb 	bl	800d658 <__mcmp>
 800d6a2:	1e05      	subs	r5, r0, #0
 800d6a4:	d110      	bne.n	800d6c8 <__mdiff+0x38>
 800d6a6:	0001      	movs	r1, r0
 800d6a8:	0038      	movs	r0, r7
 800d6aa:	f7ff fd51 	bl	800d150 <_Balloc>
 800d6ae:	1e02      	subs	r2, r0, #0
 800d6b0:	d104      	bne.n	800d6bc <__mdiff+0x2c>
 800d6b2:	4b40      	ldr	r3, [pc, #256]	; (800d7b4 <__mdiff+0x124>)
 800d6b4:	4940      	ldr	r1, [pc, #256]	; (800d7b8 <__mdiff+0x128>)
 800d6b6:	4841      	ldr	r0, [pc, #260]	; (800d7bc <__mdiff+0x12c>)
 800d6b8:	f7fd fc04 	bl	800aec4 <__assert_func>
 800d6bc:	2301      	movs	r3, #1
 800d6be:	6145      	str	r5, [r0, #20]
 800d6c0:	6103      	str	r3, [r0, #16]
 800d6c2:	0010      	movs	r0, r2
 800d6c4:	b007      	add	sp, #28
 800d6c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d6c8:	2301      	movs	r3, #1
 800d6ca:	9301      	str	r3, [sp, #4]
 800d6cc:	2800      	cmp	r0, #0
 800d6ce:	db04      	blt.n	800d6da <__mdiff+0x4a>
 800d6d0:	0023      	movs	r3, r4
 800d6d2:	0034      	movs	r4, r6
 800d6d4:	001e      	movs	r6, r3
 800d6d6:	2300      	movs	r3, #0
 800d6d8:	9301      	str	r3, [sp, #4]
 800d6da:	0038      	movs	r0, r7
 800d6dc:	6861      	ldr	r1, [r4, #4]
 800d6de:	f7ff fd37 	bl	800d150 <_Balloc>
 800d6e2:	1e02      	subs	r2, r0, #0
 800d6e4:	d103      	bne.n	800d6ee <__mdiff+0x5e>
 800d6e6:	2190      	movs	r1, #144	; 0x90
 800d6e8:	4b32      	ldr	r3, [pc, #200]	; (800d7b4 <__mdiff+0x124>)
 800d6ea:	0089      	lsls	r1, r1, #2
 800d6ec:	e7e3      	b.n	800d6b6 <__mdiff+0x26>
 800d6ee:	9b01      	ldr	r3, [sp, #4]
 800d6f0:	2700      	movs	r7, #0
 800d6f2:	60c3      	str	r3, [r0, #12]
 800d6f4:	6920      	ldr	r0, [r4, #16]
 800d6f6:	3414      	adds	r4, #20
 800d6f8:	9401      	str	r4, [sp, #4]
 800d6fa:	9b01      	ldr	r3, [sp, #4]
 800d6fc:	0084      	lsls	r4, r0, #2
 800d6fe:	191b      	adds	r3, r3, r4
 800d700:	0034      	movs	r4, r6
 800d702:	9302      	str	r3, [sp, #8]
 800d704:	6933      	ldr	r3, [r6, #16]
 800d706:	3414      	adds	r4, #20
 800d708:	0099      	lsls	r1, r3, #2
 800d70a:	1863      	adds	r3, r4, r1
 800d70c:	9303      	str	r3, [sp, #12]
 800d70e:	0013      	movs	r3, r2
 800d710:	3314      	adds	r3, #20
 800d712:	469c      	mov	ip, r3
 800d714:	9305      	str	r3, [sp, #20]
 800d716:	9b01      	ldr	r3, [sp, #4]
 800d718:	9304      	str	r3, [sp, #16]
 800d71a:	9b04      	ldr	r3, [sp, #16]
 800d71c:	cc02      	ldmia	r4!, {r1}
 800d71e:	cb20      	ldmia	r3!, {r5}
 800d720:	9304      	str	r3, [sp, #16]
 800d722:	b2ab      	uxth	r3, r5
 800d724:	19df      	adds	r7, r3, r7
 800d726:	b28b      	uxth	r3, r1
 800d728:	1afb      	subs	r3, r7, r3
 800d72a:	0c09      	lsrs	r1, r1, #16
 800d72c:	0c2d      	lsrs	r5, r5, #16
 800d72e:	1a6d      	subs	r5, r5, r1
 800d730:	1419      	asrs	r1, r3, #16
 800d732:	186d      	adds	r5, r5, r1
 800d734:	4661      	mov	r1, ip
 800d736:	142f      	asrs	r7, r5, #16
 800d738:	b29b      	uxth	r3, r3
 800d73a:	042d      	lsls	r5, r5, #16
 800d73c:	432b      	orrs	r3, r5
 800d73e:	c108      	stmia	r1!, {r3}
 800d740:	9b03      	ldr	r3, [sp, #12]
 800d742:	468c      	mov	ip, r1
 800d744:	42a3      	cmp	r3, r4
 800d746:	d8e8      	bhi.n	800d71a <__mdiff+0x8a>
 800d748:	0031      	movs	r1, r6
 800d74a:	9c03      	ldr	r4, [sp, #12]
 800d74c:	3115      	adds	r1, #21
 800d74e:	2304      	movs	r3, #4
 800d750:	428c      	cmp	r4, r1
 800d752:	d304      	bcc.n	800d75e <__mdiff+0xce>
 800d754:	1ba3      	subs	r3, r4, r6
 800d756:	3b15      	subs	r3, #21
 800d758:	089b      	lsrs	r3, r3, #2
 800d75a:	3301      	adds	r3, #1
 800d75c:	009b      	lsls	r3, r3, #2
 800d75e:	9901      	ldr	r1, [sp, #4]
 800d760:	18cc      	adds	r4, r1, r3
 800d762:	9905      	ldr	r1, [sp, #20]
 800d764:	0026      	movs	r6, r4
 800d766:	18cb      	adds	r3, r1, r3
 800d768:	469c      	mov	ip, r3
 800d76a:	9902      	ldr	r1, [sp, #8]
 800d76c:	428e      	cmp	r6, r1
 800d76e:	d310      	bcc.n	800d792 <__mdiff+0x102>
 800d770:	9e02      	ldr	r6, [sp, #8]
 800d772:	1ee1      	subs	r1, r4, #3
 800d774:	2500      	movs	r5, #0
 800d776:	428e      	cmp	r6, r1
 800d778:	d304      	bcc.n	800d784 <__mdiff+0xf4>
 800d77a:	0031      	movs	r1, r6
 800d77c:	3103      	adds	r1, #3
 800d77e:	1b0c      	subs	r4, r1, r4
 800d780:	08a4      	lsrs	r4, r4, #2
 800d782:	00a5      	lsls	r5, r4, #2
 800d784:	195b      	adds	r3, r3, r5
 800d786:	3b04      	subs	r3, #4
 800d788:	6819      	ldr	r1, [r3, #0]
 800d78a:	2900      	cmp	r1, #0
 800d78c:	d00f      	beq.n	800d7ae <__mdiff+0x11e>
 800d78e:	6110      	str	r0, [r2, #16]
 800d790:	e797      	b.n	800d6c2 <__mdiff+0x32>
 800d792:	ce02      	ldmia	r6!, {r1}
 800d794:	b28d      	uxth	r5, r1
 800d796:	19ed      	adds	r5, r5, r7
 800d798:	0c0f      	lsrs	r7, r1, #16
 800d79a:	1429      	asrs	r1, r5, #16
 800d79c:	1879      	adds	r1, r7, r1
 800d79e:	140f      	asrs	r7, r1, #16
 800d7a0:	b2ad      	uxth	r5, r5
 800d7a2:	0409      	lsls	r1, r1, #16
 800d7a4:	430d      	orrs	r5, r1
 800d7a6:	4661      	mov	r1, ip
 800d7a8:	c120      	stmia	r1!, {r5}
 800d7aa:	468c      	mov	ip, r1
 800d7ac:	e7dd      	b.n	800d76a <__mdiff+0xda>
 800d7ae:	3801      	subs	r0, #1
 800d7b0:	e7e9      	b.n	800d786 <__mdiff+0xf6>
 800d7b2:	46c0      	nop			; (mov r8, r8)
 800d7b4:	0800e261 	.word	0x0800e261
 800d7b8:	00000232 	.word	0x00000232
 800d7bc:	0800e2d4 	.word	0x0800e2d4

0800d7c0 <__d2b>:
 800d7c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d7c2:	2101      	movs	r1, #1
 800d7c4:	0014      	movs	r4, r2
 800d7c6:	001e      	movs	r6, r3
 800d7c8:	9f08      	ldr	r7, [sp, #32]
 800d7ca:	f7ff fcc1 	bl	800d150 <_Balloc>
 800d7ce:	1e05      	subs	r5, r0, #0
 800d7d0:	d105      	bne.n	800d7de <__d2b+0x1e>
 800d7d2:	0002      	movs	r2, r0
 800d7d4:	4b26      	ldr	r3, [pc, #152]	; (800d870 <__d2b+0xb0>)
 800d7d6:	4927      	ldr	r1, [pc, #156]	; (800d874 <__d2b+0xb4>)
 800d7d8:	4827      	ldr	r0, [pc, #156]	; (800d878 <__d2b+0xb8>)
 800d7da:	f7fd fb73 	bl	800aec4 <__assert_func>
 800d7de:	0333      	lsls	r3, r6, #12
 800d7e0:	0076      	lsls	r6, r6, #1
 800d7e2:	0b1b      	lsrs	r3, r3, #12
 800d7e4:	0d76      	lsrs	r6, r6, #21
 800d7e6:	d124      	bne.n	800d832 <__d2b+0x72>
 800d7e8:	9301      	str	r3, [sp, #4]
 800d7ea:	2c00      	cmp	r4, #0
 800d7ec:	d027      	beq.n	800d83e <__d2b+0x7e>
 800d7ee:	4668      	mov	r0, sp
 800d7f0:	9400      	str	r4, [sp, #0]
 800d7f2:	f7ff fd73 	bl	800d2dc <__lo0bits>
 800d7f6:	9c00      	ldr	r4, [sp, #0]
 800d7f8:	2800      	cmp	r0, #0
 800d7fa:	d01e      	beq.n	800d83a <__d2b+0x7a>
 800d7fc:	9b01      	ldr	r3, [sp, #4]
 800d7fe:	2120      	movs	r1, #32
 800d800:	001a      	movs	r2, r3
 800d802:	1a09      	subs	r1, r1, r0
 800d804:	408a      	lsls	r2, r1
 800d806:	40c3      	lsrs	r3, r0
 800d808:	4322      	orrs	r2, r4
 800d80a:	616a      	str	r2, [r5, #20]
 800d80c:	9301      	str	r3, [sp, #4]
 800d80e:	9c01      	ldr	r4, [sp, #4]
 800d810:	61ac      	str	r4, [r5, #24]
 800d812:	1e63      	subs	r3, r4, #1
 800d814:	419c      	sbcs	r4, r3
 800d816:	3401      	adds	r4, #1
 800d818:	612c      	str	r4, [r5, #16]
 800d81a:	2e00      	cmp	r6, #0
 800d81c:	d018      	beq.n	800d850 <__d2b+0x90>
 800d81e:	4b17      	ldr	r3, [pc, #92]	; (800d87c <__d2b+0xbc>)
 800d820:	18f6      	adds	r6, r6, r3
 800d822:	2335      	movs	r3, #53	; 0x35
 800d824:	1836      	adds	r6, r6, r0
 800d826:	1a18      	subs	r0, r3, r0
 800d828:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d82a:	603e      	str	r6, [r7, #0]
 800d82c:	6018      	str	r0, [r3, #0]
 800d82e:	0028      	movs	r0, r5
 800d830:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d832:	2280      	movs	r2, #128	; 0x80
 800d834:	0352      	lsls	r2, r2, #13
 800d836:	4313      	orrs	r3, r2
 800d838:	e7d6      	b.n	800d7e8 <__d2b+0x28>
 800d83a:	616c      	str	r4, [r5, #20]
 800d83c:	e7e7      	b.n	800d80e <__d2b+0x4e>
 800d83e:	a801      	add	r0, sp, #4
 800d840:	f7ff fd4c 	bl	800d2dc <__lo0bits>
 800d844:	2401      	movs	r4, #1
 800d846:	9b01      	ldr	r3, [sp, #4]
 800d848:	612c      	str	r4, [r5, #16]
 800d84a:	616b      	str	r3, [r5, #20]
 800d84c:	3020      	adds	r0, #32
 800d84e:	e7e4      	b.n	800d81a <__d2b+0x5a>
 800d850:	4b0b      	ldr	r3, [pc, #44]	; (800d880 <__d2b+0xc0>)
 800d852:	18c0      	adds	r0, r0, r3
 800d854:	4b0b      	ldr	r3, [pc, #44]	; (800d884 <__d2b+0xc4>)
 800d856:	6038      	str	r0, [r7, #0]
 800d858:	18e3      	adds	r3, r4, r3
 800d85a:	009b      	lsls	r3, r3, #2
 800d85c:	18eb      	adds	r3, r5, r3
 800d85e:	6958      	ldr	r0, [r3, #20]
 800d860:	f7ff fd22 	bl	800d2a8 <__hi0bits>
 800d864:	0164      	lsls	r4, r4, #5
 800d866:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d868:	1a24      	subs	r4, r4, r0
 800d86a:	601c      	str	r4, [r3, #0]
 800d86c:	e7df      	b.n	800d82e <__d2b+0x6e>
 800d86e:	46c0      	nop			; (mov r8, r8)
 800d870:	0800e261 	.word	0x0800e261
 800d874:	0000030a 	.word	0x0000030a
 800d878:	0800e2d4 	.word	0x0800e2d4
 800d87c:	fffffbcd 	.word	0xfffffbcd
 800d880:	fffffbce 	.word	0xfffffbce
 800d884:	3fffffff 	.word	0x3fffffff

0800d888 <_raise_r>:
 800d888:	b570      	push	{r4, r5, r6, lr}
 800d88a:	0004      	movs	r4, r0
 800d88c:	000d      	movs	r5, r1
 800d88e:	291f      	cmp	r1, #31
 800d890:	d904      	bls.n	800d89c <_raise_r+0x14>
 800d892:	2316      	movs	r3, #22
 800d894:	6003      	str	r3, [r0, #0]
 800d896:	2001      	movs	r0, #1
 800d898:	4240      	negs	r0, r0
 800d89a:	bd70      	pop	{r4, r5, r6, pc}
 800d89c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	d004      	beq.n	800d8ac <_raise_r+0x24>
 800d8a2:	008a      	lsls	r2, r1, #2
 800d8a4:	189b      	adds	r3, r3, r2
 800d8a6:	681a      	ldr	r2, [r3, #0]
 800d8a8:	2a00      	cmp	r2, #0
 800d8aa:	d108      	bne.n	800d8be <_raise_r+0x36>
 800d8ac:	0020      	movs	r0, r4
 800d8ae:	f000 f831 	bl	800d914 <_getpid_r>
 800d8b2:	002a      	movs	r2, r5
 800d8b4:	0001      	movs	r1, r0
 800d8b6:	0020      	movs	r0, r4
 800d8b8:	f000 f81a 	bl	800d8f0 <_kill_r>
 800d8bc:	e7ed      	b.n	800d89a <_raise_r+0x12>
 800d8be:	2000      	movs	r0, #0
 800d8c0:	2a01      	cmp	r2, #1
 800d8c2:	d0ea      	beq.n	800d89a <_raise_r+0x12>
 800d8c4:	1c51      	adds	r1, r2, #1
 800d8c6:	d103      	bne.n	800d8d0 <_raise_r+0x48>
 800d8c8:	2316      	movs	r3, #22
 800d8ca:	3001      	adds	r0, #1
 800d8cc:	6023      	str	r3, [r4, #0]
 800d8ce:	e7e4      	b.n	800d89a <_raise_r+0x12>
 800d8d0:	2400      	movs	r4, #0
 800d8d2:	0028      	movs	r0, r5
 800d8d4:	601c      	str	r4, [r3, #0]
 800d8d6:	4790      	blx	r2
 800d8d8:	0020      	movs	r0, r4
 800d8da:	e7de      	b.n	800d89a <_raise_r+0x12>

0800d8dc <raise>:
 800d8dc:	b510      	push	{r4, lr}
 800d8de:	4b03      	ldr	r3, [pc, #12]	; (800d8ec <raise+0x10>)
 800d8e0:	0001      	movs	r1, r0
 800d8e2:	6818      	ldr	r0, [r3, #0]
 800d8e4:	f7ff ffd0 	bl	800d888 <_raise_r>
 800d8e8:	bd10      	pop	{r4, pc}
 800d8ea:	46c0      	nop			; (mov r8, r8)
 800d8ec:	20000094 	.word	0x20000094

0800d8f0 <_kill_r>:
 800d8f0:	2300      	movs	r3, #0
 800d8f2:	b570      	push	{r4, r5, r6, lr}
 800d8f4:	4d06      	ldr	r5, [pc, #24]	; (800d910 <_kill_r+0x20>)
 800d8f6:	0004      	movs	r4, r0
 800d8f8:	0008      	movs	r0, r1
 800d8fa:	0011      	movs	r1, r2
 800d8fc:	602b      	str	r3, [r5, #0]
 800d8fe:	f7f5 f9b5 	bl	8002c6c <_kill>
 800d902:	1c43      	adds	r3, r0, #1
 800d904:	d103      	bne.n	800d90e <_kill_r+0x1e>
 800d906:	682b      	ldr	r3, [r5, #0]
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d000      	beq.n	800d90e <_kill_r+0x1e>
 800d90c:	6023      	str	r3, [r4, #0]
 800d90e:	bd70      	pop	{r4, r5, r6, pc}
 800d910:	20000768 	.word	0x20000768

0800d914 <_getpid_r>:
 800d914:	b510      	push	{r4, lr}
 800d916:	f7f5 f9a3 	bl	8002c60 <_getpid>
 800d91a:	bd10      	pop	{r4, pc}

0800d91c <__sread>:
 800d91c:	b570      	push	{r4, r5, r6, lr}
 800d91e:	000c      	movs	r4, r1
 800d920:	250e      	movs	r5, #14
 800d922:	5f49      	ldrsh	r1, [r1, r5]
 800d924:	f000 f8b6 	bl	800da94 <_read_r>
 800d928:	2800      	cmp	r0, #0
 800d92a:	db03      	blt.n	800d934 <__sread+0x18>
 800d92c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800d92e:	181b      	adds	r3, r3, r0
 800d930:	6563      	str	r3, [r4, #84]	; 0x54
 800d932:	bd70      	pop	{r4, r5, r6, pc}
 800d934:	89a3      	ldrh	r3, [r4, #12]
 800d936:	4a02      	ldr	r2, [pc, #8]	; (800d940 <__sread+0x24>)
 800d938:	4013      	ands	r3, r2
 800d93a:	81a3      	strh	r3, [r4, #12]
 800d93c:	e7f9      	b.n	800d932 <__sread+0x16>
 800d93e:	46c0      	nop			; (mov r8, r8)
 800d940:	ffffefff 	.word	0xffffefff

0800d944 <__swrite>:
 800d944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d946:	001f      	movs	r7, r3
 800d948:	898b      	ldrh	r3, [r1, #12]
 800d94a:	0005      	movs	r5, r0
 800d94c:	000c      	movs	r4, r1
 800d94e:	0016      	movs	r6, r2
 800d950:	05db      	lsls	r3, r3, #23
 800d952:	d505      	bpl.n	800d960 <__swrite+0x1c>
 800d954:	230e      	movs	r3, #14
 800d956:	5ec9      	ldrsh	r1, [r1, r3]
 800d958:	2200      	movs	r2, #0
 800d95a:	2302      	movs	r3, #2
 800d95c:	f000 f874 	bl	800da48 <_lseek_r>
 800d960:	89a3      	ldrh	r3, [r4, #12]
 800d962:	4a05      	ldr	r2, [pc, #20]	; (800d978 <__swrite+0x34>)
 800d964:	0028      	movs	r0, r5
 800d966:	4013      	ands	r3, r2
 800d968:	81a3      	strh	r3, [r4, #12]
 800d96a:	0032      	movs	r2, r6
 800d96c:	230e      	movs	r3, #14
 800d96e:	5ee1      	ldrsh	r1, [r4, r3]
 800d970:	003b      	movs	r3, r7
 800d972:	f000 f81f 	bl	800d9b4 <_write_r>
 800d976:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d978:	ffffefff 	.word	0xffffefff

0800d97c <__sseek>:
 800d97c:	b570      	push	{r4, r5, r6, lr}
 800d97e:	000c      	movs	r4, r1
 800d980:	250e      	movs	r5, #14
 800d982:	5f49      	ldrsh	r1, [r1, r5]
 800d984:	f000 f860 	bl	800da48 <_lseek_r>
 800d988:	89a3      	ldrh	r3, [r4, #12]
 800d98a:	1c42      	adds	r2, r0, #1
 800d98c:	d103      	bne.n	800d996 <__sseek+0x1a>
 800d98e:	4a05      	ldr	r2, [pc, #20]	; (800d9a4 <__sseek+0x28>)
 800d990:	4013      	ands	r3, r2
 800d992:	81a3      	strh	r3, [r4, #12]
 800d994:	bd70      	pop	{r4, r5, r6, pc}
 800d996:	2280      	movs	r2, #128	; 0x80
 800d998:	0152      	lsls	r2, r2, #5
 800d99a:	4313      	orrs	r3, r2
 800d99c:	81a3      	strh	r3, [r4, #12]
 800d99e:	6560      	str	r0, [r4, #84]	; 0x54
 800d9a0:	e7f8      	b.n	800d994 <__sseek+0x18>
 800d9a2:	46c0      	nop			; (mov r8, r8)
 800d9a4:	ffffefff 	.word	0xffffefff

0800d9a8 <__sclose>:
 800d9a8:	b510      	push	{r4, lr}
 800d9aa:	230e      	movs	r3, #14
 800d9ac:	5ec9      	ldrsh	r1, [r1, r3]
 800d9ae:	f000 f815 	bl	800d9dc <_close_r>
 800d9b2:	bd10      	pop	{r4, pc}

0800d9b4 <_write_r>:
 800d9b4:	b570      	push	{r4, r5, r6, lr}
 800d9b6:	0004      	movs	r4, r0
 800d9b8:	0008      	movs	r0, r1
 800d9ba:	0011      	movs	r1, r2
 800d9bc:	001a      	movs	r2, r3
 800d9be:	2300      	movs	r3, #0
 800d9c0:	4d05      	ldr	r5, [pc, #20]	; (800d9d8 <_write_r+0x24>)
 800d9c2:	602b      	str	r3, [r5, #0]
 800d9c4:	f7f5 f98b 	bl	8002cde <_write>
 800d9c8:	1c43      	adds	r3, r0, #1
 800d9ca:	d103      	bne.n	800d9d4 <_write_r+0x20>
 800d9cc:	682b      	ldr	r3, [r5, #0]
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d000      	beq.n	800d9d4 <_write_r+0x20>
 800d9d2:	6023      	str	r3, [r4, #0]
 800d9d4:	bd70      	pop	{r4, r5, r6, pc}
 800d9d6:	46c0      	nop			; (mov r8, r8)
 800d9d8:	20000768 	.word	0x20000768

0800d9dc <_close_r>:
 800d9dc:	2300      	movs	r3, #0
 800d9de:	b570      	push	{r4, r5, r6, lr}
 800d9e0:	4d06      	ldr	r5, [pc, #24]	; (800d9fc <_close_r+0x20>)
 800d9e2:	0004      	movs	r4, r0
 800d9e4:	0008      	movs	r0, r1
 800d9e6:	602b      	str	r3, [r5, #0]
 800d9e8:	f7f5 f995 	bl	8002d16 <_close>
 800d9ec:	1c43      	adds	r3, r0, #1
 800d9ee:	d103      	bne.n	800d9f8 <_close_r+0x1c>
 800d9f0:	682b      	ldr	r3, [r5, #0]
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d000      	beq.n	800d9f8 <_close_r+0x1c>
 800d9f6:	6023      	str	r3, [r4, #0]
 800d9f8:	bd70      	pop	{r4, r5, r6, pc}
 800d9fa:	46c0      	nop			; (mov r8, r8)
 800d9fc:	20000768 	.word	0x20000768

0800da00 <_fstat_r>:
 800da00:	2300      	movs	r3, #0
 800da02:	b570      	push	{r4, r5, r6, lr}
 800da04:	4d06      	ldr	r5, [pc, #24]	; (800da20 <_fstat_r+0x20>)
 800da06:	0004      	movs	r4, r0
 800da08:	0008      	movs	r0, r1
 800da0a:	0011      	movs	r1, r2
 800da0c:	602b      	str	r3, [r5, #0]
 800da0e:	f7f5 f98c 	bl	8002d2a <_fstat>
 800da12:	1c43      	adds	r3, r0, #1
 800da14:	d103      	bne.n	800da1e <_fstat_r+0x1e>
 800da16:	682b      	ldr	r3, [r5, #0]
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d000      	beq.n	800da1e <_fstat_r+0x1e>
 800da1c:	6023      	str	r3, [r4, #0]
 800da1e:	bd70      	pop	{r4, r5, r6, pc}
 800da20:	20000768 	.word	0x20000768

0800da24 <_isatty_r>:
 800da24:	2300      	movs	r3, #0
 800da26:	b570      	push	{r4, r5, r6, lr}
 800da28:	4d06      	ldr	r5, [pc, #24]	; (800da44 <_isatty_r+0x20>)
 800da2a:	0004      	movs	r4, r0
 800da2c:	0008      	movs	r0, r1
 800da2e:	602b      	str	r3, [r5, #0]
 800da30:	f7f5 f989 	bl	8002d46 <_isatty>
 800da34:	1c43      	adds	r3, r0, #1
 800da36:	d103      	bne.n	800da40 <_isatty_r+0x1c>
 800da38:	682b      	ldr	r3, [r5, #0]
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d000      	beq.n	800da40 <_isatty_r+0x1c>
 800da3e:	6023      	str	r3, [r4, #0]
 800da40:	bd70      	pop	{r4, r5, r6, pc}
 800da42:	46c0      	nop			; (mov r8, r8)
 800da44:	20000768 	.word	0x20000768

0800da48 <_lseek_r>:
 800da48:	b570      	push	{r4, r5, r6, lr}
 800da4a:	0004      	movs	r4, r0
 800da4c:	0008      	movs	r0, r1
 800da4e:	0011      	movs	r1, r2
 800da50:	001a      	movs	r2, r3
 800da52:	2300      	movs	r3, #0
 800da54:	4d05      	ldr	r5, [pc, #20]	; (800da6c <_lseek_r+0x24>)
 800da56:	602b      	str	r3, [r5, #0]
 800da58:	f7f5 f97e 	bl	8002d58 <_lseek>
 800da5c:	1c43      	adds	r3, r0, #1
 800da5e:	d103      	bne.n	800da68 <_lseek_r+0x20>
 800da60:	682b      	ldr	r3, [r5, #0]
 800da62:	2b00      	cmp	r3, #0
 800da64:	d000      	beq.n	800da68 <_lseek_r+0x20>
 800da66:	6023      	str	r3, [r4, #0]
 800da68:	bd70      	pop	{r4, r5, r6, pc}
 800da6a:	46c0      	nop			; (mov r8, r8)
 800da6c:	20000768 	.word	0x20000768

0800da70 <__ascii_mbtowc>:
 800da70:	b082      	sub	sp, #8
 800da72:	2900      	cmp	r1, #0
 800da74:	d100      	bne.n	800da78 <__ascii_mbtowc+0x8>
 800da76:	a901      	add	r1, sp, #4
 800da78:	1e10      	subs	r0, r2, #0
 800da7a:	d006      	beq.n	800da8a <__ascii_mbtowc+0x1a>
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d006      	beq.n	800da8e <__ascii_mbtowc+0x1e>
 800da80:	7813      	ldrb	r3, [r2, #0]
 800da82:	600b      	str	r3, [r1, #0]
 800da84:	7810      	ldrb	r0, [r2, #0]
 800da86:	1e43      	subs	r3, r0, #1
 800da88:	4198      	sbcs	r0, r3
 800da8a:	b002      	add	sp, #8
 800da8c:	4770      	bx	lr
 800da8e:	2002      	movs	r0, #2
 800da90:	4240      	negs	r0, r0
 800da92:	e7fa      	b.n	800da8a <__ascii_mbtowc+0x1a>

0800da94 <_read_r>:
 800da94:	b570      	push	{r4, r5, r6, lr}
 800da96:	0004      	movs	r4, r0
 800da98:	0008      	movs	r0, r1
 800da9a:	0011      	movs	r1, r2
 800da9c:	001a      	movs	r2, r3
 800da9e:	2300      	movs	r3, #0
 800daa0:	4d05      	ldr	r5, [pc, #20]	; (800dab8 <_read_r+0x24>)
 800daa2:	602b      	str	r3, [r5, #0]
 800daa4:	f7f5 f8fe 	bl	8002ca4 <_read>
 800daa8:	1c43      	adds	r3, r0, #1
 800daaa:	d103      	bne.n	800dab4 <_read_r+0x20>
 800daac:	682b      	ldr	r3, [r5, #0]
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d000      	beq.n	800dab4 <_read_r+0x20>
 800dab2:	6023      	str	r3, [r4, #0]
 800dab4:	bd70      	pop	{r4, r5, r6, pc}
 800dab6:	46c0      	nop			; (mov r8, r8)
 800dab8:	20000768 	.word	0x20000768

0800dabc <__ascii_wctomb>:
 800dabc:	0003      	movs	r3, r0
 800dabe:	1e08      	subs	r0, r1, #0
 800dac0:	d005      	beq.n	800dace <__ascii_wctomb+0x12>
 800dac2:	2aff      	cmp	r2, #255	; 0xff
 800dac4:	d904      	bls.n	800dad0 <__ascii_wctomb+0x14>
 800dac6:	228a      	movs	r2, #138	; 0x8a
 800dac8:	2001      	movs	r0, #1
 800daca:	601a      	str	r2, [r3, #0]
 800dacc:	4240      	negs	r0, r0
 800dace:	4770      	bx	lr
 800dad0:	2001      	movs	r0, #1
 800dad2:	700a      	strb	r2, [r1, #0]
 800dad4:	e7fb      	b.n	800dace <__ascii_wctomb+0x12>
	...

0800dad8 <_init>:
 800dad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dada:	46c0      	nop			; (mov r8, r8)
 800dadc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dade:	bc08      	pop	{r3}
 800dae0:	469e      	mov	lr, r3
 800dae2:	4770      	bx	lr

0800dae4 <_fini>:
 800dae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dae6:	46c0      	nop			; (mov r8, r8)
 800dae8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800daea:	bc08      	pop	{r3}
 800daec:	469e      	mov	lr, r3
 800daee:	4770      	bx	lr
