[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealNetworkDataUnit",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealNet:stealNetwork/dataUnits_0:stealNetworkDataUnit",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealNetworkDataUnit_1",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealNet:stealNetwork/dataUnits_1:stealNetworkDataUnit",
    "index":0.007407407407407408
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealNetworkDataUnit_2",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealNet:stealNetwork/dataUnits_2:stealNetworkDataUnit",
    "index":0.014814814814814815
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealNetworkDataUnit_3",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealNet:stealNetwork/dataUnits_3:stealNetworkDataUnit",
    "index":0.022222222222222223
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealNetworkDataUnit_4",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealNet:stealNetwork/dataUnits_4:stealNetworkDataUnit",
    "index":0.02962962962962963
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealNetworkDataUnit_5",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealNet:stealNetwork/dataUnits_5:stealNetworkDataUnit",
    "index":0.037037037037037035
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealNetworkDataUnit_6",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealNet:stealNetwork/dataUnits_6:stealNetworkDataUnit",
    "index":0.044444444444444446
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealNetworkDataUnit_7",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealNet:stealNetwork/dataUnits_7:stealNetworkDataUnit",
    "index":0.05185185185185185
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealNetworkDataUnit_8",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealNet:stealNetwork/dataUnits_8:stealNetworkDataUnit",
    "index":0.05925925925925926
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealNetworkDataUnit_9",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealNet:stealNetwork/dataUnits_9:stealNetworkDataUnit",
    "index":0.06666666666666667
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealNetworkDataUnit_10",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealNet:stealNetwork/dataUnits_10:stealNetworkDataUnit",
    "index":0.07407407407407407
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealNetworkCtrlUnit",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealNet:stealNetwork/ctrlunits_0:stealNetworkCtrlUnit",
    "index":0.08148148148148149
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealNetworkCtrlUnit_1",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealNet:stealNetwork/ctrlunits_1:stealNetworkCtrlUnit",
    "index":0.08888888888888889
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealNetworkCtrlUnit_2",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealNet:stealNetwork/ctrlunits_2:stealNetworkCtrlUnit",
    "index":0.0962962962962963
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealNetworkCtrlUnit_3",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealNet:stealNetwork/ctrlunits_3:stealNetworkCtrlUnit",
    "index":0.1037037037037037
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealNetworkCtrlUnit_4",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealNet:stealNetwork/ctrlunits_4:stealNetworkCtrlUnit",
    "index":0.1111111111111111
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealNetworkCtrlUnit_5",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealNet:stealNetwork/ctrlunits_5:stealNetworkCtrlUnit",
    "index":0.11851851851851852
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealNetworkCtrlUnit_6",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealNet:stealNetwork/ctrlunits_6:stealNetworkCtrlUnit",
    "index":0.1259259259259259
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealNetworkCtrlUnit_7",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealNet:stealNetwork/ctrlunits_7:stealNetworkCtrlUnit",
    "index":0.13333333333333333
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealNetworkCtrlUnit_8",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealNet:stealNetwork/ctrlunits_8:stealNetworkCtrlUnit",
    "index":0.14074074074074075
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealNetworkCtrlUnit_9",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealNet:stealNetwork/ctrlunits_9:stealNetworkCtrlUnit",
    "index":0.14814814814814814
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealNetworkCtrlUnit_10",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealNet:stealNetwork/ctrlunits_10:stealNetworkCtrlUnit",
    "index":0.15555555555555556
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealServer",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealServers_0:stealServer",
    "index":0.17037037037037037
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealServer_1",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealServers_1:stealServer",
    "index":0.17777777777777778
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealServer_2",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealServers_2:stealServer",
    "index":0.18518518518518517
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealServer_3",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealServers_3:stealServer",
    "index":0.1925925925925926
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealServer_4",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealServers_4:stealServer",
    "index":0.2
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealServer_5",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealServers_5:stealServer",
    "index":0.2074074074074074
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealServer_6",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealServers_6:stealServer",
    "index":0.21481481481481482
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|stealServer_7",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/stealServers_7:stealServer",
    "index":0.2222222222222222
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|DualPortBRAM",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/taskQueues_0:hw_deque/bramMem:DualPortBRAM",
    "index":0.22962962962962963
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|hw_deque",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/taskQueues_0:hw_deque",
    "index":0.23703703703703705
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|DualPortBRAM_1",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/taskQueues_1:hw_deque/bramMem:DualPortBRAM",
    "index":0.24444444444444444
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|hw_deque_1",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/taskQueues_1:hw_deque",
    "index":0.2518518518518518
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|DualPortBRAM_2",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/taskQueues_2:hw_deque/bramMem:DualPortBRAM",
    "index":0.25925925925925924
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|hw_deque_2",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/taskQueues_2:hw_deque",
    "index":0.26666666666666666
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|DualPortBRAM_3",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/taskQueues_3:hw_deque/bramMem:DualPortBRAM",
    "index":0.2740740740740741
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|hw_deque_3",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/taskQueues_3:hw_deque",
    "index":0.2814814814814815
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|DualPortBRAM_4",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/taskQueues_4:hw_deque/bramMem:DualPortBRAM",
    "index":0.28888888888888886
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|hw_deque_4",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/taskQueues_4:hw_deque",
    "index":0.2962962962962963
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|DualPortBRAM_5",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/taskQueues_5:hw_deque/bramMem:DualPortBRAM",
    "index":0.3037037037037037
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|hw_deque_5",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/taskQueues_5:hw_deque",
    "index":0.3111111111111111
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|DualPortBRAM_6",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/taskQueues_6:hw_deque/bramMem:DualPortBRAM",
    "index":0.31851851851851853
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|hw_deque_6",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/taskQueues_6:hw_deque",
    "index":0.32592592592592595
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|DualPortBRAM_7",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/taskQueues_7:hw_deque/bramMem:DualPortBRAM",
    "index":0.3333333333333333
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|hw_deque_7",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/stealNW_TQ:stealNW_TQ/taskQueues_7:hw_deque",
    "index":0.34074074074074073
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|Queue",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/virtualStealServers_0:virtualStealServer/rdReq__deq:Queue",
    "index":0.35555555555555557
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|Queue_1",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/virtualStealServers_0:virtualStealServer/wrReq__deq:Queue",
    "index":0.362962962962963
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|Queue_2",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/virtualStealServers_0:virtualStealServer/wrReqData__deq:Queue_2",
    "index":0.37037037037037035
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|Queue_3",
    "duplicate":"~fullSysGen|fullSysGen/stealSide:stealSide/virtualStealServers_0:virtualStealServer/taskQueueBuffer:Queue_3",
    "index":0.37777777777777777
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contAddrNtwUnit",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/networkUnits_0:contAddrNtwUnit",
    "index":0.4148148148148148
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contAddrNtwUnit_1",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/networkUnits_1:contAddrNtwUnit",
    "index":0.4222222222222222
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contAddrNtwUnit_2",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/networkUnits_2:contAddrNtwUnit",
    "index":0.42962962962962964
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contAddrNtwUnit_3",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/networkUnits_3:contAddrNtwUnit",
    "index":0.43703703703703706
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contAddrNtwUnit_4",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/networkUnits_4:contAddrNtwUnit",
    "index":0.4444444444444444
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contAddrNtwUnit_5",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/networkUnits_5:contAddrNtwUnit",
    "index":0.45185185185185184
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contAddrNtwUnit_6",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/networkUnits_6:contAddrNtwUnit",
    "index":0.45925925925925926
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contAddrNtwUnit_7",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/networkUnits_7:contAddrNtwUnit",
    "index":0.4666666666666667
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contAddrServer",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/casServers_0:contAddrServer",
    "index":0.4740740740740741
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contAddrServer_1",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/casServers_1:contAddrServer",
    "index":0.48148148148148145
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contAddrServer_2",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/casServers_2:contAddrServer",
    "index":0.4888888888888889
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contAddrServer_3",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/casServers_3:contAddrServer",
    "index":0.4962962962962963
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contAddrServer_4",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/casServers_4:contAddrServer",
    "index":0.5037037037037037
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contAddrServer_5",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/casServers_5:contAddrServer",
    "index":0.5111111111111111
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contAddrServer_6",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/casServers_6:contAddrServer",
    "index":0.5185185185185185
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contAddrServer_7",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/casServers_7:contAddrServer",
    "index":0.5259259259259259
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|Queue_4",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/queues_0:contQueue/q:Queue_4",
    "index":0.5333333333333333
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contQueue",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/queues_0:contQueue",
    "index":0.5407407407407407
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|Queue_5",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/queues_1:contQueue/q:Queue_4",
    "index":0.5481481481481482
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contQueue_1",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/queues_1:contQueue",
    "index":0.5555555555555556
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|Queue_6",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/queues_2:contQueue/q:Queue_4",
    "index":0.562962962962963
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contQueue_2",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/queues_2:contQueue",
    "index":0.5703703703703704
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|Queue_7",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/queues_3:contQueue/q:Queue_4",
    "index":0.5777777777777777
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contQueue_3",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/queues_3:contQueue",
    "index":0.5851851851851851
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|Queue_8",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/queues_4:contQueue/q:Queue_4",
    "index":0.5925925925925926
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contQueue_4",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/queues_4:contQueue",
    "index":0.6
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|Queue_9",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/queues_5:contQueue/q:Queue_4",
    "index":0.6074074074074074
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contQueue_5",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/queues_5:contQueue",
    "index":0.6148148148148148
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|Queue_10",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/queues_6:contQueue/q:Queue_4",
    "index":0.6222222222222222
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contQueue_6",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/queues_6:contQueue",
    "index":0.6296296296296297
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|Queue_11",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/queues_7:contQueue/q:Queue_4",
    "index":0.6370370370370371
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contQueue_7",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/continuationNetwork:contNetwork/queues_7:contQueue",
    "index":0.6444444444444445
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|Queue_12",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/vcas_0:virtContAddrServer/rdReq__deq:Queue",
    "index":0.6592592592592592
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|Queue_13",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/vcas_0:virtContAddrServer/wrReq__deq:Queue",
    "index":0.6666666666666666
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|Queue_14",
    "duplicate":"~fullSysGen|fullSysGen/continuationAllocationSide:continuationAllocationSide/vcas_0:virtContAddrServer/wrReqData__deq:Queue_2",
    "index":0.674074074074074
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|argRouteNtwUnit",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argSide:argRouteNetwork/networkUnits_0:argRouteNtwUnit",
    "index":0.7037037037037037
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|argRouteNtwUnit_1",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argSide:argRouteNetwork/networkUnits_1:argRouteNtwUnit",
    "index":0.7111111111111111
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|argRouteNtwUnit_2",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argSide:argRouteNetwork/networkUnits_2:argRouteNtwUnit",
    "index":0.7185185185185186
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|argRouteNtwUnit_3",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argSide:argRouteNetwork/networkUnits_3:argRouteNtwUnit",
    "index":0.725925925925926
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|argRouteNtwUnit_4",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argSide:argRouteNetwork/networkUnits_4:argRouteNtwUnit",
    "index":0.7333333333333333
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|argRouteNtwUnit_5",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argSide:argRouteNetwork/networkUnits_5:argRouteNtwUnit",
    "index":0.7407407407407407
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|argRouteNtwUnit_6",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argSide:argRouteNetwork/networkUnits_6:argRouteNtwUnit",
    "index":0.7481481481481481
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|argRouteNtwUnit_7",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argSide:argRouteNetwork/networkUnits_7:argRouteNtwUnit",
    "index":0.7555555555555555
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|Queue_15",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argSide:argRouteNetwork/queues_0:contQueue_8/q:Queue_15",
    "index":0.7777777777777778
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contQueue_8",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argSide:argRouteNetwork/queues_0:contQueue_8",
    "index":0.7851851851851852
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|Queue_16",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argSide:argRouteNetwork/queues_1:contQueue_8/q:Queue_15",
    "index":0.7925925925925926
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contQueue_9",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argSide:argRouteNetwork/queues_1:contQueue_8",
    "index":0.8
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|Queue_17",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argSide:argRouteNetwork/queues_2:contQueue_8/q:Queue_15",
    "index":0.8074074074074075
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contQueue_10",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argSide:argRouteNetwork/queues_2:contQueue_8",
    "index":0.8148148148148148
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|Queue_18",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argSide:argRouteNetwork/queues_3:contQueue_8/q:Queue_15",
    "index":0.8222222222222222
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contQueue_11",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argSide:argRouteNetwork/queues_3:contQueue_8",
    "index":0.8296296296296296
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|Queue_19",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argSide:argRouteNetwork/queues_4:contQueue_8/q:Queue_15",
    "index":0.837037037037037
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contQueue_12",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argSide:argRouteNetwork/queues_4:contQueue_8",
    "index":0.8444444444444444
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|Queue_20",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argSide:argRouteNetwork/queues_5:contQueue_8/q:Queue_15",
    "index":0.8518518518518519
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contQueue_13",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argSide:argRouteNetwork/queues_5:contQueue_8",
    "index":0.8592592592592593
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|Queue_21",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argSide:argRouteNetwork/queues_6:contQueue_8/q:Queue_15",
    "index":0.8666666666666667
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contQueue_14",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argSide:argRouteNetwork/queues_6:contQueue_8",
    "index":0.8740740740740741
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|Queue_22",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argSide:argRouteNetwork/queues_7:contQueue_8/q:Queue_15",
    "index":0.8814814814814815
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|contQueue_15",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argSide:argRouteNetwork/queues_7:contQueue_8",
    "index":0.8888888888888888
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|Queue_23",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argRouteServers_0:argRouteVirtServerV2/addrNtwInQueue:Queue_23",
    "index":0.9037037037037037
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|Queue_24",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argRouteServers_0:argRouteVirtServerV2/addressesOfReadyTasks:Queue_24",
    "index":0.9111111111111111
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|Queue_25",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argRouteServers_0:argRouteVirtServerV2/readyTasksQueue:Queue_3",
    "index":0.9185185185185185
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|argRouteVirtServerV2",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argRouteServers_0:argRouteVirtServerV2",
    "index":0.9259259259259259
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|Queue_26",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argRouteServers_1:argRouteVirtServerV2/addrNtwInQueue:Queue_23",
    "index":0.9333333333333333
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|Queue_27",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argRouteServers_1:argRouteVirtServerV2/addressesOfReadyTasks:Queue_24",
    "index":0.9407407407407408
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|Queue_28",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argRouteServers_1:argRouteVirtServerV2/readyTasksQueue:Queue_3",
    "index":0.9481481481481482
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|argRouteVirtServerV2_1",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argRouteServers_1:argRouteVirtServerV2",
    "index":0.9555555555555556
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|readyValidMem_2",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argRouteRvm_0:readyValidMem_2",
    "index":0.9629629629629629
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|readyValidMem_3",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argRouteRvm_1:readyValidMem_2",
    "index":0.9703703703703703
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|readyValidMem_4",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argRouteRvmReadOnly_0:readyValidMem_4",
    "index":0.9777777777777777
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~fullSysGen|readyValidMem_5",
    "duplicate":"~fullSysGen|fullSysGen/syncSide:syncSide/argRouteRvmReadOnly_1:readyValidMem_4",
    "index":0.9851851851851852
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"fullSysGen.argRouteVirtServerV2.taskWriteStateReg",
    "enumTypeName":"argRouting.argRouteVirtServerV2$state"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"fullSysGen.argRouteVirtServerV2.taskReadStateReg",
    "enumTypeName":"argRouting.argRouteVirtServerV2$state"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"fullSysGen.argRouteVirtServerV2.taskReadAddressStateReg",
    "enumTypeName":"argRouting.argRouteVirtServerV2$state"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"fullSysGen.argRouteVirtServerV2.counterStateReg",
    "enumTypeName":"argRouting.argRouteVirtServerV2$state"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"argRouting.argRouteVirtServerV2$state",
    "definition":{
      "writeCounterWAddr":4,
      "readCounterRData":3,
      "writeCounterWData":5,
      "readTaskAddress":6,
      "readTaskFromLocalQ":11,
      "readNetwork":1,
      "writeTaskNtw":12,
      "readCounterWAddr":2,
      "pushTaskAddress":7,
      "readTask":9,
      "pushTaskAddresstoMem":8,
      "writeTaskToLocalQ":10
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"fullSysGen.argRouteNtwVirtUnit_1.stateReg",
    "enumTypeName":"argRouting.argRouteNtwVirtUnit$state"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"argRouting.argRouteNtwVirtUnit$state",
    "definition":{
      "takeInAddress":0,
      "giveAddrNext":1,
      "giveAddrVAS":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"fullSysGen.argRouteNtwVirtUnit.stateReg",
    "enumTypeName":"argRouting.argRouteNtwVirtUnit$state"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"fullSysGen.argRouteNtwUnit.stateReg",
    "enumTypeName":"argRouting.argRouteNtwUnit$state"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"argRouting.argRouteNtwUnit$state",
    "definition":{
      "takeInAddress":0,
      "giveAddr":1
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"continuationSide.virtContAddrServer$state",
    "definition":{
      "giveData":3,
      "readCont":2,
      "init":0,
      "extendFIFO":4,
      "provideReadAddress":1
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"fullSysGen.virtContAddrServer.stateReg",
    "enumTypeName":"continuationSide.virtContAddrServer$state"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"fullSysGen.contAddrServer.stateReg",
    "enumTypeName":"continuationSide.contAddrServer$state"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"continuationSide.contAddrServer$state",
    "definition":{
      "takeInAddress":0,
      "pushAddressToFIFO":1
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"fullSysGen.contAddrNtwUnit.stateReg",
    "enumTypeName":"continuationSide.contAddrNtwUnit$state"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"continuationSide.contAddrNtwUnit$state",
    "definition":{
      "takeInAddress":0,
      "giveAddr":1
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"continuationSide.contAddrNtwUnitCAS$state",
    "definition":{
      "takeInAddress0":0,
      "takeInAddress1":1,
      "giveAddr":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"fullSysGen.contAddrNtwUnitCAS.stateReg",
    "enumTypeName":"continuationSide.contAddrNtwUnitCAS$state"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"stealSide.virtualStealServer$state",
    "definition":{
      "pushTaskMemAddress":4,
      "pushTaskMem":3,
      "giveAwayTask":7,
      "takeInTask":2,
      "popTaskMemAddress":6,
      "serveStealRequests":8,
      "processInterruptState":10,
      "init":0,
      "popTaskMem":5,
      "extendFIFO":9
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"fullSysGen.virtualStealServer.stateReg",
    "enumTypeName":"stealSide.virtualStealServer$state"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"fullSysGen.hw_deque.stateRegs_1",
    "enumTypeName":"deque.deque$state"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"fullSysGen.hw_deque.stateRegs_0",
    "enumTypeName":"deque.deque$state"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"fullSysGen.DualPortBRAM",
    "name":"DualPortBRAM_xpm.v",
    "text":"// xpm_memory_tdpram: True Dual Port RAM\n// Xilinx Parameterized Macro, version 2022.2\n\n\nmodule DualPortBRAM #(\n    parameter DATA = 32,\n    parameter ADDR = 6\n) (\n    input   wire               clk,\n    input   wire               rst,\n    // Port A\n    input   wire                a_wr,\n    input   wire    [ADDR-1:0]  a_addr,\n    input   wire    [DATA-1:0]  a_din,\n    output  wire    [DATA-1:0]  a_dout,\n\n    // Port B\n    input   wire                b_wr,\n    input   wire    [ADDR-1:0]  b_addr,\n    input   wire    [DATA-1:0]  b_din,\n    output  wire    [DATA-1:0]  b_dout\n);\n\n    wire en;\n    assign en = 1'b1;\n    xpm_memory_tdpram #(\n   .ADDR_WIDTH_A(ADDR),               // DECIMAL\n   .ADDR_WIDTH_B(ADDR),               // DECIMAL\n   .AUTO_SLEEP_TIME(0),            // DECIMAL\n   .BYTE_WRITE_WIDTH_A(DATA),        // DECIMAL\n   .BYTE_WRITE_WIDTH_B(DATA),        // DECIMAL\n   .CASCADE_HEIGHT(0),             // DECIMAL\n   .CLOCKING_MODE(\"common_clock\"), // String\n   .ECC_MODE(\"no_ecc\"),            // String\n   .MEMORY_INIT_FILE(\"none\"),      // String\n   .MEMORY_INIT_PARAM(\"0\"),        // String\n   .MEMORY_OPTIMIZATION(\"true\"),   // String\n   .MEMORY_PRIMITIVE(\"bram\"),      // String\n   .MEMORY_SIZE((2**ADDR) * 32),             // DECIMAL, Number of words * 32 to get number of bits\n   .MESSAGE_CONTROL(0),            // DECIMAL\n   .READ_DATA_WIDTH_A(DATA),       // DECIMAL\n   .READ_DATA_WIDTH_B(DATA),       // DECIMAL\n   .READ_LATENCY_A(1),             // DECIMAL\n   .READ_LATENCY_B(1),             // DECIMAL\n   .READ_RESET_VALUE_A(\"0\"),       // String\n   .READ_RESET_VALUE_B(\"0\"),       // String\n   .RST_MODE_A(\"SYNC\"),            // String\n   .RST_MODE_B(\"SYNC\"),            // String\n   .SIM_ASSERT_CHK(1),             // DECIMAL; 0=disable simulation messages, 1=enable simulation messages\n   .USE_EMBEDDED_CONSTRAINT(0),    // DECIMAL\n   .USE_MEM_INIT(1),               // DECIMAL\n   .USE_MEM_INIT_MMI(0),           // DECIMAL\n   .WAKEUP_TIME(\"disable_sleep\"),  // String\n   .WRITE_DATA_WIDTH_A(DATA),      // DECIMAL\n   .WRITE_DATA_WIDTH_B(DATA),      // DECIMAL\n   .WRITE_MODE_A(\"no_change\"),     // String\n   .WRITE_MODE_B(\"no_change\"),    // String\n   .WRITE_PROTECT(0)               // DECIMAL\n)\n    xpm_memory_tdpram_inst (\n\n\n    .douta(a_dout),                   // READ_DATA_WIDTH_A-bit output: Data output for port A read operations.\n    .clka(clk),                      // 1-bit input: Clock signal for port A. Also clocks port B when\n    .addra(a_addr),                   // ADDR_WIDTH_A-bit input: Address for port A write and read operations.\n    .dina(a_din),                     // WRITE_DATA_WIDTH_A-bit input: Data input for port A write operations.\n    .wea(a_wr),                       // WRITE_DATA_WIDTH_A/BYTE_WRITE_WIDTH_A-bit input: Write enable vector\n                                        // for port A input data port dina. 1 bit wide when word-wide writes are\n                                        // used. In byte-wide write configurations, each bit controls the\n                                        // writing one byte of dina to address addra. For example, to\n                                        // synchronously write only bits [15-8] of dina when WRITE_DATA_WIDTH_A\n                                        // is 32, wea would be 4'b0010.\n\n\n    .doutb(b_dout),                  // READ_DATA_WIDTH_B-bit output: Data output for port B read operations.\n    .clkb(clk),                     // 1-bit input: Clock signal for port B when parameter CLOCKING_MODE is\n                                        // \"independent_clock\". Unused when parameter CLOCKING_MODE is\n                                        // \"common_clock\".\n    .addrb(b_addr),                  // ADDR_WIDTH_B-bit input: Address for port B write and read operations.\n                                        // parameter CLOCKING_MODE is \"common_clock\".\n    .dinb(b_din),                     // WRITE_DATA_WIDTH_B-bit input: Data input for port B write operations.\n    .web(b_wr),                        // WRITE_DATA_WIDTH_B/BYTE_WRITE_WIDTH_B-bit input: Write enable vector\n                                    // for port B input data port dinb. 1 bit wide when word-wide writes are\n                                    // used. In byte-wide write configurations, each bit controls the\n                                    // writing one byte of dinb to address addrb. For example, to\n                                    // synchronously write only bits [15-8] of dinb when WRITE_DATA_WIDTH_B\n                                    // is 32, web would be 4'b0010.\n\n\n\n    .rsta(rst),                     // 1-bit input: Reset signal for the final port A output register stage.\n                                        // Synchronously resets output port douta to the value specified by\n                                        // parameter READ_RESET_VALUE_A.\n    .rstb(rst),                     // 1-bit input: Reset signal for the final port B output register stage.\n                                        // Synchronously resets output port doutb to the value specified by\n                                        // parameter READ_RESET_VALUE_B.\n\n\n    .ena(en),                       // 1-bit input: Memory enable signal for port A. Must be high on clock\n                                        // cycles when read or write operations are initiated. Pipelined\n                                        // internally.\n    .enb(en),                       // 1-bit input: Memory enable signal for port B. Must be high on clock\n                                        // cycles when read or write operations are initiated. Pipelined\n                                        // internally.\n\n    .regcea(en),                 // 1-bit input: Clock Enable for the last register stage on the output\n                                        // data path.\n    .regceb(en),                 // 1-bit input: Clock Enable for the last register stage on the output\n                                        // data path.\n\n    .sleep(0)                       // 1-bit input: sleep signal to enable the dynamic power saving feature.\n    );\n\nendmodule\n// End of xpm_memory_tdpram_inst instantiation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"deque.deque$state",
    "definition":{
      "pop":4,
      "readMem":2,
      "idle":0,
      "writeMem":1,
      "push":3
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"fullSysGen.stealServer.stateReg",
    "enumTypeName":"stealSide.stealServer$state"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"stealSide.stealServer$state",
    "definition":{
      "pushTask":3,
      "giveAwayTask":5,
      "takeInTask":2,
      "popTask":4,
      "serveStealRequests":6,
      "requestTask":1,
      "init":0
    }
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/home/devel/repos/jnbrq/systemc_helpers/synthesis/hdl/hdl_8_1_1_2"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~fullSysGen|fullSysGen>task_continuationAllocationSide_axi_mgmt_vcas_0_BVALID",
    "sources":[
      "~fullSysGen|fullSysGen>task_continuationAllocationSide_axi_mgmt_vcas_0_BREADY"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~fullSysGen|fullSysGen>task_continuationAllocationSide_axi_mgmt_vcas_0_RRESP",
    "sources":[
      "~fullSysGen|fullSysGen>task_continuationAllocationSide_axi_mgmt_vcas_0_RREADY"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~fullSysGen|fullSysGen>task_stealSide_axi_mgmt_vss_0_RVALID",
    "sources":[
      "~fullSysGen|fullSysGen>task_stealSide_axi_mgmt_vss_0_RREADY"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~fullSysGen|fullSysGen>task_stealSide_axi_mgmt_vss_0_RDATA",
    "sources":[
      "~fullSysGen|fullSysGen>task_stealSide_axi_mgmt_vss_0_RREADY"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~fullSysGen|fullSysGen>task_stealSide_axi_mgmt_vss_0_BRESP",
    "sources":[
      "~fullSysGen|fullSysGen>task_stealSide_axi_mgmt_vss_0_BREADY"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~fullSysGen|fullSysGen>task_continuationAllocationSide_axi_mgmt_vcas_0_RVALID",
    "sources":[
      "~fullSysGen|fullSysGen>task_continuationAllocationSide_axi_mgmt_vcas_0_RREADY"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~fullSysGen|fullSysGen>task_stealSide_axi_mgmt_vss_0_RRESP",
    "sources":[
      "~fullSysGen|fullSysGen>task_stealSide_axi_mgmt_vss_0_RREADY"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~fullSysGen|fullSysGen>task_syncSide_axi_full_argRoute_1_WVALID",
    "sources":[
      "~fullSysGen|fullSysGen>task_syncSide_axi_full_argRoute_1_WREADY"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~fullSysGen|fullSysGen>task_stealSide_axi_mgmt_vss_0_BVALID",
    "sources":[
      "~fullSysGen|fullSysGen>task_stealSide_axi_mgmt_vss_0_BREADY"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~fullSysGen|fullSysGen>task_continuationAllocationSide_axi_mgmt_vcas_0_RDATA",
    "sources":[
      "~fullSysGen|fullSysGen>task_continuationAllocationSide_axi_mgmt_vcas_0_RREADY"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~fullSysGen|fullSysGen>task_stealSide_vss_axi_full_0_WVALID",
    "sources":[
      "~fullSysGen|fullSysGen>task_stealSide_vss_axi_full_0_WREADY"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~fullSysGen|fullSysGen>task_continuationAllocationSide_axi_mgmt_vcas_0_BRESP",
    "sources":[
      "~fullSysGen|fullSysGen>task_continuationAllocationSide_axi_mgmt_vcas_0_BREADY"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~fullSysGen|fullSysGen>task_syncSide_axi_full_argRoute_0_WVALID",
    "sources":[
      "~fullSysGen|fullSysGen>task_syncSide_axi_full_argRoute_0_WREADY"
    ]
  }
]