// Seed: 2839763874
module module_0 #(
    parameter id_2 = 32'd46
) (
    id_1
);
  output wire id_1;
  tri1 _id_2 = 1;
  uwire [id_2 : 1  ^  id_2] id_3 = 1;
  wire id_4;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd30,
    parameter id_2 = 32'd78
) (
    _id_1,
    _id_2,
    id_3
);
  input wire id_3;
  inout wire _id_2;
  input wire _id_1;
  logic [id_2 : -1 'b0] id_4[id_1 : -1];
  ;
  parameter id_5 = ~&-1;
  module_0 modCall_1 (id_5);
endmodule
