#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Apr 23 17:53:58 2025
# Process ID: 13984
# Current directory: E:/Learn/FPGA/qi/03_pll
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29608 E:\Learn\FPGA\qi\03_pll\03_pll.xpr
# Log file: E:/Learn/FPGA/qi/03_pll/vivado.log
# Journal file: E:/Learn/FPGA/qi/03_pll\vivado.jou
# Running On        :DESKTOP-OV83DJ3
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :12th Gen Intel(R) Core(TM) i5-12500H
# CPU Frequency     :3110 MHz
# CPU Physical cores:12
# CPU Logical cores :16
# Host memory       :16892 MB
# Swap memory       :26843 MB
# Total Virtual     :43735 MB
# Available Virtual :24623 MB
#-----------------------------------------------------------
start_gui
open_project E:/Learn/FPGA/qi/03_pll/03_pll.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Learn/FPGA/qi/03_pll/03_pll.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1631.273 ; gain = 427.055
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7z010clg400-2
INFO: [Device 21-9227] Part: xc7z010clg400-2 does not have CEAM library.
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {200.0} \
  CONFIG.CLKOUT1_JITTER {197.841} \
  CONFIG.CLKOUT1_PHASE_ERROR {150.329} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {125} \
  CONFIG.CLKOUT2_JITTER {384.410} \
  CONFIG.CLKOUT2_PHASE_ERROR {150.329} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {5} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.CLKOUT3_JITTER {292.258} \
  CONFIG.CLKOUT3_PHASE_ERROR {150.329} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {20} \
  CONFIG.CLKOUT3_USED {true} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {12.500} \
  CONFIG.MMCM_CLKIN1_PERIOD {20.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {125} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {31} \
  CONFIG.NUM_OUT_CLKS {3} \
  CONFIG.PRIM_IN_FREQ {50} \
  CONFIG.USE_RESET {false} \
] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files e:/Learn/FPGA/qi/03_pll/03_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/Learn/FPGA/qi/03_pll/03_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
export_ip_user_files -of_objects [get_files e:/Learn/FPGA/qi/03_pll/03_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
INFO: [Vivado 12-23855] The given sub-design is auto disabled, no action will be taken: 'e:/Learn/FPGA/qi/03_pll/03_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'
export_simulation -of_objects [get_files e:/Learn/FPGA/qi/03_pll/03_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/Learn/FPGA/qi/03_pll/03_pll.ip_user_files/sim_scripts -ip_user_files_dir E:/Learn/FPGA/qi/03_pll/03_pll.ip_user_files -ipstatic_source_dir E:/Learn/FPGA/qi/03_pll/03_pll.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Learn/FPGA/qi/03_pll/03_pll.cache/compile_simlib/modelsim} {questa=E:/Learn/FPGA/qi/03_pll/03_pll.cache/compile_simlib/questa} {riviera=E:/Learn/FPGA/qi/03_pll/03_pll.cache/compile_simlib/riviera} {activehdl=E:/Learn/FPGA/qi/03_pll/03_pll.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Apr 23 21:57:41 2025] Launched clk_wiz_0_synth_1...
Run output will be captured here: E:/Learn/FPGA/qi/03_pll/03_pll.runs/clk_wiz_0_synth_1/runme.log
[Wed Apr 23 21:57:41 2025] Launched synth_1...
Run output will be captured here: E:/Learn/FPGA/qi/03_pll/03_pll.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Apr 23 22:01:11 2025] Launched synth_1...
Run output will be captured here: E:/Learn/FPGA/qi/03_pll/03_pll.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Apr 23 22:02:46 2025] Launched impl_1...
Run output will be captured here: E:/Learn/FPGA/qi/03_pll/03_pll.runs/impl_1/runme.log
