Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr 18 20:14:01 2023
| Host         : DESKTOP-NM8ULCN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 41 register/latch pins with no clock driven by root clock pin: uut0/zegar_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 102 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.395        0.000                      0                   17        0.271        0.000                      0                   17        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.395        0.000                      0                   17        0.271        0.000                      0                   17        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.395ns  (required time - arrival time)
  Source:                 uut0/licznik_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut0/licznik_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 1.977ns (54.869%)  route 1.626ns (45.131%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.634     5.237    uut0/CLK
    SLICE_X49Y95         FDCE                                         r  uut0/licznik_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  uut0/licznik_reg[1]/Q
                         net (fo=3, routed)           0.819     6.512    uut0/licznik__0[1]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.168 r  uut0/licznik0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    uut0/licznik0_carry_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  uut0/licznik0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.282    uut0/licznik0_carry__0_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  uut0/licznik0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    uut0/licznik0_carry__1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.730 r  uut0/licznik0_carry__2/O[1]
                         net (fo=1, routed)           0.807     8.537    uut0/data0[14]
    SLICE_X50Y98         LUT6 (Prop_lut6_I5_O)        0.303     8.840 r  uut0/licznik[14]_i_1/O
                         net (fo=1, routed)           0.000     8.840    uut0/licznik[14]
    SLICE_X50Y98         FDCE                                         r  uut0/licznik_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.512    14.935    uut0/CLK
    SLICE_X50Y98         FDCE                                         r  uut0/licznik_reg[14]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X50Y98         FDCE (Setup_fdce_C_D)        0.077    15.235    uut0/licznik_reg[14]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  6.395    

Slack (MET) :             6.499ns  (required time - arrival time)
  Source:                 uut0/licznik_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut0/licznik_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 1.861ns (53.111%)  route 1.643ns (46.889%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.634     5.237    uut0/CLK
    SLICE_X49Y95         FDCE                                         r  uut0/licznik_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  uut0/licznik_reg[1]/Q
                         net (fo=3, routed)           0.819     6.512    uut0/licznik__0[1]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.168 r  uut0/licznik0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    uut0/licznik0_carry_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  uut0/licznik0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.282    uut0/licznik0_carry__0_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  uut0/licznik0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    uut0/licznik0_carry__1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.618 r  uut0/licznik0_carry__2/O[0]
                         net (fo=1, routed)           0.824     8.442    uut0/data0[13]
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.299     8.741 r  uut0/licznik[13]_i_1/O
                         net (fo=1, routed)           0.000     8.741    uut0/licznik[13]
    SLICE_X50Y97         FDCE                                         r  uut0/licznik_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.512    14.935    uut0/CLK
    SLICE_X50Y97         FDCE                                         r  uut0/licznik_reg[13]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X50Y97         FDCE (Setup_fdce_C_D)        0.081    15.239    uut0/licznik_reg[13]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -8.741    
  -------------------------------------------------------------------
                         slack                                  6.499    

Slack (MET) :             6.528ns  (required time - arrival time)
  Source:                 uut0/licznik_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut0/licznik_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 1.845ns (53.171%)  route 1.625ns (46.829%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.634     5.237    uut0/CLK
    SLICE_X49Y95         FDCE                                         r  uut0/licznik_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  uut0/licznik_reg[1]/Q
                         net (fo=3, routed)           0.819     6.512    uut0/licznik__0[1]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.168 r  uut0/licznik0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    uut0/licznik0_carry_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  uut0/licznik0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.282    uut0/licznik0_carry__0_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.595 r  uut0/licznik0_carry__1/O[3]
                         net (fo=1, routed)           0.806     8.401    uut0/data0[12]
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.306     8.707 r  uut0/licznik[12]_i_1/O
                         net (fo=1, routed)           0.000     8.707    uut0/licznik[12]
    SLICE_X50Y96         FDCE                                         r  uut0/licznik_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.511    14.934    uut0/CLK
    SLICE_X50Y96         FDCE                                         r  uut0/licznik_reg[12]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X50Y96         FDCE (Setup_fdce_C_D)        0.077    15.234    uut0/licznik_reg[12]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  6.528    

Slack (MET) :             6.536ns  (required time - arrival time)
  Source:                 uut0/licznik_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut0/licznik_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.890ns (26.030%)  route 2.529ns (73.970%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.632     5.235    uut0/CLK
    SLICE_X50Y95         FDCE                                         r  uut0/licznik_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518     5.753 f  uut0/licznik_reg[4]/Q
                         net (fo=2, routed)           1.079     6.832    uut0/licznik__0[4]
    SLICE_X50Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.956 r  uut0/licznik[15]_i_4/O
                         net (fo=17, routed)          0.978     7.934    uut0/licznik[15]_i_4_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.058 r  uut0/licznik[0]_i_2/O
                         net (fo=1, routed)           0.472     8.530    uut0/licznik[0]_i_2_n_0
    SLICE_X49Y98         LUT2 (Prop_lut2_I0_O)        0.124     8.654 r  uut0/licznik[0]_i_1__1/O
                         net (fo=1, routed)           0.000     8.654    uut0/licznik[0]
    SLICE_X49Y98         FDCE                                         r  uut0/licznik_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    14.937    uut0/CLK
    SLICE_X49Y98         FDCE                                         r  uut0/licznik_reg[0]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X49Y98         FDCE (Setup_fdce_C_D)        0.029    15.189    uut0/licznik_reg[0]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  6.536    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 uut0/licznik_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut0/licznik_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 1.747ns (51.601%)  route 1.639ns (48.399%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.634     5.237    uut0/CLK
    SLICE_X49Y95         FDCE                                         r  uut0/licznik_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  uut0/licznik_reg[1]/Q
                         net (fo=3, routed)           0.819     6.512    uut0/licznik__0[1]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.168 r  uut0/licznik0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    uut0/licznik0_carry_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  uut0/licznik0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.282    uut0/licznik0_carry__0_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.504 r  uut0/licznik0_carry__1/O[0]
                         net (fo=1, routed)           0.819     8.323    uut0/data0[9]
    SLICE_X49Y97         LUT6 (Prop_lut6_I5_O)        0.299     8.622 r  uut0/licznik[9]_i_1/O
                         net (fo=1, routed)           0.000     8.622    uut0/licznik[9]
    SLICE_X49Y97         FDCE                                         r  uut0/licznik_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.514    14.937    uut0/CLK
    SLICE_X49Y97         FDCE                                         r  uut0/licznik_reg[9]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X49Y97         FDCE (Setup_fdce_C_D)        0.029    15.206    uut0/licznik_reg[9]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 uut0/licznik_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut0/licznik_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 1.881ns (58.372%)  route 1.341ns (41.628%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.634     5.237    uut0/CLK
    SLICE_X49Y95         FDCE                                         r  uut0/licznik_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  uut0/licznik_reg[1]/Q
                         net (fo=3, routed)           0.819     6.512    uut0/licznik__0[1]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.168 r  uut0/licznik0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    uut0/licznik0_carry_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  uut0/licznik0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.282    uut0/licznik0_carry__0_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  uut0/licznik0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    uut0/licznik0_carry__1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.635 r  uut0/licznik0_carry__2/O[2]
                         net (fo=1, routed)           0.522     8.157    uut0/data0[15]
    SLICE_X50Y98         LUT6 (Prop_lut6_I5_O)        0.302     8.459 r  uut0/licznik[15]_i_1/O
                         net (fo=1, routed)           0.000     8.459    uut0/licznik[15]
    SLICE_X50Y98         FDCE                                         r  uut0/licznik_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.512    14.935    uut0/CLK
    SLICE_X50Y98         FDCE                                         r  uut0/licznik_reg[15]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X50Y98         FDCE (Setup_fdce_C_D)        0.081    15.239    uut0/licznik_reg[15]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  6.780    

Slack (MET) :             6.798ns  (required time - arrival time)
  Source:                 uut0/licznik_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut0/licznik_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 1.863ns (58.169%)  route 1.340ns (41.831%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.634     5.237    uut0/CLK
    SLICE_X49Y95         FDCE                                         r  uut0/licznik_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  uut0/licznik_reg[1]/Q
                         net (fo=3, routed)           0.819     6.512    uut0/licznik__0[1]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.168 r  uut0/licznik0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    uut0/licznik0_carry_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  uut0/licznik0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.282    uut0/licznik0_carry__0_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.616 r  uut0/licznik0_carry__1/O[1]
                         net (fo=1, routed)           0.521     8.136    uut0/data0[10]
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.303     8.439 r  uut0/licznik[10]_i_1/O
                         net (fo=1, routed)           0.000     8.439    uut0/licznik[10]
    SLICE_X50Y97         FDCE                                         r  uut0/licznik_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.512    14.935    uut0/CLK
    SLICE_X50Y97         FDCE                                         r  uut0/licznik_reg[10]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X50Y97         FDCE (Setup_fdce_C_D)        0.079    15.237    uut0/licznik_reg[10]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  6.798    

Slack (MET) :             6.888ns  (required time - arrival time)
  Source:                 uut0/licznik_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut0/licznik_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 1.767ns (56.809%)  route 1.343ns (43.191%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.634     5.237    uut0/CLK
    SLICE_X49Y95         FDCE                                         r  uut0/licznik_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  uut0/licznik_reg[1]/Q
                         net (fo=3, routed)           0.819     6.512    uut0/licznik__0[1]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.168 r  uut0/licznik0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    uut0/licznik0_carry_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  uut0/licznik0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.282    uut0/licznik0_carry__0_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.521 r  uut0/licznik0_carry__1/O[2]
                         net (fo=1, routed)           0.524     8.045    uut0/data0[11]
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.302     8.347 r  uut0/licznik[11]_i_1/O
                         net (fo=1, routed)           0.000     8.347    uut0/licznik[11]
    SLICE_X50Y97         FDCE                                         r  uut0/licznik_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.512    14.935    uut0/CLK
    SLICE_X50Y97         FDCE                                         r  uut0/licznik_reg[11]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X50Y97         FDCE (Setup_fdce_C_D)        0.077    15.235    uut0/licznik_reg[11]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                  6.888    

Slack (MET) :             6.953ns  (required time - arrival time)
  Source:                 uut0/licznik_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut0/licznik_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.704ns (23.104%)  route 2.343ns (76.896%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.634     5.237    uut0/CLK
    SLICE_X49Y95         FDCE                                         r  uut0/licznik_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  uut0/licznik_reg[1]/Q
                         net (fo=3, routed)           1.014     6.707    uut0/licznik__0[1]
    SLICE_X50Y98         LUT3 (Prop_lut3_I2_O)        0.124     6.831 r  uut0/licznik[15]_i_3/O
                         net (fo=16, routed)          1.329     8.160    uut0/licznik[15]_i_3_n_0
    SLICE_X50Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.284 r  uut0/licznik[4]_i_1/O
                         net (fo=1, routed)           0.000     8.284    uut0/licznik[4]
    SLICE_X50Y95         FDCE                                         r  uut0/licznik_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.511    14.934    uut0/CLK
    SLICE_X50Y95         FDCE                                         r  uut0/licznik_reg[4]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X50Y95         FDCE (Setup_fdce_C_D)        0.079    15.236    uut0/licznik_reg[4]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  6.953    

Slack (MET) :             6.970ns  (required time - arrival time)
  Source:                 uut0/licznik_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut0/licznik_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 1.357ns (44.830%)  route 1.670ns (55.170%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.635     5.238    uut0/CLK
    SLICE_X49Y98         FDCE                                         r  uut0/licznik_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  uut0/licznik_reg[0]/Q
                         net (fo=18, routed)          0.863     6.557    uut0/licznik__0[0]
    SLICE_X51Y95         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     7.155 r  uut0/licznik0_carry/O[1]
                         net (fo=1, routed)           0.807     7.962    uut0/data0[2]
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.303     8.265 r  uut0/licznik[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.265    uut0/licznik[2]
    SLICE_X50Y95         FDCE                                         r  uut0/licznik_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.511    14.934    uut0/CLK
    SLICE_X50Y95         FDCE                                         r  uut0/licznik_reg[2]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X50Y95         FDCE (Setup_fdce_C_D)        0.077    15.234    uut0/licznik_reg[2]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  6.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 uut0/licznik_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut0/zegar_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.254ns (40.596%)  route 0.372ns (59.404%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.484    uut0/CLK
    SLICE_X50Y96         FDCE                                         r  uut0/licznik_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  uut0/licznik_reg[5]/Q
                         net (fo=2, routed)           0.118     1.767    uut0/licznik__0[5]
    SLICE_X50Y95         LUT4 (Prop_lut4_I3_O)        0.045     1.812 r  uut0/licznik[15]_i_4/O
                         net (fo=17, routed)          0.253     2.065    uut0/licznik[15]_i_4_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I2_O)        0.045     2.110 r  uut0/zegar_i_1/O
                         net (fo=1, routed)           0.000     2.110    uut0/zegar_i_1_n_0
    SLICE_X52Y96         FDCE                                         r  uut0/zegar_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.999    uut0/CLK
    SLICE_X52Y96         FDCE                                         r  uut0/zegar_reg/C
                         clock pessimism             -0.250     1.748    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.091     1.839    uut0/zegar_reg
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 uut0/licznik_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut0/licznik_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    uut0/CLK
    SLICE_X49Y98         FDCE                                         r  uut0/licznik_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.141     1.627 f  uut0/licznik_reg[0]/Q
                         net (fo=18, routed)          0.180     1.808    uut0/licznik__0[0]
    SLICE_X49Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.853 r  uut0/licznik[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.853    uut0/licznik[0]
    SLICE_X49Y98         FDCE                                         r  uut0/licznik_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.838     2.003    uut0/CLK
    SLICE_X49Y98         FDCE                                         r  uut0/licznik_reg[0]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X49Y98         FDCE (Hold_fdce_C_D)         0.091     1.577    uut0/licznik_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 uut0/licznik_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut0/licznik_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.053%)  route 0.246ns (56.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    uut0/CLK
    SLICE_X49Y98         FDCE                                         r  uut0/licznik_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  uut0/licznik_reg[0]/Q
                         net (fo=18, routed)          0.246     1.873    uut0/licznik__0[0]
    SLICE_X50Y98         LUT6 (Prop_lut6_I4_O)        0.045     1.918 r  uut0/licznik[15]_i_1/O
                         net (fo=1, routed)           0.000     1.918    uut0/licznik[15]
    SLICE_X50Y98         FDCE                                         r  uut0/licznik_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.836     2.001    uut0/CLK
    SLICE_X50Y98         FDCE                                         r  uut0/licznik_reg[15]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X50Y98         FDCE (Hold_fdce_C_D)         0.121     1.642    uut0/licznik_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 uut0/licznik_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut0/licznik_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.224%)  route 0.255ns (57.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    uut0/CLK
    SLICE_X49Y98         FDCE                                         r  uut0/licznik_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  uut0/licznik_reg[0]/Q
                         net (fo=18, routed)          0.255     1.882    uut0/licznik__0[0]
    SLICE_X50Y98         LUT6 (Prop_lut6_I4_O)        0.045     1.927 r  uut0/licznik[14]_i_1/O
                         net (fo=1, routed)           0.000     1.927    uut0/licznik[14]
    SLICE_X50Y98         FDCE                                         r  uut0/licznik_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.836     2.001    uut0/CLK
    SLICE_X50Y98         FDCE                                         r  uut0/licznik_reg[14]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X50Y98         FDCE (Hold_fdce_C_D)         0.120     1.641    uut0/licznik_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 uut0/licznik_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut0/licznik_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.260%)  route 0.225ns (54.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    uut0/CLK
    SLICE_X49Y98         FDCE                                         r  uut0/licznik_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  uut0/licznik_reg[0]/Q
                         net (fo=18, routed)          0.225     1.852    uut0/licznik__0[0]
    SLICE_X49Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.897 r  uut0/licznik[8]_i_1/O
                         net (fo=1, routed)           0.000     1.897    uut0/licznik[8]
    SLICE_X49Y96         FDCE                                         r  uut0/licznik_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.837     2.002    uut0/CLK
    SLICE_X49Y96         FDCE                                         r  uut0/licznik_reg[8]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X49Y96         FDCE (Hold_fdce_C_D)         0.092     1.593    uut0/licznik_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 uut0/licznik_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut0/licznik_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.090%)  route 0.302ns (61.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    uut0/CLK
    SLICE_X49Y98         FDCE                                         r  uut0/licznik_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  uut0/licznik_reg[0]/Q
                         net (fo=18, routed)          0.302     1.930    uut0/licznik__0[0]
    SLICE_X50Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.975 r  uut0/licznik[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.975    uut0/licznik[3]
    SLICE_X50Y95         FDCE                                         r  uut0/licznik_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.835     2.000    uut0/CLK
    SLICE_X50Y95         FDCE                                         r  uut0/licznik_reg[3]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X50Y95         FDCE (Hold_fdce_C_D)         0.121     1.641    uut0/licznik_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 uut0/licznik_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut0/licznik_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.902%)  route 0.318ns (63.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    uut0/CLK
    SLICE_X49Y98         FDCE                                         r  uut0/licznik_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  uut0/licznik_reg[0]/Q
                         net (fo=18, routed)          0.318     1.945    uut0/licznik__0[0]
    SLICE_X50Y97         LUT6 (Prop_lut6_I4_O)        0.045     1.990 r  uut0/licznik[13]_i_1/O
                         net (fo=1, routed)           0.000     1.990    uut0/licznik[13]
    SLICE_X50Y97         FDCE                                         r  uut0/licznik_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.836     2.001    uut0/CLK
    SLICE_X50Y97         FDCE                                         r  uut0/licznik_reg[13]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X50Y97         FDCE (Hold_fdce_C_D)         0.121     1.642    uut0/licznik_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 uut0/licznik_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut0/licznik_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.906%)  route 0.318ns (63.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    uut0/CLK
    SLICE_X49Y98         FDCE                                         r  uut0/licznik_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  uut0/licznik_reg[0]/Q
                         net (fo=18, routed)          0.318     1.945    uut0/licznik__0[0]
    SLICE_X50Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.990 r  uut0/licznik[5]_i_1/O
                         net (fo=1, routed)           0.000     1.990    uut0/licznik[5]
    SLICE_X50Y96         FDCE                                         r  uut0/licznik_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.835     2.000    uut0/CLK
    SLICE_X50Y96         FDCE                                         r  uut0/licznik_reg[5]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X50Y96         FDCE (Hold_fdce_C_D)         0.121     1.641    uut0/licznik_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 uut0/licznik_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut0/licznik_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.829%)  route 0.319ns (63.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    uut0/CLK
    SLICE_X49Y98         FDCE                                         r  uut0/licznik_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  uut0/licznik_reg[0]/Q
                         net (fo=18, routed)          0.319     1.946    uut0/licznik__0[0]
    SLICE_X50Y97         LUT6 (Prop_lut6_I4_O)        0.045     1.991 r  uut0/licznik[11]_i_1/O
                         net (fo=1, routed)           0.000     1.991    uut0/licznik[11]
    SLICE_X50Y97         FDCE                                         r  uut0/licznik_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.836     2.001    uut0/CLK
    SLICE_X50Y97         FDCE                                         r  uut0/licznik_reg[11]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X50Y97         FDCE (Hold_fdce_C_D)         0.120     1.641    uut0/licznik_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 uut0/licznik_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut0/licznik_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.760%)  route 0.320ns (63.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.567     1.486    uut0/CLK
    SLICE_X49Y98         FDCE                                         r  uut0/licznik_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  uut0/licznik_reg[0]/Q
                         net (fo=18, routed)          0.320     1.947    uut0/licznik__0[0]
    SLICE_X50Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.992 r  uut0/licznik[12]_i_1/O
                         net (fo=1, routed)           0.000     1.992    uut0/licznik[12]
    SLICE_X50Y96         FDCE                                         r  uut0/licznik_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.835     2.000    uut0/CLK
    SLICE_X50Y96         FDCE                                         r  uut0/licznik_reg[12]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X50Y96         FDCE (Hold_fdce_C_D)         0.120     1.640    uut0/licznik_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.352    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y98    uut0/licznik_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y97    uut0/licznik_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y97    uut0/licznik_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    uut0/licznik_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y97    uut0/licznik_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y98    uut0/licznik_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y98    uut0/licznik_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y95    uut0/licznik_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y95    uut0/licznik_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    uut0/zegar_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    uut0/licznik_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    uut0/licznik_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    uut0/licznik_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    uut0/licznik_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    uut0/licznik_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y98    uut0/licznik_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y98    uut0/licznik_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    uut0/licznik_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    uut0/licznik_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    uut0/licznik_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    uut0/licznik_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    uut0/licznik_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    uut0/licznik_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    uut0/licznik_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    uut0/licznik_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    uut0/licznik_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    uut0/licznik_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    uut0/licznik_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y98    uut0/licznik_reg[14]/C



