<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Jan 20 14:41:50 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     REU
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets PHI2_c]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 6.713ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \reureg/Length1r_547  (from PHI2_c +)
   Destination:    FD1S3IX    D              \reureg/CA[7]_555  (to PHI2_c -)

   Delay:                   9.053ns  (35.0% logic, 65.0% route), 7 logic levels.

 Constraint Details:

      9.053ns data_path \reureg/Length1r_547 to \reureg/CA[7]_555 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 6.713ns

 Path Details: \reureg/Length1r_547 to \reureg/CA[7]_555

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \reureg/Length1r_547 (from PHI2_c)
Route        24   e 1.896                                  Length1r
LUT4        ---     0.493              B to Z              \reureg/i1_2_lut_rep_40
Route        36   e 2.046                                  n3360
A1_TO_FCO   ---     0.827           B[2] to COUT           \reureg/add_809_3
Route         1   e 0.020                                  \reureg/n2933
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/add_809_5
Route         1   e 0.020                                  \reureg/n2934
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/add_809_7
Route         1   e 0.020                                  \reureg/n2935
FCI_TO_F    ---     0.598            CIN to S[2]           \reureg/add_809_9
Route         1   e 0.941                                  \reureg/CAOut_7__N_186[7]
LUT4        ---     0.493              D to Z              \reureg/mux_228_i8_3_lut_4_lut
Route         1   e 0.941                                  \reureg/CAOut_7__N_183
                  --------
                    9.053  (35.0% logic, 65.0% route), 7 logic levels.


Error:  The following path violates requirements by 6.713ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \reureg/Length1r_547  (from PHI2_c +)
   Destination:    FD1S3IX    D              \reureg/CA[7]_555  (to PHI2_c -)

   Delay:                   9.053ns  (35.0% logic, 65.0% route), 7 logic levels.

 Constraint Details:

      9.053ns data_path \reureg/Length1r_547 to \reureg/CA[7]_555 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 6.713ns

 Path Details: \reureg/Length1r_547 to \reureg/CA[7]_555

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \reureg/Length1r_547 (from PHI2_c)
Route        24   e 1.896                                  Length1r
LUT4        ---     0.493              B to Z              \reureg/i1_2_lut_rep_40
Route        36   e 2.046                                  n3360
A1_TO_FCO   ---     0.827           B[2] to COUT           \reureg/add_809_3
Route         1   e 0.020                                  \reureg/n2933
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/add_809_5
Route         1   e 0.020                                  \reureg/n2934
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/add_809_7
Route         1   e 0.020                                  \reureg/n2935
FCI_TO_F    ---     0.598            CIN to S[2]           \reureg/add_809_9
Route         1   e 0.941                                  \reureg/CAOut_7__N_186[7]
LUT4        ---     0.493              D to Z              \reureg/mux_228_i8_3_lut_4_lut
Route         1   e 0.941                                  \reureg/CAOut_7__N_183
                  --------
                    9.053  (35.0% logic, 65.0% route), 7 logic levels.


Error:  The following path violates requirements by 6.713ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \reureg/Length1r_547  (from PHI2_c +)
   Destination:    FD1S3IX    D              \reureg/CA[6]_556  (to PHI2_c -)

   Delay:                   9.053ns  (35.0% logic, 65.0% route), 7 logic levels.

 Constraint Details:

      9.053ns data_path \reureg/Length1r_547 to \reureg/CA[6]_556 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 6.713ns

 Path Details: \reureg/Length1r_547 to \reureg/CA[6]_556

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \reureg/Length1r_547 (from PHI2_c)
Route        24   e 1.896                                  Length1r
LUT4        ---     0.493              B to Z              \reureg/i1_2_lut_rep_40
Route        36   e 2.046                                  n3360
A1_TO_FCO   ---     0.827           B[2] to COUT           \reureg/add_809_3
Route         1   e 0.020                                  \reureg/n2933
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/add_809_5
Route         1   e 0.020                                  \reureg/n2934
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/add_809_7
Route         1   e 0.020                                  \reureg/n2935
FCI_TO_F    ---     0.598            CIN to S[2]           \reureg/add_809_9
Route         1   e 0.941                                  \reureg/CAOut_7__N_186[6]
LUT4        ---     0.493              D to Z              \reureg/mux_228_i7_3_lut_4_lut
Route         1   e 0.941                                  \reureg/CAOut_6__N_190
                  --------
                    9.053  (35.0% logic, 65.0% route), 7 logic levels.

Warning: 9.213 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets C8M_c]
            302 items scored, 151 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 4.185ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \ram/WRCMDr_132  (from C8M_c +)
   Destination:    FD1S3JX    D              \ram/CKE_138  (to C8M_c +)

   Delay:                   6.525ns  (29.5% logic, 70.5% route), 4 logic levels.

 Constraint Details:

      6.525ns data_path \ram/WRCMDr_132 to \ram/CKE_138 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 4.185ns

 Path Details: \ram/WRCMDr_132 to \ram/CKE_138

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ram/WRCMDr_132 (from C8M_c)
Route         5   e 1.462                                  \ram/WRCMDr
LUT4        ---     0.493              B to Z              \ram/RDCMDr_I_0_174_2_lut
Route         3   e 1.258                                  \ram/nCS_N_505
LUT4        ---     0.493              B to Z              \ram/i870_4_lut
Route         1   e 0.941                                  \ram/n1251
LUT4        ---     0.493              D to Z              \ram/i871_3_lut_4_lut
Route         1   e 0.941                                  \ram/CKE_N_520
                  --------
                    6.525  (29.5% logic, 70.5% route), 4 logic levels.


Error:  The following path violates requirements by 4.185ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \ram/WRCMDr_132  (from C8M_c +)
   Destination:    FD1S3JX    D              \ram/nCS_134  (to C8M_c +)

   Delay:                   6.525ns  (29.5% logic, 70.5% route), 4 logic levels.

 Constraint Details:

      6.525ns data_path \ram/WRCMDr_132 to \ram/nCS_134 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 4.185ns

 Path Details: \ram/WRCMDr_132 to \ram/nCS_134

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ram/WRCMDr_132 (from C8M_c)
Route         5   e 1.462                                  \ram/WRCMDr
LUT4        ---     0.493              B to Z              \ram/RDCMDr_I_0_174_2_lut
Route         3   e 1.258                                  \ram/nCS_N_505
LUT4        ---     0.493              D to Z              \ram/i943_3_lut_4_lut
Route         1   e 0.941                                  \ram/n1376
LUT4        ---     0.493              D to Z              \ram/i944_3_lut_4_lut
Route         1   e 0.941                                  \ram/nCS_N_495
                  --------
                    6.525  (29.5% logic, 70.5% route), 4 logic levels.


Error:  The following path violates requirements by 4.185ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \ram/RDCMDr_131  (from C8M_c +)
   Destination:    FD1S3JX    D              \ram/CKE_138  (to C8M_c +)

   Delay:                   6.525ns  (29.5% logic, 70.5% route), 4 logic levels.

 Constraint Details:

      6.525ns data_path \ram/RDCMDr_131 to \ram/CKE_138 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 4.185ns

 Path Details: \ram/RDCMDr_131 to \ram/CKE_138

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ram/RDCMDr_131 (from C8M_c)
Route         5   e 1.462                                  \ram/RDCMDr
LUT4        ---     0.493              A to Z              \ram/RDCMDr_I_0_174_2_lut
Route         3   e 1.258                                  \ram/nCS_N_505
LUT4        ---     0.493              B to Z              \ram/i870_4_lut
Route         1   e 0.941                                  \ram/n1251
LUT4        ---     0.493              D to Z              \ram/i871_3_lut_4_lut
Route         1   e 0.941                                  \ram/CKE_N_520
                  --------
                    6.525  (29.5% logic, 70.5% route), 4 logic levels.

Warning: 6.685 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets PHI2_c]                  |     5.000 ns|    18.426 ns|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets C8M_c]                   |     5.000 ns|    13.370 ns|     4 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n3369                                   |      26|    3607|     84.93%
                                        |        |        |
n3360                                   |      36|    2805|     66.05%
                                        |        |        |
\reureg/n30                             |       2|    1896|     44.64%
                                        |        |        |
\reureg/n27                             |       1|     976|     22.98%
                                        |        |        |
\reureg/n26                             |       2|     864|     20.34%
                                        |        |        |
\reureg/n3373                           |       1|     488|     11.49%
                                        |        |        |
\reureg/n18                             |       2|     443|     10.43%
                                        |        |        |
\reureg/n17                             |       2|     432|     10.17%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 4247  Score: 29776456

Constraints cover  5919 paths, 401 nets, and 1165 connections (63.8% coverage)


Peak memory: 63713280 bytes, TRCE: 7294976 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
