#----------------------------------------------------------------------------------------------------------
# compile
#----------------------------------------------------------------------------------------------------------
# vcom -work work -2008 -explicit -stats=none ../SourceCode/Adder.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder
# -- Compiling architecture rtl of Adder
# 
# vcom -work work -2008 -explicit -stats=none ../SourceCode/ArithUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ArithUnit
# -- Compiling architecture rtl of ArithUnit
# -- Loading entity Adder
# 
# vcom -work work -2008 -explicit -stats=none TBArithUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TbArithUnit
# -- Compiling architecture behavioural of TbArithUnit
# 
# vcom -work work -2008 -explicit -stats=time,-cmd,msg ConfigExU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:13 on Apr 12,2020
# -- Loading package STANDARD
# -- Compiling configuration FuncLUSim
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity TbLogicUnit
# ** Error: (vcom-11) Could not find work.tblogicunit(behavioural).
# ** Error: ConfigExU.vhd(3): (vcom-1537) Block specification "behavioural" is not an architecture name.
# ** Error: ConfigExU.vhd(4): VHDL Compiler exiting
# End time: 20:24:13 on Apr 12,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro C:\Users\Jin-Desktop\Documents\Projects\ensc350-finalprojectpart2\ExU\Simulation\FunctionalArithUnit.do line 13
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work -2008 -explicit -stats=time,-cmd,msg ConfigExU.vhd"
