// Tang Primer 25K Top-Level Wrapper for MCR2 Arcade Core
// Standalone hardcoded Version 1 (Satan's Hollow)
// Supports HDMI output and RGBS 15kHz cabinet output concurrently
module mcr2_primer25k_top (
    input        sys_clk,       // 50 MHz on-board oscillator (pin E2)
    input        s1,            // S1 button (pin H11), active high (pulldown)
    input        reset2,        // S2 button (pin H10), active high (pulldown)

    // DVI/HDMI output
    output       tmds_clk_p,
    output       tmds_clk_n,
    output [2:0] tmds_d_p,
    output [2:0] tmds_d_n,

    // PMOD 1 / Cabinet Arcade wired interface
    input        btn_left,      // PMOD1 pin 4 (L5)
    input        btn_right,     // PMOD1 pin 3 (K11)
    input        btn_fire,      // PMOD1 pin 2 (E11)
    input        btn_shield,    // PMOD1 pin 1 (A11)
    input        btn_start,     // PMOD1 pin 10 (K5)
    input        btn_coin,      // PMOD1 pin 9 (L11)
    input        btn_service,   // PMOD1 pin 8 (E10)
    input        btn_tilt,      // PMOD1 pin 7 (A10)

    // Cabinet RGBS video output (GPIO)
    output [2:0] cab_r,         // R[2:0]
    output [2:0] cab_g,         // G[2:0]
    output [2:0] cab_b,         // B[2:0]
    output       cab_hs,        // HSync
    output       cab_vs,        // VSync
    output       cab_csync,     // Composite Sync (CSync)

    // PWM Audio output (headphone/speaker jack pins or PMOD)
    output       audio_l,
    output       audio_r,

    // Debug LED
    output       led
);

// --- Clock Generation ---
wire clk_sys;  // 40 MHz (Core system clock)
wire clk_p5;   // 100 MHz (HDMI 5x pixel clock)
wire pll_locked;

gowin_pll_mcr2 pll_inst (
    .clkin(sys_clk),
    .clk_sys(clk_sys),
    .clk_p5(clk_p5),
    .lock(pll_locked)
);

// Gowin Clock Divider to generate clk_pixel (20 MHz) from clk_p5 (100 MHz)
wire clk_pixel;
CLKDIV clk_div_inst (
    .CLKOUT(clk_pixel),
    .HCLKIN(clk_p5),
    .RESETN(pll_locked),
    .CALIB(1'b0)
);
defparam clk_div_inst.DIV_MODE = "5";

// --- Reset Generation ---
reg [7:0] reset_cnt = 255;
wire core_reset = (reset_cnt != 0);

always @(posedge clk_sys) begin
    if (s1 || !pll_locked) begin
        reset_cnt <= 255;
    end else if (reset_cnt != 0) begin
        reset_cnt <= reset_cnt - 8'd1;
    end
end

// The main Z80 ROM (48KB) and Sound Z80 ROM (16KB) are instantiated as separate Single-Port ROMs
// to ensure clean Gowin BSRAM block inference with hex initialization.
wire [15:0] rom_addr;
wire [7:0]  rom_do;
wire [13:0] snd_addr;
wire [7:0]  snd_do;

dpram #(
    .dWidth(8),
    .aWidth(16),
    .INIT_FILE("rom_main.hex")
) rom_cpu_inst (
    .clk_a(clk_sys),
    .we_a(1'b0),
    .addr_a(rom_addr),
    .d_a(8'h00),
    .q_a(rom_do),

    .clk_b(clk_sys),
    .we_b(1'b0),
    .addr_b(16'h0000),
    .d_b(8'h00),
    .q_b() // Port B is unused
);

dpram #(
    .dWidth(8),
    .aWidth(14),
    .INIT_FILE("rom_snd.hex")
) rom_snd_inst (
    .clk_a(clk_sys),
    .we_a(1'b0),
    .addr_a(snd_addr),
    .d_a(8'h00),
    .q_a(snd_do),

    .clk_b(clk_sys),
    .we_b(1'b0),
    .addr_b(14'h0000),
    .d_b(8'h00),
    .q_b() // Port B is unused
);

// --- Core Controls & Switch Mapping ---
// Buttons are active-low on cabinet (pulled up, grounded when pressed).
// S2 board button is mapped to Coin 1 as well.
wire m_left    = ~btn_left;
wire m_right   = ~btn_right;
wire m_fire_a  = ~btn_fire;
wire m_fire_b  = ~btn_shield;
wire m_start1  = ~btn_start;
wire m_coin1   = ~btn_coin | reset2;
wire m_service = ~btn_service;
wire m_tilt    = ~btn_tilt;

reg [7:0] input_0;
reg [7:0] input_1;
wire [7:0] input_2 = 8'hFF;
wire [7:0] input_3 = 8'hFF; // default DIP switches
wire [7:0] input_4 = 8'hFF;

always @(*) begin
    // Satan's Hollow input mappings:
    // input_0 = ~{ service, 1'b0, tilt, 1'b0, start2, start1, 1'b0, coin1 }
    input_0 = ~{ m_service, 1'b0, m_tilt, 1'b0, 1'b0, m_start1, 1'b0, m_coin1 };
    
    // input_1 = ~{ P2_fire, P2_shield, P2_right, P2_left, P1_fire, P1_shield, P1_right, P1_left }
    input_1 = ~{ 4'b0000, m_fire_a, m_fire_b, m_right, m_left };
end

// --- Core Instantiation ---
wire [2:0] r, g, b;
wire       hblank, vblank;
wire       hs, vs, cs;
wire [15:0] audio_l_val, audio_r_val;

mcr2 mcr2_core (
    .clock_40(clk_sys),
    .reset(core_reset),

    // Video outputs
    .video_r(r),
    .video_g(g),
    .video_b(b),
    .video_vblank(vblank),
    .video_hblank(hblank),
    .video_hs(hs),
    .video_vs(vs),
    .video_csync(cs),

    // Force 31kHz mode for HDMI debugging, or use 15kHz mode for CRT.
    // We tie tv15Khz_mode to 1'b0 (force 31kHz scan-doubled VGA mode) for Version 1.
    // To support CRT later, we can map tv15Khz_mode to a DIP switch/GPIO pin.
    .tv15Khz_mode(1'b0),
    
    .separate_audio(1'b0), // mono mix
    .audio_out_l(audio_l_val),
    .audio_out_r(audio_r_val),

    .input_0(input_0),
    .input_1(input_1),
    .input_2(input_2),
    .input_3(input_3),
    .input_4(input_4),

    // CPU ROM interface
    .cpu_rom_addr(rom_addr),
    .cpu_rom_do(rom_do),
    .snd_rom_addr(snd_addr),
    .snd_rom_do(snd_do),

    // Disable HPS download interface
    .dl_addr(17'd0),
    .dl_wr(1'b0),
    .dl_data(8'd0),
    .dl_nvram_wr(1'b0),
    .dl_din(),
    .dl_nvram(1'b0)
);

// --- Cabinet Video Output (RGBS) ---
assign cab_r     = r;
assign cab_g     = g;
assign cab_b     = b;
assign cab_hs    = hs;
assign cab_vs    = vs;
assign cab_csync = cs;

// --- HDMI Output Wrapper ---
// Upscale 9-bit RGB to 24-bit RGB (pad with 5 bits of LSBs)
wire [7:0] hdmi_r = {r, 5'b00000};
wire [7:0] hdmi_g = {g, 5'b00000};
wire [7:0] hdmi_b = {b, 5'b00000};
wire       hdmi_de = ~(hblank | vblank);

// Register video signals in clk_pixel domain to cross clock domains safely
reg [7:0] hdmi_r_reg;
reg [7:0] hdmi_g_reg;
reg [7:0] hdmi_b_reg;
reg       hdmi_de_reg;
reg       hdmi_hs_reg;
reg       hdmi_vs_reg;

always @(posedge clk_pixel) begin
    hdmi_r_reg  <= hdmi_r;
    hdmi_g_reg  <= hdmi_g;
    hdmi_b_reg  <= hdmi_b;
    hdmi_de_reg <= hdmi_de;
    hdmi_hs_reg <= hs;
    hdmi_vs_reg <= vs;
end

// --- Diagnostic Test Pattern Generator (Standard 1280x720 @ 30Hz timing) ---
reg [10:0] test_hcnt = 0;
reg [9:0]  test_vcnt = 0;

always @(posedge clk_pixel) begin
    if (test_hcnt == 1649) begin
        test_hcnt <= 0;
        if (test_vcnt == 749) begin
            test_vcnt <= 0;
        end else begin
            test_vcnt <= test_vcnt + 1;
        end
    end else begin
        test_hcnt <= test_hcnt + 1;
    end
end

// Active-high syncs for 720p standard timing
wire test_hsync = (test_hcnt >= 1280 + 110) && (test_hcnt < 1280 + 110 + 40);
wire test_vsync = (test_vcnt >= 720 + 5) && (test_vcnt < 720 + 5 + 5);
wire test_de    = (test_hcnt < 1280) && (test_vcnt < 720);

// Simple color bars / test pattern
wire [7:0] test_r = test_de ? {test_hcnt[9:7], 5'b00000} : 8'd0;
wire [7:0] test_g = test_de ? {test_hcnt[6:4], 5'b00000} : 8'd0;
wire [7:0] test_b = test_de ? {test_vcnt[6:4], 5'b00000} : 8'd0;

// Multiplex output based on reset2 button (H10) being pressed (defaulted to test pattern)
wire use_test_pattern = 1'b1;

wire [7:0] final_r = use_test_pattern ? test_r : hdmi_r_reg;
wire [7:0] final_g = use_test_pattern ? test_g : hdmi_g_reg;
wire [7:0] final_b = use_test_pattern ? test_b : hdmi_b_reg;
wire       final_de = use_test_pattern ? test_de : hdmi_de_reg;
wire       final_hs = use_test_pattern ? test_hsync : hdmi_hs_reg;
wire       final_vs = use_test_pattern ? test_vsync : hdmi_vs_reg;

hdmi_tx hdmi_tx_inst (
    .clk_pixel(clk_pixel),
    .clk_5x_pixel(clk_p5),
    .resetn(1'b1), // Force transmitter active to bypass reset lock issues
    .rgb_r(final_r),
    .rgb_g(final_g),
    .rgb_b(final_b),
    .de(final_de),
    .hsync(final_hs),
    .vsync(final_vs),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .tmds_d_p(tmds_d_p),
    .tmds_d_n(tmds_d_n)
);

// --- PWM Audio Modulators ---
ds_dac dac_l (
    .clk(clk_sys),
    .resetn(~core_reset),
    .din(audio_l_val),
    .dout(audio_l)
);

ds_dac dac_r (
    .clk(clk_sys),
    .resetn(~core_reset),
    .din(audio_r_val),
    .dout(audio_r)
);

// --- Debug LED (Active Low) ---
assign led = ~pll_locked; // LED turns ON (low) when PLL locks successfully

endmodule
