###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_read_row_hits              =      2133009   # Number of read row buffer hits
num_write_buf_hits             =            0   # Number of write buffer hits
num_reads_done                 =      3694789   # Number of read requests issued
num_writes_done                =      3560726   # Number of read requests issued
num_cycles                     =    120033581   # Number of DRAM cycles
num_srefx_cmds                 =            0   # Number of SREFX commands
epoch_num                      =           90   # Number of epochs
num_read_cmds                  =      3694789   # Number of READ/READP commands
num_act_cmds                   =      3119778   # Number of ACT commands
num_write_row_hits             =      2010767   # Number of write row buffer hits
num_pre_cmds                   =      3119778   # Number of PRE commands
num_write_cmds                 =      3560715   # Number of WRITE/WRITEP commands
num_ondemand_pres              =      3055483   # Number of ondemend PRE commands
num_ref_cmds                   =        23087   # Number of REF commands
num_refb_cmds                  =            0   # Number of REFb commands
num_srefe_cmds                 =            0   # Number of SREFE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
all_bank_idle_cycles.0         =     25737775   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =     25653456   # Cyles of all bank idle in rank rank.1
rank_active_cycles.0           =     94295806   # Cyles of rank active rank.0
rank_active_cycles.1           =     94380125   # Cyles of rank active rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      4924967   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =      1192440   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =       430539   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =       232511   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        77883   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        15279   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         7448   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3672   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3439   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        12477   # Request interarrival latency (cycles)
interarrival_latency[100-]     =       354860   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =      2127462   # Read request latency (cycles)
read_latency[40-59]            =        20110   # Read request latency (cycles)
read_latency[60-79]            =        22101   # Read request latency (cycles)
read_latency[80-99]            =        46130   # Read request latency (cycles)
read_latency[100-119]          =       304093   # Read request latency (cycles)
read_latency[120-139]          =       599107   # Read request latency (cycles)
read_latency[140-159]          =       475489   # Read request latency (cycles)
read_latency[160-179]          =        38915   # Read request latency (cycles)
read_latency[180-199]          =         7289   # Read request latency (cycles)
read_latency[200-]             =        54093   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =           77   # Write cmd latency (cycles)
write_latency[60-79]           =        75838   # Write cmd latency (cycles)
write_latency[80-99]           =       719423   # Write cmd latency (cycles)
write_latency[100-119]         =       139797   # Write cmd latency (cycles)
write_latency[120-139]         =       170774   # Write cmd latency (cycles)
write_latency[140-159]         =       880118   # Write cmd latency (cycles)
write_latency[160-179]         =       384500   # Write cmd latency (cycles)
write_latency[180-199]         =        48196   # Write cmd latency (cycles)
write_latency[200-]            =      1141992   # Write cmd latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
ref_energy                     =  4.32645e+10   # Refresh energy
write_energy                   =  1.94159e+10   # Write energy
act_energy                     =  2.53975e+10   # Activation energy
read_energy                    =  2.27008e+10   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
act_stb_energy.0               =  7.42297e+10   # Active standby energy rank.0
act_stb_energy.1               =   7.4296e+10   # Active standby energy rank.1
pre_stb_energy.0               =  1.72958e+10   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.72391e+10   # Precharge standby energy rank.1
average_interarrival           =      16.5438   # Average request interarrival latency (cycles)
average_read_latency           =      75.3863   # Average read request latency (cycles)
average_power                  =      2447.98   # Average power (mW)
average_bandwidth              =      5.15803   # Average bandwidth
total_energy                   =  2.93839e+11   # Total energy (pJ)
