Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o F:/Workspace/ASM/Hard/CPU/t_1_isim_beh.exe -prj F:/Workspace/ASM/Hard/CPU/t_1_beh.prj work.t_1 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/Workspace/ASM/Hard/CPU/Ctrl.v" into library work
Analyzing Verilog file "F:/Workspace/ASM/Hard/CPU/CPU.v" into library work
WARNING:HDLCompiler:751 - "F:/Workspace/ASM/Hard/CPU/CPU.v" Line 26: Redeclaration of ansi port stage is not allowed
WARNING:HDLCompiler:751 - "F:/Workspace/ASM/Hard/CPU/CPU.v" Line 28: Redeclaration of ansi port signal is not allowed
WARNING:HDLCompiler:751 - "F:/Workspace/ASM/Hard/CPU/CPU.v" Line 33: Redeclaration of ansi port PC is not allowed
WARNING:HDLCompiler:751 - "F:/Workspace/ASM/Hard/CPU/CPU.v" Line 54: Redeclaration of ansi port MDR is not allowed
Analyzing Verilog file "F:/Workspace/ASM/Hard/CPU/t_1.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Ctrl
Compiling module CPU
Compiling module t_1
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable F:/Workspace/ASM/Hard/CPU/t_1_isim_beh.exe
Fuse Memory Usage: 30188 KB
Fuse CPU Usage: 374 ms
