

================================================================
== Vitis HLS Report for 'DW_conv_3'
================================================================
* Date:           Fri Nov 10 02:18:29 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_EMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min |   max   |   Type  |
    +---------+---------+----------+-----------+------+---------+---------+
    |     9801|  1269101|  0.490 ms|  63.455 ms|  9801|  1269101|       no|
    +---------+---------+----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                              |                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_DW_conv_3_Pipeline_Output_Channel_fu_150  |DW_conv_3_Pipeline_Output_Channel  |      257|      257|  12.850 us|  12.850 us|  257|  257|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Batch_Out_Column_Kernel_Row_Kernel_Col  |     9800|  1269100|   2 ~ 259|          -|          -|  4900|        no|
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      506|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      5|      505|      858|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      155|     -|
|Register             |        -|      -|      103|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      5|      608|     1519|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |grp_DW_conv_3_Pipeline_Output_Channel_fu_150  |DW_conv_3_Pipeline_Output_Channel  |        0|   5|  505|  858|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |Total                                         |                                   |        0|   5|  505|  858|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln34_fu_284_p2               |         +|   0|  0|  20|          13|           1|
    |add_ln38_4_fu_783_p2             |         +|   0|  0|  20|          13|           1|
    |add_ln38_fu_374_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln42_4_fu_770_p2             |         +|   0|  0|  16|           9|           1|
    |add_ln42_fu_489_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln47_2_fu_757_p2             |         +|   0|  0|  13|           6|           1|
    |add_ln47_fu_594_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln51_fu_752_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln56_2_fu_703_p2             |         +|   0|  0|  10|           3|           3|
    |add_ln56_fu_713_p2               |         +|   0|  0|  12|           5|           5|
    |empty_fu_240_p2                  |         +|   0|  0|  12|           5|           5|
    |p_mid122_fu_528_p2               |         +|   0|  0|  12|           5|           3|
    |p_mid174_fu_411_p2               |         +|   0|  0|  12|           5|           3|
    |p_mid1_fu_640_p2                 |         +|   0|  0|  12|           5|           5|
    |tmp_fu_230_p2                    |         +|   0|  0|  10|           3|           3|
    |tmp_mid1_fu_630_p2               |         +|   0|  0|  10|           3|           2|
    |empty_826_fu_272_p2              |         -|   0|  0|  16|           9|           9|
    |p_mid142_fu_574_p2               |         -|   0|  0|  16|           9|           9|
    |p_mid17_fu_688_p2                |         -|   0|  0|  16|           9|           9|
    |p_mid194_fu_463_p2               |         -|   0|  0|  16|           9|           9|
    |and_ln34_4_fu_344_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln34_5_fu_356_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln34_6_fu_368_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln34_fu_324_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln38_5_fu_477_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln38_6_fu_483_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln38_fu_437_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln42_7_fu_588_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln42_fu_548_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |cmp34_fu_246_p2                  |      icmp|   0|  0|   9|           5|           4|
    |cmp34_mid1_fu_654_p2             |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln34_fu_278_p2              |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln38_fu_296_p2              |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln42_fu_362_p2              |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln47_fu_350_p2              |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln51_fu_338_p2              |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln57_1_fu_734_p2            |      icmp|   0|  0|   9|           5|           4|
    |or_ln38_5_fu_431_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln38_fu_380_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln42_11_fu_501_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln42_fu_495_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln47_2_fu_606_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln47_fu_600_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln57_2_fu_746_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln57_3_fu_740_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln57_fu_720_p2                |        or|   0|  0|   5|           5|           5|
    |select_ln34_4_fu_310_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln34_5_fu_330_p3          |    select|   0|  0|   9|           1|           6|
    |select_ln34_fu_302_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln38_14_fu_394_p3         |    select|   0|  0|   4|           1|           4|
    |select_ln38_15_fu_417_p3         |    select|   0|  0|   5|           1|           5|
    |select_ln38_16_fu_469_p3         |    select|   0|  0|   9|           1|           9|
    |select_ln38_17_fu_789_p3         |    select|   0|  0|  13|           1|           1|
    |select_ln38_fu_386_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln42_16_fu_515_p3         |    select|   0|  0|   4|           1|           4|
    |select_ln42_17_fu_534_p3         |    select|   0|  0|   5|           1|           5|
    |select_ln42_18_fu_580_p3         |    select|   0|  0|   9|           1|           9|
    |select_ln42_19_fu_776_p3         |    select|   0|  0|   9|           1|           1|
    |select_ln42_fu_507_p3            |    select|   0|  0|   3|           1|           1|
    |select_ln47_10_fu_763_p3         |    select|   0|  0|   6|           1|           1|
    |select_ln47_6_fu_621_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln47_7_fu_646_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln47_8_fu_660_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln47_9_fu_694_p3          |    select|   0|  0|   9|           1|           9|
    |select_ln47_fu_612_p3            |    select|   0|  0|   3|           1|           1|
    |xor_ln34_fu_318_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln38_fu_425_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln42_fu_542_p2               |       xor|   0|  0|   2|           2|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 506|         230|         229|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  20|          4|    1|          4|
    |col_fu_118                |   9|          2|    4|          8|
    |indvar_flatten104_fu_130  |   9|          2|   13|         26|
    |indvar_flatten174_fu_134  |   9|          2|   13|         26|
    |indvar_flatten48_fu_122   |   9|          2|    9|         18|
    |indvar_flatten_fu_114     |   9|          2|    6|         12|
    |kernel_col_fu_106         |   9|          2|    3|          6|
    |kernel_row_fu_110         |   9|          2|    3|          6|
    |m_axi_gmem0_ARVALID       |   9|          2|    1|          2|
    |m_axi_gmem0_RREADY        |   9|          2|    1|          2|
    |m_axi_gmem3_ARVALID       |   9|          2|    1|          2|
    |m_axi_gmem3_AWVALID       |   9|          2|    1|          2|
    |m_axi_gmem3_BREADY        |   9|          2|    1|          2|
    |m_axi_gmem3_RREADY        |   9|          2|    1|          2|
    |m_axi_gmem3_WVALID        |   9|          2|    1|          2|
    |row_fu_126                |   9|          2|    4|          8|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 155|         34|   63|        128|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |add_ln34_reg_901                                           |  13|   0|   13|          0|
    |add_ln56_reg_950                                           |   5|   0|    5|          0|
    |ap_CS_fsm                                                  |   3|   0|    3|          0|
    |col_fu_118                                                 |   4|   0|    4|          0|
    |grp_DW_conv_3_Pipeline_Output_Channel_fu_150_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln38_reg_906                                          |   1|   0|    1|          0|
    |indvar_flatten104_fu_130                                   |  13|   0|   13|          0|
    |indvar_flatten174_fu_134                                   |  13|   0|   13|          0|
    |indvar_flatten48_fu_122                                    |   9|   0|    9|          0|
    |indvar_flatten_fu_114                                      |   6|   0|    6|          0|
    |kernel_col_fu_106                                          |   3|   0|    3|          0|
    |kernel_row_fu_110                                          |   3|   0|    3|          0|
    |or_ln38_reg_911                                            |   1|   0|    1|          0|
    |or_ln42_11_reg_922                                         |   1|   0|    1|          0|
    |or_ln57_2_reg_955                                          |   1|   0|    1|          0|
    |row_fu_126                                                 |   4|   0|    4|          0|
    |select_ln38_14_reg_916                                     |   4|   0|    4|          0|
    |select_ln42_16_reg_927                                     |   4|   0|    4|          0|
    |select_ln47_6_reg_939                                      |   3|   0|    3|          0|
    |select_ln47_9_reg_945                                      |   8|   0|    9|          1|
    |select_ln47_reg_933                                        |   3|   0|    3|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 103|   0|  104|          1|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|     DW_conv.3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|     DW_conv.3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|     DW_conv.3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|     DW_conv.3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|     DW_conv.3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|     DW_conv.3|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|         gmem0|       pointer|
|in_r                  |   in|   64|     ap_none|          in_r|        scalar|
|kernel_address0       |  out|   13|   ap_memory|        kernel|         array|
|kernel_ce0            |  out|    1|   ap_memory|        kernel|         array|
|kernel_q0             |   in|   32|   ap_memory|        kernel|         array|
|m_axi_gmem3_AWVALID   |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREADY   |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWADDR    |  out|   64|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWID      |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLEN     |  out|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWSIZE    |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWBURST   |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLOCK    |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWCACHE   |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWPROT    |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWQOS     |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREGION  |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWUSER    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WVALID    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WREADY    |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WDATA     |  out|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WSTRB     |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WLAST     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WID       |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WUSER     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARVALID   |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREADY   |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARADDR    |  out|   64|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARID      |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLEN     |  out|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARSIZE    |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARBURST   |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLOCK    |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARCACHE   |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARPROT    |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARQOS     |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREGION  |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARUSER    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RVALID    |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RREADY    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RDATA     |   in|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RLAST     |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RID       |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RFIFONUM  |   in|    9|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RUSER     |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RRESP     |   in|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BVALID    |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BREADY    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BRESP     |   in|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BID       |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BUSER     |   in|    1|       m_axi|         gmem3|       pointer|
|out_r                 |   in|   64|     ap_none|         out_r|        scalar|
+----------------------+-----+-----+------------+--------------+--------------+

