// Seed: 2672544816
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  assign module_1.id_14 = 0;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_0 (
    output tri1 module_1,
    output supply0 id_1,
    input uwire id_2,
    input supply0 id_3,
    output tri1 id_4,
    input wor id_5,
    output supply0 id_6,
    output tri id_7,
    output tri1 id_8,
    input tri id_9,
    output uwire id_10,
    input supply0 id_11,
    output supply0 id_12,
    input supply1 id_13,
    input supply1 id_14
);
  id_16 :
  assert property (@(posedge -1'b0) 1 - 1'b0)
  else $signed(86);
  ;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16
  );
endmodule
