# Restoring-Divider
Verilog design and implementation of a 12-bit by 6-bit binary restoring divider.

Contributor: [Parnian Fazel](https://github.com/parnianf/)
