/*
 Copyright (c) 2011 - 2016 The Regents of the University of
 California (Regents). All Rights Reserved.  Redistribution and use in
 source and binary forms, with or without modification, are permitted
 provided that the following conditions are met:

    * Redistributions of source code must retain the above
      copyright notice, this list of conditions and the following
      two paragraphs of disclaimer.
    * Redistributions in binary form must reproduce the above
      copyright notice, this list of conditions and the following
      two paragraphs of disclaimer in the documentation and/or other materials
      provided with the distribution.
    * Neither the name of the Regents nor the names of its contributors
      may be used to endorse or promote products derived from this
      software without specific prior written permission.

 IN NO EVENT SHALL REGENTS BE LIABLE TO ANY PARTY FOR DIRECT, INDIRECT,
 SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING LOST PROFITS,
 ARISING OUT OF THE USE OF THIS SOFTWARE AND ITS DOCUMENTATION, EVEN IF
 REGENTS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 REGENTS SPECIFICALLY DISCLAIMS ANY WARRANTIES, INCLUDING, BUT NOT
 LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 A PARTICULAR PURPOSE. THE SOFTWARE AND ACCOMPANYING DOCUMENTATION, IF
 ANY, PROVIDED HEREUNDER IS PROVIDED "AS IS". REGENTS HAS NO OBLIGATION
 TO PROVIDE MAINTENANCE, SUPPORT, UPDATES, ENHANCEMENTS, OR
 MODIFICATIONS.
*/

package Chisel

class DotBackend extends Backend {
  import PartitionIslands._
  var islands = Array[Island]()
  val allDottable = false
  val useComponentNames = false

  override def emitRef(node: Node): String = {
    node match {
      // If we're explicitly outputting literal nodes, make sure they have a legitimate name and not just a number.
      case l: Literal if (allDottable) => "L" + l.toString
      case r: Reg =>
        if (r.name == "") r.name = "R" + r.emitIndex
        fullyQualifiedName(node)
      case _ =>
        if(node.name == "") node.name = "T" + node.emitIndex
        fullyQualifiedName(node)
    }
  }

  private def isDottable (m: Node): Boolean = {
    if (allDottable) {
      true
    } else
    if (m.component.resetPin != None && m == m.component.resetPin.get) {
      false
    } else {
      m match {
        case x: Literal  => false;
        case _           => true;
      }
    }
  }


  private def asValidLabel( node: Node ): String = {
    val res =
    node match {
      case operator: Op => if (operator.op == "") "?" else operator.op;
      case _             => {
        val typeName = node.getClass.getName.substring(7)
        node.name + ":" + typeName
      }
    }
    if (useComponentNames) {
      node.component.name + "/" + res
    } else {
      res
    }
  }

  private def isNodeInIsland(node: Node, island: Island): Boolean = {
    return island == null || island.nodes.contains(node)
  }

  private def emitModuleText(top: Module, depth: Int ): (String, String) = {
    val res = new StringBuilder()
    val crossings = new StringBuilder()
    val indent = "  " * (depth + 1)
    for (child <- top.children) {
      if (! Driver.partitionIslands) {
        /* Prefix by "cluster" for graphviz to draw a bounding box. */
        res.append(indent)
        res.append("subgraph cluster" + emitRef(child) + "{\n")
        res.append("  " + indent)
        res.append("label = \"" + child.name + "\"\n")
      }
      val (innertext, innercrossings) = emitModuleText(child, depth + 1)
      res.append(innertext)
      if (! Driver.partitionIslands) {
        res.append(indent)
//        res.append("// end " + child.name + "\n")
        res.append("}\n")
        res.append(indent)
      }
      res.append(innercrossings)
    }

    var EOL = "\n"
    def outputAnIsland(island: Island) {
      val island_res = new StringBuilder()
      val islandId = if (island == null) 0 else island.islandId
      // Should we identify ports? Currently, only for Mux nodes.
      def usePort(n: Node) = n match {
        case mux: Mux => true
        case _ => false
      }

      for (m <- top.nodes) {
        if (isDottable(m)) {
          if( m.component == top ) {
            /* We have to check the node's component agrees because output
             nodes are part of a component *mods* as well as its parent *mods*! */
            if (isNodeInIsland(m, island)) {
              island_res.append(indent)
              island_res.append(emitRef(m));
            }
            var label  = "label=\"" + asValidLabel(m)
            val anyLit = m.inputs.find(x => !isDottable(x));
            if (!anyLit.isEmpty) {
              var i = 0;
              label += "(";
              for (in <- m.inputs) {
                if (i != 0) label += ", ";
                label += (if (in.isLit) emitRef(in) else "_");
                i += 1;
              }
              label += ")";
            }
            label += "\""
            if (isNodeInIsland(m, island)) {
              m match {
                case reg: Delay => island_res.append("[shape=square," + label + "];" + EOL)
                case mux: Mux => island_res.append("[shape=Mdiamond," + label + "];" + EOL)
                case _ => island_res.append("[" + label + "];" + EOL)
              }
            }
          }
        }
      }
      for (m <- top.nodes) {
        if( m.component == top && isDottable(m)) {
          /* We have to check the node's component agrees because output
           nodes are part of a component *mods* as well as its parent *mods*! */
          val muxPort = usePort(m)
          for ((in, index) <- m.inputs.zip(List("n", "w", "e"))) {
            if (isDottable(in)) {
              if (isNodeInIsland(in, island)) {
                val srcPort = if (usePort(in)) {
                  ":s"
                } else {
                  ""
                }
                val dstPort = if (muxPort) {
                  ":" + index
                } else {
                  ""
                }
                val edge = (emitRef(in) + srcPort  + " -> " + emitRef(m) + dstPort
                  + "[label=\"" + in.needWidth() + "\"];" + EOL)
                if (islandId != 0) {
                  // If we're drawing partitioned islands, duplicate the logic
                  // for boundary crossings below.
                  if (! (isNodeInIsland(in, island) && (isNodeInIsland(m, island)))) {
                    crossings.append(edge)
                  } else {
                    island_res.append(indent)
                    island_res.append(edge);
                  }
                } else
                /* If the both ends of an edge are on either side of a component
                 boundary, we must add it at the upper level otherwise graphviz
                 will incorrectly draw the input node into the cluster. */
                if( in.component != top && !top.children.contains(in.component) ) {
                  crossings.append(edge)
                } else {
                  island_res.append(indent)
                  island_res.append(edge);
                }
              }
            }
          }
        }
      }

      if (island_res.length > 0) {
        if (islandId != 0) {
          res.append("subgraph clusterIsland_" + islandId + " {\n")
        }

        res.append(island_res)

        if (islandId != 0) {
          res.append("label = \"Island_" + islandId + "\";\n")
          res.append("}\n")
        }
      }
    }

    if (islands.isEmpty) {
        outputAnIsland(null)
    } else {
      for (island <- islands) {
        outputAnIsland(island)
      }
    }
    (res.toString, crossings.toString)
  }



  override def elaborate(c: Module): Unit = {
    super.elaborate(c)

    /* From Cpp.scala:
     * We flatten all signals in the toplevel component after we had
     a change to associate node and components correctly first
     otherwise we are bound for assertions popping up left and right
     in the Backend.elaborate method. */
    flattenAll // created Driver.orderedNodes

    if (Driver.partitionIslands) {
      islands = createIslands()
    }
    var gn = -1;
    val out_cd = createOutputFile(c.name + "_c.dot")
    out_cd.write("digraph TopTop {\n")
    out_cd.write("rankdir = LR;\n")
    def genNum: Int = { gn += 1; gn }
    def dumpComponent (c: Module): Unit = {
      out_cd.write("subgraph cluster" + c.name + "{\n")
      out_cd.write("label = \"" + c.name + "\";\n")
      def dumpIo (n: String, d: Data): Unit = d match {
        case b: Bundle =>
          out_cd.write("subgraph cluster" + n + "__" + genNum + "{\n")
          out_cd.write("node [shape=box];\n")
          out_cd.write("label = \"" + n + "\";\n")
          b.elements foreach { case (cn, cd) => dumpIo(cn, cd) }
          out_cd.write("}\n")
        case o =>
          out_cd.write(emitRef(d) + "[label=\"" + n + "\"];\n")
          for (in <- d.inputs if isDottable(in)) {
            out_cd.write(emitRef(in) + " -> " + emitRef(d) + "[label=\"" + in.needWidth() + "\"];\n")
          }
      }
      dumpIo("io", c.io)
      c.children foreach (dumpComponent(_))
      out_cd.write("}\n");
    }
    dumpComponent(c)
    out_cd.write("}")
    out_cd.close()

    val out_d = createOutputFile(c.name + ".dot")
    out_d.write("digraph " + c.name + "{\n")
    out_d.write("rankdir = LR;\n")
    val (innertext, innercrossings) = emitModuleText(c, 0)
    out_d.write(innertext)
    if (Driver.partitionIslands && innercrossings.length > 0) {
      out_d.write(innercrossings)
    } else {
      Predef.assert(innercrossings.length == 0,
        ChiselError.error("Internal Error: length:" + innercrossings.length + ", " + innercrossings))
    }
    out_d.write("}")
    out_d.close()
  }
}
