<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NANO100_BSP: NuEdu/src/NuEdu-Basic01_SPI_Flash_w_PDMA.c Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../M0Banner_v2.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">NANO100_BSP<span id="projectnumber">&#160;V3.04.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for Nano100BN Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_d97ee74d6ad026d05874a1913c40cd55.html">NuEdu</a></li><li class="navelem"><a class="el" href="../../dir_802c0facefa083a0111e8449932024a7.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">NuEdu-Basic01_SPI_Flash_w_PDMA.c</div></div>
</div><!--header-->
<div class="contents">
<a href="../../db/d2c/_nu_edu-_basic01___s_p_i___flash__w___p_d_m_a_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/**************************************************************************/</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">#include &lt;stdio.h&gt;</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#include &quot;<a class="code" href="../../d5/da0/_nano100_series_8h.html">Nano100Series.h</a>&quot;</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &quot;<a class="code" href="../../d1/d89/_nu_edu-_basic01___s_p_i___flash__w___p_d_m_a_8h.html">NuEdu-Basic01_SPI_Flash_w_PDMA.h</a>&quot;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">/*  Definitons                                                                                             */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#define SPI_FLASH_PORT  SPI0</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#define TEST_NUMBER         1   </span><span class="comment">/* page numbers */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#define TEST_LENGTH         256 </span><span class="comment">/* length */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#define CH1                     1</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#define CH2                     2</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#define MODE_PER2MEM        1</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#define MODE_MEM2PER        2</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">/* Global variables                                                                                        */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="keyword">volatile</span>    uint32_t    PDMA_CH1_INT_Flag;</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="keyword">volatile</span>    uint32_t    PDMA_CH2_INT_Flag;</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga44bf1dff57326410f6074df47ef8423f">   55</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga44bf1dff57326410f6074df47ef8423f">PDMA_IRQHandler</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>{</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    uint32_t status = <a class="code hl_define" href="../../d4/d3b/group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae4c57f065fae4522432c2e137c947436">PDMAGCR</a>-&gt;GCRISR;</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>    <span class="comment">/* CH1 */</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    <span class="keywordflow">if</span>(status &amp; 0x2)</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    {</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>        <span class="keywordflow">if</span>(<a class="code hl_define" href="../../d7/d71/group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1d656af0e09923d7823cca53c95ba4c5">PDMA_GET_CH_INT_STS</a>(1) &amp; 0x2)</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>        {</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>            PDMA_CH1_INT_Flag = 1;</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>            <a class="code hl_define" href="../../d7/d71/group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga711c94f0845b8b8abe342bbe89854ca0">PDMA_CLR_CH_INT_FLAG</a>(1, <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#ab3d99d5b7087199fb384509a8df5bb32">PDMA_ISR_TD_IS_Msk</a>);</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>        }</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>        <span class="comment">/* CH2 */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    }</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(status &amp; 0x4)</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    {</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>        <span class="keywordflow">if</span>(<a class="code hl_define" href="../../d7/d71/group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1d656af0e09923d7823cca53c95ba4c5">PDMA_GET_CH_INT_STS</a>(2) &amp; 0x2)</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>        {</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>            PDMA_CH2_INT_Flag = 1;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>            <a class="code hl_define" href="../../d7/d71/group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga711c94f0845b8b8abe342bbe89854ca0">PDMA_CLR_CH_INT_FLAG</a>(2, <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#ab3d99d5b7087199fb384509a8df5bb32">PDMA_ISR_TD_IS_Msk</a>);</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>        }</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    }</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>}</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="keywordtype">void</span> <a class="code hl_function" href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga65df4305e9186c8aeb7a6f8a574d66e2">Open_SPI_Flash</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>{</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>    <span class="comment">/* Init GPIO for SPI Flash Port, set PE1, PE2, PE3 and PE4 for SPI0 */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    <a class="code hl_define" href="../../d4/d3b/group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a>-&gt;PE_L_MFP |= (<a class="code hl_define" href="../../d4/db4/group___n_a_n_o100___s_y_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga28798f1f06b08b38cf29e6f3691259e1">SYS_PE_L_MFP_PE1_MFP_SPI0_SS0</a> | <a class="code hl_define" href="../../d4/db4/group___n_a_n_o100___s_y_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga894dd18e28b5c0dd53965140c0f73bd2">SYS_PE_L_MFP_PE2_MFP_SPI0_SCLK</a> |</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>                      <a class="code hl_define" href="../../d4/db4/group___n_a_n_o100___s_y_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga33cf9553404093d589f3841dd4a1dc65">SYS_PE_L_MFP_PE3_MFP_SPI0_MISO0</a> | <a class="code hl_define" href="../../d4/db4/group___n_a_n_o100___s_y_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4b1f7fb2f1710a0bd5c8ed0133ecf6e5">SYS_PE_L_MFP_PE4_MFP_SPI0_MOSI0</a>);</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    <span class="comment">/* Enable SPI0 IP clock */</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>    <a class="code hl_define" href="../../d4/d3b/group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;APBCLK |= <a class="code hl_define" href="../../de/d67/group___n_a_n_o100___c_m_s_i_s.html#ga3d43c7d63f87dc9026b7939b569e2dc6">CLK_APBCLK_SPI0_EN_Msk</a>;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>    <span class="comment">/* Configure SPI_FLASH_PORT as a master, MSB first, clock idle low, TX at falling-edge, RX at rising-edge and 32-bit transaction */</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    SPI_FLASH_PORT-&gt;CTL = (SPI_FLASH_PORT-&gt;CTL &amp; ~(<a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a84244b4b7a7afff6ceba71288bd07cfb">SPI_CTL_SLAVE_Msk</a> | <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a0ba81df5c15078aded346a4a64f38084">SPI_CTL_LSB_Msk</a> | <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a438eca1afb664041636a9f1e5db4c2f7">SPI_CTL_CLKP_Msk</a> | <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a576b615b9b9a0ff84842efdca64e0ef9">SPI_CTL_TX_BIT_LEN_Msk</a> | <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a7a58420fdd4b0cd8f9171794577f094c">SPI_CTL_TX_NEG_Msk</a> | <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a162d3d7d269bbd9e80b9fdb8a6786769">SPI_CTL_RX_NEG_Msk</a>)) | <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a7a58420fdd4b0cd8f9171794577f094c">SPI_CTL_TX_NEG_Msk</a>;</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>    <span class="comment">/* Disable the automatic hardware slave select function. Select the SS pin and configure as low-active. */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~SPI_SSR_SSR_Msk);</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>    <span class="comment">/* Set SPI clock rate = HCLK / (20+1) = 42MHz / 21 = 2MHz */</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>    SPI_FLASH_PORT-&gt;CLKDIV = (SPI_FLASH_PORT-&gt;CLKDIV &amp; ~SPI_CLKDIV_DIVIDER1_Msk) | (0x14 &lt;&lt; <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#ab9e96127abd499becbcb74cdcd981bf0">SPI_CLKDIV_DIVIDER1_Pos</a>);</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>}</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga87bc7514ba6548e93902189537b49ae0">  117</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga87bc7514ba6548e93902189537b49ae0">Init_PDMA_CH1_for_SPI0_TX</a>(uint32_t u32SrcAddr)</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>{</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>    uint32_t SPI0_TX;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>    <a class="code hl_struct" href="../../d1/d00/struct_p_d_m_a___t.html">PDMA_T</a> *PDMA_CH1;</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>    <span class="comment">// PDMA Channel 1 control registers</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>    PDMA_CH1 = (<a class="code hl_struct" href="../../d1/d00/struct_p_d_m_a___t.html">PDMA_T</a> *)((uint32_t) <a class="code hl_define" href="../../de/d17/group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gabc9fa08be52865061ba5e57b21d4e745">PDMA1_BASE</a> + (0x100 * (CH1-1)));</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>    <span class="comment">// SPI0 TX0 register</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    SPI0_TX = <a class="code hl_define" href="../../de/d17/group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a> + 0x20;</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>    <span class="comment">// Enable DMA IP clock</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>    <a class="code hl_define" href="../../d4/d3b/group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;AHBCLK |= <a class="code hl_define" href="../../de/d67/group___n_a_n_o100___c_m_s_i_s.html#gadd8f6c42ed0084b7404afee989ca76f6">CLK_AHBCLK_DMA_EN_Msk</a>;</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>    <span class="comment">// Enable Channel 1 clock</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>    <a class="code hl_define" href="../../d4/d3b/group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae4c57f065fae4522432c2e137c947436">PDMAGCR</a>-&gt;GCRCSR |= (CH1 &lt;&lt; 9);</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>    <span class="comment">// Set Channel 1 for SPI0_TX</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    <a class="code hl_define" href="../../d4/d3b/group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae4c57f065fae4522432c2e137c947436">PDMAGCR</a>-&gt;DSSR0 = (<a class="code hl_define" href="../../d4/d3b/group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae4c57f065fae4522432c2e137c947436">PDMAGCR</a>-&gt;DSSR0 &amp; ~DMA_GCR_DSSR0_CH1_SEL_Msk) | (<a class="code hl_define" href="../../d0/d92/group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9ff6104fb9271fb8fae39867535244ea">PDMA_SPI0_TX</a> &lt;&lt; <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a00c8d928b57d9ace608f7d8a97c7077c">DMA_GCR_DSSR0_CH1_SEL_Pos</a>);</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>    <span class="comment">// Set Transfer Byte Count</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>    PDMA_CH1-&gt;<a class="code hl_variable" href="../../d2/d62/group___n_a_n_o100__legacy___constants.html#gafb440a7a3753ec21c130497aef7de4b8">BCR</a> = TEST_LENGTH;</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>    <span class="comment">// Set Source Address</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>    PDMA_CH1-&gt;<a class="code hl_variable" href="../../d2/d62/group___n_a_n_o100__legacy___constants.html#gac03cbcb60bd8f61f401bc492a5082aa5">SAR</a> = u32SrcAddr;</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>    <span class="comment">// Set Destination Address</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>    PDMA_CH1-&gt;<a class="code hl_variable" href="../../d2/d62/group___n_a_n_o100__legacy___constants.html#gae9328015fb4cd6a934f99b2463a7149f">DAR</a> = SPI0_TX;</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>    <span class="comment">// Set Transfer Width = 8 bits, Source Direction = INC, Destination Direction = FIX and Mode = Memory to Peripheral</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>    PDMA_CH1-&gt;<a class="code hl_variable" href="../../d2/d62/group___n_a_n_o100__legacy___constants.html#ga9d21db3829051558647d9e50ec276543">CSR</a> = (PDMA_CH1-&gt;<a class="code hl_variable" href="../../d2/d62/group___n_a_n_o100__legacy___constants.html#ga9d21db3829051558647d9e50ec276543">CSR</a> &amp; ~(<a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a46e105c94d721ebeac9ef27cc7c9f7da">PDMA_CSR_APB_TWS_Msk</a> | <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a86dfdafb251655f38489107b37156078">PDMA_CSR_SAD_SEL_Msk</a> | <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a8bcadade9001e14dafc83f7abba196c2">PDMA_CSR_DAD_SEL_Msk</a> | <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a0045922432b24bf24810d2a35701b598">PDMA_CSR_MODE_SEL_Msk</a>)) |</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>                    (<a class="code hl_define" href="../../d0/d92/group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac2d69c77ef2c12860be0c946ab509c52">PDMA_WIDTH_8</a> | <a class="code hl_define" href="../../d0/d92/group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1d0ab72a1e9a8daaeef08cb6965bc7d5">PDMA_SAR_INC</a> | <a class="code hl_define" href="../../d0/d92/group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga22d43fb8061d03b776184d56f5d617f4">PDMA_DAR_FIX</a> | (MODE_MEM2PER &lt;&lt; <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a4c8197fcf60e9817f4f13d1f3001bb27">PDMA_CSR_MODE_SEL_Pos</a>));</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>    <span class="comment">// Enable Transfer Block Done Interrupt</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>    PDMA_CH1-&gt;<a class="code hl_variable" href="../../d2/d62/group___n_a_n_o100__legacy___constants.html#ga5c28784c32bb49716e0486c490be2e7e">IER</a> = (PDMA_CH1-&gt;<a class="code hl_variable" href="../../d2/d62/group___n_a_n_o100__legacy___constants.html#ga5c28784c32bb49716e0486c490be2e7e">IER</a> &amp; ~(<a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#af704a61c0bea1cb89efa0be371e21981">PDMA_IER_TABORT_IE_Msk</a> | <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a65bf0fc4fde1d2dd5b93cab1c0d0fb68">PDMA_IER_TD_IE_Msk</a>)) | <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a65bf0fc4fde1d2dd5b93cab1c0d0fb68">PDMA_IER_TD_IE_Msk</a>;</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>}</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#gae3a76bb56c6126a0265d2c06fa14f143">  163</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#gae3a76bb56c6126a0265d2c06fa14f143">Init_PDMA_CH2_for_SPI0_RX</a>(uint32_t u32DstAddr)</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>{</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>    uint32_t SPI0_RX;</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>    <a class="code hl_struct" href="../../d1/d00/struct_p_d_m_a___t.html">PDMA_T</a> *PDMA_CH2;</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span> </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>    <span class="comment">// PDMA Channel 1 control registers</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>    PDMA_CH2 = (<a class="code hl_struct" href="../../d1/d00/struct_p_d_m_a___t.html">PDMA_T</a> *)((uint32_t) <a class="code hl_define" href="../../de/d17/group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gabc9fa08be52865061ba5e57b21d4e745">PDMA1_BASE</a> + (0x100 * (CH2-1)));</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span> </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>    <span class="comment">// SPI0 TX0 register</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>    SPI0_RX = <a class="code hl_define" href="../../de/d17/group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a> + 0x10;</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>    <span class="comment">// Enable DMA IP clock</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>    <a class="code hl_define" href="../../d4/d3b/group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;AHBCLK |= <a class="code hl_define" href="../../de/d67/group___n_a_n_o100___c_m_s_i_s.html#gadd8f6c42ed0084b7404afee989ca76f6">CLK_AHBCLK_DMA_EN_Msk</a>;</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>    <span class="comment">// Enable Channel 2 clock</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>    <a class="code hl_define" href="../../d4/d3b/group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae4c57f065fae4522432c2e137c947436">PDMAGCR</a>-&gt;GCRCSR |= (CH2 &lt;&lt; 9);</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>    <span class="comment">// Set Channel 2 for SPI0_RX</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>    <a class="code hl_define" href="../../d4/d3b/group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae4c57f065fae4522432c2e137c947436">PDMAGCR</a>-&gt;DSSR0 = (<a class="code hl_define" href="../../d4/d3b/group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae4c57f065fae4522432c2e137c947436">PDMAGCR</a>-&gt;DSSR0 &amp; ~DMA_GCR_DSSR0_CH2_SEL_Msk) | (<a class="code hl_define" href="../../d0/d92/group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa57b1014fe27240eb0568ee37441a3c3">PDMA_SPI0_RX</a> &lt;&lt; <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#aaad64c7dc8703272fff2689e4ee9dce1">DMA_GCR_DSSR0_CH2_SEL_Pos</a>);</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>    <span class="comment">// Set Transfer Byte Count</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>    PDMA_CH2-&gt;<a class="code hl_variable" href="../../d2/d62/group___n_a_n_o100__legacy___constants.html#gafb440a7a3753ec21c130497aef7de4b8">BCR</a> = TEST_LENGTH;</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span> </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>    <span class="comment">// Set Source Address</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>    PDMA_CH2-&gt;<a class="code hl_variable" href="../../d2/d62/group___n_a_n_o100__legacy___constants.html#gac03cbcb60bd8f61f401bc492a5082aa5">SAR</a> = SPI0_RX;</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>    <span class="comment">// Set Destination Address</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>    PDMA_CH2-&gt;<a class="code hl_variable" href="../../d2/d62/group___n_a_n_o100__legacy___constants.html#gae9328015fb4cd6a934f99b2463a7149f">DAR</a> = u32DstAddr;</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>    <span class="comment">// Set Transfer Width = 8 bits, Source Direction = FIX, Destination Direction = INC and Mode = Peripheral to Memory</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>    PDMA_CH2-&gt;<a class="code hl_variable" href="../../d2/d62/group___n_a_n_o100__legacy___constants.html#ga9d21db3829051558647d9e50ec276543">CSR</a> = (PDMA_CH2-&gt;<a class="code hl_variable" href="../../d2/d62/group___n_a_n_o100__legacy___constants.html#ga9d21db3829051558647d9e50ec276543">CSR</a> &amp; ~(<a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a46e105c94d721ebeac9ef27cc7c9f7da">PDMA_CSR_APB_TWS_Msk</a> | <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a86dfdafb251655f38489107b37156078">PDMA_CSR_SAD_SEL_Msk</a> | <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a8bcadade9001e14dafc83f7abba196c2">PDMA_CSR_DAD_SEL_Msk</a> | <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a0045922432b24bf24810d2a35701b598">PDMA_CSR_MODE_SEL_Msk</a>)) |</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>                    (<a class="code hl_define" href="../../d0/d92/group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac2d69c77ef2c12860be0c946ab509c52">PDMA_WIDTH_8</a> | <a class="code hl_define" href="../../d0/d92/group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8d3be22ba29f16cb303c5d3c5b7d7dca">PDMA_SAR_FIX</a> | <a class="code hl_define" href="../../d0/d92/group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf87d318bb050f2b2e28e5b75a633ab40">PDMA_DAR_INC</a> | (MODE_PER2MEM &lt;&lt; <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a4c8197fcf60e9817f4f13d1f3001bb27">PDMA_CSR_MODE_SEL_Pos</a>));</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>    <span class="comment">// Enable Transfer Block Done Interrupt</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>    PDMA_CH2-&gt;<a class="code hl_variable" href="../../d2/d62/group___n_a_n_o100__legacy___constants.html#ga5c28784c32bb49716e0486c490be2e7e">IER</a> = (PDMA_CH2-&gt;<a class="code hl_variable" href="../../d2/d62/group___n_a_n_o100__legacy___constants.html#ga5c28784c32bb49716e0486c490be2e7e">IER</a> &amp; ~(<a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#af704a61c0bea1cb89efa0be371e21981">PDMA_IER_TABORT_IE_Msk</a> | <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a65bf0fc4fde1d2dd5b93cab1c0d0fb68">PDMA_IER_TD_IE_Msk</a>)) | <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a65bf0fc4fde1d2dd5b93cab1c0d0fb68">PDMA_IER_TD_IE_Msk</a>;</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>}</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga3880760bc8de5e3b895cd9921eb50c17">  208</a></span><span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_function" href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga3880760bc8de5e3b895cd9921eb50c17">SpiFlash_w_PDMA_ReadMidDid</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>{</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> au32SourceData;</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> au32DestinationData;</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>    <span class="comment">// configure transaction length as 8 bits</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>    SPI_FLASH_PORT-&gt;CTL = (SPI_FLASH_PORT-&gt;CTL &amp; ~SPI_CTL_TX_BIT_LEN_Msk) | (0x08 &lt;&lt; <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a94dbdd0b36e57a878893c61b18fbfad6">SPI_CTL_TX_BIT_LEN_Pos</a>);</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>    <span class="comment">// /CS: active</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~SPI_SSR_SSR_Msk) | 0x1;</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>    <span class="comment">// send Command: 0x90, Read Manufacturer/Device ID</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>    au32SourceData = 0x90;</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>    SPI_FLASH_PORT-&gt;TX0 = au32SourceData;</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>    SPI_FLASH_PORT-&gt;CTL |= <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>;</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>    <span class="comment">// wait</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>    <span class="keywordflow">while</span> (SPI_FLASH_PORT-&gt;CTL &amp; <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>) {}</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>    <span class="comment">// configure transaction length as 24 bits</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>    SPI_FLASH_PORT-&gt;CTL = (SPI_FLASH_PORT-&gt;CTL &amp; ~SPI_CTL_TX_BIT_LEN_Msk) | (0x18 &lt;&lt; <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a94dbdd0b36e57a878893c61b18fbfad6">SPI_CTL_TX_BIT_LEN_Pos</a>);</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>    <span class="comment">// send 24-bit &#39;0&#39;, dummy</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>    au32SourceData = 0x0;</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>    SPI_FLASH_PORT-&gt;TX0 = au32SourceData;</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>    SPI_FLASH_PORT-&gt;CTL |= <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>;</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>    <span class="comment">// wait</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>    <span class="keywordflow">while</span> (SPI_FLASH_PORT-&gt;CTL &amp; <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>) {}</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>    <span class="comment">// configure transaction length as 16 bits</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>    SPI_FLASH_PORT-&gt;CTL = (SPI_FLASH_PORT-&gt;CTL &amp; ~SPI_CTL_TX_BIT_LEN_Msk) | (0x10 &lt;&lt; <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a94dbdd0b36e57a878893c61b18fbfad6">SPI_CTL_TX_BIT_LEN_Pos</a>);</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>    <span class="comment">// receive</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>    au32SourceData = 0x0;</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>    SPI_FLASH_PORT-&gt;TX0 = au32SourceData;</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>    SPI_FLASH_PORT-&gt;CTL |= <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>;</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span> </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>    <span class="comment">// wait</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>    <span class="keywordflow">while</span> (SPI_FLASH_PORT-&gt;CTL &amp; <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>) {}</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span> </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>    <span class="comment">// /CS: de-active</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~SPI_SSR_SSR_Msk);</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span> </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>    <span class="comment">// dump Rx register</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>    au32DestinationData = SPI_FLASH_PORT-&gt;RX0;</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>    <span class="keywordflow">return</span> (au32DestinationData &amp; 0xffff);</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>}</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga38ff7d91b3f23e73932de18ec7825f31">  264</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga38ff7d91b3f23e73932de18ec7825f31">SpiFlash_w_PDMA_ChipErase</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>{</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> au32SourceData;</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span> </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>    <span class="comment">// configure transaction length as 8 bits</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>    SPI_FLASH_PORT-&gt;CTL = (SPI_FLASH_PORT-&gt;CTL &amp; ~SPI_CTL_TX_BIT_LEN_Msk) | (0x08 &lt;&lt; <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a94dbdd0b36e57a878893c61b18fbfad6">SPI_CTL_TX_BIT_LEN_Pos</a>);</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span> </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>    <span class="comment">// /CS: active</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~SPI_SSR_SSR_Msk) | 0x1;</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span> </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>    <span class="comment">// send Command: 0x06, Write enable</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>    au32SourceData = 0x06;</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>    SPI_FLASH_PORT-&gt;TX0 = au32SourceData;</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>    SPI_FLASH_PORT-&gt;CTL |= <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>;</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span> </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>    <span class="comment">// wait</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>    <span class="keywordflow">while</span> (SPI_FLASH_PORT-&gt;CTL &amp; <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>) {}</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span> </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>    <span class="comment">// /CS: de-active</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~SPI_SSR_SSR_Msk);</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span> </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>    <span class="comment">// /CS: active</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~SPI_SSR_SSR_Msk) | 0x1;</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span> </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>    <span class="comment">// send Command: 0xC7, Chip Erase</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>    au32SourceData = 0xc7;</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>    SPI_FLASH_PORT-&gt;TX0 = au32SourceData;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>    SPI_FLASH_PORT-&gt;CTL |= <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>;</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span> </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>    <span class="comment">// wait</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>    <span class="keywordflow">while</span> (SPI_FLASH_PORT-&gt;CTL &amp; <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>) {}</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>    <span class="comment">// /CS: de-active</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~SPI_SSR_SSR_Msk);</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span> </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>}</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span> </div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#gac0f93e34accb32a87396f2e2725c9ada">  306</a></span><span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_function" href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#gac0f93e34accb32a87396f2e2725c9ada">SpiFlash_w_PDMA_ReadStatusReg1</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>{</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> au32SourceData;</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> au32DestinationData;</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span> </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>    <span class="comment">// configure transaction length as 16 bits</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>    SPI_FLASH_PORT-&gt;CTL = (SPI_FLASH_PORT-&gt;CTL &amp; ~SPI_CTL_TX_BIT_LEN_Msk) | (0x10 &lt;&lt; <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a94dbdd0b36e57a878893c61b18fbfad6">SPI_CTL_TX_BIT_LEN_Pos</a>);</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>    <span class="comment">// /CS: active</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~SPI_SSR_SSR_Msk) | 0x1;</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span> </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>    <span class="comment">// send Command: 0x05, Read status register 1</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>    au32SourceData = 0x0500;</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>    SPI_FLASH_PORT-&gt;TX0 = au32SourceData;</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>    SPI_FLASH_PORT-&gt;CTL |= <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>;</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>    <span class="comment">// wait</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>    <span class="keywordflow">while</span> (SPI_FLASH_PORT-&gt;CTL &amp; <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>) {}</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span> </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>    <span class="comment">// /CS: de-active</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~SPI_SSR_SSR_Msk);</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span> </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>    <span class="comment">// dump Rx register</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>    au32DestinationData = SPI_FLASH_PORT-&gt;RX0;</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span> </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>    <span class="keywordflow">return</span> (au32DestinationData &amp; 0xFF);</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span> </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>}</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span> </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga08617623c6430937d9e143e39c6f1ad4">  340</a></span><span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_function" href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga08617623c6430937d9e143e39c6f1ad4">SpiFlash_w_PDMA_ReadStatusReg2</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>{</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> au32SourceData;</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> au32DestinationData;</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>    <span class="comment">// configure transaction length as 16 bits</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>    SPI_FLASH_PORT-&gt;CTL = (SPI_FLASH_PORT-&gt;CTL &amp; ~SPI_CTL_TX_BIT_LEN_Msk) | (0x10 &lt;&lt; <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a94dbdd0b36e57a878893c61b18fbfad6">SPI_CTL_TX_BIT_LEN_Pos</a>);</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span> </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>    <span class="comment">// /CS: active</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~SPI_SSR_SSR_Msk) | 0x1;</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span> </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>    <span class="comment">// send Command: 0x35, Read status register 2</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>    au32SourceData = 0x3500;</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>    SPI_FLASH_PORT-&gt;TX0 = au32SourceData;</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>    SPI_FLASH_PORT-&gt;CTL |= <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>;</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span> </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>    <span class="comment">// wait</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>    <span class="keywordflow">while</span> (SPI_FLASH_PORT-&gt;CTL &amp; <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>) {}</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>    <span class="comment">// /CS: de-active</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~SPI_SSR_SSR_Msk);</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span> </div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>    <span class="comment">// dump Rx register</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>    au32DestinationData = SPI_FLASH_PORT-&gt;RX0;</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span> </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>    <span class="keywordflow">return</span> (au32DestinationData &amp; 0xFF);</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span> </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>}</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga37f51e01e834b959fc45b9b0e43310a1">  374</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga37f51e01e834b959fc45b9b0e43310a1">SpiFlash_w_PDMA_WaitReady</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>{</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> ReturnValue;</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span> </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>    <span class="keywordflow">do</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>    {</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>        ReturnValue = <a class="code hl_function" href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#gac0f93e34accb32a87396f2e2725c9ada">SpiFlash_w_PDMA_ReadStatusReg1</a>();</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>        ReturnValue = ReturnValue &amp; 1;</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>    }</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>    <span class="keywordflow">while</span>(ReturnValue!=0);   <span class="comment">// check the BUSY bit</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span> </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>}</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga455a9a3f0d35d3f2b70ca51fce61e66a">  396</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga455a9a3f0d35d3f2b70ca51fce61e66a">SpiFlash_w_PDMA_PageProgram</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> StartAddress, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> ByteCount)</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>{</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> au32SourceData;</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span> </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>    <span class="comment">// configure transaction length as 8 bits</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>    SPI_FLASH_PORT-&gt;CTL = (SPI_FLASH_PORT-&gt;CTL &amp; ~SPI_CTL_TX_BIT_LEN_Msk) | (0x08 &lt;&lt; <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a94dbdd0b36e57a878893c61b18fbfad6">SPI_CTL_TX_BIT_LEN_Pos</a>);</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span> </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>    <span class="comment">// /CS: active</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~SPI_SSR_SSR_Msk) | 0x1;</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span> </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>    <span class="comment">// send Command: 0x06, Write enable</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>    au32SourceData = 0x06;</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>    SPI_FLASH_PORT-&gt;TX0 = au32SourceData;</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>    SPI_FLASH_PORT-&gt;CTL |= <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>;</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span> </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>    <span class="comment">// wait</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>    <span class="keywordflow">while</span> (SPI_FLASH_PORT-&gt;CTL &amp; <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>) {}</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span> </div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>    <span class="comment">// /CS: de-active</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~SPI_SSR_SSR_Msk);</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span> </div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>    <span class="comment">// /CS: active</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~SPI_SSR_SSR_Msk) | 0x1;</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span> </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>    <span class="comment">// send Command: 0x02, Page program</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>    au32SourceData = 0x02;</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>    SPI_FLASH_PORT-&gt;TX0 = au32SourceData;</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>    SPI_FLASH_PORT-&gt;CTL |= <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>;</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>    <span class="comment">// wait</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>    <span class="keywordflow">while</span> (SPI_FLASH_PORT-&gt;CTL &amp; <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>) {}</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span> </div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>    <span class="comment">// configure transaction length as 24 bits</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>    SPI_FLASH_PORT-&gt;CTL = (SPI_FLASH_PORT-&gt;CTL &amp; ~SPI_CTL_TX_BIT_LEN_Msk) | (0x18 &lt;&lt; <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a94dbdd0b36e57a878893c61b18fbfad6">SPI_CTL_TX_BIT_LEN_Pos</a>);</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span> </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>    <span class="comment">// send 24-bit start address</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>    au32SourceData = StartAddress;</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>    SPI_FLASH_PORT-&gt;TX0 = au32SourceData;</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>    SPI_FLASH_PORT-&gt;CTL |= <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>;</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span> </div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>    <span class="comment">// wait</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>    <span class="keywordflow">while</span> (SPI_FLASH_PORT-&gt;CTL &amp; <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>) {}</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span> </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>    <span class="comment">// configure transaction length as 8 bits</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>    SPI_FLASH_PORT-&gt;CTL = (SPI_FLASH_PORT-&gt;CTL &amp; ~SPI_CTL_TX_BIT_LEN_Msk) | (0x08 &lt;&lt; <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a94dbdd0b36e57a878893c61b18fbfad6">SPI_CTL_TX_BIT_LEN_Pos</a>);</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>    <span class="comment">// enable SPI PDMA</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>    SPI_FLASH_PORT-&gt;DMA = (SPI_FLASH_PORT-&gt;DMA &amp; ~(<a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#aa1867088fc5bcc70ed9369de726c35f4">SPI_DMA_RX_DMA_EN_Msk</a> | <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a1d2a8ea5da2c076451f56676349c0286">SPI_DMA_TX_DMA_EN_Msk</a>)) | <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a1d2a8ea5da2c076451f56676349c0286">SPI_DMA_TX_DMA_EN_Msk</a>;</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span> </div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>    <span class="comment">// SPI go</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>    PDMA_CH1_INT_Flag = 0;</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>    SPI_FLASH_PORT-&gt;CTL |= <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>;</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span> </div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>    <span class="comment">// wait PDMA done</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>    <span class="keywordflow">while</span> (1)</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>    {</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>        <span class="keywordflow">if</span> (PDMA_CH1_INT_Flag)</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>        {</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>            PDMA_CH1_INT_Flag = 0;</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>        }</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>    }</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span> </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>    <span class="comment">// /CS: de-active</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~SPI_SSR_SSR_Msk);</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span> </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>}</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span> </div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#gaf7b07359b29da6933bbc0917adf9d4e0">  473</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#gaf7b07359b29da6933bbc0917adf9d4e0">SpiFlash_w_PDMA_ReadData</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> StartAddress, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> ByteCount)</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>{</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> au32SourceData;</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span> </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>    <span class="comment">// configure transaction length as 8 bits</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>    SPI_FLASH_PORT-&gt;CTL = (SPI_FLASH_PORT-&gt;CTL &amp; ~SPI_CTL_TX_BIT_LEN_Msk) | (0x08 &lt;&lt; <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a94dbdd0b36e57a878893c61b18fbfad6">SPI_CTL_TX_BIT_LEN_Pos</a>);</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span> </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>    <span class="comment">// /CS: active</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~SPI_SSR_SSR_Msk) | 0x1;</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span> </div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>    <span class="comment">// send Command: 0x03, Read data</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>    au32SourceData = 0x03;</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>    SPI_FLASH_PORT-&gt;TX0 = au32SourceData;</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>    SPI_FLASH_PORT-&gt;CTL |= <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>;</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span> </div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>    <span class="comment">// wait</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>    <span class="keywordflow">while</span> (SPI_FLASH_PORT-&gt;CTL &amp; <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>) {}</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span> </div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>    <span class="comment">// configure transaction length as 24 bits</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>    SPI_FLASH_PORT-&gt;CTL = (SPI_FLASH_PORT-&gt;CTL &amp; ~SPI_CTL_TX_BIT_LEN_Msk) | (0x18 &lt;&lt; <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a94dbdd0b36e57a878893c61b18fbfad6">SPI_CTL_TX_BIT_LEN_Pos</a>);</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span> </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>    <span class="comment">// send 24-bit start address</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>    au32SourceData = StartAddress;</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>    SPI_FLASH_PORT-&gt;TX0 = au32SourceData;</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>    SPI_FLASH_PORT-&gt;CTL |= <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>;</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span> </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>    <span class="comment">// wait</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>    <span class="keywordflow">while</span> (SPI_FLASH_PORT-&gt;CTL &amp; <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>) {}</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span> </div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>    <span class="comment">// configure transaction length as 8 bits</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>    SPI_FLASH_PORT-&gt;CTL = (SPI_FLASH_PORT-&gt;CTL &amp; ~SPI_CTL_TX_BIT_LEN_Msk) | (0x08 &lt;&lt; <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a94dbdd0b36e57a878893c61b18fbfad6">SPI_CTL_TX_BIT_LEN_Pos</a>);</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span> </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>    <span class="comment">// enable SPI PDMA</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>    SPI_FLASH_PORT-&gt;DMA = (SPI_FLASH_PORT-&gt;DMA &amp; ~(<a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#aa1867088fc5bcc70ed9369de726c35f4">SPI_DMA_RX_DMA_EN_Msk</a> | <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a1d2a8ea5da2c076451f56676349c0286">SPI_DMA_TX_DMA_EN_Msk</a>)) | <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#aa1867088fc5bcc70ed9369de726c35f4">SPI_DMA_RX_DMA_EN_Msk</a>;</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span> </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>    <span class="comment">// SPI go</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>    PDMA_CH2_INT_Flag = 0;</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>    SPI_FLASH_PORT-&gt;CTL |= <a class="code hl_define" href="../../d5/da0/_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a>;</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span> </div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>    <span class="comment">// wait PDMA done</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>    <span class="keywordflow">while</span> (1)</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>    {</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>        <span class="keywordflow">if</span> (PDMA_CH2_INT_Flag)</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>        {</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>            PDMA_CH2_INT_Flag = 0;</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>        }</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>    }</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span> </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>    <span class="comment">// /CS: de-active</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>    SPI_FLASH_PORT-&gt;SSR = (SPI_FLASH_PORT-&gt;SSR &amp; ~SPI_SSR_SSR_Msk);</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span> </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>}</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span> </div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span> <span class="comment">/* end of group Nano130_Basic01_FUNCTIONS */</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span> <span class="comment">/* end of group NuEdu-SDK-Nano130_Basic01 */</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span> <span class="comment">/* end of group NANO100_Library */</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span> </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment">/*** (C) COPYRIGHT 2013 Nuvoton Technology Corp. ***/</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span> </div>
<div class="ttc" id="a_nano100_series_8h_html"><div class="ttname"><a href="../../d5/da0/_nano100_series_8h.html">Nano100Series.h</a></div><div class="ttdoc">Nano100 series peripheral access layer header file. This file contains all the peripheral register's ...</div></div>
<div class="ttc" id="a_nano100_series_8h_html_a0045922432b24bf24810d2a35701b598"><div class="ttname"><a href="../../d5/da0/_nano100_series_8h.html#a0045922432b24bf24810d2a35701b598">PDMA_CSR_MODE_SEL_Msk</a></div><div class="ttdeci">#define PDMA_CSR_MODE_SEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l06448">Nano100Series.h:6448</a></div></div>
<div class="ttc" id="a_nano100_series_8h_html_a00c8d928b57d9ace608f7d8a97c7077c"><div class="ttname"><a href="../../d5/da0/_nano100_series_8h.html#a00c8d928b57d9ace608f7d8a97c7077c">DMA_GCR_DSSR0_CH1_SEL_Pos</a></div><div class="ttdeci">#define DMA_GCR_DSSR0_CH1_SEL_Pos</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l06391">Nano100Series.h:6391</a></div></div>
<div class="ttc" id="a_nano100_series_8h_html_a0ba81df5c15078aded346a4a64f38084"><div class="ttname"><a href="../../d5/da0/_nano100_series_8h.html#a0ba81df5c15078aded346a4a64f38084">SPI_CTL_LSB_Msk</a></div><div class="ttdeci">#define SPI_CTL_LSB_Msk</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l09583">Nano100Series.h:9583</a></div></div>
<div class="ttc" id="a_nano100_series_8h_html_a162d3d7d269bbd9e80b9fdb8a6786769"><div class="ttname"><a href="../../d5/da0/_nano100_series_8h.html#a162d3d7d269bbd9e80b9fdb8a6786769">SPI_CTL_RX_NEG_Msk</a></div><div class="ttdeci">#define SPI_CTL_RX_NEG_Msk</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l09574">Nano100Series.h:9574</a></div></div>
<div class="ttc" id="a_nano100_series_8h_html_a1d2a8ea5da2c076451f56676349c0286"><div class="ttname"><a href="../../d5/da0/_nano100_series_8h.html#a1d2a8ea5da2c076451f56676349c0286">SPI_DMA_TX_DMA_EN_Msk</a></div><div class="ttdeci">#define SPI_DMA_TX_DMA_EN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l09703">Nano100Series.h:9703</a></div></div>
<div class="ttc" id="a_nano100_series_8h_html_a3fe10412baf554d6968022663fdb903e"><div class="ttname"><a href="../../d5/da0/_nano100_series_8h.html#a3fe10412baf554d6968022663fdb903e">SPI_CTL_GO_BUSY_Msk</a></div><div class="ttdeci">#define SPI_CTL_GO_BUSY_Msk</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l09571">Nano100Series.h:9571</a></div></div>
<div class="ttc" id="a_nano100_series_8h_html_a438eca1afb664041636a9f1e5db4c2f7"><div class="ttname"><a href="../../d5/da0/_nano100_series_8h.html#a438eca1afb664041636a9f1e5db4c2f7">SPI_CTL_CLKP_Msk</a></div><div class="ttdeci">#define SPI_CTL_CLKP_Msk</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l09586">Nano100Series.h:9586</a></div></div>
<div class="ttc" id="a_nano100_series_8h_html_a46e105c94d721ebeac9ef27cc7c9f7da"><div class="ttname"><a href="../../d5/da0/_nano100_series_8h.html#a46e105c94d721ebeac9ef27cc7c9f7da">PDMA_CSR_APB_TWS_Msk</a></div><div class="ttdeci">#define PDMA_CSR_APB_TWS_Msk</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l06460">Nano100Series.h:6460</a></div></div>
<div class="ttc" id="a_nano100_series_8h_html_a4c8197fcf60e9817f4f13d1f3001bb27"><div class="ttname"><a href="../../d5/da0/_nano100_series_8h.html#a4c8197fcf60e9817f4f13d1f3001bb27">PDMA_CSR_MODE_SEL_Pos</a></div><div class="ttdeci">#define PDMA_CSR_MODE_SEL_Pos</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l06447">Nano100Series.h:6447</a></div></div>
<div class="ttc" id="a_nano100_series_8h_html_a576b615b9b9a0ff84842efdca64e0ef9"><div class="ttname"><a href="../../d5/da0/_nano100_series_8h.html#a576b615b9b9a0ff84842efdca64e0ef9">SPI_CTL_TX_BIT_LEN_Msk</a></div><div class="ttdeci">#define SPI_CTL_TX_BIT_LEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l09580">Nano100Series.h:9580</a></div></div>
<div class="ttc" id="a_nano100_series_8h_html_a65bf0fc4fde1d2dd5b93cab1c0d0fb68"><div class="ttname"><a href="../../d5/da0/_nano100_series_8h.html#a65bf0fc4fde1d2dd5b93cab1c0d0fb68">PDMA_IER_TD_IE_Msk</a></div><div class="ttdeci">#define PDMA_IER_TD_IE_Msk</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l06487">Nano100Series.h:6487</a></div></div>
<div class="ttc" id="a_nano100_series_8h_html_a7a58420fdd4b0cd8f9171794577f094c"><div class="ttname"><a href="../../d5/da0/_nano100_series_8h.html#a7a58420fdd4b0cd8f9171794577f094c">SPI_CTL_TX_NEG_Msk</a></div><div class="ttdeci">#define SPI_CTL_TX_NEG_Msk</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l09577">Nano100Series.h:9577</a></div></div>
<div class="ttc" id="a_nano100_series_8h_html_a84244b4b7a7afff6ceba71288bd07cfb"><div class="ttname"><a href="../../d5/da0/_nano100_series_8h.html#a84244b4b7a7afff6ceba71288bd07cfb">SPI_CTL_SLAVE_Msk</a></div><div class="ttdeci">#define SPI_CTL_SLAVE_Msk</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l09595">Nano100Series.h:9595</a></div></div>
<div class="ttc" id="a_nano100_series_8h_html_a86dfdafb251655f38489107b37156078"><div class="ttname"><a href="../../d5/da0/_nano100_series_8h.html#a86dfdafb251655f38489107b37156078">PDMA_CSR_SAD_SEL_Msk</a></div><div class="ttdeci">#define PDMA_CSR_SAD_SEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l06451">Nano100Series.h:6451</a></div></div>
<div class="ttc" id="a_nano100_series_8h_html_a8bcadade9001e14dafc83f7abba196c2"><div class="ttname"><a href="../../d5/da0/_nano100_series_8h.html#a8bcadade9001e14dafc83f7abba196c2">PDMA_CSR_DAD_SEL_Msk</a></div><div class="ttdeci">#define PDMA_CSR_DAD_SEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l06454">Nano100Series.h:6454</a></div></div>
<div class="ttc" id="a_nano100_series_8h_html_a94dbdd0b36e57a878893c61b18fbfad6"><div class="ttname"><a href="../../d5/da0/_nano100_series_8h.html#a94dbdd0b36e57a878893c61b18fbfad6">SPI_CTL_TX_BIT_LEN_Pos</a></div><div class="ttdeci">#define SPI_CTL_TX_BIT_LEN_Pos</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l09579">Nano100Series.h:9579</a></div></div>
<div class="ttc" id="a_nano100_series_8h_html_aa1867088fc5bcc70ed9369de726c35f4"><div class="ttname"><a href="../../d5/da0/_nano100_series_8h.html#aa1867088fc5bcc70ed9369de726c35f4">SPI_DMA_RX_DMA_EN_Msk</a></div><div class="ttdeci">#define SPI_DMA_RX_DMA_EN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l09706">Nano100Series.h:9706</a></div></div>
<div class="ttc" id="a_nano100_series_8h_html_aaad64c7dc8703272fff2689e4ee9dce1"><div class="ttname"><a href="../../d5/da0/_nano100_series_8h.html#aaad64c7dc8703272fff2689e4ee9dce1">DMA_GCR_DSSR0_CH2_SEL_Pos</a></div><div class="ttdeci">#define DMA_GCR_DSSR0_CH2_SEL_Pos</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l06394">Nano100Series.h:6394</a></div></div>
<div class="ttc" id="a_nano100_series_8h_html_ab3d99d5b7087199fb384509a8df5bb32"><div class="ttname"><a href="../../d5/da0/_nano100_series_8h.html#ab3d99d5b7087199fb384509a8df5bb32">PDMA_ISR_TD_IS_Msk</a></div><div class="ttdeci">#define PDMA_ISR_TD_IS_Msk</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l06499">Nano100Series.h:6499</a></div></div>
<div class="ttc" id="a_nano100_series_8h_html_ab9e96127abd499becbcb74cdcd981bf0"><div class="ttname"><a href="../../d5/da0/_nano100_series_8h.html#ab9e96127abd499becbcb74cdcd981bf0">SPI_CLKDIV_DIVIDER1_Pos</a></div><div class="ttdeci">#define SPI_CLKDIV_DIVIDER1_Pos</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l09657">Nano100Series.h:9657</a></div></div>
<div class="ttc" id="a_nano100_series_8h_html_af704a61c0bea1cb89efa0be371e21981"><div class="ttname"><a href="../../d5/da0/_nano100_series_8h.html#af704a61c0bea1cb89efa0be371e21981">PDMA_IER_TABORT_IE_Msk</a></div><div class="ttdeci">#define PDMA_IER_TABORT_IE_Msk</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l06484">Nano100Series.h:6484</a></div></div>
<div class="ttc" id="a_nu_edu-_basic01___s_p_i___flash__w___p_d_m_a_8h_html"><div class="ttname"><a href="../../d1/d89/_nu_edu-_basic01___s_p_i___flash__w___p_d_m_a_8h.html">NuEdu-Basic01_SPI_Flash_w_PDMA.h</a></div><div class="ttdoc">NuEdu-Basic01 SPI Flash with PDMA driver header file for NuEdu-SDK-Nano130.</div></div>
<div class="ttc" id="agroup___n_a_n_o100___c_m_s_i_s_html_ga3d43c7d63f87dc9026b7939b569e2dc6"><div class="ttname"><a href="../../de/d67/group___n_a_n_o100___c_m_s_i_s.html#ga3d43c7d63f87dc9026b7939b569e2dc6">CLK_APBCLK_SPI0_EN_Msk</a></div><div class="ttdeci">#define CLK_APBCLK_SPI0_EN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l01294">Nano100Series.h:1294</a></div></div>
<div class="ttc" id="agroup___n_a_n_o100___c_m_s_i_s_html_gadd8f6c42ed0084b7404afee989ca76f6"><div class="ttname"><a href="../../de/d67/group___n_a_n_o100___c_m_s_i_s.html#gadd8f6c42ed0084b7404afee989ca76f6">CLK_AHBCLK_DMA_EN_Msk</a></div><div class="ttdeci">#define CLK_AHBCLK_DMA_EN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l01249">Nano100Series.h:1249</a></div></div>
<div class="ttc" id="agroup___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga1d0ab72a1e9a8daaeef08cb6965bc7d5"><div class="ttname"><a href="../../d0/d92/group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1d0ab72a1e9a8daaeef08cb6965bc7d5">PDMA_SAR_INC</a></div><div class="ttdeci">#define PDMA_SAR_INC</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d47/pdma_8h_source.html#l00043">pdma.h:43</a></div></div>
<div class="ttc" id="agroup___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga22d43fb8061d03b776184d56f5d617f4"><div class="ttname"><a href="../../d0/d92/group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga22d43fb8061d03b776184d56f5d617f4">PDMA_DAR_FIX</a></div><div class="ttdeci">#define PDMA_DAR_FIX</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d47/pdma_8h_source.html#l00047">pdma.h:47</a></div></div>
<div class="ttc" id="agroup___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga8d3be22ba29f16cb303c5d3c5b7d7dca"><div class="ttname"><a href="../../d0/d92/group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8d3be22ba29f16cb303c5d3c5b7d7dca">PDMA_SAR_FIX</a></div><div class="ttdeci">#define PDMA_SAR_FIX</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d47/pdma_8h_source.html#l00044">pdma.h:44</a></div></div>
<div class="ttc" id="agroup___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga9ff6104fb9271fb8fae39867535244ea"><div class="ttname"><a href="../../d0/d92/group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9ff6104fb9271fb8fae39867535244ea">PDMA_SPI0_TX</a></div><div class="ttdeci">#define PDMA_SPI0_TX</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d47/pdma_8h_source.html#l00053">pdma.h:53</a></div></div>
<div class="ttc" id="agroup___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gaa57b1014fe27240eb0568ee37441a3c3"><div class="ttname"><a href="../../d0/d92/group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa57b1014fe27240eb0568ee37441a3c3">PDMA_SPI0_RX</a></div><div class="ttdeci">#define PDMA_SPI0_RX</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d47/pdma_8h_source.html#l00067">pdma.h:67</a></div></div>
<div class="ttc" id="agroup___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gac2d69c77ef2c12860be0c946ab509c52"><div class="ttname"><a href="../../d0/d92/group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac2d69c77ef2c12860be0c946ab509c52">PDMA_WIDTH_8</a></div><div class="ttdeci">#define PDMA_WIDTH_8</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d47/pdma_8h_source.html#l00036">pdma.h:36</a></div></div>
<div class="ttc" id="agroup___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gaf87d318bb050f2b2e28e5b75a633ab40"><div class="ttname"><a href="../../d0/d92/group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf87d318bb050f2b2e28e5b75a633ab40">PDMA_DAR_INC</a></div><div class="ttdeci">#define PDMA_DAR_INC</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d47/pdma_8h_source.html#l00046">pdma.h:46</a></div></div>
<div class="ttc" id="agroup___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga1d656af0e09923d7823cca53c95ba4c5"><div class="ttname"><a href="../../d7/d71/group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1d656af0e09923d7823cca53c95ba4c5">PDMA_GET_CH_INT_STS</a></div><div class="ttdeci">#define PDMA_GET_CH_INT_STS(u32Ch)</div><div class="ttdoc">Get PDMA Channel Interrupt Status.</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d47/pdma_8h_source.html#l00111">pdma.h:111</a></div></div>
<div class="ttc" id="agroup___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga711c94f0845b8b8abe342bbe89854ca0"><div class="ttname"><a href="../../d7/d71/group___n_a_n_o100___p_d_m_a___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga711c94f0845b8b8abe342bbe89854ca0">PDMA_CLR_CH_INT_FLAG</a></div><div class="ttdeci">#define PDMA_CLR_CH_INT_FLAG(u32Ch, u32Mask)</div><div class="ttdoc">Clear PDMA Channel Interrupt Flag.</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d47/pdma_8h_source.html#l00124">pdma.h:124</a></div></div>
<div class="ttc" id="agroup___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n_html_ga4b355291fe6b8ba8e167ab0faa862e45"><div class="ttname"><a href="../../d4/d3b/group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a></div><div class="ttdeci">#define CLK</div><div class="ttdoc">Pointer to CLK register structure.</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l11693">Nano100Series.h:11693</a></div></div>
<div class="ttc" id="agroup___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n_html_gae3d9f52a1a315303ad04f0576bd42a25"><div class="ttname"><a href="../../d4/d3b/group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a></div><div class="ttdeci">#define SYS</div><div class="ttdoc">Pointer to SYS register structure.</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l11692">Nano100Series.h:11692</a></div></div>
<div class="ttc" id="agroup___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n_html_gae4c57f065fae4522432c2e137c947436"><div class="ttname"><a href="../../d4/d3b/group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae4c57f065fae4522432c2e137c947436">PDMAGCR</a></div><div class="ttdeci">#define PDMAGCR</div><div class="ttdoc">Pointer to PDMA global control register structure.</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l11710">Nano100Series.h:11710</a></div></div>
<div class="ttc" id="agroup___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p_html_gabc9fa08be52865061ba5e57b21d4e745"><div class="ttname"><a href="../../de/d17/group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gabc9fa08be52865061ba5e57b21d4e745">PDMA1_BASE</a></div><div class="ttdeci">#define PDMA1_BASE</div><div class="ttdoc">PDMA1 register base address.</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l11648">Nano100Series.h:11648</a></div></div>
<div class="ttc" id="agroup___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p_html_gadeaa49ab944c7dcae2a868b0450232c8"><div class="ttname"><a href="../../de/d17/group___n_a_n_o100___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a></div><div class="ttdeci">#define SPI0_BASE</div><div class="ttdoc">SPI0 register base address.</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l11615">Nano100Series.h:11615</a></div></div>
<div class="ttc" id="agroup___n_a_n_o100___s_y_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga28798f1f06b08b38cf29e6f3691259e1"><div class="ttname"><a href="../../d4/db4/group___n_a_n_o100___s_y_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga28798f1f06b08b38cf29e6f3691259e1">SYS_PE_L_MFP_PE1_MFP_SPI0_SS0</a></div><div class="ttdeci">#define SYS_PE_L_MFP_PE1_MFP_SPI0_SS0</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d87/sys_8h_source.html#l00508">sys.h:508</a></div></div>
<div class="ttc" id="agroup___n_a_n_o100___s_y_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga33cf9553404093d589f3841dd4a1dc65"><div class="ttname"><a href="../../d4/db4/group___n_a_n_o100___s_y_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga33cf9553404093d589f3841dd4a1dc65">SYS_PE_L_MFP_PE3_MFP_SPI0_MISO0</a></div><div class="ttdeci">#define SYS_PE_L_MFP_PE3_MFP_SPI0_MISO0</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d87/sys_8h_source.html#l00501">sys.h:501</a></div></div>
<div class="ttc" id="agroup___n_a_n_o100___s_y_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga4b1f7fb2f1710a0bd5c8ed0133ecf6e5"><div class="ttname"><a href="../../d4/db4/group___n_a_n_o100___s_y_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4b1f7fb2f1710a0bd5c8ed0133ecf6e5">SYS_PE_L_MFP_PE4_MFP_SPI0_MOSI0</a></div><div class="ttdeci">#define SYS_PE_L_MFP_PE4_MFP_SPI0_MOSI0</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d87/sys_8h_source.html#l00498">sys.h:498</a></div></div>
<div class="ttc" id="agroup___n_a_n_o100___s_y_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga894dd18e28b5c0dd53965140c0f73bd2"><div class="ttname"><a href="../../d4/db4/group___n_a_n_o100___s_y_s___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga894dd18e28b5c0dd53965140c0f73bd2">SYS_PE_L_MFP_PE2_MFP_SPI0_SCLK</a></div><div class="ttdeci">#define SYS_PE_L_MFP_PE2_MFP_SPI0_SCLK</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d87/sys_8h_source.html#l00504">sys.h:504</a></div></div>
<div class="ttc" id="agroup___n_a_n_o100__legacy___constants_html_ga5c28784c32bb49716e0486c490be2e7e"><div class="ttname"><a href="../../d2/d62/group___n_a_n_o100__legacy___constants.html#ga5c28784c32bb49716e0486c490be2e7e">PDMA_T::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l06061">Nano100Series.h:6061</a></div></div>
<div class="ttc" id="agroup___n_a_n_o100__legacy___constants_html_ga9d21db3829051558647d9e50ec276543"><div class="ttname"><a href="../../d2/d62/group___n_a_n_o100__legacy___constants.html#ga9d21db3829051558647d9e50ec276543">PDMA_T::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l05961">Nano100Series.h:5961</a></div></div>
<div class="ttc" id="agroup___n_a_n_o100__legacy___constants_html_gac03cbcb60bd8f61f401bc492a5082aa5"><div class="ttname"><a href="../../d2/d62/group___n_a_n_o100__legacy___constants.html#gac03cbcb60bd8f61f401bc492a5082aa5">PDMA_T::SAR</a></div><div class="ttdeci">__IO uint32_t SAR</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l05974">Nano100Series.h:5974</a></div></div>
<div class="ttc" id="agroup___n_a_n_o100__legacy___constants_html_gae9328015fb4cd6a934f99b2463a7149f"><div class="ttname"><a href="../../d2/d62/group___n_a_n_o100__legacy___constants.html#gae9328015fb4cd6a934f99b2463a7149f">PDMA_T::DAR</a></div><div class="ttdeci">__IO uint32_t DAR</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l05987">Nano100Series.h:5987</a></div></div>
<div class="ttc" id="agroup___n_a_n_o100__legacy___constants_html_gafb440a7a3753ec21c130497aef7de4b8"><div class="ttname"><a href="../../d2/d62/group___n_a_n_o100__legacy___constants.html#gafb440a7a3753ec21c130497aef7de4b8">PDMA_T::BCR</a></div><div class="ttdeci">__IO uint32_t BCR</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l06000">Nano100Series.h:6000</a></div></div>
<div class="ttc" id="agroup___nano130___basic01___f_u_n_c_t_i_o_n_s_html_ga08617623c6430937d9e143e39c6f1ad4"><div class="ttname"><a href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga08617623c6430937d9e143e39c6f1ad4">SpiFlash_w_PDMA_ReadStatusReg2</a></div><div class="ttdeci">unsigned int SpiFlash_w_PDMA_ReadStatusReg2(void)</div><div class="ttdoc">Read back the Status Register 2 from SPI Flash device.</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d2c/_nu_edu-_basic01___s_p_i___flash__w___p_d_m_a_8c_source.html#l00340">NuEdu-Basic01_SPI_Flash_w_PDMA.c:340</a></div></div>
<div class="ttc" id="agroup___nano130___basic01___f_u_n_c_t_i_o_n_s_html_ga37f51e01e834b959fc45b9b0e43310a1"><div class="ttname"><a href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga37f51e01e834b959fc45b9b0e43310a1">SpiFlash_w_PDMA_WaitReady</a></div><div class="ttdeci">void SpiFlash_w_PDMA_WaitReady(void)</div><div class="ttdoc">Waiting for the BUSY bit of SPI Flash that be cleared to 0.</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d2c/_nu_edu-_basic01___s_p_i___flash__w___p_d_m_a_8c_source.html#l00374">NuEdu-Basic01_SPI_Flash_w_PDMA.c:374</a></div></div>
<div class="ttc" id="agroup___nano130___basic01___f_u_n_c_t_i_o_n_s_html_ga3880760bc8de5e3b895cd9921eb50c17"><div class="ttname"><a href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga3880760bc8de5e3b895cd9921eb50c17">SpiFlash_w_PDMA_ReadMidDid</a></div><div class="ttdeci">unsigned int SpiFlash_w_PDMA_ReadMidDid(void)</div><div class="ttdoc">Read back the Manufacturer ID and Device ID from SPI Flash device.</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d2c/_nu_edu-_basic01___s_p_i___flash__w___p_d_m_a_8c_source.html#l00208">NuEdu-Basic01_SPI_Flash_w_PDMA.c:208</a></div></div>
<div class="ttc" id="agroup___nano130___basic01___f_u_n_c_t_i_o_n_s_html_ga38ff7d91b3f23e73932de18ec7825f31"><div class="ttname"><a href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga38ff7d91b3f23e73932de18ec7825f31">SpiFlash_w_PDMA_ChipErase</a></div><div class="ttdeci">void SpiFlash_w_PDMA_ChipErase(void)</div><div class="ttdoc">This function do the chip erasing to SPI Flash device.</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d2c/_nu_edu-_basic01___s_p_i___flash__w___p_d_m_a_8c_source.html#l00264">NuEdu-Basic01_SPI_Flash_w_PDMA.c:264</a></div></div>
<div class="ttc" id="agroup___nano130___basic01___f_u_n_c_t_i_o_n_s_html_ga44bf1dff57326410f6074df47ef8423f"><div class="ttname"><a href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga44bf1dff57326410f6074df47ef8423f">PDMA_IRQHandler</a></div><div class="ttdeci">void PDMA_IRQHandler(void)</div><div class="ttdoc">PDMA interrupt handler. Check the PDMA interrupt flag and clear the corresponding event flag.</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d2c/_nu_edu-_basic01___s_p_i___flash__w___p_d_m_a_8c_source.html#l00055">NuEdu-Basic01_SPI_Flash_w_PDMA.c:55</a></div></div>
<div class="ttc" id="agroup___nano130___basic01___f_u_n_c_t_i_o_n_s_html_ga455a9a3f0d35d3f2b70ca51fce61e66a"><div class="ttname"><a href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga455a9a3f0d35d3f2b70ca51fce61e66a">SpiFlash_w_PDMA_PageProgram</a></div><div class="ttdeci">void SpiFlash_w_PDMA_PageProgram(unsigned int StartAddress, unsigned int ByteCount)</div><div class="ttdoc">This function do the page programming to SPI Flash device.</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d2c/_nu_edu-_basic01___s_p_i___flash__w___p_d_m_a_8c_source.html#l00396">NuEdu-Basic01_SPI_Flash_w_PDMA.c:396</a></div></div>
<div class="ttc" id="agroup___nano130___basic01___f_u_n_c_t_i_o_n_s_html_ga65df4305e9186c8aeb7a6f8a574d66e2"><div class="ttname"><a href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga65df4305e9186c8aeb7a6f8a574d66e2">Open_SPI_Flash</a></div><div class="ttdeci">void Open_SPI_Flash(void)</div><div class="ttdoc">Open GPIO port for SPI interface and configure this SPI controller as Master, MSB first,...</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d9f/_nu_edu-_basic01___s_p_i___flash_8c_source.html#l00043">NuEdu-Basic01_SPI_Flash.c:43</a></div></div>
<div class="ttc" id="agroup___nano130___basic01___f_u_n_c_t_i_o_n_s_html_ga87bc7514ba6548e93902189537b49ae0"><div class="ttname"><a href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#ga87bc7514ba6548e93902189537b49ae0">Init_PDMA_CH1_for_SPI0_TX</a></div><div class="ttdeci">void Init_PDMA_CH1_for_SPI0_TX(uint32_t u32SrcAddr)</div><div class="ttdoc">This function initializes the PDMA channel 1 for SPI0 transmitting TX and the data that will be trans...</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d2c/_nu_edu-_basic01___s_p_i___flash__w___p_d_m_a_8c_source.html#l00117">NuEdu-Basic01_SPI_Flash_w_PDMA.c:117</a></div></div>
<div class="ttc" id="agroup___nano130___basic01___f_u_n_c_t_i_o_n_s_html_gac0f93e34accb32a87396f2e2725c9ada"><div class="ttname"><a href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#gac0f93e34accb32a87396f2e2725c9ada">SpiFlash_w_PDMA_ReadStatusReg1</a></div><div class="ttdeci">unsigned int SpiFlash_w_PDMA_ReadStatusReg1(void)</div><div class="ttdoc">Read back the Status Register 1 from SPI Flash device.</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d2c/_nu_edu-_basic01___s_p_i___flash__w___p_d_m_a_8c_source.html#l00306">NuEdu-Basic01_SPI_Flash_w_PDMA.c:306</a></div></div>
<div class="ttc" id="agroup___nano130___basic01___f_u_n_c_t_i_o_n_s_html_gae3a76bb56c6126a0265d2c06fa14f143"><div class="ttname"><a href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#gae3a76bb56c6126a0265d2c06fa14f143">Init_PDMA_CH2_for_SPI0_RX</a></div><div class="ttdeci">void Init_PDMA_CH2_for_SPI0_RX(uint32_t u32DstAddr)</div><div class="ttdoc">This function initializes the PDMA channel 2 for SPI0 receiving RX and the receiving data will be sto...</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d2c/_nu_edu-_basic01___s_p_i___flash__w___p_d_m_a_8c_source.html#l00163">NuEdu-Basic01_SPI_Flash_w_PDMA.c:163</a></div></div>
<div class="ttc" id="agroup___nano130___basic01___f_u_n_c_t_i_o_n_s_html_gaf7b07359b29da6933bbc0917adf9d4e0"><div class="ttname"><a href="../../da/d69/group___nano130___basic01___f_u_n_c_t_i_o_n_s.html#gaf7b07359b29da6933bbc0917adf9d4e0">SpiFlash_w_PDMA_ReadData</a></div><div class="ttdeci">void SpiFlash_w_PDMA_ReadData(unsigned int StartAddress, unsigned int ByteCount)</div><div class="ttdoc">This function do the data reading from SPI Flash device.</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d2c/_nu_edu-_basic01___s_p_i___flash__w___p_d_m_a_8c_source.html#l00473">NuEdu-Basic01_SPI_Flash_w_PDMA.c:473</a></div></div>
<div class="ttc" id="astruct_p_d_m_a___t_html"><div class="ttname"><a href="../../d1/d00/struct_p_d_m_a___t.html">PDMA_T</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d5/da0/_nano100_series_8h_source.html#l05907">Nano100Series.h:5908</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 7 2023 14:27:43 for NANO100_BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
